do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:00 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 16:57:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 16:57:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 16:57:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 16:57:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 16:57:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:02 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 16:57:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:02 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 16:57:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:02 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 16:57:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:02 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 16:57:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:02 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:57:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:03 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 16:57:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:03 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 16:57:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:03 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 16:57:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:03 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 16:57:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:04 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 16:57:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:04 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 16:57:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:04 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 16:57:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Processor_TB 
# Start time: 16:57:05 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:14 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:13:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:14 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:13:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:15 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:13:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:15 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:13:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:15 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:13:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:15 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:13:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:15 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:13:16 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:16 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:13:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:16 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:13:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:16 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:13:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:16 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:13:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:16 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:13:17 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:17 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:13:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:17 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:13:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:17 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:13:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:17 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:13:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:18 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:13:18 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:19 on Dec 03,2022, Elapsed time: 0:16:14
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:13:19 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:59 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:14:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:59 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:14:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:59 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:14:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:59 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:14:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:59 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:14:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:00 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:15:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:00 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:15:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:00 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:15:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:00 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:15:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:00 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:15:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:01 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:15:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:01 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:15:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:01 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:15:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:01 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:15:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:01 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:15:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:01 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:15:02 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:02 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:15:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:03 on Dec 03,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:15:03 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:23 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:19:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:23 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:19:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:23 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:19:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:23 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:19:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:23 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:19:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:24 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:19:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:24 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:19:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:24 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:19:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:24 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:19:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:24 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:19:25 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:25 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:19:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:25 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:19:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:25 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:19:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:25 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:19:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:25 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:19:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:26 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:19:26 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:26 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:19:26 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:27 on Dec 03,2022, Elapsed time: 0:04:24
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:19:27 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:58 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:25:58 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:59 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:25:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:59 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:25:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:59 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:25:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:59 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:25:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:59 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:25:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:59 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:25:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:00 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:26:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:00 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:26:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:00 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:26:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:00 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:26:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:00 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:26:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:01 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:26:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:01 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:26:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:01 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:26:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:01 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:26:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:01 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:26:01 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:26:03 on Dec 03,2022, Elapsed time: 0:06:36
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:26:03 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
# WARNING: No extended dataflow license exists
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:02 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:51:03 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:03 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:51:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:03 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:51:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:04 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:51:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:04 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:51:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:04 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:51:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:05 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:51:05 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:05 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:51:05 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:05 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:51:05 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:05 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:51:06 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:06 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:51:06 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:06 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:51:06 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:06 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:51:07 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:07 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:51:07 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:07 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:51:07 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:08 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:51:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:08 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:51:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:51:10 on Dec 03,2022, Elapsed time: 0:25:07
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:51:10 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:06 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:52:07 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:07 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:52:07 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:07 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:52:07 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:07 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:52:08 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:08 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:52:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:08 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:52:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:09 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:52:09 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:09 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:52:09 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:09 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:52:09 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:52:10 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:52:10 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:52:10 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:11 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:52:11 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:11 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:52:11 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:11 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:52:11 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:12 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:52:12 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:12 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:52:12 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:14 on Dec 03,2022, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:52:14 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:45 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:55:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:45 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:55:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:46 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:55:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:46 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:55:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:46 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:55:47 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:47 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:55:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:47 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:55:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:47 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:55:48 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:48 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:55:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:48 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:55:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:49 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:49 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:49 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:49 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:55:50 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:50 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:55:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:50 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:55:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:51 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:55:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:52 on Dec 03,2022, Elapsed time: 0:03:38
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:55:52 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:40 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 17:57:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:40 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 17:57:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:40 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 17:57:41 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:41 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 17:57:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:41 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 17:57:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:41 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 17:57:42 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:42 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 17:57:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:42 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 17:57:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:42 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 17:57:43 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:43 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:57:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:43 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 17:57:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:43 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 17:57:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:44 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 17:57:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:44 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 17:57:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:44 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 17:57:45 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:45 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 17:57:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:57:45 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 17:57:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:57:47 on Dec 03,2022, Elapsed time: 0:01:55
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 17:57:48 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:28 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:01:28 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:29 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:01:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:29 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:01:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:29 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:01:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:30 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:01:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:30 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:01:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:30 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:01:31 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:31 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:01:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:31 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:01:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:31 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:01:32 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:32 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:01:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:32 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:01:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:33 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:01:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:33 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:01:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:33 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:01:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:34 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:01:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:01:34 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:01:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:01:36 on Dec 03,2022, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 18:01:36 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:36 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:04:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:36 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:04:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:36 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:04:37 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:37 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:04:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:37 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:04:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:38 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:04:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:38 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:04:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:38 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:04:39 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:39 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:04:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:39 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:04:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:40 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:04:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:40 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:04:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:40 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:04:41 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:41 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:04:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:41 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:04:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:41 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:04:42 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:04:42 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:04:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:04:44 on Dec 03,2022, Elapsed time: 0:03:08
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 18:04:44 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:39 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:05:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:39 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:05:40 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:40 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:05:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:40 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:05:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:05:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:05:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:05:42 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:42 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:05:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:42 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:05:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:42 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:05:43 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:43 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:05:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:43 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:05:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:44 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:05:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:44 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:05:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:44 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:05:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:45 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:05:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:45 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:05:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:05:47 on Dec 03,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 18:05:47 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:15 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:21:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:15 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:21:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:16 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:21:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:16 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:21:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:16 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:21:17 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:17 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:21:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:17 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:21:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:18 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:21:18 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:18 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:21:18 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:18 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:21:19 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:19 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:21:19 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:19 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:21:19 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:19 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:21:20 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:20 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:21:20 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:20 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:21:20 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:20 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:21:21 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:21 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:21:21 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:23 on Dec 03,2022, Elapsed time: 0:15:36
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 18:21:23 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
quit -sim
# End time: 18:39:01 on Dec 03,2022, Elapsed time: 0:17:38
# Errors: 0, Warnings: 2
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:38 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:41:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:38 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:41:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:38 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:41:39 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:39 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:41:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:39 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:41:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:40 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:41:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:40 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:41:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:40 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:41:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:41 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:41:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:41 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:41:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:41 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:41:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:42 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:41:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:42 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:41:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:42 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:41:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:43 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:41:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:43 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:41:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:43 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:41:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Processor_TB 
# Start time: 18:41:44 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
quit -sim
# End time: 18:42:05 on Dec 03,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 5
# Compile of ALU.v was successful.
# Compile of ALUControl.v was successful.
# Compile of Buffer.v was successful.
# Compile of Controle_Signal.v was successful.
# Compile of DE_Buffer.v was successful.
# Compile of Decode.v was successful.
# Compile of EM_Buffer.v was successful.
# Compile of Execute.v was successful.
# Compile of Execute_TB.v was successful.
# Compile of FD_Buffer.v was successful.
# Compile of Fetch.v was successful.
# Compile of MemoInst.v was successful.
# Compile of Memory.v was successful.
# Compile of MemoryStage.v was successful.
# Compile of MW_Buffer.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_TB.v was successful.
# Compile of RegFile.v was successful.
# Compile of WriteBack.v was successful.
# 19 compiles, 0 failed with no errors.
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:22 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:42:22 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:23 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:42:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:23 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:42:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:23 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:42:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:24 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:42:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:24 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:42:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:24 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:42:25 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:25 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:42:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:25 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:42:25 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:25 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:42:26 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:26 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:42:26 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:26 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:42:26 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:26 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:42:27 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:27 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:42:27 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:27 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:42:27 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:27 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:42:28 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:28 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:42:28 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Processor_TB 
# Start time: 18:42:28 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:34 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:45:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:34 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:45:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:35 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:45:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:35 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:45:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:35 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:45:36 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:36 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:45:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:36 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:45:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:36 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:45:37 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:37 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:45:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:37 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:45:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:37 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:45:38 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:38 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:45:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:38 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:45:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:38 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:45:39 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:39 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:45:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:39 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:45:39 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:40 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:45:40 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:45:42 on Dec 03,2022, Elapsed time: 0:03:14
# Errors: 0, Warnings: 3
# vsim Processor_TB 
# Start time: 18:45:42 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
add wave -position end  /Processor_TB/ProcessorModule/DecodeModule/RegFileModule/memory
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:52:10 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:52:10 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:52:10 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:52:11 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:52:11 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:52:11 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:52:12 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:52:12 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:52:12 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:52:13 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:52:13 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:52:13 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:52:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:52:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:52:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:52:15 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:52:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:52:17 on Dec 03,2022, Elapsed time: 0:06:35
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 18:52:17 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:11 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 18:53:11 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:12 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 18:53:12 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:12 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 18:53:12 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:13 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 18:53:13 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:13 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 18:53:13 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:13 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 18:53:14 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:14 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 18:53:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:14 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 18:53:14 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:14 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 18:53:15 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:15 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:53:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:15 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 18:53:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:15 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 18:53:16 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:16 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 18:53:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:16 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 18:53:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:17 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 18:53:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:17 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:53:17 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:17 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 18:53:18 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:53:19 on Dec 03,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 18:53:20 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
