<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1583</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1583-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1583.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-303</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:559px;left:69px;white-space:nowrap" class="ft02">The MSRs liste<a href="o_fe12b1e2a880e0ce-1583.html">d in Table&#160;35-43 a</a>pply to Intel</p>
<p style="position:absolute;top:557px;left:368px;white-space:nowrap" class="ft03">¬Æ</p>
<p style="position:absolute;top:559px;left:379px;white-space:nowrap" class="ft02">&#160;Xeon</p>
<p style="position:absolute;top:557px;left:416px;white-space:nowrap" class="ft03">¬Æ</p>
<p style="position:absolute;top:559px;left:427px;white-space:nowrap" class="ft02">&#160;Processor 7100 series.&#160;These processors can be&#160;detected by&#160;</p>
<p style="position:absolute;top:576px;left:69px;white-space:nowrap" class="ft05">enumerating&#160;the deterministic cache parameter leaf of CPUID instruction (with EAX = 4&#160;as&#160;input)&#160;to&#160;detect&#160;the&#160;<br/>presence&#160;of the&#160;third&#160;level cache,&#160;and&#160;with&#160;CPUID&#160;reporting family encoding&#160;0FH,&#160;model&#160;encoding&#160;6&#160;(See&#160;CPUID&#160;<br/>instruction&#160;for more&#160;details.). The&#160;performance monitoring&#160;MSRs listed&#160;in&#160;<a href="o_fe12b1e2a880e0ce-1583.html">Table&#160;35-43&#160;</a>are shared between logical&#160;<br/>processors in&#160;the same&#160;core,&#160;but&#160;are replicated for each&#160;core.</p>
<p style="position:absolute;top:195px;left:75px;white-space:nowrap" class="ft02">107D0H</p>
<p style="position:absolute;top:195px;left:209px;white-space:nowrap" class="ft02">MSR_EFSB_DRDY0</p>
<p style="position:absolute;top:195px;left:419px;white-space:nowrap" class="ft02">3, 4</p>
<p style="position:absolute;top:195px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:195px;left:590px;white-space:nowrap" class="ft02">EFSB&#160;DRDY&#160;Event Control&#160;and&#160;Counter&#160;</p>
<p style="position:absolute;top:211px;left:590px;white-space:nowrap" class="ft06">Register&#160;(R/W)&#160;<br/>Se<a href="˛ˇ">e Section 18.17,&#160;‚ÄúPerformance&#160;</a></p>
<p style="position:absolute;top:249px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">Monitoring&#160;on&#160;64-bit&#160;Intel&#160;Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:265px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">MP with Up to&#160;8-MByte L3 Cache‚Äù f</a>or&#160;</p>
<p style="position:absolute;top:281px;left:590px;white-space:nowrap" class="ft02">details.</p>
<p style="position:absolute;top:304px;left:75px;white-space:nowrap" class="ft02">107D1H</p>
<p style="position:absolute;top:304px;left:209px;white-space:nowrap" class="ft02">MSR_EFSB_DRDY1</p>
<p style="position:absolute;top:304px;left:419px;white-space:nowrap" class="ft02">3, 4</p>
<p style="position:absolute;top:304px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:304px;left:590px;white-space:nowrap" class="ft02">EFSB&#160;DRDY&#160;Event Control&#160;and&#160;Counter&#160;</p>
<p style="position:absolute;top:321px;left:590px;white-space:nowrap" class="ft02">Register&#160;(R/W)</p>
<p style="position:absolute;top:343px;left:75px;white-space:nowrap" class="ft02">107D2H</p>
<p style="position:absolute;top:343px;left:209px;white-space:nowrap" class="ft02">MSR_IFSB_CTL6</p>
<p style="position:absolute;top:343px;left:419px;white-space:nowrap" class="ft02">3, 4</p>
<p style="position:absolute;top:343px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:343px;left:590px;white-space:nowrap" class="ft02">IFSB&#160;Latency Event Control&#160;Register&#160;</p>
<p style="position:absolute;top:360px;left:590px;white-space:nowrap" class="ft07">(R/W)<br/>Se<a href="˛ˇ">e Section 18.17,&#160;‚ÄúPerformance&#160;</a></p>
<p style="position:absolute;top:397px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">Monitoring&#160;on&#160;64-bit&#160;Intel&#160;Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:414px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">MP with Up to&#160;8-MByte L3 Cache‚Äù f</a>or&#160;</p>
<p style="position:absolute;top:430px;left:590px;white-space:nowrap" class="ft02">details.</p>
<p style="position:absolute;top:453px;left:75px;white-space:nowrap" class="ft02">107D3H</p>
<p style="position:absolute;top:453px;left:209px;white-space:nowrap" class="ft02">MSR_IFSB_CNTR7</p>
<p style="position:absolute;top:453px;left:419px;white-space:nowrap" class="ft02">3,&#160;4</p>
<p style="position:absolute;top:453px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:453px;left:590px;white-space:nowrap" class="ft02">IFSB&#160;Latency Event Counter&#160;Register&#160;</p>
<p style="position:absolute;top:469px;left:590px;white-space:nowrap" class="ft06">(R/W)&#160;<br/>Se<a href="˛ˇ">e Section 18.17,&#160;‚ÄúPerformance&#160;</a></p>
<p style="position:absolute;top:507px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">Monitoring&#160;on&#160;64-bit&#160;Intel&#160;Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:523px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">MP with Up to&#160;8-MByte L3 Cache.‚Äù&#160;</a></p>
<p style="position:absolute;top:667px;left:232px;white-space:nowrap" class="ft04">Table 35-43. &#160;MSRs Unique to&#160;Intel¬Æ Xeon¬Æ Processor 7100&#160;Series</p>
<p style="position:absolute;top:721px;left:85px;white-space:nowrap" class="ft02">Register Address</p>
<p style="position:absolute;top:688px;left:264px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:705px;left:260px;white-space:nowrap" class="ft02">Fields and&#160;Flags</p>
<p style="position:absolute;top:688px;left:418px;white-space:nowrap" class="ft02">Model Avail-</p>
<p style="position:absolute;top:705px;left:436px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:688px;left:517px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:705px;left:519px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:705px;left:666px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:744px;left:75px;white-space:nowrap" class="ft02">107CCH</p>
<p style="position:absolute;top:744px;left:208px;white-space:nowrap" class="ft02">MSR_EMON_L3_CTR_CTL0</p>
<p style="position:absolute;top:744px;left:418px;white-space:nowrap" class="ft02">6</p>
<p style="position:absolute;top:744px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:744px;left:590px;white-space:nowrap" class="ft02">GBUSQ Event Control&#160;and Counter&#160;</p>
<p style="position:absolute;top:760px;left:590px;white-space:nowrap" class="ft07">Register&#160;(R/W)<br/>See<a href="˛ˇ">&#160;Section&#160;18.17, ‚ÄúPerformance&#160;</a></p>
<p style="position:absolute;top:798px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">Monitoring&#160;on&#160;64-bit Intel Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:814px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">MP with Up to&#160;8-MByte L3&#160;Cache.‚Äù</a></p>
<p style="position:absolute;top:837px;left:75px;white-space:nowrap" class="ft02">107CDH</p>
<p style="position:absolute;top:837px;left:208px;white-space:nowrap" class="ft02">MSR_EMON_L3_CTR_CTL1</p>
<p style="position:absolute;top:837px;left:418px;white-space:nowrap" class="ft02">6</p>
<p style="position:absolute;top:837px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:837px;left:590px;white-space:nowrap" class="ft02">GBUSQ Event Control&#160;and Counter&#160;</p>
<p style="position:absolute;top:853px;left:590px;white-space:nowrap" class="ft02">Register (R/W)&#160;</p>
<p style="position:absolute;top:880px;left:75px;white-space:nowrap" class="ft02">107CEH</p>
<p style="position:absolute;top:880px;left:208px;white-space:nowrap" class="ft02">MSR_EMON_L3_CTR_CTL2</p>
<p style="position:absolute;top:880px;left:418px;white-space:nowrap" class="ft02">6</p>
<p style="position:absolute;top:880px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:880px;left:590px;white-space:nowrap" class="ft02">GSNPQ Event Control&#160;and Counter&#160;</p>
<p style="position:absolute;top:897px;left:590px;white-space:nowrap" class="ft06">Register (R/W)&#160;<br/>See<a href="˛ˇ">&#160;Section&#160;18.17, ‚ÄúPerformance&#160;</a></p>
<p style="position:absolute;top:934px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">Monitoring&#160;on&#160;64-bit Intel Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:951px;left:590px;white-space:nowrap" class="ft02"><a href="˛ˇ">MP with Up to&#160;8-MByte L3&#160;Cache.‚Äù</a></p>
<p style="position:absolute;top:973px;left:75px;white-space:nowrap" class="ft02">107CFH</p>
<p style="position:absolute;top:973px;left:208px;white-space:nowrap" class="ft02">MSR_EMON_L3_CTR_CTL3</p>
<p style="position:absolute;top:973px;left:418px;white-space:nowrap" class="ft02">6</p>
<p style="position:absolute;top:973px;left:501px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:973px;left:590px;white-space:nowrap" class="ft02">GSNPQ Event Control&#160;and Counter&#160;</p>
<p style="position:absolute;top:990px;left:590px;white-space:nowrap" class="ft02">Register&#160;(R/W)</p>
<p style="position:absolute;top:100px;left:226px;white-space:nowrap" class="ft04">Table 35-42. &#160;MSRs Unique to&#160;64-bit Intel¬Æ&#160;Xeon¬Æ&#160;Processor&#160;MP with&#160;</p>
<p style="position:absolute;top:118px;left:346px;white-space:nowrap" class="ft04">Up&#160;to&#160;an&#160;8&#160;MB&#160;L3&#160;Cache&#160;(Contd.)</p>
<p style="position:absolute;top:172px;left:86px;white-space:nowrap" class="ft02">Register Address</p>
<p style="position:absolute;top:139px;left:264px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:155px;left:261px;white-space:nowrap" class="ft02">Fields and&#160;Flags</p>
<p style="position:absolute;top:139px;left:419px;white-space:nowrap" class="ft02">Model Avail-</p>
<p style="position:absolute;top:155px;left:436px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:139px;left:517px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:155px;left:519px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:155px;left:665px;white-space:nowrap" class="ft02">Bit Description</p>
</div>
</body>
</html>
