Rectnet: instantiated net with 16 neurons and 32 edges
,,,,,,,,,,,,,,,,................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:58:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(54): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 54
Warning (10229): Verilog HDL Expression warning at top.v(84): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 84
Warning (10229): Verilog HDL Expression warning at top.v(100): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 100
Warning (10229): Verilog HDL Expression warning at top.v(116): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 116
Warning (10229): Verilog HDL Expression warning at top.v(139): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 139
Warning (10229): Verilog HDL Expression warning at top.v(155): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 155
Warning (10229): Verilog HDL Expression warning at top.v(192): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 192
Warning (10229): Verilog HDL Expression warning at top.v(222): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 222
Warning (10229): Verilog HDL Expression warning at top.v(245): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 245
Warning (10229): Verilog HDL Expression warning at top.v(268): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 268
Warning (10229): Verilog HDL Expression warning at top.v(291): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 291
Warning (10229): Verilog HDL Expression warning at top.v(321): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 321
Warning (10229): Verilog HDL Expression warning at top.v(344): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 344
Warning (10229): Verilog HDL Expression warning at top.v(367): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 367
Warning (10229): Verilog HDL Expression warning at top.v(383): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 383
Warning (10229): Verilog HDL Expression warning at top.v(406): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 406
Warning (10229): Verilog HDL Expression warning at top.v(513): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 513
Warning (10259): Verilog HDL error at top.v(517): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 517
Warning (10259): Verilog HDL error at top.v(518): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 518
Warning (10259): Verilog HDL error at top.v(529): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 529
Warning (10259): Verilog HDL error at top.v(530): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 530
Warning (10259): Verilog HDL error at top.v(532): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 532
Warning (10229): Verilog HDL Expression warning at top.v(558): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 558
Warning (10259): Verilog HDL error at top.v(562): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 562
Warning (10259): Verilog HDL error at top.v(563): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 563
Warning (10259): Verilog HDL error at top.v(574): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 574
Warning (10259): Verilog HDL error at top.v(575): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 575
Warning (10229): Verilog HDL Expression warning at top.v(591): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 591
Warning (10259): Verilog HDL error at top.v(595): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 595
Warning (10259): Verilog HDL error at top.v(596): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 596
Warning (10259): Verilog HDL error at top.v(607): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 607
Warning (10229): Verilog HDL Expression warning at top.v(624): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 624
Warning (10259): Verilog HDL error at top.v(628): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 628
Warning (10259): Verilog HDL error at top.v(629): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 629
Warning (10259): Verilog HDL error at top.v(641): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 641
Warning (10229): Verilog HDL Expression warning at top.v(663): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 663
Warning (10259): Verilog HDL error at top.v(667): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 667
Warning (10259): Verilog HDL error at top.v(668): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 668
Warning (10259): Verilog HDL error at top.v(679): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 679
Warning (10229): Verilog HDL Expression warning at top.v(696): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 696
Warning (10259): Verilog HDL error at top.v(700): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 700
Warning (10259): Verilog HDL error at top.v(701): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 701
Warning (10259): Verilog HDL error at top.v(715): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 715
Warning (10229): Verilog HDL Expression warning at top.v(747): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 747
Warning (10259): Verilog HDL error at top.v(751): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10259): Verilog HDL error at top.v(752): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 752
Warning (10259): Verilog HDL error at top.v(763): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 763
Warning (10259): Verilog HDL error at top.v(765): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 765
Warning (10259): Verilog HDL error at top.v(766): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 766
Warning (10229): Verilog HDL Expression warning at top.v(792): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 792
Warning (10259): Verilog HDL error at top.v(796): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 796
Warning (10259): Verilog HDL error at top.v(797): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 797
Warning (10259): Verilog HDL error at top.v(808): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 808
Warning (10259): Verilog HDL error at top.v(809): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 809
Warning (10259): Verilog HDL error at top.v(810): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 810
Warning (10229): Verilog HDL Expression warning at top.v(831): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 831
Warning (10259): Verilog HDL error at top.v(835): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 835
Warning (10259): Verilog HDL error at top.v(836): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 836
Warning (10259): Verilog HDL error at top.v(847): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 847
Warning (10229): Verilog HDL Expression warning at top.v(870): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 870
Warning (10259): Verilog HDL error at top.v(874): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 874
Warning (10259): Verilog HDL error at top.v(875): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 875
Warning (10259): Verilog HDL error at top.v(886): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 886
Warning (10259): Verilog HDL error at top.v(887): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 887
Warning (10229): Verilog HDL Expression warning at top.v(909): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 909
Warning (10259): Verilog HDL error at top.v(913): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 913
Warning (10259): Verilog HDL error at top.v(914): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 914
Warning (10259): Verilog HDL error at top.v(926): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 926
Warning (10259): Verilog HDL error at top.v(927): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 927
Warning (10229): Verilog HDL Expression warning at top.v(954): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 954
Warning (10259): Verilog HDL error at top.v(958): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 958
Warning (10259): Verilog HDL error at top.v(959): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 959
Warning (10229): Verilog HDL Expression warning at top.v(993): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 993
Warning (10259): Verilog HDL error at top.v(997): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10259): Verilog HDL error at top.v(998): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 998
Warning (10259): Verilog HDL error at top.v(1011): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1011
Warning (10229): Verilog HDL Expression warning at top.v(1032): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1032
Warning (10259): Verilog HDL error at top.v(1036): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1036
Warning (10259): Verilog HDL error at top.v(1037): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1037
Warning (10259): Verilog HDL error at top.v(1048): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1048
Warning (10229): Verilog HDL Expression warning at top.v(1065): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1065
Warning (10259): Verilog HDL error at top.v(1069): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1069
Warning (10259): Verilog HDL error at top.v(1070): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1070
Warning (10259): Verilog HDL error at top.v(1081): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1081
Warning (10259): Verilog HDL error at top.v(1082): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1082
Warning (10259): Verilog HDL error at top.v(1083): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1083
Warning (10229): Verilog HDL Expression warning at top.v(1104): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1104
Warning (10259): Verilog HDL error at top.v(1108): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1108
Warning (10259): Verilog HDL error at top.v(1109): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1109
Warning (10229): Verilog HDL Expression warning at top.v(1161): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1161
Warning (10229): Verilog HDL Expression warning at top.v(1162): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1162
Warning (10229): Verilog HDL Expression warning at top.v(1163): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1163
Warning (10229): Verilog HDL Expression warning at top.v(1164): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1164
Warning (10229): Verilog HDL Expression warning at top.v(1165): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1165
Warning (10229): Verilog HDL Expression warning at top.v(1166): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1166
Warning (10229): Verilog HDL Expression warning at top.v(1167): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1167
Warning (10229): Verilog HDL Expression warning at top.v(1168): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1168
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(455): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 455
Warning (10230): Verilog HDL assignment warning at top.v(498): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 498
Warning (10230): Verilog HDL assignment warning at top.v(507): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 507
Warning (10230): Verilog HDL assignment warning at top.v(533): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 533
Warning (10230): Verilog HDL assignment warning at top.v(552): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 552
Warning (10230): Verilog HDL assignment warning at top.v(576): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 576
Warning (10230): Verilog HDL assignment warning at top.v(585): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 585
Warning (10230): Verilog HDL assignment warning at top.v(609): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 609
Warning (10230): Verilog HDL assignment warning at top.v(618): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 618
Warning (10230): Verilog HDL assignment warning at top.v(643): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 643
Warning (10230): Verilog HDL assignment warning at top.v(657): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 657
Warning (10230): Verilog HDL assignment warning at top.v(681): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 681
Warning (10230): Verilog HDL assignment warning at top.v(690): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 690
Warning (10230): Verilog HDL assignment warning at top.v(717): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 717
Warning (10230): Verilog HDL assignment warning at top.v(741): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 741
Warning (10230): Verilog HDL assignment warning at top.v(767): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 767
Warning (10230): Verilog HDL assignment warning at top.v(786): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 786
Warning (10230): Verilog HDL assignment warning at top.v(811): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 811
Warning (10230): Verilog HDL assignment warning at top.v(825): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 825
Warning (10230): Verilog HDL assignment warning at top.v(850): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 850
Warning (10230): Verilog HDL assignment warning at top.v(864): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 864
Warning (10230): Verilog HDL assignment warning at top.v(889): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 889
Warning (10230): Verilog HDL assignment warning at top.v(903): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 903
Warning (10230): Verilog HDL assignment warning at top.v(929): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 929
Warning (10230): Verilog HDL assignment warning at top.v(948): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 948
Warning (10230): Verilog HDL assignment warning at top.v(973): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 973
Warning (10230): Verilog HDL assignment warning at top.v(987): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 987
Warning (10230): Verilog HDL assignment warning at top.v(1012): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1012
Warning (10230): Verilog HDL assignment warning at top.v(1026): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1026
Warning (10230): Verilog HDL assignment warning at top.v(1050): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1050
Warning (10230): Verilog HDL assignment warning at top.v(1059): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1059
Warning (10230): Verilog HDL assignment warning at top.v(1084): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1084
Warning (10230): Verilog HDL assignment warning at top.v(1098): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1098
Warning (10230): Verilog HDL assignment warning at top.v(1185): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1185
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 799 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 684 logic cells
    Info (21062): Implemented 48 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings
    Info: Peak virtual memory: 1225 megabytes
    Info: Processing ended: Tue Apr 25 20:59:17 2017
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:02:09
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:59:34 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 280 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 256 registers into blocks of type DSP block
    Extra Info (176220): Created 128 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 2.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:44
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1943 megabytes
    Info: Processing ended: Tue Apr 25 21:02:06 2017
    Info: Elapsed time: 00:02:32
    Info: Total CPU time (on all processors): 00:03:08
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:02:25 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1143 megabytes
    Info: Processing ended: Tue Apr 25 21:02:45 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:03:03 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.316            -760.180 clk50 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -827.442 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.148            -676.050 clk50 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -812.495 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.932            -193.862 clk50 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -614.987 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.650            -114.681 clk50 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -646.504 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1334 megabytes
    Info: Processing ended: Tue Apr 25 21:03:53 2017
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:51
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:04:10 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 21:04:12 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
