[["Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis.", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "https://doi.org/10.1145/127601.127609", 6], ["Synthesis of Application-Specific Multiprocessor Architectures.", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/127601.127612", 6], ["Constraint improvements for MILP-based hardware synthesis.", ["Louis J. Hafer"], "https://doi.org/10.1145/127601.127614", 6], ["ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach.", ["Yung-Ho Shih", "Sung-Mo Kang"], "https://doi.org/10.1145/127601.127616", 6], ["ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits.", ["Alexander D. Stein", "Tuyen V. Nguyen", "Binay J. George", "Ronald A. Rohrer"], "https://doi.org/10.1145/127601.127618", 6], ["Efficient Simulation of Bipolar Digital ICs.", ["Chandramouli Visweswariah", "Ronald A. Rohrer"], "https://doi.org/10.1145/127601.127620", 6], ["Global Stratgies for Electronic Design (Panel Abstract).", ["Harvey Jones"], "", 0], ["Topological Routing in SURF: Generating a Rubber-Band sketch.", ["Wayne Wei-Ming Dai", "Tal Dayan", "David Staepelaere"], "https://doi.org/10.1145/127601.127622", 6], ["Routability of a Rubber-Band Sketch.", ["Wayne Wei-Ming Dai", "Raymond Kong", "Masao Sato"], "https://doi.org/10.1145/127601.127623", 4], ["Novel Routing Schemes for IC Layout, Part I: Two-Layer Channel Routing.", ["Deborah C. Wang"], "https://doi.org/10.1145/127601.127626", 5], ["A New Hypergraph Based Rip-Up and Reroute Strategy.", ["Manuela Raith", "Marc Bartholomeus"], "https://doi.org/10.1145/127601.127628", 6], ["Constrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems.", ["Sung-Chuan Fang", "Kuo-En Chang", "Wu-Shiung Feng", "Sao-Jie Chen"], "https://doi.org/10.1145/127601.127629", 6], ["Logic Synthesis for Efficient Pseudoexhaustive Testability.", ["Andrzej Krasniewski"], "https://doi.org/10.1145/127601.127630", 7], ["Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage.", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/127601.127631", 7], ["Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology.", ["Kwang-Ting Cheng", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/127601.127632", 7], ["The Interdependence Between Delay-Optimization of Synthesized Networks and Testing.", ["Thomas W. Williams", "Bill Underwood", "M. Ray Mercer"], "https://doi.org/10.1145/127601.127633", 6], ["A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings.", ["M. Crastes", "K. Sakouti", "Gabriele Saucier"], "https://doi.org/10.1145/127601.127634", 6], ["Layout Driven Technology Mapping.", ["Massoud Pedram", "Narasimha B. Bhat"], "https://doi.org/10.1145/127601.127635", 7], ["An ECL Logic Synthesis System.", ["Van Morgan", "David Gregory"], "https://doi.org/10.1145/127601.127637", 6], ["Timing Optimization on Mapped Circuits.", ["Ko Yoshikawa", "Hiroshi Ichiryu", "Hisato Tanishita", "Shigenobu Suzuki", "Nobuyoshi Nomizu", "Akira Kondoh"], "https://doi.org/10.1145/127601.127639", 6], ["Design Automation in the Soviet Union: History and Status (Abstract).", ["Gennady G. Kazyonnov"], "", 0], ["Implementing the Vision: Electronic Design in the 1990's (Panel Abstract).", ["Andrew Rappaport"], "", 0], ["Channel Density Reduction by Routing Over The Cells.", ["Min-Siang Lin", "Hourng-Wern Perng", "Chi-Yi Hwang", "Youn-Long Lin"], "https://doi.org/10.1145/127601.127640", 6], ["New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals.", ["Nancy D. Holmes", "Naveed A. Sherwani", "Majid Sarrafzadeh"], "https://doi.org/10.1145/127601.127642", 6], ["Routing the 3-D Chip.", ["Richard J. Enbody", "Gary Lynn", "Kwee Heong Tan"], "https://doi.org/10.1145/127601.127644", 6], ["Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation.", ["E. Vandris", "Gerald E. Sobelman"], "https://doi.org/10.1145/127601.127645", 6], ["A System for Fault Diagnosis and Simulation of VHDL Descriptions.", ["Vijay Pitchumani", "Pankaj Mayor", "Nimish Radia"], "https://doi.org/10.1145/127601.127647", 7], ["Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT.", ["Yoshihiro Kitamura"], "https://doi.org/10.1145/127601.127649", 4], ["Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors.", ["Srinivas Patil", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/127601.127651", 5], ["Creator: General and Efficient Multilevel Concurrent Fault Simulation.", ["Pier Luca Montessoro", "Silvano Gai"], "https://doi.org/10.1145/127601.127653", 4], ["On Removing Redundancy in Sequential Circuits.", ["Kwang-Ting Cheng"], "https://doi.org/10.1145/127601.127655", 6], ["A Framework for Satisfying Input and Output Encoding Constraints.", ["Alexander Saldanha", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/127601.127656", 6], ["A Unified Approach to Input-Output Encoding for FSM State Assignment.", ["Maciej J. Ciesielski", "Jia-Jye Shen", "Marc Davio"], "https://doi.org/10.1145/127601.127659", 6], ["FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs.", ["Martin Geiger", "Thomas Muller-Wipperfurth"], "https://doi.org/10.1145/127601.127661", 4], ["Intellectual Property (Panel Abstract).", ["Michael C. McFarland"], "", 0], ["A CAD System for the Design of Field Programmable Gate Arrays.", ["Dwight D. Hill"], "https://doi.org/10.1145/127601.127662", 6], ["Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers.", ["Hidekazu Terai", "Fumio Goto", "Katsuro Wakai", "Tokinori Kozawa", "Mitsugu Edagawa", "Satoshi Hososaka", "Masahiro Hashimoto"], "https://doi.org/10.1145/127601.127663", 6], ["SIDECAR: Design Support for Reliability.", ["Charles R. Yount", "Daniel P. Siewiorek"], "https://doi.org/10.1145/127601.127664", 6], ["Automatic Generation of Compiled Simulations through Program Specialization.", ["Wing Yee Au", "Daniel Weise", "Scott Seligman"], "https://doi.org/10.1145/127601.127665", 6], ["Accelerating Switch-Level Simulation by Function Caching.", ["Larry G. Jones"], "https://doi.org/10.1145/127601.127666", 4], ["Utilizing Logic Information in Multi-Level Timing Simulation.", ["Marko P. Chew", "Andrzej J. Strojwas"], "https://doi.org/10.1145/127601.127667", 4], ["Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators.", ["Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1145/127601.127668", 4], ["Breaking the Barrier of Parallel Simulation of Digital Systems.", ["Jack V. Briner Jr.", "John L. Ellis", "Gershon Kedem"], "https://doi.org/10.1145/127601.127669", 4], ["Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs.", ["Robert J. Francis", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1145/127601.127670", 7], ["Technology Mapping for Electrically Programmable Gate Arrays.", ["Silvia Ercolani", "Giovanni De Micheli"], "https://doi.org/10.1145/127601.127671", 6], ["Xmap: A Technology Mapper for Table-Lookup Field-Programmable Gate Arrays.", ["Kevin Karplus"], "https://doi.org/10.1145/127601.127672", 4], ["Amap: A Technology Mapper for Selector-Based Field-Programmable Gate Arrays.", ["Kevin Karplus"], "https://doi.org/10.1145/127601.127673", 4], ["A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility.", ["Nam Sung Woo"], "https://doi.org/10.1145/127601.127675", 4], ["What is Design for Manufacturability (DFM)? (Panel Abstract).", ["Wojciech Maly"], "", 0], ["Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design.", ["Yasushi Ogawa", "Tsutomu Itoh", "Yoshio Miki", "Tatsuki Ishii", "Yasuo Sato", "Reiji Toyoshima"], "https://doi.org/10.1145/127601.127676", 6], ["Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System.", ["Christian Masson", "Remy Escassut", "Denis Barbier", "Daniel Winer", "Gregory Chevallier"], "https://doi.org/10.1145/127601.127677", 6], ["Benchmarks for Layout Synthesis - Evolution and Current Status.", ["Krzysztof Kozminski"], "https://doi.org/10.1145/127601.127678", 6], ["A Design for Testability Scheme with Applications to Data Path Synthesis.", ["Scott Chiu", "Christos A. Papachristou"], "https://doi.org/10.1145/127601.127679", 7], ["Enhanced Controllability for IDDQ Test Sets Using Partial Scan.", ["Tapan J. Chakraborty", "Sudipta Bhawmik", "Robert Bencivenga", "Chih-Jen Lin"], "https://doi.org/10.1145/127601.127680", 4], ["ATPG Based on a Novel Grid-Addressable Latch Element.", ["Susheel J. Chandra", "Tom Ferry", "Tushar Gheewala", "Kerry Pierce"], "https://doi.org/10.1145/127601.127681", 5], ["Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit.", ["Chien-In Henry Chen"], "https://doi.org/10.1145/127601.127682", 4], ["Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits.", ["David M. Wu", "Charles E. Radke"], "https://doi.org/10.1145/127601.127683", 5], ["Automatic Synthesis of Asynchronous Circuits.", ["Kuan-Jen Lin", "Chen-Shang Lin"], "https://doi.org/10.1145/127601.127684", 6], ["Algorithms for Synthesis of Hazard-Free Asynchronous Circuits.", ["Luciano Lavagno", "Kurt Keutzer", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/127601.127685", 7], ["Synthesis of Multiple-Input Change Asynchronous Finite state Machines.", ["Maureen Ladd", "William P. Birmingham"], "https://doi.org/10.1145/127601.127686", 6], ["Framework Standards: How Important are They? (Panel Abstract).", ["A. Richard Newton"], "", 0], ["A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm.", ["Robert C. Carden IV", "Chung-Kuan Cheng"], "https://doi.org/10.1145/127601.127687", 6], ["High-Performance Clock Routing Based on Recursive Geometric Aatching.", ["Andrew B. Kahng", "Jason Cong", "Gabriel Robins"], "https://doi.org/10.1145/127601.127688", 6], ["On Minimizing the Number of L-Shaped Channels.", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/127601.127689", 7], ["A General Multi-Layer Area Router.", ["Mohankumar Guruswamy", "D. F. Wong"], "https://doi.org/10.1145/127601.127690", 6], ["On Achieving a Complete Fault Coverage for Sequential Machines Using the Transition Fault Model.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/127601.127691", 6], ["Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-level Circuits.", ["Stephen Pateras", "Janusz Rajski"], "https://doi.org/10.1145/127601.127692", 6], ["A Transitive Closure Based Algorithm for Test Generation.", ["Srimat T. Chakradhar", "Vishwani D. Agrawal"], "https://doi.org/10.1145/127601.127693", 6], ["A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults.", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik"], "https://doi.org/10.1145/127601.127694", 7], ["Control Optimization Based on Resynchronization of Operations.", ["David C. Ku", "Dave Filo", "Giovanni De Micheli"], "https://doi.org/10.1145/127601.127696", 6], ["A Unified Approach for the Synthesis of Self-Testable Finite State Machines.", ["Bernhard Eschermann", "Hans-Joachim Wunderlich"], "https://doi.org/10.1145/127601.127697", 6], ["A Data Path Synthesis Method for Self-Testable Designs.", ["Christos A. Papachristou", "Scott Chiu", "Haidar Harmanani"], "https://doi.org/10.1145/127601.127698", 7], ["Automated Micro-Roll-back Self-Recovery Synthesis.", ["Vijay Raghavendra", "Chidchanok Lursinsap"], "https://doi.org/10.1145/127601.127699", 6], ["Proof-Aided Design of Verified Hardware.", ["Holger Busch", "Gerd Venzl"], "https://doi.org/10.1145/127601.127700", 6], ["Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation.", ["Randal E. Bryant", "Derek L. Beatty", "Carl-Johan H. Seger"], "https://doi.org/10.1145/127601.127701", 6], ["Representing Circuits More Efficiently in Symbolic Model Checking.", ["Jerry R. Burch", "Edmund M. Clarke", "David E. Long"], "https://doi.org/10.1145/127601.127702", 5], ["Using BDDs to Verify Multipliers.", ["Jerry R. Burch"], "https://doi.org/10.1145/127601.127703", 5], ["Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing.", ["Hiroyuki Ochi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/127601.127704", 4], ["Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams.", ["Kenneth M. Butler", "Don E. Ross", "Rohit Kapur", "M. Ray Mercer"], "https://doi.org/10.1145/127601.127705", 4], ["A General Purpose Multiple Way Partitioning Algorithm.", ["Ching-Wei Yeh", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1145/127601.127706", 6], ["Analytical Placement: A Linear or a Quadratic Objective Function?", ["Georg Sigl", "Konrad Doll", "Frank M. Johannes"], "https://doi.org/10.1145/127601.127707", 6], ["Branch-and-Bound Placement for Building Block Layout.", ["Hidetoshi Onodera", "Yo Taniguchi", "Keikichi Tamaru"], "https://doi.org/10.1145/127601.127708", 7], ["A Probabilistic Testability Measure for Delay Faults.", ["Wen Ching Wu", "Chung-Len Lee"], "https://doi.org/10.1145/127601.127709", 6], ["Testability of Asynchronous Timed Control Circuits with Delay Assumptions.", ["Peter A. Beerel", "Teresa H. Y. Meng"], "https://doi.org/10.1145/127601.127710", 6], ["A Branching Process Model for Observability Analysis of Combinational Circuits.", ["Sarma Sastry", "Amitava Majumdar"], "https://doi.org/10.1145/127601.127711", 6], ["A Resynthesis Approach for Network Optimization.", ["Kuang-Chien Chen", "Yusuke Matsunaga", "Saburo Muroga", "Masahiro Fujita"], "https://doi.org/10.1145/127601.127712", 6], ["Logic Optimization of MOS Networks.", ["Johnson Chan Limqueco", "Saburo Muroga"], "https://doi.org/10.1145/127601.127713", 6], ["Logic Minimization using Two-column Rectangle Replacement.", ["Soren Soe", "Kevin Karplus"], "https://doi.org/10.1145/127601.127714", 4], ["Are Formal Methods in Design for Real? (Panel Abstract).", ["Gerd Venzl"], "", 0], ["Flexible Transistor Matrix (FTM).", ["King C. Ho", "Sarma Sastry"], "https://doi.org/10.1145/127601.127715", 6], ["An Efficient Layout Style for 2-Metal CMOS Leaf Cells And Their Automatic Generation.", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/127601.127716", 6], ["Exact Width and Height Minimization of CMOS Cells.", ["Robert L. Maziasz", "John P. Hayes"], "https://doi.org/10.1145/127601.127717", 7], ["Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time.", ["Scott D. Huss", "Ronald S. Gyurcsik"], "https://doi.org/10.1145/127601.127718", 6], ["Generation of Performance Sensitivities for Analog Cell Layout.", ["George Gad-El-Karim", "Ronald S. Gyurcsik"], "https://doi.org/10.1145/127601.127720", 6], ["A Constraint Based Approach to Automatic Design of Analog Cells.", ["Louis-Oliver Donzelle", "Pierre-Francois Dubois", "B. Hennion", "J. Parissis", "P. Senn"], "https://doi.org/10.1145/127601.127722", 4], ["A Layout Improvement Method Based on Constraint Propagation for Analog LSI's.", ["Masato Mogaki", "Naoki Kato", "Naomi Shimada", "Yuriko Yamada"], "https://doi.org/10.1145/127601.127723", 4], ["CHOP: A Constraint-Driven System-Level Partitioner.", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/127601.127724", 6], ["Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World.", ["Thomas E. Fuhrman"], "https://doi.org/10.1145/127601.127725", 6], ["Bridging High-Level Synthesis to RTL Technology Libraries.", ["Nikil D. Dutt", "James R. Kipps"], "https://doi.org/10.1145/127601.127726", 4], ["The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve.", ["Alice C. Parker", "Pravil Gupta", "Agha Hussain"], "https://doi.org/10.1145/127601.127727", 5], ["An Efficient Parallel Critical Path Algorithm.", ["Li-Ren Liu", "David Hung-Chang Du", "Hsi-Chuan Chen"], "https://doi.org/10.1145/127601.127728", 6], ["Incremental Techniques for the Identification of Statically Sensitizable Critical Paths.", ["Yun-Cheng Ju", "Resve A. Saleh"], "https://doi.org/10.1145/127601.127729", 6], ["Critical Path Selection for Performance Optimization.", ["Hsi-Chuan Chen", "David Hung-Chang Du", "Li-Ren Liu"], "https://doi.org/10.1145/127601.127730", 4], ["Timing Verification on a 1.2M-Device Full-Custom CMOS Design.", ["Jengwei Pan", "Larry L. Biro", "Joel Grodstein", "William J. Grundmann", "Yao-Tsung Yen"], "https://doi.org/10.1145/127601.127731", 4], ["RICE: Rapid Interconnect Circuit Evaluator.", ["Curtis L. Ratzlaff", "Nanda Gopal", "Lawrence T. Pillage"], "https://doi.org/10.1145/127601.127732", 6], ["A New Nonlinear Driver Model for Interconnect Analysis.", ["Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1145/127601.127733", 6], ["Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves.", ["Heinz Mattes", "Wolfgang Weisenseel", "Gerhard Bischof", "Reimund Dachauer"], "https://doi.org/10.1145/127601.127734", 6], ["Linking TCAD to EDA - Benefits and Issues.", ["Goodwin R. Chin", "Walter C. Dietrich Jr.", "Duane S. Boning", "Alexander S. Wong", "Andrew R. Neureuther", "Robert W. Dutton"], "https://doi.org/10.1145/127601.127735", 6], ["A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator.", ["D. M. H. Walker", "Chris S. Kellen", "Andrzej J. Strojwas"], "https://doi.org/10.1145/127601.127736", 6], ["GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process.", ["Lifeng Wu", "Zhilian Yang", "Zhiping Yu", "Zhijian Li"], "https://doi.org/10.1145/127601.127737", 6], ["Data-Path Synthesis Using Path Analysis.", ["Reinaldo A. Bergamaschi", "Raul Camposano", "Michael Payer"], "https://doi.org/10.1145/127601.127738", 6], ["Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications.", ["Stefaan Note", "Werner Geurts", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1145/127601.127739", 6], ["Datapath Scheduling for Two-Level Pipelining.", ["C. Y. Roger Chen", "Michael Z. Moricz"], "https://doi.org/10.1145/127601.127740", 4], ["Relevant Issues in High-Level Connectivity Synthesis.", ["Barry M. Pangrle", "Forrest Brewer", "Donald A. Lobo", "Andrew Seawright"], "https://doi.org/10.1145/127601.127741", 4], ["Testability Solutions: Who Really Wants Them? (Panel Abstract).", ["Alberto L. Sangiovanni-Vincentelli"], "", 0], ["The Role of Timing Verification in Layout Synthesis.", ["Jacques Benkoski", "Andrzej J. Strojwas"], "https://doi.org/10.1145/127601.122895", 8], ["An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement.", ["Ren-Song Tsay", "Jurgen Koehl"], "https://doi.org/10.1145/127601.122882", 6], ["A Fast Physical Constraint Generator for Timing Driven Layout.", ["Wing K. Luk"], "https://doi.org/10.1145/127601.114161", 6], ["Dynamic Prediction of Critical Paths and Nets for Constructive Timing-Driven Placement.", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/127601.127165", 4], ["An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs.", ["Arvind Srinivasan"], "https://doi.org/10.1145/127601.127743", 4], ["Placement for Clock Period Minimization With Multiple Wave Propagation.", ["Donald A. Joy", "Maciej J. Ciesielski"], "https://doi.org/10.1145/127601.127742", 4], ["Transition Density, A Stochastic Measure of Activity in Digital Circuits.", ["Farid N. Najm"], "https://doi.org/10.1145/127601.127744", 6], ["Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits.", ["Yutaka Deguchi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/127601.127745", 6], ["OEsim: A Simulator for Timing Behavior.", ["Tod Amon", "Gaetano Borriello"], "https://doi.org/10.1145/127601.127746", 6], ["CLOVER: A Timing Constraints Verification System.", ["Dimitris Doukas", "Andrea S. LaPaugh"], "https://doi.org/10.1145/127601.127747", 6], ["3D Scheduling: High-Level Synthesis with Floorplanning.", ["Jen-Pin Weng", "Alice C. Parker"], "https://doi.org/10.1145/127601.127748", 6], ["Bottom Up Synthesis Based on Fuzzy Schedules.", ["Tai A. Ly", "Jack T. Mowchenko"], "https://doi.org/10.1145/127601.127749", 6], ["Fast and Near Optimal Scheduling in Automatic Data Path Aynthesis.", ["In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/127601.127750", 6], ["Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics.", ["Rajiv Jain", "Ashutosh Mujumdar", "Alok Sharma", "Hueymin Wang"], "https://doi.org/10.1145/127601.127751", 4], ["Sizing Synchronization Queues: A Case Study in Higher Level Synthesis.", ["Tod Amon", "Gaetano Borriello"], "https://doi.org/10.1145/127601.127752", 4], ["The MCC CAD Framework Methodology Management System.", ["Wayne Allen", "Douglas Rosenthal", "Kenneth W. Fiduk"], "https://doi.org/10.1145/127601.127753", 5], ["A Configuration Management System in a Data Management Framework.", ["Steve Banks", "Catherine Bunting", "Russ Edwards", "Laura Fleming", "Peter Hackett"], "https://doi.org/10.1145/127601.127754", 5], ["Design Version Management in the GARDEN Framework.", ["Flavio Rech Wagner", "Arnaldo Hilario Viegas de Lima"], "https://doi.org/10.1145/127601.127755", 7], ["Design Flow Management in the NELSIS CAD Framework.", ["K. Olav ten Bosch", "Peter Bingley", "Pieter van der Wolf"], "https://doi.org/10.1145/127601.127756", 6], ["REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis.", ["Jerry P. Hwang"], "https://doi.org/10.1145/127601.127757", 6], ["A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions.", ["Matthias C. Utesch"], "https://doi.org/10.1145/127601.127758", 4], ["A Two-Dimensional Topological Compactor With Octagonal Geometry.", ["Paul de Dood", "John Wawrzynek", "Erwin Liu", "Roberto Suaya"], "https://doi.org/10.1145/127601.127759", 5], ["VLSI Layout Compaction Using Radix Priority Search Trees.", ["Andrew J. Harrison"], "https://doi.org/10.1145/127601.127760", 4], ["On Minimal Closure Constraint Generation for Symbolic Cell Assembly.", ["Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1145/127601.127761", 4], ["Efficient Transient Simulation of Lossy Interconnect.", ["Jaijeet S. Roychowdhury", "Donald O. Pederson"], "https://doi.org/10.1145/127601.127762", 6], ["A Transmission Line Simulator for GaAs Integrated Circuits.", ["J. S. Barkatullah", "S. Chowdhury"], "https://doi.org/10.1145/127601.127763", 6], ["Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters.", ["Andrew T. Yang", "C. H. Chan", "Jack T. Yao", "R. R. Daniels", "J. P. Harrang"], "https://doi.org/10.1145/127601.127764", 6], ["Minimizing the Number of Delay Buffers in the Synchronization of Pipelined Systems.", ["Xiaobo Hu", "Ronald G. Harber", "Steven C. Bass"], "https://doi.org/10.1145/127601.127765", 6], ["Scheduling for Functional Pipelining and Loop Winding.", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/127601.127766", 6], ["Incremental Tree Height Reduction for High Level Synthesis.", ["Alexandru Nicolau", "Roni Potasman"], "https://doi.org/10.1145/127601.127767", 5], ["Redundant Operator Creation: A Scheduling Optimization Technique.", ["Donald A. Lobo", "Barry M. Pangrle"], "https://doi.org/10.1145/127601.127768", 4], ["Will the Field-Programmable Gata Array Replace the Mask-Programmable Gate Array? (Panel Abstract).", ["Jonathan Rose"], "", 0]]