Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 18 02:25:00 2025
| Host         : xy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                              4           
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.655        0.000                      0               330165        0.122        0.000                      0               330165        1.100        0.000                       0                 33862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       15.840        0.000                      0                  558        0.122        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        3.655        0.000                      0               329545        0.129        0.000                      0               329545        9.232        0.000                       0                 33503  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll       13.646        0.000                      0                   63        0.139        0.000                      0                   63  
clk_out1_pll  clk_out2_pll       14.944        0.000                      0                  228        0.310        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.840ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.309ns (8.358%)  route 3.388ns (91.642%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.294     1.220    twin_controller_inst/E[0]
    SLICE_X4Y215         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.199    17.828    twin_controller_inst/clk_out1
    SLICE_X4Y215         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][6]/C
                         clock pessimism             -0.463    17.366    
                         clock uncertainty           -0.105    17.260    
    SLICE_X4Y215         FDCE (Setup_fdce_C_CE)      -0.201    17.059    twin_controller_inst/status_buffer_reg[16][6]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                 15.840    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.309ns (8.778%)  route 3.211ns (91.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.117     1.043    twin_controller_inst/E[0]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][0]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X7Y213         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.309ns (8.778%)  route 3.211ns (91.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.117     1.043    twin_controller_inst/E[0]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X7Y213         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[16][2]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.309ns (8.778%)  route 3.211ns (91.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.117     1.043    twin_controller_inst/E[0]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X7Y213         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[16][4]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.309ns (8.778%)  route 3.211ns (91.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.117     1.043    twin_controller_inst/E[0]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X7Y213         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.309ns (8.778%)  route 3.211ns (91.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.117     1.043    twin_controller_inst/E[0]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][4]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X7Y213         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[17][4]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.019ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.309ns (8.778%)  route 3.211ns (91.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.117     1.043    twin_controller_inst/E[0]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X7Y213         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[17][7]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 16.019    

Slack (MET) :             16.086ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.309ns (8.946%)  route 3.145ns (91.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.050     0.977    twin_controller_inst/E[0]
    SLICE_X0Y212         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.202    17.831    twin_controller_inst/clk_out1
    SLICE_X0Y212         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][4]/C
                         clock pessimism             -0.463    17.369    
                         clock uncertainty           -0.105    17.263    
    SLICE_X0Y212         FDCE (Setup_fdce_C_CE)      -0.201    17.062    twin_controller_inst/status_buffer_reg[14][4]
  -------------------------------------------------------------------
                         required time                         17.062    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 16.086    

Slack (MET) :             16.086ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.309ns (8.946%)  route 3.145ns (91.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.050     0.977    twin_controller_inst/E[0]
    SLICE_X0Y212         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.202    17.831    twin_controller_inst/clk_out1
    SLICE_X0Y212         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/C
                         clock pessimism             -0.463    17.369    
                         clock uncertainty           -0.105    17.263    
    SLICE_X0Y212         FDCE (Setup_fdce_C_CE)      -0.201    17.062    twin_controller_inst/status_buffer_reg[16][1]
  -------------------------------------------------------------------
                         required time                         17.062    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 16.086    

Slack (MET) :             16.122ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.309ns (9.043%)  route 3.108ns (90.957%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.356    -2.477    uart_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  uart_inst/rx_data_reg[5]/Q
                         net (fo=15, routed)          0.761    -1.493    uart_inst/rx_data[5]
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043    -1.450 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.334    -1.117    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X0Y200         LUT5 (Prop_lut5_I2_O)        0.043    -1.074 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         2.014     0.940    twin_controller_inst/E[0]
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.201    17.830    twin_controller_inst/clk_out1
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.105    17.262    
    SLICE_X4Y211         FDCE (Setup_fdce_C_CE)      -0.201    17.061    twin_controller_inst/status_buffer_reg[16][3]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 16.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.130ns (62.427%)  route 0.078ns (37.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.606    -0.427    twin_controller_inst/clk_out1
    SLICE_X4Y212         FDCE                                         r  twin_controller_inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDCE (Prop_fdce_C_Q)         0.100    -0.327 r  twin_controller_inst/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.078    -0.248    uart_inst/Q[7]
    SLICE_X5Y212         LUT2 (Prop_lut2_I1_O)        0.030    -0.218 r  uart_inst/tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    uart_inst/tx_shift0_in[8]
    SLICE_X5Y212         FDPE                                         r  uart_inst/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.810    -0.633    uart_inst/clk_out1
    SLICE_X5Y212         FDPE                                         r  uart_inst/tx_shift_reg[8]/C
                         clock pessimism              0.218    -0.416    
    SLICE_X5Y212         FDPE (Hold_fdpe_C_D)         0.075    -0.341    uart_inst/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.600%)  route 0.253ns (66.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.624    -0.409    uart_inst/clk_out1
    SLICE_X0Y193         FDCE                                         r  uart_inst/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  uart_inst/rx_data_reg[7]/Q
                         net (fo=74, routed)          0.253    -0.056    uart_inst/rx_data[7]
    SLICE_X3Y200         LUT4 (Prop_lut4_I0_O)        0.028    -0.028 r  uart_inst/sw[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    twin_controller_inst/sw_reg[56]_0
    SLICE_X3Y200         FDCE                                         r  twin_controller_inst/sw_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.816    -0.627    twin_controller_inst/clk_out1
    SLICE_X3Y200         FDCE                                         r  twin_controller_inst/sw_reg[56]/C
                         clock pessimism              0.411    -0.217    
    SLICE_X3Y200         FDCE (Hold_fdce_C_D)         0.060    -0.157    twin_controller_inst/sw_reg[56]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.606    -0.427    twin_controller_inst/clk_out1
    SLICE_X4Y212         FDCE                                         r  twin_controller_inst/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDCE (Prop_fdce_C_Q)         0.100    -0.327 r  twin_controller_inst/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.079    -0.248    uart_inst/Q[2]
    SLICE_X5Y212         LUT3 (Prop_lut3_I2_O)        0.028    -0.220 r  uart_inst/tx_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart_inst/tx_shift0_in[3]
    SLICE_X5Y212         FDPE                                         r  uart_inst/tx_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.810    -0.633    uart_inst/clk_out1
    SLICE_X5Y212         FDPE                                         r  uart_inst/tx_shift_reg[3]/C
                         clock pessimism              0.218    -0.416    
    SLICE_X5Y212         FDPE (Hold_fdpe_C_D)         0.060    -0.356    uart_inst/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.483%)  route 0.098ns (49.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.625    -0.408    uart_inst/clk_out1
    SLICE_X0Y197         FDCE                                         r  uart_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  uart_inst/rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.209    uart_inst/rx_shift_reg_n_0_[0]
    SLICE_X1Y198         FDCE                                         r  uart_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.825    -0.618    uart_inst/clk_out1
    SLICE_X1Y198         FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.225    -0.394    
    SLICE_X1Y198         FDCE (Hold_fdce_C_D)         0.040    -0.354    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.130%)  route 0.122ns (54.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.609    -0.424    twin_controller_inst/clk_out1
    SLICE_X5Y203         FDCE                                         r  twin_controller_inst/sw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y203         FDCE (Prop_fdce_C_Q)         0.100    -0.324 r  twin_controller_inst/sw_reg[8]/Q
                         net (fo=3, routed)           0.122    -0.202    twin_controller_inst/virtual_sw[8]
    SLICE_X0Y203         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/clk_out1
    SLICE_X0Y203         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][0]/C
                         clock pessimism              0.238    -0.391    
    SLICE_X0Y203         FDCE (Hold_fdce_C_D)         0.043    -0.348    twin_controller_inst/status_buffer_reg[7][0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.144%)  route 0.270ns (67.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.624    -0.409    uart_inst/clk_out1
    SLICE_X3Y196         FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           0.270    -0.038    uart_inst/rx_ready
    SLICE_X0Y208         LUT5 (Prop_lut5_I3_O)        0.028    -0.010 r  uart_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    twin_controller_inst/current_state_reg[0]_0
    SLICE_X0Y208         FDCE                                         r  twin_controller_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    twin_controller_inst/clk_out1
    SLICE_X0Y208         FDCE                                         r  twin_controller_inst/current_state_reg[0]/C
                         clock pessimism              0.411    -0.219    
    SLICE_X0Y208         FDCE (Hold_fdce_C_D)         0.060    -0.159    twin_controller_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.618%)  route 0.110ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.609    -0.424    twin_controller_inst/clk_out1
    SLICE_X3Y208         FDCE                                         r  twin_controller_inst/sw_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y208         FDCE (Prop_fdce_C_Q)         0.100    -0.324 r  twin_controller_inst/sw_reg[30]/Q
                         net (fo=3, routed)           0.110    -0.214    twin_controller_inst/virtual_sw[30]
    SLICE_X1Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    twin_controller_inst/clk_out1
    SLICE_X1Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][6]/C
                         clock pessimism              0.220    -0.410    
    SLICE_X1Y207         FDCE (Hold_fdce_C_D)         0.043    -0.367    twin_controller_inst/status_buffer_reg[9][6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[12][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.509%)  route 0.110ns (52.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.609    -0.424    twin_controller_inst/clk_out1
    SLICE_X3Y208         FDCE                                         r  twin_controller_inst/sw_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y208         FDCE (Prop_fdce_C_Q)         0.100    -0.324 r  twin_controller_inst/sw_reg[50]/Q
                         net (fo=3, routed)           0.110    -0.213    twin_controller_inst/virtual_sw[50]
    SLICE_X3Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    twin_controller_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[12][2]/C
                         clock pessimism              0.220    -0.410    
    SLICE_X3Y207         FDCE (Hold_fdce_C_D)         0.043    -0.367    twin_controller_inst/status_buffer_reg[12][2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[10][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.523%)  route 0.120ns (54.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.608    -0.425    twin_controller_inst/clk_out1
    SLICE_X5Y208         FDCE                                         r  twin_controller_inst/sw_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y208         FDCE (Prop_fdce_C_Q)         0.100    -0.325 r  twin_controller_inst/sw_reg[35]/Q
                         net (fo=3, routed)           0.120    -0.205    twin_controller_inst/virtual_sw[35]
    SLICE_X3Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    twin_controller_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][3]/C
                         clock pessimism              0.238    -0.392    
    SLICE_X3Y207         FDCE (Hold_fdce_C_D)         0.032    -0.360    twin_controller_inst/status_buffer_reg[10][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[7][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.961%)  route 0.113ns (53.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.608    -0.425    twin_controller_inst/clk_out1
    SLICE_X4Y208         FDCE                                         r  twin_controller_inst/sw_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y208         FDCE (Prop_fdce_C_Q)         0.100    -0.325 r  twin_controller_inst/sw_reg[11]/Q
                         net (fo=3, routed)           0.113    -0.212    twin_controller_inst/virtual_sw[11]
    SLICE_X5Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.813    -0.630    twin_controller_inst/clk_out1
    SLICE_X5Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][3]/C
                         clock pessimism              0.220    -0.411    
    SLICE_X5Y207         FDCE (Hold_fdce_C_D)         0.044    -0.367    twin_controller_inst/status_buffer_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y208    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y208    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y207    twin_controller_inst/status_buffer_reg[13][2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y209    twin_controller_inst/status_buffer_reg[13][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y207    twin_controller_inst/status_buffer_reg[14][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y201    twin_controller_inst/status_buffer_reg[15][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y205    twin_controller_inst/status_buffer_reg[15][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y211    twin_controller_inst/status_buffer_reg[17][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y208    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y208    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y208    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y208    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X3Y207    twin_controller_inst/status_buffer_reg[13][2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X3Y207    twin_controller_inst/status_buffer_reg[13][2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y209    twin_controller_inst/status_buffer_reg[13][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y209    twin_controller_inst/status_buffer_reg[13][6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X3Y207    twin_controller_inst/status_buffer_reg[14][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X3Y207    twin_controller_inst/status_buffer_reg[14][6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y210   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y210   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y212   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y212   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y212   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y212   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y213   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y213   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y213   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X33Y213   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.903ns  (logic 1.735ns (10.910%)  route 14.168ns (89.090%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.982    13.351    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_18_18/D
    SLICE_X130Y329       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.397    18.026    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_18_18/WCLK
    SLICE_X130Y329       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.564    
                         clock uncertainty           -0.105    17.458    
    SLICE_X130Y329       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.006    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.841ns  (logic 1.735ns (10.953%)  route 14.106ns (89.047%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.920    13.289    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/D
    SLICE_X132Y323       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.396    18.025    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/WCLK
    SLICE_X132Y323       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.563    
                         clock uncertainty           -0.105    17.457    
    SLICE_X132Y323       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.005    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.789ns  (logic 1.735ns (10.989%)  route 14.054ns (89.011%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.868    13.236    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_18_18/D
    SLICE_X116Y324       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.344    17.973    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_18_18/WCLK
    SLICE_X116Y324       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.511    
                         clock uncertainty           -0.105    17.405    
    SLICE_X116Y324       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.953    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.818ns  (logic 1.735ns (10.969%)  route 14.083ns (89.031%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 18.027 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.897    13.266    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/D
    SLICE_X134Y321       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.398    18.027    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/WCLK
    SLICE_X134Y321       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.565    
                         clock uncertainty           -0.105    17.459    
    SLICE_X134Y321       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.007    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.007    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.808ns  (logic 1.735ns (10.975%)  route 14.073ns (89.025%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.887    13.256    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/D
    SLICE_X130Y325       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.392    18.021    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/WCLK
    SLICE_X130Y325       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.559    
                         clock uncertainty           -0.105    17.453    
    SLICE_X130Y325       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.001    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.735ns (11.009%)  route 14.025ns (88.991%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.839    13.208    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_18_18/D
    SLICE_X118Y327       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.347    17.976    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_18_18/WCLK
    SLICE_X118Y327       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.514    
                         clock uncertainty           -0.105    17.408    
    SLICE_X118Y327       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.956    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 1.735ns (10.975%)  route 14.074ns (89.025%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.888    13.257    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
    SLICE_X134Y320       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.400    18.029    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
    SLICE_X134Y320       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.567    
                         clock uncertainty           -0.105    17.461    
    SLICE_X134Y320       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.009    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.751ns  (logic 1.735ns (11.015%)  route 14.016ns (88.985%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 17.975 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.830    13.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_18_18/D
    SLICE_X118Y326       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.346    17.975    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_18_18/WCLK
    SLICE_X118Y326       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.513    
                         clock uncertainty           -0.105    17.407    
    SLICE_X118Y326       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.955    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.791ns  (logic 1.735ns (10.987%)  route 14.056ns (89.013%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.870    13.239    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_18_18/D
    SLICE_X134Y322       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.397    18.026    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_18_18/WCLK
    SLICE_X134Y322       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.564    
                         clock uncertainty           -0.105    17.458    
    SLICE_X134Y322       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.006    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 1.735ns (11.023%)  route 14.004ns (88.977%))
  Logic Levels:           14  (CARRY4=2 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.281    -2.552    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=18, routed)          1.058    -1.271    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_0[0]
    SLICE_X37Y197        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    -1.002 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56/CO[3]
                         net (fo=1, routed)           0.000    -1.002    student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_56_n_0
    SLICE_X37Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.836 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/Mem_DRAM_i_55/O[1]
                         net (fo=9, routed)           0.758    -0.078    student_top_inst/Core_cpu/u_id_ex/inst_ff/data3[5]
    SLICE_X43Y217        LUT6 (Prop_lut6_I0_O)        0.123     0.045 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       3.995     4.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/A3
    SLICE_X108Y342       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.083    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/OD
    SLICE_X108Y342       MUXF7 (Prop_muxf7_I0_O)      0.115     4.198 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F7.B/O
                         net (fo=1, routed)           0.000     4.198    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/O0
    SLICE_X108Y342       MUXF8 (Prop_muxf8_I0_O)      0.046     4.244 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18/F8/O
                         net (fo=1, routed)           0.491     4.735    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_18_18_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.125     4.860 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     4.860    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_59_n_0
    SLICE_X111Y337       MUXF7 (Prop_muxf7_I0_O)      0.120     4.980 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.980    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_25_n_0
    SLICE_X111Y337       MUXF8 (Prop_muxf8_I0_O)      0.045     5.025 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.905     5.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_8_n_0
    SLICE_X121Y316       LUT6 (Prop_lut6_I1_O)        0.126     6.056 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X121Y316       MUXF7 (Prop_muxf7_I0_O)      0.120     6.176 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.176    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X121Y316       MUXF8 (Prop_muxf8_I0_O)      0.045     6.221 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           2.955     9.176    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[18]
    SLICE_X33Y218        LUT6 (Prop_lut6_I5_O)        0.126     9.302 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73/O
                         net (fo=1, routed)           1.024    10.326    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_73_n_0
    SLICE_X64Y234        LUT6 (Prop_lut6_I5_O)        0.043    10.369 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_30/O
                         net (fo=1024, routed)        2.818    13.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_18_18/D
    SLICE_X118Y325       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.345    17.974    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_18_18/WCLK
    SLICE_X118Y325       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.512    
                         clock uncertainty           -0.105    17.406    
    SLICE_X118Y325       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.954    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                  3.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.676%)  route 0.073ns (36.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.623    -0.410    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[29]/Q
                         net (fo=3, routed)           0.073    -0.237    student_top_inst/Core_cpu/u_div/in16[30]
    SLICE_X4Y197         LUT6 (Prop_lut6_I1_O)        0.028    -0.209 r  student_top_inst/Core_cpu/u_div/result_o[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    student_top_inst/Core_cpu/u_div/result_o1_in[29]
    SLICE_X4Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.824    -0.619    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X4Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[29]/C
                         clock pessimism              0.221    -0.399    
    SLICE_X4Y197         FDRE (Hold_fdre_C_D)         0.061    -0.338    student_top_inst/Core_cpu/u_div/result_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.607%)  route 0.106ns (45.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.622    -0.411    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X7Y196         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[28]/Q
                         net (fo=3, routed)           0.106    -0.204    student_top_inst/Core_cpu/u_div/in16[29]
    SLICE_X5Y197         LUT6 (Prop_lut6_I5_O)        0.028    -0.176 r  student_top_inst/Core_cpu/u_div/dividend_r[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    student_top_inst/Core_cpu/u_div/dividend_r[29]
    SLICE_X5Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.824    -0.619    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[29]/C
                         clock pessimism              0.224    -0.396    
    SLICE_X5Y197         FDRE (Hold_fdre_C_D)         0.060    -0.336    student_top_inst/Core_cpu/u_div/dividend_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.878%)  route 0.099ns (52.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.587    -0.446    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X23Y189        FDSE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDSE (Prop_fdse_C_Q)         0.091    -0.355 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[31]/Q
                         net (fo=2, routed)           0.099    -0.255    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[31]
    SLICE_X23Y190        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.788    -0.655    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X23Y190        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]/C
                         clock pessimism              0.225    -0.431    
    SLICE_X23Y190        FDRE (Hold_fdre_C_D)         0.008    -0.423    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.145%)  route 0.100ns (43.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.584    -0.449    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y181         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.100    -0.349 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[3]/Q
                         net (fo=3, routed)           0.100    -0.249    student_top_inst/Core_cpu/u_div/in16[4]
    SLICE_X9Y181         LUT6 (Prop_lut6_I3_O)        0.028    -0.221 r  student_top_inst/Core_cpu/u_div/dividend_r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    student_top_inst/Core_cpu/u_div/dividend_r[4]
    SLICE_X9Y181         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.783    -0.660    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y181         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[4]/C
                         clock pessimism              0.212    -0.449    
    SLICE_X9Y181         FDRE (Hold_fdre_C_D)         0.060    -0.389    student_top_inst/Core_cpu/u_div/dividend_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.461%)  route 0.116ns (47.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.585    -0.448    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y182         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.100    -0.348 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[6]/Q
                         net (fo=3, routed)           0.116    -0.232    student_top_inst/Core_cpu/u_div/in16[7]
    SLICE_X9Y184         LUT6 (Prop_lut6_I1_O)        0.028    -0.204 r  student_top_inst/Core_cpu/u_div/result_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    student_top_inst/Core_cpu/u_div/result_o1_in[6]
    SLICE_X9Y184         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.786    -0.657    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y184         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[6]/C
                         clock pessimism              0.224    -0.434    
    SLICE_X9Y184         FDRE (Hold_fdre_C_D)         0.060    -0.374    student_top_inst/Core_cpu/u_div/result_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.155ns (65.331%)  route 0.082ns (34.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.614    -0.419    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y180         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.091    -0.328 r  student_top_inst/Core_cpu/u_div/div_result_reg[7]/Q
                         net (fo=3, routed)           0.082    -0.245    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[7]
    SLICE_X5Y180         LUT2 (Prop_lut2_I1_O)        0.064    -0.181 r  student_top_inst/Core_cpu/u_div/div_result[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    student_top_inst/Core_cpu/u_div/div_result[8]
    SLICE_X5Y180         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.813    -0.630    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y180         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[8]/C
                         clock pessimism              0.212    -0.419    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.061    -0.358    student_top_inst/Core_cpu/u_div/div_result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.155ns (65.485%)  route 0.082ns (34.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.614    -0.419    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y180         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.091    -0.328 r  student_top_inst/Core_cpu/u_div/div_result_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.246    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[9]
    SLICE_X5Y180         LUT2 (Prop_lut2_I1_O)        0.064    -0.182 r  student_top_inst/Core_cpu/u_div/div_result[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    student_top_inst/Core_cpu/u_div/div_result[10]
    SLICE_X5Y180         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.813    -0.630    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y180         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[10]/C
                         clock pessimism              0.212    -0.419    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.060    -0.359    student_top_inst/Core_cpu/u_div/div_result_reg[10]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.804%)  route 0.124ns (49.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.623    -0.410    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[30]/Q
                         net (fo=4, routed)           0.124    -0.186    student_top_inst/Core_cpu/u_div/in16[31]
    SLICE_X4Y197         LUT6 (Prop_lut6_I3_O)        0.028    -0.158 r  student_top_inst/Core_cpu/u_div/result_o[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    student_top_inst/Core_cpu/u_div/result_o1_in[30]
    SLICE_X4Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.824    -0.619    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X4Y197         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[30]/C
                         clock pessimism              0.221    -0.399    
    SLICE_X4Y197         FDRE (Hold_fdre_C_D)         0.061    -0.338    student_top_inst/Core_cpu/u_div/result_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.001%)  route 0.133ns (50.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.622    -0.411    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y195         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[27]/Q
                         net (fo=3, routed)           0.133    -0.177    student_top_inst/Core_cpu/u_div/in16[28]
    SLICE_X7Y196         LUT6 (Prop_lut6_I3_O)        0.028    -0.149 r  student_top_inst/Core_cpu/u_div/dividend_r[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    student_top_inst/Core_cpu/u_div/dividend_r[28]
    SLICE_X7Y196         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.823    -0.620    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X7Y196         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[28]/C
                         clock pessimism              0.224    -0.397    
    SLICE_X7Y196         FDRE (Hold_fdre_C_D)         0.061    -0.336    student_top_inst/Core_cpu/u_div/dividend_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.700%)  route 0.152ns (54.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.624    -0.409    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X3Y193         FDRE                                         r  student_top_inst/Core_cpu/u_div/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y193         FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  student_top_inst/Core_cpu/u_div/state_reg[1]/Q
                         net (fo=43, routed)          0.152    -0.156    student_top_inst/Core_cpu/u_div/Q[1]
    SLICE_X4Y192         LUT6 (Prop_lut6_I4_O)        0.028    -0.128 r  student_top_inst/Core_cpu/u_div/dividend_r[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    student_top_inst/Core_cpu/u_div/dividend_r[14]
    SLICE_X4Y192         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.822    -0.621    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X4Y192         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[14]/C
                         clock pessimism              0.243    -0.379    
    SLICE_X4Y192         FDRE (Hold_fdre_C_D)         0.061    -0.318    student_top_inst/Core_cpu/u_div/dividend_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X5Y180    student_top_inst/Core_cpu/u_div/div_result_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y189    student_top_inst/Core_cpu/u_div/div_result_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y189    student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y193    student_top_inst/Core_cpu/u_div/div_result_reg[17]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y193    student_top_inst/Core_cpu/u_div/div_result_reg[19]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X3Y191    student_top_inst/Core_cpu/u_div/div_result_reg[21]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X3Y192    student_top_inst/Core_cpu/u_div/div_result_reg[23]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X3Y192    student_top_inst/Core_cpu/u_div/div_result_reg[25]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y185   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.646ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.601ns (10.228%)  route 5.275ns (89.772%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.230ns = ( 17.770 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.293    -2.540    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X23Y188        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y188        FDRE (Prop_fdre_C_Q)         0.204    -2.336 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[5]/Q
                         net (fo=27, routed)          1.320    -1.016    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[5]
    SLICE_X37Y210        LUT5 (Prop_lut5_I2_O)        0.132    -0.884 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=156, routed)         2.454     1.569    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/ex_mem_we_o
    SLICE_X9Y211         LUT5 (Prop_lut5_I2_O)        0.136     1.705 r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_22/O
                         net (fo=1, routed)           0.355     2.060    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_22_n_0
    SLICE_X9Y211         LUT6 (Prop_lut6_I5_O)        0.043     2.103 f  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_11/O
                         net (fo=1, routed)           0.444     2.547    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_11_n_0
    SLICE_X9Y212         LUT4 (Prop_lut4_I1_O)        0.043     2.590 f  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_3/O
                         net (fo=1, routed)           0.702     3.293    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_3_n_0
    SLICE_X27Y211        LUT6 (Prop_lut6_I2_O)        0.043     3.336 r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_1/O
                         net (fo=1, routed)           0.000     3.336    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X27Y211        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.141    17.770    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X27Y211        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.173    
                         clock uncertainty           -0.225    16.947    
    SLICE_X27Y211        FDRE (Setup_fdre_C_D)        0.034    16.981    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                 13.646    

Slack (MET) :             14.926ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.370ns (8.118%)  route 4.188ns (91.882%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 17.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.380     0.580    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y211         LUT6 (Prop_lut6_I1_O)        0.043     0.623 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           1.443     2.066    twin_controller_inst/virtual_seg_OBUF[9]
    SLICE_X1Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.204    17.833    twin_controller_inst/clk_out1
    SLICE_X1Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/C
                         clock pessimism             -0.598    17.236    
                         clock uncertainty           -0.225    17.010    
    SLICE_X1Y209         FDCE (Setup_fdce_C_D)       -0.019    16.991    twin_controller_inst/status_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                          -2.066    
  -------------------------------------------------------------------
                         slack                                 14.926    

Slack (MET) :             15.419ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.370ns (9.106%)  route 3.693ns (90.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.558     0.758    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y212         LUT6 (Prop_lut6_I5_O)        0.043     0.801 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.770     1.571    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X0Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.202    17.831    twin_controller_inst/clk_out1
    SLICE_X0Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism             -0.598    17.234    
                         clock uncertainty           -0.225    17.008    
    SLICE_X0Y211         FDCE (Setup_fdce_C_D)       -0.019    16.989    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.989    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 15.419    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.472ns (11.839%)  route 3.515ns (88.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 17.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.132    -0.791 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.592    -0.199    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y211         LUT6 (Prop_lut6_I4_O)        0.136    -0.063 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.557     1.495    twin_controller_inst/virtual_seg_OBUF[6]
    SLICE_X1Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.204    17.833    twin_controller_inst/clk_out1
    SLICE_X1Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/C
                         clock pessimism             -0.598    17.236    
                         clock uncertainty           -0.225    17.010    
    SLICE_X1Y209         FDCE (Setup_fdce_C_D)       -0.009    17.001    twin_controller_inst/status_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.370ns (9.408%)  route 3.563ns (90.592%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.503     0.703    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y212         LUT6 (Prop_lut6_I4_O)        0.043     0.746 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.694     1.440    twin_controller_inst/virtual_seg_OBUF[11]
    SLICE_X0Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.202    17.831    twin_controller_inst/clk_out1
    SLICE_X0Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/C
                         clock pessimism             -0.598    17.234    
                         clock uncertainty           -0.225    17.008    
    SLICE_X0Y211         FDCE (Setup_fdce_C_D)       -0.031    16.977    twin_controller_inst/status_buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 15.537    

Slack (MET) :             15.642ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.370ns (9.637%)  route 3.469ns (90.363%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.508     0.708    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y212         LUT6 (Prop_lut6_I5_O)        0.043     0.751 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.596     1.347    twin_controller_inst/virtual_seg_OBUF[13]
    SLICE_X0Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.202    17.831    twin_controller_inst/clk_out1
    SLICE_X0Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/C
                         clock pessimism             -0.598    17.234    
                         clock uncertainty           -0.225    17.008    
    SLICE_X0Y211         FDCE (Setup_fdce_C_D)       -0.019    16.989    twin_controller_inst/status_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                         16.989    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                 15.642    

Slack (MET) :             15.712ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.472ns (12.519%)  route 3.298ns (87.481%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.132    -0.791 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.882     0.091    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y211         LUT6 (Prop_lut6_I5_O)        0.136     0.227 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.051     1.278    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X1Y202         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.206    17.835    twin_controller_inst/clk_out1
    SLICE_X1Y202         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism             -0.598    17.238    
                         clock uncertainty           -0.225    17.012    
    SLICE_X1Y202         FDCE (Setup_fdce_C_D)       -0.022    16.990    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 15.712    

Slack (MET) :             15.827ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.471ns (12.829%)  route 3.200ns (87.171%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.162    -1.126    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X3Y201         LUT3 (Prop_lut3_I1_O)        0.131    -0.995 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           1.150     0.155    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X0Y198         LUT6 (Prop_lut6_I1_O)        0.136     0.291 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           0.888     1.179    twin_controller_inst/virtual_seg_OBUF[17]
    SLICE_X3Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X3Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][5]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X3Y198         FDCE (Setup_fdce_C_D)       -0.022    17.006    twin_controller_inst/status_buffer_reg[2][5]
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 15.827    

Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.472ns (12.898%)  route 3.188ns (87.102%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 17.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.132    -0.791 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     0.185    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y211         LUT6 (Prop_lut6_I4_O)        0.136     0.321 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.846     1.167    twin_controller_inst/virtual_seg_OBUF[5]
    SLICE_X1Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.204    17.833    twin_controller_inst/clk_out1
    SLICE_X1Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/C
                         clock pessimism             -0.598    17.236    
                         clock uncertainty           -0.225    17.010    
    SLICE_X1Y209         FDCE (Setup_fdce_C_D)       -0.009    17.001    twin_controller_inst/status_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 15.834    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.370ns (10.247%)  route 3.241ns (89.753%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.443    -0.845    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y211         LUT3 (Prop_lut3_I1_O)        0.123    -0.722 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           1.013     0.291    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X3Y214         LUT6 (Prop_lut6_I0_O)        0.043     0.334 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.785     1.118    twin_controller_inst/virtual_seg_OBUF[10]
    SLICE_X1Y212         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.202    17.831    twin_controller_inst/clk_out1
    SLICE_X1Y212         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/C
                         clock pessimism             -0.598    17.234    
                         clock uncertainty           -0.225    17.008    
    SLICE_X1Y212         FDCE (Setup_fdce_C_D)       -0.022    16.986    twin_controller_inst/status_buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         16.986    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 15.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.701%)  route 0.580ns (85.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.608    -0.425    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y209         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  student_top_inst/bridge_inst/LED_reg[3]/Q
                         net (fo=1, routed)           0.580     0.256    twin_controller_inst/virtual_led_OBUF[3]
    SLICE_X5Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.813    -0.630    twin_controller_inst/clk_out1
    SLICE_X5Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][3]/C
                         clock pessimism              0.484    -0.147    
                         clock uncertainty            0.225     0.079    
    SLICE_X5Y209         FDCE (Hold_fdce_C_D)         0.038     0.117    twin_controller_inst/status_buffer_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.561%)  route 0.587ns (85.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.608    -0.425    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y209         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  student_top_inst/bridge_inst/LED_reg[11]/Q
                         net (fo=1, routed)           0.587     0.262    twin_controller_inst/virtual_led_OBUF[11]
    SLICE_X5Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.813    -0.630    twin_controller_inst/clk_out1
    SLICE_X5Y209         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/C
                         clock pessimism              0.484    -0.147    
                         clock uncertainty            0.225     0.079    
    SLICE_X5Y209         FDCE (Hold_fdce_C_D)         0.041     0.120    twin_controller_inst/status_buffer_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.653%)  route 0.582ns (85.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.607    -0.426    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y211         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  student_top_inst/bridge_inst/LED_reg[21]/Q
                         net (fo=1, routed)           0.582     0.257    twin_controller_inst/virtual_led_OBUF[21]
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][5]/C
                         clock pessimism              0.484    -0.148    
                         clock uncertainty            0.225     0.078    
    SLICE_X4Y211         FDCE (Hold_fdce_C_D)         0.032     0.110    twin_controller_inst/status_buffer_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.100ns (14.270%)  route 0.601ns (85.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.608    -0.425    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y211         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  student_top_inst/bridge_inst/LED_reg[30]/Q
                         net (fo=1, routed)           0.601     0.276    twin_controller_inst/virtual_led_OBUF[30]
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/C
                         clock pessimism              0.484    -0.148    
                         clock uncertainty            0.225     0.078    
    SLICE_X4Y211         FDCE (Hold_fdce_C_D)         0.049     0.127    twin_controller_inst/status_buffer_reg[17][6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.293%)  route 0.600ns (85.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.610    -0.423    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y205         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y205         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[6]/Q
                         net (fo=1, routed)           0.600     0.277    twin_controller_inst/virtual_led_OBUF[6]
    SLICE_X3Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    twin_controller_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][6]/C
                         clock pessimism              0.484    -0.146    
                         clock uncertainty            0.225     0.080    
    SLICE_X3Y207         FDCE (Hold_fdce_C_D)         0.044     0.124    twin_controller_inst/status_buffer_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.322%)  route 0.598ns (85.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y201         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.322 r  student_top_inst/bridge_inst/LED_reg[15]/Q
                         net (fo=1, routed)           0.598     0.277    twin_controller_inst/virtual_led_OBUF[15]
    SLICE_X0Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.816    -0.627    twin_controller_inst/clk_out1
    SLICE_X0Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][7]/C
                         clock pessimism              0.484    -0.144    
                         clock uncertainty            0.225     0.082    
    SLICE_X0Y200         FDCE (Hold_fdce_C_D)         0.038     0.120    twin_controller_inst/status_buffer_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.100ns (13.741%)  route 0.628ns (86.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.574    -0.459    student_top_inst/bridge_inst/clk_out2
    SLICE_X9Y213         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  student_top_inst/bridge_inst/LED_reg[18]/Q
                         net (fo=1, routed)           0.628     0.269    twin_controller_inst/virtual_led_OBUF[18]
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.809    -0.634    twin_controller_inst/clk_out1
    SLICE_X7Y213         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/C
                         clock pessimism              0.484    -0.151    
                         clock uncertainty            0.225     0.075    
    SLICE_X7Y213         FDCE (Hold_fdce_C_D)         0.032     0.107    twin_controller_inst/status_buffer_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.100ns (13.859%)  route 0.622ns (86.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.610    -0.423    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y205         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y205         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[5]/Q
                         net (fo=1, routed)           0.622     0.299    twin_controller_inst/virtual_led_OBUF[5]
    SLICE_X4Y205         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    twin_controller_inst/clk_out1
    SLICE_X4Y205         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/C
                         clock pessimism              0.484    -0.146    
                         clock uncertainty            0.225     0.080    
    SLICE_X4Y205         FDCE (Hold_fdce_C_D)         0.043     0.123    twin_controller_inst/status_buffer_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.100ns (13.797%)  route 0.625ns (86.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.607    -0.426    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y211         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  student_top_inst/bridge_inst/LED_reg[23]/Q
                         net (fo=1, routed)           0.625     0.299    twin_controller_inst/virtual_led_OBUF[23]
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][7]/C
                         clock pessimism              0.484    -0.148    
                         clock uncertainty            0.225     0.078    
    SLICE_X4Y211         FDCE (Hold_fdce_C_D)         0.033     0.111    twin_controller_inst/status_buffer_reg[16][7]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.100ns (13.577%)  route 0.637ns (86.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.607    -0.426    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y211         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  student_top_inst/bridge_inst/LED_reg[26]/Q
                         net (fo=1, routed)           0.637     0.311    twin_controller_inst/virtual_led_OBUF[26]
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X4Y211         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/C
                         clock pessimism              0.484    -0.148    
                         clock uncertainty            0.225     0.078    
    SLICE_X4Y211         FDCE (Hold_fdce_C_D)         0.033     0.111    twin_controller_inst/status_buffer_reg[17][2]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.481ns (10.609%)  route 4.053ns (89.391%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 17.781 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.348    -2.485    twin_controller_inst/clk_out1
    SLICE_X3Y204         FDCE                                         r  twin_controller_inst/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDCE (Prop_fdce_C_Q)         0.223    -2.262 r  twin_controller_inst/key_reg[0]/Q
                         net (fo=3, routed)           0.457    -1.805    student_top_inst/Core_cpu/u_id_ex/op1_ff/D[0]
    SLICE_X7Y204         LUT6 (Prop_lut6_I5_O)        0.043    -1.762 f  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_0_5_i_216/O
                         net (fo=1, routed)           0.438    -1.325    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_72_0
    SLICE_X4Y203         LUT6 (Prop_lut6_I1_O)        0.043    -1.282 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_150/O
                         net (fo=1, routed)           1.032    -0.249    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X24Y210        LUT6 (Prop_lut6_I5_O)        0.043    -0.206 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_72/O
                         net (fo=1, routed)           0.432     0.225    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X27Y210        LUT6 (Prop_lut6_I0_O)        0.043     0.268 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.531     0.799    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X19Y205        LUT6 (Prop_lut6_I0_O)        0.043     0.842 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=7, routed)           1.163     2.005    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[0]_0
    SLICE_X19Y176        LUT6 (Prop_lut6_I5_O)        0.043     2.048 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.048    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[0]
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.152    17.781    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X19Y176        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]/C
                         clock pessimism             -0.598    17.184    
                         clock uncertainty           -0.225    16.958    
    SLICE_X19Y176        FDRE (Setup_fdre_C_D)        0.034    16.992    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             14.946ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.481ns (10.606%)  route 4.054ns (89.394%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 17.783 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.346    -2.487    twin_controller_inst/clk_out1
    SLICE_X4Y204         FDCE                                         r  twin_controller_inst/sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y204         FDCE (Prop_fdce_C_Q)         0.223    -2.264 r  twin_controller_inst/sw_reg[1]/Q
                         net (fo=3, routed)           0.454    -1.810    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[1]
    SLICE_X4Y204         LUT6 (Prop_lut6_I5_O)        0.043    -1.767 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_215/O
                         net (fo=1, routed)           0.571    -1.196    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X4Y209         LUT6 (Prop_lut6_I1_O)        0.043    -1.153 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_142/O
                         net (fo=1, routed)           1.009    -0.143    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_142_n_0
    SLICE_X24Y209        LUT6 (Prop_lut6_I5_O)        0.043    -0.100 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.320     0.219    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X26Y209        LUT6 (Prop_lut6_I4_O)        0.043     0.262 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.486     0.748    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X19Y209        LUT6 (Prop_lut6_I1_O)        0.043     0.791 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=7, routed)           1.214     2.005    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[1]_1
    SLICE_X15Y178        LUT4 (Prop_lut4_I3_O)        0.043     2.048 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.048    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_11
    SLICE_X15Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.154    17.783    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X15Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[1]/C
                         clock pessimism             -0.598    17.186    
                         clock uncertainty           -0.225    16.960    
    SLICE_X15Y178        FDRE (Setup_fdre_C_D)        0.034    16.994    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.994    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 14.946    

Slack (MET) :             14.947ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.481ns (10.605%)  route 4.054ns (89.395%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 17.783 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    twin_controller_inst/clk_out1
    SLICE_X4Y206         FDCE                                         r  twin_controller_inst/sw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDCE (Prop_fdce_C_Q)         0.223    -2.265 r  twin_controller_inst/sw_reg[5]/Q
                         net (fo=3, routed)           0.364    -1.902    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[5]
    SLICE_X5Y206         LUT6 (Prop_lut6_I5_O)        0.043    -1.859 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240/O
                         net (fo=1, routed)           0.947    -0.912    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X5Y209         LUT6 (Prop_lut6_I5_O)        0.043    -0.869 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188/O
                         net (fo=1, routed)           0.772    -0.097    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X24Y209        LUT6 (Prop_lut6_I5_O)        0.043    -0.054 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111/O
                         net (fo=1, routed)           0.432     0.377    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111_n_0
    SLICE_X27Y209        LUT6 (Prop_lut6_I0_O)        0.043     0.420 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.685     1.105    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X19Y199        LUT6 (Prop_lut6_I2_O)        0.043     1.148 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.856     2.004    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[5]_1
    SLICE_X17Y178        LUT6 (Prop_lut6_I5_O)        0.043     2.047 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[5]_i_1__2/O
                         net (fo=1, routed)           0.000     2.047    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[5]
    SLICE_X17Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.154    17.783    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X17Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[5]/C
                         clock pessimism             -0.598    17.186    
                         clock uncertainty           -0.225    16.960    
    SLICE_X17Y178        FDRE (Setup_fdre_C_D)        0.034    16.994    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         16.994    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 14.947    

Slack (MET) :             14.953ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.395ns (9.047%)  route 3.971ns (90.953%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    twin_controller_inst/clk_out1
    SLICE_X3Y213         FDCE                                         r  twin_controller_inst/sw_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y213         FDCE (Prop_fdce_C_Q)         0.223    -2.267 r  twin_controller_inst/sw_reg[19]/Q
                         net (fo=3, routed)           0.733    -1.534    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[18]
    SLICE_X4Y209         LUT6 (Prop_lut6_I2_O)        0.043    -1.491 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_87/O
                         net (fo=1, routed)           1.172    -0.319    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_87_n_0
    SLICE_X27Y211        LUT6 (Prop_lut6_I5_O)        0.043    -0.276 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           0.629     0.353    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_41_n_0
    SLICE_X32Y211        LUT6 (Prop_lut6_I1_O)        0.043     0.396 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.457     0.853    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X32Y204        LUT6 (Prop_lut6_I1_O)        0.043     0.896 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_1/O
                         net (fo=7, routed)           0.979     1.876    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/DIA1
    SLICE_X18Y187        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.162    17.791    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X18Y187        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.598    17.194    
                         clock uncertainty           -0.225    16.968    
    SLICE_X18Y187        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    16.828    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                 14.953    

Slack (MET) :             14.968ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.438ns (10.089%)  route 3.903ns (89.911%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    twin_controller_inst/clk_out1
    SLICE_X4Y206         FDCE                                         r  twin_controller_inst/sw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDCE (Prop_fdce_C_Q)         0.223    -2.265 r  twin_controller_inst/sw_reg[5]/Q
                         net (fo=3, routed)           0.364    -1.902    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[5]
    SLICE_X5Y206         LUT6 (Prop_lut6_I5_O)        0.043    -1.859 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240/O
                         net (fo=1, routed)           0.947    -0.912    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X5Y209         LUT6 (Prop_lut6_I5_O)        0.043    -0.869 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188/O
                         net (fo=1, routed)           0.772    -0.097    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X24Y209        LUT6 (Prop_lut6_I5_O)        0.043    -0.054 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111/O
                         net (fo=1, routed)           0.432     0.377    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111_n_0
    SLICE_X27Y209        LUT6 (Prop_lut6_I0_O)        0.043     0.420 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.685     1.105    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X19Y199        LUT6 (Prop_lut6_I2_O)        0.043     1.148 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.705     1.853    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y185        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.162    17.791    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y185        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.598    17.194    
                         clock uncertainty           -0.225    16.968    
    SLICE_X10Y185        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    16.821    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.821    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 14.968    

Slack (MET) :             14.985ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.438ns (9.998%)  route 3.943ns (90.002%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 17.847 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    twin_controller_inst/clk_out1
    SLICE_X4Y206         FDCE                                         r  twin_controller_inst/sw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDCE (Prop_fdce_C_Q)         0.223    -2.265 r  twin_controller_inst/sw_reg[5]/Q
                         net (fo=3, routed)           0.364    -1.902    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[5]
    SLICE_X5Y206         LUT6 (Prop_lut6_I5_O)        0.043    -1.859 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240/O
                         net (fo=1, routed)           0.947    -0.912    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X5Y209         LUT6 (Prop_lut6_I5_O)        0.043    -0.869 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188/O
                         net (fo=1, routed)           0.772    -0.097    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X24Y209        LUT6 (Prop_lut6_I5_O)        0.043    -0.054 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111/O
                         net (fo=1, routed)           0.432     0.377    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111_n_0
    SLICE_X27Y209        LUT6 (Prop_lut6_I0_O)        0.043     0.420 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.685     1.105    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X19Y199        LUT6 (Prop_lut6_I2_O)        0.043     1.148 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.745     1.893    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/DIC1
    SLICE_X6Y189         RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.218    17.847    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y189         RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.598    17.250    
                         clock uncertainty           -0.225    17.024    
    SLICE_X6Y189         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    16.877    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.877    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 14.985    

Slack (MET) :             14.991ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.481ns (10.712%)  route 4.009ns (89.288%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.218ns = ( 17.782 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    twin_controller_inst/clk_out1
    SLICE_X4Y206         FDCE                                         r  twin_controller_inst/sw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDCE (Prop_fdce_C_Q)         0.223    -2.265 r  twin_controller_inst/sw_reg[5]/Q
                         net (fo=3, routed)           0.364    -1.902    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[5]
    SLICE_X5Y206         LUT6 (Prop_lut6_I5_O)        0.043    -1.859 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240/O
                         net (fo=1, routed)           0.947    -0.912    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X5Y209         LUT6 (Prop_lut6_I5_O)        0.043    -0.869 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188/O
                         net (fo=1, routed)           0.772    -0.097    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X24Y209        LUT6 (Prop_lut6_I5_O)        0.043    -0.054 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111/O
                         net (fo=1, routed)           0.432     0.377    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_111_n_0
    SLICE_X27Y209        LUT6 (Prop_lut6_I0_O)        0.043     0.420 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.685     1.105    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X19Y199        LUT6 (Prop_lut6_I2_O)        0.043     1.148 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.811     1.959    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[5]_1
    SLICE_X17Y177        LUT6 (Prop_lut6_I4_O)        0.043     2.002 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.002    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[5]
    SLICE_X17Y177        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.153    17.782    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X17Y177        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]/C
                         clock pessimism             -0.598    17.185    
                         clock uncertainty           -0.225    16.959    
    SLICE_X17Y177        FDRE (Setup_fdre_C_D)        0.034    16.993    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 14.991    

Slack (MET) :             15.016ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.395ns (9.124%)  route 3.934ns (90.876%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    twin_controller_inst/clk_out1
    SLICE_X7Y207         FDCE                                         r  twin_controller_inst/sw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.265 r  twin_controller_inst/sw_reg[10]/Q
                         net (fo=3, routed)           0.904    -1.362    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[9]
    SLICE_X5Y209         LUT6 (Prop_lut6_I2_O)        0.043    -1.319 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_138/O
                         net (fo=1, routed)           0.998    -0.321    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X25Y209        LUT6 (Prop_lut6_I5_O)        0.043    -0.278 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_81/O
                         net (fo=1, routed)           0.429     0.151    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X27Y209        LUT6 (Prop_lut6_I0_O)        0.043     0.194 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_32/O
                         net (fo=1, routed)           0.709     0.904    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X23Y201        LUT6 (Prop_lut6_I0_O)        0.043     0.947 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=7, routed)           0.894     1.841    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/DIC0
    SLICE_X8Y186         RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.162    17.791    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y186         RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.598    17.194    
                         clock uncertainty           -0.225    16.968    
    SLICE_X8Y186         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112    16.856    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         16.856    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                 15.016    

Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.481ns (10.824%)  route 3.963ns (89.176%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.348    -2.485    twin_controller_inst/clk_out1
    SLICE_X3Y204         FDCE                                         r  twin_controller_inst/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDCE (Prop_fdce_C_Q)         0.223    -2.262 r  twin_controller_inst/key_reg[0]/Q
                         net (fo=3, routed)           0.457    -1.805    student_top_inst/Core_cpu/u_id_ex/op1_ff/D[0]
    SLICE_X7Y204         LUT6 (Prop_lut6_I5_O)        0.043    -1.762 f  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_0_5_i_216/O
                         net (fo=1, routed)           0.438    -1.325    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_72_0
    SLICE_X4Y203         LUT6 (Prop_lut6_I1_O)        0.043    -1.282 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_150/O
                         net (fo=1, routed)           1.032    -0.249    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X24Y210        LUT6 (Prop_lut6_I5_O)        0.043    -0.206 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_72/O
                         net (fo=1, routed)           0.432     0.225    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X27Y210        LUT6 (Prop_lut6_I0_O)        0.043     0.268 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.531     0.799    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X19Y205        LUT6 (Prop_lut6_I0_O)        0.043     0.842 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=7, routed)           1.073     1.915    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[0]_0
    SLICE_X17Y175        LUT6 (Prop_lut6_I4_O)        0.043     1.958 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.958    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[0]
    SLICE_X17Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.151    17.780    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X17Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[0]/C
                         clock pessimism             -0.598    17.183    
                         clock uncertainty           -0.225    16.957    
    SLICE_X17Y175        FDRE (Setup_fdre_C_D)        0.034    16.991    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.036ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.395ns (9.165%)  route 3.915ns (90.835%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    twin_controller_inst/clk_out1
    SLICE_X7Y207         FDCE                                         r  twin_controller_inst/sw_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.265 r  twin_controller_inst/sw_reg[58]/Q
                         net (fo=3, routed)           0.867    -1.399    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[57]
    SLICE_X5Y206         LUT6 (Prop_lut6_I1_O)        0.043    -1.356 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_123/O
                         net (fo=1, routed)           1.026    -0.330    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X24Y211        LUT6 (Prop_lut6_I5_O)        0.043    -0.287 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_66/O
                         net (fo=1, routed)           0.521     0.235    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_66_n_0
    SLICE_X31Y211        LUT6 (Prop_lut6_I1_O)        0.043     0.278 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.452     0.730    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X35Y202        LUT6 (Prop_lut6_I1_O)        0.043     0.773 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_4/O
                         net (fo=7, routed)           1.049     1.822    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/DIB0
    SLICE_X12Y188        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.162    17.791    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X12Y188        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.598    17.194    
                         clock uncertainty           -0.225    16.968    
    SLICE_X12Y188        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111    16.857    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -1.822    
  -------------------------------------------------------------------
                         slack                                 15.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.184ns (20.852%)  route 0.698ns (79.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y213        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.164    -0.202    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[18]
    SLICE_X29Y213        LUT6 (Prop_lut6_I3_O)        0.028    -0.174 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           0.231     0.057    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23_n_0
    SLICE_X33Y202        LUT6 (Prop_lut6_I1_O)        0.028     0.085 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=7, routed)           0.303     0.388    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[20]_2
    SLICE_X36Y191        LUT6 (Prop_lut6_I2_O)        0.028     0.416 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[20]_i_1/O
                         net (fo=1, routed)           0.000     0.416    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[31]_1[20]
    SLICE_X36Y191        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.780    -0.663    student_top_inst/Core_cpu/u_id_ex/op2_ff/clk_out2
    SLICE_X36Y191        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[20]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.225     0.046    
    SLICE_X36Y191        FDRE (Hold_fdre_C_D)         0.060     0.106    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.156ns (16.049%)  route 0.816ns (83.951%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y213        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.164    -0.202    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[18]
    SLICE_X29Y213        LUT6 (Prop_lut6_I3_O)        0.028    -0.174 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           0.231     0.057    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23_n_0
    SLICE_X33Y202        LUT6 (Prop_lut6_I1_O)        0.028     0.085 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=7, routed)           0.421     0.505    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/DIB0
    SLICE_X20Y190        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.789    -0.654    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X20Y190        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.484    -0.171    
                         clock uncertainty            0.225     0.055    
    SLICE_X20Y190        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.187    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.184ns (19.341%)  route 0.767ns (80.659%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/Q
                         net (fo=2, routed)           0.219    -0.148    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[22]
    SLICE_X31Y210        LUT6 (Prop_lut6_I3_O)        0.028    -0.120 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13/O
                         net (fo=1, routed)           0.229     0.109    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13_n_0
    SLICE_X30Y204        LUT6 (Prop_lut6_I1_O)        0.028     0.137 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=7, routed)           0.320     0.457    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[24]_1
    SLICE_X36Y191        LUT6 (Prop_lut6_I2_O)        0.028     0.485 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[24]_i_1/O
                         net (fo=1, routed)           0.000     0.485    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[31]_1[24]
    SLICE_X36Y191        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.780    -0.663    student_top_inst/Core_cpu/u_id_ex/op2_ff/clk_out2
    SLICE_X36Y191        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[24]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.225     0.046    
    SLICE_X36Y191        FDRE (Hold_fdre_C_D)         0.061     0.107    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.184ns (19.050%)  route 0.782ns (80.950%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y213        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.164    -0.202    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[18]
    SLICE_X29Y213        LUT6 (Prop_lut6_I3_O)        0.028    -0.174 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           0.231     0.057    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23_n_0
    SLICE_X33Y202        LUT6 (Prop_lut6_I1_O)        0.028     0.085 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=7, routed)           0.386     0.471    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[20]_2
    SLICE_X21Y193        LUT4 (Prop_lut4_I3_O)        0.028     0.499 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[20]_i_1__3/O
                         net (fo=1, routed)           0.000     0.499    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[20]_9
    SLICE_X21Y193        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.790    -0.653    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X21Y193        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[20]/C
                         clock pessimism              0.484    -0.170    
                         clock uncertainty            0.225     0.056    
    SLICE_X21Y193        FDRE (Hold_fdre_C_D)         0.061     0.117    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.184ns (19.103%)  route 0.779ns (80.897%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/Q
                         net (fo=2, routed)           0.219    -0.148    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[22]
    SLICE_X31Y210        LUT6 (Prop_lut6_I3_O)        0.028    -0.120 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13/O
                         net (fo=1, routed)           0.229     0.109    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13_n_0
    SLICE_X30Y204        LUT6 (Prop_lut6_I1_O)        0.028     0.137 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=7, routed)           0.332     0.469    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[24]_1
    SLICE_X36Y190        LUT4 (Prop_lut4_I3_O)        0.028     0.497 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[24]_i_1__3/O
                         net (fo=1, routed)           0.000     0.497    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[24]_1
    SLICE_X36Y190        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.780    -0.663    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X36Y190        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[24]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.225     0.046    
    SLICE_X36Y190        FDRE (Hold_fdre_C_D)         0.061     0.107    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.184ns (19.090%)  route 0.780ns (80.910%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/Q
                         net (fo=2, routed)           0.219    -0.148    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[22]
    SLICE_X31Y210        LUT6 (Prop_lut6_I3_O)        0.028    -0.120 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13/O
                         net (fo=1, routed)           0.229     0.109    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13_n_0
    SLICE_X30Y204        LUT6 (Prop_lut6_I1_O)        0.028     0.137 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=7, routed)           0.332     0.469    student_top_inst/Core_cpu/u_div/qout_r_reg[24]
    SLICE_X36Y190        LUT4 (Prop_lut4_I1_O)        0.028     0.497 r  student_top_inst/Core_cpu/u_div/qout_r[24]_i_1__0/O
                         net (fo=1, routed)           0.000     0.497    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[24]_1
    SLICE_X36Y190        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.780    -0.663    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/clk_out2
    SLICE_X36Y190        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[24]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.225     0.046    
    SLICE_X36Y190        FDRE (Hold_fdre_C_D)         0.060     0.106    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.184ns (18.437%)  route 0.814ns (81.563%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y213        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.164    -0.202    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[18]
    SLICE_X29Y213        LUT6 (Prop_lut6_I3_O)        0.028    -0.174 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           0.231     0.057    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23_n_0
    SLICE_X33Y202        LUT6 (Prop_lut6_I1_O)        0.028     0.085 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=7, routed)           0.419     0.503    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[20]_2
    SLICE_X21Y192        LUT6 (Prop_lut6_I4_O)        0.028     0.531 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[20]_i_1__1/O
                         net (fo=1, routed)           0.000     0.531    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[20]
    SLICE_X21Y192        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.789    -0.654    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X21Y192        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[20]/C
                         clock pessimism              0.484    -0.171    
                         clock uncertainty            0.225     0.055    
    SLICE_X21Y192        FDRE (Hold_fdre_C_D)         0.061     0.116    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.184ns (18.401%)  route 0.816ns (81.600%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y213        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.164    -0.202    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[18]
    SLICE_X29Y213        LUT6 (Prop_lut6_I3_O)        0.028    -0.174 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           0.231     0.057    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_23_n_0
    SLICE_X33Y202        LUT6 (Prop_lut6_I1_O)        0.028     0.085 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=7, routed)           0.421     0.505    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[20]_2
    SLICE_X21Y192        LUT6 (Prop_lut6_I4_O)        0.028     0.533 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[20]_i_1__2/O
                         net (fo=1, routed)           0.000     0.533    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[20]
    SLICE_X21Y192        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.789    -0.654    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X21Y192        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[20]/C
                         clock pessimism              0.484    -0.171    
                         clock uncertainty            0.225     0.055    
    SLICE_X21Y192        FDRE (Hold_fdre_C_D)         0.061     0.116    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.184ns (18.301%)  route 0.821ns (81.699%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y213        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[22]/Q
                         net (fo=2, routed)           0.244    -0.123    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[20]
    SLICE_X27Y213        LUT6 (Prop_lut6_I3_O)        0.028    -0.095 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_33/O
                         net (fo=1, routed)           0.243     0.148    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_33_n_0
    SLICE_X26Y206        LUT6 (Prop_lut6_I1_O)        0.028     0.176 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_6/O
                         net (fo=7, routed)           0.335     0.511    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[22]_1
    SLICE_X23Y198        LUT4 (Prop_lut4_I3_O)        0.028     0.539 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[22]_i_1__3/O
                         net (fo=1, routed)           0.000     0.539    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[22]_12
    SLICE_X23Y198        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.790    -0.653    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X23Y198        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[22]/C
                         clock pessimism              0.484    -0.170    
                         clock uncertainty            0.225     0.056    
    SLICE_X23Y198        FDRE (Hold_fdre_C_D)         0.061     0.117    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.184ns (18.380%)  route 0.817ns (81.620%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X30Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/Q
                         net (fo=2, routed)           0.219    -0.148    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[22]
    SLICE_X31Y210        LUT6 (Prop_lut6_I3_O)        0.028    -0.120 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13/O
                         net (fo=1, routed)           0.229     0.109    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_13_n_0
    SLICE_X30Y204        LUT6 (Prop_lut6_I1_O)        0.028     0.137 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=7, routed)           0.370     0.507    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[24]_1
    SLICE_X36Y189        LUT6 (Prop_lut6_I4_O)        0.028     0.535 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[24]_i_1__2/O
                         net (fo=1, routed)           0.000     0.535    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[24]
    SLICE_X36Y189        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.779    -0.664    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X36Y189        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[24]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.225     0.045    
    SLICE_X36Y189        FDRE (Hold_fdre_C_D)         0.060     0.105    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.430    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 3.539ns (63.550%)  route 2.030ns (36.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.339    -2.494    uart_inst/clk_out1
    SLICE_X1Y216         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y216         FDPE (Prop_fdpe_C_Q)         0.223    -2.271 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.030    -0.242    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.074 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.524ns (65.491%)  route 0.803ns (34.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.605    -0.428    uart_inst/clk_out1
    SLICE_X1Y216         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y216         FDPE (Prop_fdpe_C_Q)         0.100    -0.328 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.803     0.475    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     1.899 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 2.770ns (25.823%)  route 7.957ns (74.177%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.503     0.703    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y212         LUT6 (Prop_lut6_I4_O)        0.043     0.746 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           5.089     5.835    virtual_seg_OBUF[12]
    J12                  OBUF (Prop_obuf_I_O)         2.400     8.235 r  virtual_seg_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.235    virtual_seg[12]
    J12                                                               r  virtual_seg[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.687ns  (logic 2.755ns (25.776%)  route 7.932ns (74.225%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.380     0.580    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y211         LUT6 (Prop_lut6_I1_O)        0.043     0.623 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           5.187     5.810    virtual_seg_OBUF[10]
    J13                  OBUF (Prop_obuf_I_O)         2.385     8.194 r  virtual_seg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.194    virtual_seg[10]
    J13                                                               r  virtual_seg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 2.863ns (28.617%)  route 7.141ns (71.383%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.132    -0.791 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.592    -0.199    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y211         LUT6 (Prop_lut6_I4_O)        0.136    -0.063 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.183     5.120    virtual_seg_OBUF[6]
    L12                  OBUF (Prop_obuf_I_O)         2.391     7.511 r  virtual_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.511    virtual_seg[6]
    L12                                                               r  virtual_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 2.851ns (29.360%)  route 6.860ns (70.640%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.132    -0.791 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     0.185    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y211         LUT6 (Prop_lut6_I4_O)        0.136     0.321 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.518     4.839    virtual_seg_OBUF[5]
    K15                  OBUF (Prop_obuf_I_O)         2.379     7.218 r  virtual_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.218    virtual_seg[5]
    K15                                                               r  virtual_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 2.881ns (29.788%)  route 6.790ns (70.212%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.162    -1.126    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X3Y201         LUT3 (Prop_lut3_I1_O)        0.131    -0.995 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           1.184     0.189    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X0Y199         LUT6 (Prop_lut6_I5_O)        0.136     0.325 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           4.445     4.769    virtual_seg_OBUF[26]
    AJ26                 OBUF (Prop_obuf_I_O)         2.410     7.179 r  virtual_seg_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.179    virtual_seg[26]
    AJ26                                                              r  virtual_seg[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 2.890ns (29.889%)  route 6.780ns (70.111%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.163    -1.125    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X3Y201         LUT3 (Prop_lut3_I1_O)        0.134    -0.991 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_3/O
                         net (fo=7, routed)           1.055     0.063    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_3_n_0
    SLICE_X1Y198         LUT6 (Prop_lut6_I4_O)        0.137     0.200 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[34]_inst_i_1/O
                         net (fo=2, routed)           4.562     4.763    virtual_seg_OBUF[34]
    AG30                 OBUF (Prop_obuf_I_O)         2.415     7.178 r  virtual_seg_OBUF[34]_inst/O
                         net (fo=0)                   0.000     7.178    virtual_seg[34]
    AG30                                                              r  virtual_seg[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 2.760ns (28.774%)  route 6.831ns (71.226%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.443    -0.845    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y211         LUT3 (Prop_lut3_I1_O)        0.123    -0.722 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.887     0.165    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X1Y212         LUT6 (Prop_lut6_I0_O)        0.043     0.208 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           4.501     4.709    virtual_seg_OBUF[16]
    F13                  OBUF (Prop_obuf_I_O)         2.390     7.098 r  virtual_seg_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.098    virtual_seg[16]
    F13                                                               r  virtual_seg[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 2.776ns (29.770%)  route 6.549ns (70.230%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.365    -0.923    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y210         LUT3 (Prop_lut3_I1_O)        0.123    -0.800 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.508     0.708    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X1Y212         LUT6 (Prop_lut6_I5_O)        0.043     0.751 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           3.676     4.427    virtual_seg_OBUF[14]
    J11                  OBUF (Prop_obuf_I_O)         2.406     6.833 r  virtual_seg_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.833    virtual_seg[14]
    J11                                                               r  virtual_seg[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.234ns  (logic 2.769ns (29.991%)  route 6.465ns (70.009%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.443    -0.845    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y211         LUT3 (Prop_lut3_I1_O)        0.123    -0.722 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           1.013     0.291    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X3Y214         LUT6 (Prop_lut6_I0_O)        0.043     0.334 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           4.008     4.342    virtual_seg_OBUF[11]
    H11                  OBUF (Prop_obuf_I_O)         2.399     6.742 r  virtual_seg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.742    virtual_seg[11]
    H11                                                               r  virtual_seg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.205ns  (logic 2.675ns (29.061%)  route 6.530ns (70.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.341    -2.492    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y178         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDCE (Prop_fdce_C_Q)         0.204    -2.288 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          6.530     4.242    virtual_seg_OBUF[8]
    L13                  OBUF (Prop_obuf_I_O)         2.471     6.713 r  virtual_seg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.713    virtual_seg[8]
    L13                                                               r  virtual_seg[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 2.393ns (70.259%)  route 1.013ns (29.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.202    -2.169    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y213         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.178    -1.991 r  student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           1.013    -0.977    lopt_15
    E30                  OBUF (Prop_obuf_I_O)         2.215     1.238 r  virtual_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.238    virtual_led[23]
    E30                                                               r  virtual_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.408ns  (logic 2.381ns (69.854%)  route 1.027ns (30.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.202    -2.169    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y211         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_fdre_C_Q)         0.178    -1.991 r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.027    -0.963    lopt_6
    G28                  OBUF (Prop_obuf_I_O)         2.203     1.239 r  virtual_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.239    virtual_led[15]
    G28                                                               r  virtual_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.417ns  (logic 2.392ns (70.011%)  route 1.025ns (29.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.196    -2.175    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y220         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y220         FDRE (Prop_fdre_C_Q)         0.178    -1.997 r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.025    -0.972    lopt_5
    E28                  OBUF (Prop_obuf_I_O)         2.214     1.242 r  virtual_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.242    virtual_led[14]
    E28                                                               r  virtual_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.407ns  (logic 2.389ns (70.112%)  route 1.018ns (29.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.206    -2.165    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y201         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDRE (Prop_fdre_C_Q)         0.178    -1.987 r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.018    -0.968    lopt_28
    G25                  OBUF (Prop_obuf_I_O)         2.211     1.243 r  virtual_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.243    virtual_led[6]
    G25                                                               r  virtual_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 2.394ns (70.080%)  route 1.022ns (29.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.202    -2.169    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y213         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.178    -1.991 r  student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.022    -0.969    lopt_29
    E29                  OBUF (Prop_obuf_I_O)         2.216     1.247 r  virtual_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.247    virtual_led[7]
    E29                                                               r  virtual_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.436ns  (logic 2.406ns (70.028%)  route 1.030ns (29.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.198    -2.173    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y217         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y217         FDRE (Prop_fdre_C_Q)         0.178    -1.995 r  student_top_inst/bridge_inst/LED_reg[22]_lopt_replica/Q
                         net (fo=1, routed)           1.030    -0.965    lopt_14
    C30                  OBUF (Prop_obuf_I_O)         2.228     1.264 r  virtual_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.264    virtual_led[22]
    C30                                                               r  virtual_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.514ns  (logic 2.392ns (68.084%)  route 1.122ns (31.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.197    -2.174    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y217         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y217         FDRE (Prop_fdre_C_Q)         0.178    -1.996 r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           1.122    -0.874    lopt_13
    D28                  OBUF (Prop_obuf_I_O)         2.214     1.340 r  virtual_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.340    virtual_led[21]
    D28                                                               r  virtual_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 2.406ns (68.088%)  route 1.128ns (31.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.198    -2.173    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y217         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_fdre_C_Q)         0.178    -1.995 r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.128    -0.867    lopt_4
    C29                  OBUF (Prop_obuf_I_O)         2.228     1.361 r  virtual_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.361    virtual_led[13]
    C29                                                               r  virtual_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.542ns  (logic 2.392ns (67.536%)  route 1.150ns (32.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.196    -2.175    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y220         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.178    -1.997 r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.150    -0.847    lopt_3
    D26                  OBUF (Prop_obuf_I_O)         2.214     1.368 r  virtual_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.368    virtual_led[12]
    D26                                                               r  virtual_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.544ns  (logic 2.393ns (67.529%)  route 1.151ns (32.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.197    -2.174    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y219         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y219         FDRE (Prop_fdre_C_Q)         0.178    -1.996 r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.151    -0.845    lopt_2
    C25                  OBUF (Prop_obuf_I_O)         2.215     1.371 r  virtual_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.371    virtual_led[11]
    C25                                                               r  virtual_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 1.533ns (40.753%)  route 2.229ns (59.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.229     3.762    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y182         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.214    -2.157    uart_inst/clk_out1
    SLICE_X1Y182         FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.458ns (27.027%)  route 1.236ns (72.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.693    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y182         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.816    -0.627    uart_inst/clk_out1
    SLICE_X1Y182         FDPE                                         r  uart_inst/rx_d0_reg/C





