Quartus Prime Archive log --	/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/dma_loopback.qarlog

Archive:	/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/dma_loopback.qar
Date:		Wed Feb 24 18:42:45 2021
Quartus Prime		19.1.0 Build 670 09/22/2019 SJ Lite Edition

	=========== Files Selected: ===========
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/assignment_defaults.qdf
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/db/stp4_auto_stripped.stp
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth.qsys
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth.sopcinfo
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/hps_leds_eth.cmp
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/hps_leds_eth.debuginfo
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/hps_leds_eth.qip
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/hps_leds_eth.regmap
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/hps_leds_eth.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/hps_leds_eth_hps_0_hps.svd
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_avalon_sc_fifo.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_avalon_st_pipeline_base.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_default_burst_converter.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_incr_burst_converter.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_address_alignment.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_arbitrator.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_axi_master_ni.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_axi_slave_ni.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_burst_adapter.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_burst_adapter_new.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_burst_uncompressor.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_master_agent.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_master_translator.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_reorder_memory.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_slave_agent.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_slave_translator.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_merlin_traffic_limiter.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_reset_controller.sdc
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_reset_controller.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_reset_synchronizer.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/altera_wrap_burst_converter.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps.pre.xml
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_AC_ROM.hex
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_inst_ROM.hex
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_dma_0.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_hps_0.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_hps_0_fpga_interfaces.sdc
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_hps_0_fpga_interfaces.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_hps_0_hps_io.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_hps_0_hps_io_border.sdc
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_hps_0_hps_io_border.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_avalon_st_adapter.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_cmd_demux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_cmd_mux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_router.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_router_002.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_rsp_demux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_0_rsp_mux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1_cmd_demux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1_cmd_demux_001.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1_cmd_mux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1_router.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1_router_002.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_mm_interconnect_1_rsp_mux.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_leds_eth_pio_0.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0.ppf
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0.sdc
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_acv_ldc.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_altdqdqs.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_generic_ddio.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_iss_probe.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_parameters.tcl
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_phy_csr.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_pin_map.tcl
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_report_timing.tcl
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_reset.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_reset_sync.v
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_p0_timing.tcl
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/hps_sdram_pll.sv
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/alt_types.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/emif.pre.xml
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sdram_io.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sequencer.pre.c
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sequencer.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sequencer_auto.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/sequencer_defines.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/system.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/tclrpt.pre.c
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_leds_eth/synthesis/submodules/sequencer/tclrpt.pre.h
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_only.qpf
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/hps_only.qsf
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/stp4.stp
/home/jfrye/Documents/FPGA/intel/cyclone5/projects/altera_dma_loopback/hw/dma_loopback/top.v
	======= Total: 104 files to archive =======

	================ Status: ===============
All files archived successfully.
