<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2092" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2092{left:412px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_2092{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2092{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2092{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2092{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_2092{left:359px;bottom:754px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2092{left:69px;bottom:671px;letter-spacing:-0.13px;}
#t8_2092{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t9_2092{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2092{left:69px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tb_2092{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tc_2092{left:69px;bottom:568px;letter-spacing:-0.17px;}
#td_2092{left:69px;bottom:533px;letter-spacing:-0.13px;}
#te_2092{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tf_2092{left:69px;bottom:490px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tg_2092{left:69px;bottom:472px;letter-spacing:-0.11px;}
#th_2092{left:69px;bottom:435px;letter-spacing:-0.12px;}
#ti_2092{left:90px;bottom:417px;letter-spacing:-0.13px;}
#tj_2092{left:69px;bottom:399px;letter-spacing:-0.12px;}
#tk_2092{left:90px;bottom:380px;letter-spacing:-0.14px;}
#tl_2092{left:69px;bottom:344px;letter-spacing:-0.11px;}
#tm_2092{left:90px;bottom:325px;letter-spacing:-0.11px;}
#tn_2092{left:117px;bottom:307px;letter-spacing:-0.12px;}
#to_2092{left:145px;bottom:289px;letter-spacing:-0.11px;}
#tp_2092{left:117px;bottom:270px;letter-spacing:-0.11px;}
#tq_2092{left:145px;bottom:252px;letter-spacing:-0.1px;}
#tr_2092{left:117px;bottom:234px;letter-spacing:-0.12px;}
#ts_2092{left:90px;bottom:215px;letter-spacing:-0.11px;}
#tt_2092{left:117px;bottom:197px;letter-spacing:-0.11px;}
#tu_2092{left:90px;bottom:179px;letter-spacing:-0.11px;}
#tv_2092{left:69px;bottom:142px;letter-spacing:-0.12px;}
#tw_2092{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tx_2092{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#ty_2092{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#tz_2092{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t10_2092{left:356px;bottom:1065px;letter-spacing:-0.12px;}
#t11_2092{left:356px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.05px;}
#t12_2092{left:356px;bottom:1034px;letter-spacing:-0.12px;}
#t13_2092{left:430px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t14_2092{left:430px;bottom:1050px;letter-spacing:-0.12px;}
#t15_2092{left:555px;bottom:1065px;letter-spacing:-0.12px;}
#t16_2092{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t17_2092{left:78px;bottom:995px;letter-spacing:-0.14px;}
#t18_2092{left:78px;bottom:978px;letter-spacing:-0.15px;}
#t19_2092{left:313px;bottom:1011px;}
#t1a_2092{left:356px;bottom:1011px;letter-spacing:-0.1px;}
#t1b_2092{left:430px;bottom:1011px;letter-spacing:-0.14px;}
#t1c_2092{left:430px;bottom:995px;letter-spacing:-0.15px;}
#t1d_2092{left:555px;bottom:1011px;letter-spacing:-0.12px;}
#t1e_2092{left:555px;bottom:995px;letter-spacing:-0.13px;}
#t1f_2092{left:555px;bottom:978px;letter-spacing:-0.11px;}
#t1g_2092{left:555px;bottom:961px;letter-spacing:-0.12px;}
#t1h_2092{left:78px;bottom:938px;letter-spacing:-0.13px;}
#t1i_2092{left:78px;bottom:921px;letter-spacing:-0.14px;}
#t1j_2092{left:78px;bottom:904px;letter-spacing:-0.15px;}
#t1k_2092{left:313px;bottom:938px;}
#t1l_2092{left:356px;bottom:938px;letter-spacing:-0.1px;}
#t1m_2092{left:430px;bottom:938px;letter-spacing:-0.14px;}
#t1n_2092{left:430px;bottom:921px;letter-spacing:-0.15px;}
#t1o_2092{left:555px;bottom:938px;letter-spacing:-0.12px;}
#t1p_2092{left:555px;bottom:921px;letter-spacing:-0.13px;}
#t1q_2092{left:555px;bottom:904px;letter-spacing:-0.11px;}
#t1r_2092{left:555px;bottom:888px;letter-spacing:-0.12px;}
#t1s_2092{left:78px;bottom:865px;letter-spacing:-0.13px;}
#t1t_2092{left:78px;bottom:848px;letter-spacing:-0.14px;}
#t1u_2092{left:78px;bottom:831px;letter-spacing:-0.13px;}
#t1v_2092{left:313px;bottom:865px;}
#t1w_2092{left:356px;bottom:865px;letter-spacing:-0.14px;}
#t1x_2092{left:430px;bottom:865px;letter-spacing:-0.15px;}
#t1y_2092{left:555px;bottom:865px;letter-spacing:-0.12px;}
#t1z_2092{left:555px;bottom:848px;letter-spacing:-0.12px;}
#t20_2092{left:555px;bottom:831px;letter-spacing:-0.11px;}
#t21_2092{left:555px;bottom:814px;letter-spacing:-0.12px;}
#t22_2092{left:83px;bottom:733px;letter-spacing:-0.15px;}
#t23_2092{left:164px;bottom:733px;letter-spacing:-0.14px;}
#t24_2092{left:269px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t25_2092{left:422px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_2092{left:581px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t27_2092{left:739px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_2092{left:98px;bottom:709px;}
#t29_2092{left:171px;bottom:709px;letter-spacing:-0.09px;}
#t2a_2092{left:258px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_2092{left:413px;bottom:709px;letter-spacing:-0.12px;}
#t2c_2092{left:602px;bottom:709px;letter-spacing:-0.16px;}
#t2d_2092{left:760px;bottom:709px;letter-spacing:-0.15px;}

.s1_2092{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2092{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2092{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2092{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2092{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2092{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2092{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2092{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2092" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2092Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2092" style="-webkit-user-select: none;"><object width="935" height="1210" data="2092/2092.svg" type="image/svg+xml" id="pdf2092" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2092" class="t s1_2092">VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values </span>
<span id="t2_2092" class="t s2_2092">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2092" class="t s1_2092">5-130 </span><span id="t4_2092" class="t s1_2092">Vol. 2C </span>
<span id="t5_2092" class="t s3_2092">VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values </span>
<span id="t6_2092" class="t s4_2092">Instruction Operand Encoding </span>
<span id="t7_2092" class="t s5_2092">Description </span>
<span id="t8_2092" class="t s6_2092">This instruction converts packed unsigned quadword integers in the source operand to packed FP16 values in the </span>
<span id="t9_2092" class="t s6_2092">destination operand. The destination elements are updated according to the writemask. </span>
<span id="ta_2092" class="t s6_2092">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tb_2092" class="t s6_2092">If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, </span>
<span id="tc_2092" class="t s6_2092">PE=1. </span>
<span id="td_2092" class="t s5_2092">Operation </span>
<span id="te_2092" class="t s7_2092">VCVTUQQ2PH dest, src </span>
<span id="tf_2092" class="t s8_2092">VL = 128, 256 or 512 </span>
<span id="tg_2092" class="t s8_2092">KL := VL / 64 </span>
<span id="th_2092" class="t s8_2092">IF *SRC is a register* and (VL = 512) AND (EVEX.b = 1): </span>
<span id="ti_2092" class="t s8_2092">SET_RM(EVEX.RC) </span>
<span id="tj_2092" class="t s8_2092">ELSE: </span>
<span id="tk_2092" class="t s8_2092">SET_RM(MXCSR.RC) </span>
<span id="tl_2092" class="t s8_2092">FOR j := 0 TO KL-1: </span>
<span id="tm_2092" class="t s8_2092">IF k1[j] OR *no writemask*: </span>
<span id="tn_2092" class="t s8_2092">IF *SRC is memory* and EVEX.b = 1: </span>
<span id="to_2092" class="t s8_2092">tsrc := SRC.qword[0] </span>
<span id="tp_2092" class="t s8_2092">ELSE </span>
<span id="tq_2092" class="t s8_2092">tsrc := SRC.qword[j] </span>
<span id="tr_2092" class="t s8_2092">DEST.fp16[j] := Convert_unsigned_integer64_to_fp16(tsrc) </span>
<span id="ts_2092" class="t s8_2092">ELSE IF *zeroing*: </span>
<span id="tt_2092" class="t s8_2092">DEST.fp16[j] := 0 </span>
<span id="tu_2092" class="t s8_2092">// else dest.fp16[j] remains unchanged </span>
<span id="tv_2092" class="t s8_2092">DEST[MAXVL-1:VL/4] := 0 </span>
<span id="tw_2092" class="t s7_2092">Opcode/ </span>
<span id="tx_2092" class="t s7_2092">Instruction </span>
<span id="ty_2092" class="t s7_2092">Op/ </span>
<span id="tz_2092" class="t s7_2092">En </span>
<span id="t10_2092" class="t s7_2092">64/32 </span>
<span id="t11_2092" class="t s7_2092">bit Mode </span>
<span id="t12_2092" class="t s7_2092">Support </span>
<span id="t13_2092" class="t s7_2092">CPUID Feature </span>
<span id="t14_2092" class="t s7_2092">Flag </span>
<span id="t15_2092" class="t s7_2092">Description </span>
<span id="t16_2092" class="t s8_2092">EVEX.128.F2.MAP5.W1 7A /r </span>
<span id="t17_2092" class="t s8_2092">VCVTUQQ2PH xmm1{k1}{z}, xmm2/ </span>
<span id="t18_2092" class="t s8_2092">m128/m64bcst </span>
<span id="t19_2092" class="t s8_2092">A </span><span id="t1a_2092" class="t s8_2092">V/V </span><span id="t1b_2092" class="t s8_2092">AVX512-FP16 </span>
<span id="t1c_2092" class="t s8_2092">AVX512VL </span>
<span id="t1d_2092" class="t s8_2092">Convert two packed unsigned doubleword </span>
<span id="t1e_2092" class="t s8_2092">integers from xmm2/m128/m64bcst to packed </span>
<span id="t1f_2092" class="t s8_2092">FP16 values, and store the result in xmm1 </span>
<span id="t1g_2092" class="t s8_2092">subject to writemask k1. </span>
<span id="t1h_2092" class="t s8_2092">EVEX.256.F2.MAP5.W1 7A /r </span>
<span id="t1i_2092" class="t s8_2092">VCVTUQQ2PH xmm1{k1}{z}, ymm2/ </span>
<span id="t1j_2092" class="t s8_2092">m256/m64bcst </span>
<span id="t1k_2092" class="t s8_2092">A </span><span id="t1l_2092" class="t s8_2092">V/V </span><span id="t1m_2092" class="t s8_2092">AVX512-FP16 </span>
<span id="t1n_2092" class="t s8_2092">AVX512VL </span>
<span id="t1o_2092" class="t s8_2092">Convert four packed unsigned doubleword </span>
<span id="t1p_2092" class="t s8_2092">integers from ymm2/m256/m64bcst to packed </span>
<span id="t1q_2092" class="t s8_2092">FP16 values, and store the result in xmm1 </span>
<span id="t1r_2092" class="t s8_2092">subject to writemask k1. </span>
<span id="t1s_2092" class="t s8_2092">EVEX.512.F2.MAP5.W1 7A /r </span>
<span id="t1t_2092" class="t s8_2092">VCVTUQQ2PH xmm1{k1}{z}, zmm2/ </span>
<span id="t1u_2092" class="t s8_2092">m512/m64bcst {er} </span>
<span id="t1v_2092" class="t s8_2092">A </span><span id="t1w_2092" class="t s8_2092">V/V </span><span id="t1x_2092" class="t s8_2092">AVX512-FP16 </span><span id="t1y_2092" class="t s8_2092">Convert eight packed unsigned doubleword </span>
<span id="t1z_2092" class="t s8_2092">integers from zmm2/m512/m64bcst to packed </span>
<span id="t20_2092" class="t s8_2092">FP16 values, and store the result in xmm1 </span>
<span id="t21_2092" class="t s8_2092">subject to writemask k1. </span>
<span id="t22_2092" class="t s7_2092">Op/En </span><span id="t23_2092" class="t s7_2092">Tuple </span><span id="t24_2092" class="t s7_2092">Operand 1 </span><span id="t25_2092" class="t s7_2092">Operand 2 </span><span id="t26_2092" class="t s7_2092">Operand 3 </span><span id="t27_2092" class="t s7_2092">Operand 4 </span>
<span id="t28_2092" class="t s8_2092">A </span><span id="t29_2092" class="t s8_2092">Full </span><span id="t2a_2092" class="t s8_2092">ModRM:reg (w) </span><span id="t2b_2092" class="t s8_2092">ModRM:r/m (r) </span><span id="t2c_2092" class="t s8_2092">N/A </span><span id="t2d_2092" class="t s8_2092">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
