

================================================================
== Vivado HLS Report for 'estimate_ISI_encode'
================================================================
* Date:           Thu Aug 12 12:00:57 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_MUL_EN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.226|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  350|  446|  350|  446|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- estimate_ISI  |  288|  384|   3 ~ 4  |          -|          -|    96|    no    |
        |- Pack_output   |   60|   60|         5|          -|          -|    12|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    245|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|      -|     276|    250|    -|
|Memory           |        0|      -|       8|      6|    0|
|Multiplexer      |        -|      -|       -|    163|    -|
|Register         |        -|      -|     152|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|     436|    664|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |estimate_ISI_encode_AXILiteS_s_axi_U  |estimate_ISI_encode_AXILiteS_s_axi  |        6|      0|  276|  250|    0|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                    |        6|      0|  276|  250|    0|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ISIquan_V_U  |estimate_ISI_encode_ISIquan_V  |        0|  8|   6|    0|    96|    4|     1|          384|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                               |        0|  8|   6|    0|    96|    4|     1|          384|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_fu_420_p2          |     *    |      0|  0|  33|           7|           7|
    |i_fu_561_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_296_p2              |     +    |      0|  0|  15|           7|           1|
    |ret_V_fu_406_p2          |     -    |      0|  0|  15|           8|           8|
    |sub_ln703_1_fu_436_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln703_fu_430_p2      |     -    |      0|  0|  12|          12|          12|
    |sub_ln731_fu_368_p2      |     -    |      0|  0|  12|          12|          12|
    |and_ln1497_fu_526_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_461_p2    |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln1495_fu_498_p2    |   icmp   |      0|  0|  13|          12|           6|
    |icmp_ln1497_fu_504_p2    |   icmp   |      0|  0|  13|          12|           9|
    |icmp_ln17_fu_290_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln41_fu_555_p2      |   icmp   |      0|  0|   9|           4|           4|
    |or_ln1495_fu_540_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln43_fu_580_p2        |    or    |      0|  0|   7|           7|           1|
    |or_ln44_fu_591_p2        |    or    |      0|  0|   7|           7|           2|
    |or_ln45_fu_601_p2        |    or    |      0|  0|   7|           7|           2|
    |or_ln46_fu_611_p2        |    or    |      0|  0|   7|           7|           3|
    |or_ln47_fu_621_p2        |    or    |      0|  0|   7|           7|           3|
    |or_ln48_fu_631_p2        |    or    |      0|  0|   7|           7|           3|
    |or_ln49_fu_641_p2        |    or    |      0|  0|   7|           7|           3|
    |ISI_q_V_fu_546_p3        |  select  |      0|  0|   4|           1|           4|
    |p_Val2_5_fu_467_p3       |  select  |      0|  0|  12|           1|          12|
    |select_ln1495_fu_532_p3  |  select  |      0|  0|   3|           1|           3|
    |xor_ln1495_fu_520_p2     |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 245|         167|         134|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ISIquan_V_address0  |  38|          7|    7|         49|
    |ISIquan_V_address1  |  27|          5|    7|         35|
    |ISIquan_V_d0        |  15|          3|    4|         12|
    |ap_NS_fsm           |  50|         11|    1|         11|
    |i_0_reg_278         |   9|          2|    4|          8|
    |j_0_reg_267         |   9|          2|    7|         14|
    |rem_r_address0      |  15|          3|    7|         21|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 163|         33|   37|        150|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ISIquan_V_load_1_reg_767  |   4|   0|    4|          0|
    |ISIquan_V_load_2_reg_782  |   4|   0|    4|          0|
    |ISIquan_V_load_3_reg_787  |   4|   0|    4|          0|
    |ISIquan_V_load_4_reg_802  |   4|   0|    4|          0|
    |ISIquan_V_load_5_reg_807  |   4|   0|    4|          0|
    |ISIquan_V_load_reg_762    |   4|   0|    4|          0|
    |ap_CS_fsm                 |  10|   0|   10|          0|
    |i_0_reg_278               |   4|   0|    4|          0|
    |i_reg_737                 |   4|   0|    4|          0|
    |j_0_reg_267               |   7|   0|    7|          0|
    |j_reg_674                 |   7|   0|    7|          0|
    |r_V_2_reg_724             |  14|   0|   14|          0|
    |rem_addr_reg_704          |   7|   0|    7|          0|
    |ret_V_reg_719             |   8|   0|    8|          0|
    |shl_ln_reg_742            |   4|   0|    7|          3|
    |sub_ln703_1_reg_729       |  12|   0|   12|          0|
    |sub_ln731_reg_714         |  12|   0|   12|          0|
    |tmp_2_reg_699             |  19|   0|   19|          0|
    |tmp_4_reg_709             |  11|   0|   11|          0|
    |tmp_5_reg_695             |   1|   0|    1|          0|
    |trunc_ln301_reg_691       |   1|   0|    1|          0|
    |zext_ln18_reg_679         |   7|   0|   64|         57|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 152|   0|  212|         60|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   11|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   11|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | estimate_ISI_encode | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | estimate_ISI_encode | return value |
|interrupt               | out |    1| ap_ctrl_hs | estimate_ISI_encode | return value |
+------------------------+-----+-----+------------+---------------------+--------------+

