<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/c1_LIRAssembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 2000, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;ci/ciValueKlass.hpp&quot;
  36 #include &quot;gc/shared/collectedHeap.hpp&quot;
  37 #include &quot;nativeInst_x86.hpp&quot;
  38 #include &quot;oops/oop.inline.hpp&quot;
  39 #include &quot;oops/objArrayKlass.hpp&quot;
  40 #include &quot;runtime/frame.inline.hpp&quot;
  41 #include &quot;runtime/safepointMechanism.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;
  43 #include &quot;utilities/powerOfTwo.hpp&quot;
  44 #include &quot;vmreg_x86.inline.hpp&quot;
  45 
  46 
  47 // These masks are used to provide 128-bit aligned bitmasks to the XMM
  48 // instructions, to allow sign-masking or sign-bit flipping.  They allow
  49 // fast versions of NegF/NegD and AbsF/AbsD.
  50 
  51 // Note: &#39;double&#39; and &#39;long long&#39; have 32-bits alignment on x86.
  52 static jlong* double_quadword(jlong *adr, jlong lo, jlong hi) {
  53   // Use the expression (adr)&amp;(~0xF) to provide 128-bits aligned address
  54   // of 128-bits operands for SSE instructions.
  55   jlong *operand = (jlong*)(((intptr_t)adr) &amp; ((intptr_t)(~0xF)));
  56   // Store the value to a 128-bits operand.
  57   operand[0] = lo;
  58   operand[1] = hi;
  59   return operand;
  60 }
  61 
  62 // Buffer for 128-bits masks used by SSE instructions.
  63 static jlong fp_signmask_pool[(4+1)*2]; // 4*128bits(data) + 128bits(alignment)
  64 
  65 // Static initialization during VM startup.
  66 static jlong *float_signmask_pool  = double_quadword(&amp;fp_signmask_pool[1*2],         CONST64(0x7FFFFFFF7FFFFFFF),         CONST64(0x7FFFFFFF7FFFFFFF));
  67 static jlong *double_signmask_pool = double_quadword(&amp;fp_signmask_pool[2*2],         CONST64(0x7FFFFFFFFFFFFFFF),         CONST64(0x7FFFFFFFFFFFFFFF));
  68 static jlong *float_signflip_pool  = double_quadword(&amp;fp_signmask_pool[3*2], (jlong)UCONST64(0x8000000080000000), (jlong)UCONST64(0x8000000080000000));
  69 static jlong *double_signflip_pool = double_quadword(&amp;fp_signmask_pool[4*2], (jlong)UCONST64(0x8000000000000000), (jlong)UCONST64(0x8000000000000000));
  70 
  71 
  72 NEEDS_CLEANUP // remove this definitions ?
  73 const Register IC_Klass    = rax;   // where the IC klass is cached
  74 const Register SYNC_header = rax;   // synchronization header
  75 const Register SHIFT_count = rcx;   // where count for shift operations must be
  76 
  77 #define __ _masm-&gt;
  78 
  79 
  80 static void select_different_registers(Register preserve,
  81                                        Register extra,
  82                                        Register &amp;tmp1,
  83                                        Register &amp;tmp2) {
  84   if (tmp1 == preserve) {
  85     assert_different_registers(tmp1, tmp2, extra);
  86     tmp1 = extra;
  87   } else if (tmp2 == preserve) {
  88     assert_different_registers(tmp1, tmp2, extra);
  89     tmp2 = extra;
  90   }
  91   assert_different_registers(preserve, tmp1, tmp2);
  92 }
  93 
  94 
  95 
  96 static void select_different_registers(Register preserve,
  97                                        Register extra,
  98                                        Register &amp;tmp1,
  99                                        Register &amp;tmp2,
 100                                        Register &amp;tmp3) {
 101   if (tmp1 == preserve) {
 102     assert_different_registers(tmp1, tmp2, tmp3, extra);
 103     tmp1 = extra;
 104   } else if (tmp2 == preserve) {
 105     assert_different_registers(tmp1, tmp2, tmp3, extra);
 106     tmp2 = extra;
 107   } else if (tmp3 == preserve) {
 108     assert_different_registers(tmp1, tmp2, tmp3, extra);
 109     tmp3 = extra;
 110   }
 111   assert_different_registers(preserve, tmp1, tmp2, tmp3);
 112 }
 113 
 114 
 115 
 116 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
 117   if (opr-&gt;is_constant()) {
 118     LIR_Const* constant = opr-&gt;as_constant_ptr();
 119     switch (constant-&gt;type()) {
 120       case T_INT: {
 121         return true;
 122       }
 123 
 124       default:
 125         return false;
 126     }
 127   }
 128   return false;
 129 }
 130 
 131 
 132 LIR_Opr LIR_Assembler::receiverOpr() {
 133   return FrameMap::receiver_opr;
 134 }
 135 
 136 LIR_Opr LIR_Assembler::osrBufferPointer() {
 137   return FrameMap::as_pointer_opr(receiverOpr()-&gt;as_register());
 138 }
 139 
 140 //--------------fpu register translations-----------------------
 141 
 142 
 143 address LIR_Assembler::float_constant(float f) {
 144   address const_addr = __ float_constant(f);
 145   if (const_addr == NULL) {
 146     bailout(&quot;const section overflow&quot;);
 147     return __ code()-&gt;consts()-&gt;start();
 148   } else {
 149     return const_addr;
 150   }
 151 }
 152 
 153 
 154 address LIR_Assembler::double_constant(double d) {
 155   address const_addr = __ double_constant(d);
 156   if (const_addr == NULL) {
 157     bailout(&quot;const section overflow&quot;);
 158     return __ code()-&gt;consts()-&gt;start();
 159   } else {
 160     return const_addr;
 161   }
 162 }
 163 
 164 #ifndef _LP64
 165 void LIR_Assembler::fpop() {
 166   __ fpop();
 167 }
 168 
 169 void LIR_Assembler::fxch(int i) {
 170   __ fxch(i);
 171 }
 172 
 173 void LIR_Assembler::fld(int i) {
 174   __ fld_s(i);
 175 }
 176 
 177 void LIR_Assembler::ffree(int i) {
 178   __ ffree(i);
 179 }
 180 #endif // !_LP64
 181 
 182 void LIR_Assembler::breakpoint() {
 183   __ int3();
 184 }
 185 
 186 void LIR_Assembler::push(LIR_Opr opr) {
 187   if (opr-&gt;is_single_cpu()) {
 188     __ push_reg(opr-&gt;as_register());
 189   } else if (opr-&gt;is_double_cpu()) {
 190     NOT_LP64(__ push_reg(opr-&gt;as_register_hi()));
 191     __ push_reg(opr-&gt;as_register_lo());
 192   } else if (opr-&gt;is_stack()) {
 193     __ push_addr(frame_map()-&gt;address_for_slot(opr-&gt;single_stack_ix()));
 194   } else if (opr-&gt;is_constant()) {
 195     LIR_Const* const_opr = opr-&gt;as_constant_ptr();
 196     if (const_opr-&gt;type() == T_OBJECT || const_opr-&gt;type() == T_VALUETYPE) {
 197       __ push_oop(const_opr-&gt;as_jobject());
 198     } else if (const_opr-&gt;type() == T_INT) {
 199       __ push_jint(const_opr-&gt;as_jint());
 200     } else {
 201       ShouldNotReachHere();
 202     }
 203 
 204   } else {
 205     ShouldNotReachHere();
 206   }
 207 }
 208 
 209 void LIR_Assembler::pop(LIR_Opr opr) {
 210   if (opr-&gt;is_single_cpu()) {
 211     __ pop_reg(opr-&gt;as_register());
 212   } else {
 213     ShouldNotReachHere();
 214   }
 215 }
 216 
 217 bool LIR_Assembler::is_literal_address(LIR_Address* addr) {
 218   return addr-&gt;base()-&gt;is_illegal() &amp;&amp; addr-&gt;index()-&gt;is_illegal();
 219 }
 220 
 221 //-------------------------------------------
 222 
 223 Address LIR_Assembler::as_Address(LIR_Address* addr) {
 224   return as_Address(addr, rscratch1);
 225 }
 226 
 227 Address LIR_Assembler::as_Address(LIR_Address* addr, Register tmp) {
 228   if (addr-&gt;base()-&gt;is_illegal()) {
 229     assert(addr-&gt;index()-&gt;is_illegal(), &quot;must be illegal too&quot;);
 230     AddressLiteral laddr((address)addr-&gt;disp(), relocInfo::none);
 231     if (! __ reachable(laddr)) {
 232       __ movptr(tmp, laddr.addr());
 233       Address res(tmp, 0);
 234       return res;
 235     } else {
 236       return __ as_Address(laddr);
 237     }
 238   }
 239 
 240   Register base = addr-&gt;base()-&gt;as_pointer_register();
 241 
 242   if (addr-&gt;index()-&gt;is_illegal()) {
 243     return Address( base, addr-&gt;disp());
 244   } else if (addr-&gt;index()-&gt;is_cpu_register()) {
 245     Register index = addr-&gt;index()-&gt;as_pointer_register();
 246     return Address(base, index, (Address::ScaleFactor) addr-&gt;scale(), addr-&gt;disp());
 247   } else if (addr-&gt;index()-&gt;is_constant()) {
 248     intptr_t addr_offset = (addr-&gt;index()-&gt;as_constant_ptr()-&gt;as_jint() &lt;&lt; addr-&gt;scale()) + addr-&gt;disp();
 249     assert(Assembler::is_simm32(addr_offset), &quot;must be&quot;);
 250 
 251     return Address(base, addr_offset);
 252   } else {
 253     Unimplemented();
 254     return Address();
 255   }
 256 }
 257 
 258 
 259 Address LIR_Assembler::as_Address_hi(LIR_Address* addr) {
 260   Address base = as_Address(addr);
 261   return Address(base._base, base._index, base._scale, base._disp + BytesPerWord);
 262 }
 263 
 264 
 265 Address LIR_Assembler::as_Address_lo(LIR_Address* addr) {
 266   return as_Address(addr);
 267 }
 268 
 269 
 270 void LIR_Assembler::osr_entry() {
 271   offsets()-&gt;set_value(CodeOffsets::OSR_Entry, code_offset());
 272   BlockBegin* osr_entry = compilation()-&gt;hir()-&gt;osr_entry();
 273   ValueStack* entry_state = osr_entry-&gt;state();
 274   int number_of_locks = entry_state-&gt;locks_size();
 275 
 276   // we jump here if osr happens with the interpreter
 277   // state set up to continue at the beginning of the
 278   // loop that triggered osr - in particular, we have
 279   // the following registers setup:
 280   //
 281   // rcx: osr buffer
 282   //
 283 
 284   // build frame
 285   ciMethod* m = compilation()-&gt;method();
 286   __ build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes());
 287 
 288   // OSR buffer is
 289   //
 290   // locals[nlocals-1..0]
 291   // monitors[0..number_of_locks]
 292   //
 293   // locals is a direct copy of the interpreter frame so in the osr buffer
 294   // so first slot in the local array is the last local from the interpreter
 295   // and last slot is local[0] (receiver) from the interpreter
 296   //
 297   // Similarly with locks. The first lock slot in the osr buffer is the nth lock
 298   // from the interpreter frame, the nth lock slot in the osr buffer is 0th lock
 299   // in the interpreter frame (the method lock if a sync method)
 300 
 301   // Initialize monitors in the compiled activation.
 302   //   rcx: pointer to osr buffer
 303   //
 304   // All other registers are dead at this point and the locals will be
 305   // copied into place by code emitted in the IR.
 306 
 307   Register OSR_buf = osrBufferPointer()-&gt;as_pointer_register();
 308   { assert(frame::interpreter_frame_monitor_size() == BasicObjectLock::size(), &quot;adjust code below&quot;);
 309     int monitor_offset = BytesPerWord * method()-&gt;max_locals() +
 310       (BasicObjectLock::size() * BytesPerWord) * (number_of_locks - 1);
 311     // SharedRuntime::OSR_migration_begin() packs BasicObjectLocks in
 312     // the OSR buffer using 2 word entries: first the lock and then
 313     // the oop.
 314     for (int i = 0; i &lt; number_of_locks; i++) {
 315       int slot_offset = monitor_offset - ((i * 2) * BytesPerWord);
 316 #ifdef ASSERT
 317       // verify the interpreter&#39;s monitor has a non-null object
 318       {
 319         Label L;
 320         __ cmpptr(Address(OSR_buf, slot_offset + 1*BytesPerWord), (int32_t)NULL_WORD);
 321         __ jcc(Assembler::notZero, L);
 322         __ stop(&quot;locked object is NULL&quot;);
 323         __ bind(L);
 324       }
 325 #endif
 326       __ movptr(rbx, Address(OSR_buf, slot_offset + 0));
 327       __ movptr(frame_map()-&gt;address_for_monitor_lock(i), rbx);
 328       __ movptr(rbx, Address(OSR_buf, slot_offset + 1*BytesPerWord));
 329       __ movptr(frame_map()-&gt;address_for_monitor_object(i), rbx);
 330     }
 331   }
 332 }
 333 
 334 
 335 // inline cache check; done before the frame is built.
 336 int LIR_Assembler::check_icache() {
 337   Register receiver = FrameMap::receiver_opr-&gt;as_register();
 338   Register ic_klass = IC_Klass;
 339   const int ic_cmp_size = LP64_ONLY(10) NOT_LP64(9);
 340   const bool do_post_padding = VerifyOops || UseCompressedClassPointers;
 341   if (!do_post_padding) {
 342     // insert some nops so that the verified entry point is aligned on CodeEntryAlignment
 343     __ align(CodeEntryAlignment, __ offset() + ic_cmp_size);
 344   }
 345   int offset = __ offset();
 346   __ inline_cache_check(receiver, IC_Klass);
 347   assert(__ offset() % CodeEntryAlignment == 0 || do_post_padding, &quot;alignment must be correct&quot;);
 348   if (do_post_padding) {
 349     // force alignment after the cache check.
 350     // It&#39;s been verified to be aligned if !VerifyOops
 351     __ align(CodeEntryAlignment);
 352   }
 353   return offset;
 354 }
 355 
 356 void LIR_Assembler::clinit_barrier(ciMethod* method) {
 357   assert(VM_Version::supports_fast_class_init_checks(), &quot;sanity&quot;);
 358   assert(!method-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 359 
 360   Label L_skip_barrier;
 361   Register klass = rscratch1;
 362   Register thread = LP64_ONLY( r15_thread ) NOT_LP64( noreg );
 363   assert(thread != noreg, &quot;x86_32 not implemented&quot;);
 364 
 365   __ mov_metadata(klass, method-&gt;holder()-&gt;constant_encoding());
 366   __ clinit_barrier(klass, thread, &amp;L_skip_barrier /*L_fast_path*/);
 367 
 368   __ jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 369 
 370   __ bind(L_skip_barrier);
 371 }
 372 
 373 void LIR_Assembler::jobject2reg_with_patching(Register reg, CodeEmitInfo* info) {
 374   jobject o = NULL;
 375   PatchingStub* patch = new PatchingStub(_masm, patching_id(info));
 376   __ movoop(reg, o);
 377   patching_epilog(patch, lir_patch_normal, reg, info);
 378 }
 379 
 380 void LIR_Assembler::klass2reg_with_patching(Register reg, CodeEmitInfo* info) {
 381   Metadata* o = NULL;
 382   PatchingStub* patch = new PatchingStub(_masm, PatchingStub::load_klass_id);
 383   __ mov_metadata(reg, o);
 384   patching_epilog(patch, lir_patch_normal, reg, info);
 385 }
 386 
 387 // This specifies the rsp decrement needed to build the frame
 388 int LIR_Assembler::initial_frame_size_in_bytes() const {
 389   // if rounding, must let FrameMap know!
 390 
 391   // The frame_map records size in slots (32bit word)
 392 
 393   // subtract two words to account for return address and link
 394   return (frame_map()-&gt;framesize() - (2*VMRegImpl::slots_per_word))  * VMRegImpl::stack_slot_size;
 395 }
 396 
 397 
 398 int LIR_Assembler::emit_exception_handler() {
 399   // if the last instruction is a call (typically to do a throw which
 400   // is coming at the end after block reordering) the return address
 401   // must still point into the code area in order to avoid assertion
 402   // failures when searching for the corresponding bci =&gt; add a nop
 403   // (was bug 5/14/1999 - gri)
 404   __ nop();
 405 
 406   // generate code for exception handler
 407   address handler_base = __ start_a_stub(exception_handler_size());
 408   if (handler_base == NULL) {
 409     // not enough space left for the handler
 410     bailout(&quot;exception handler overflow&quot;);
 411     return -1;
 412   }
 413 
 414   int offset = code_offset();
 415 
 416   // the exception oop and pc are in rax, and rdx
 417   // no other registers need to be preserved, so invalidate them
 418   __ invalidate_registers(false, true, true, false, true, true);
 419 
 420   // check that there is really an exception
 421   __ verify_not_null_oop(rax);
 422 
 423   // search an exception handler (rax: exception oop, rdx: throwing pc)
 424   __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::handle_exception_from_callee_id)));
 425   __ should_not_reach_here();
 426   guarantee(code_offset() - offset &lt;= exception_handler_size(), &quot;overflow&quot;);
 427   __ end_a_stub();
 428 
 429   return offset;
 430 }
 431 
 432 
 433 // Emit the code to remove the frame from the stack in the exception
 434 // unwind path.
 435 int LIR_Assembler::emit_unwind_handler() {
 436 #ifndef PRODUCT
 437   if (CommentedAssembly) {
 438     _masm-&gt;block_comment(&quot;Unwind handler&quot;);
 439   }
 440 #endif
 441 
 442   int offset = code_offset();
 443 
 444   // Fetch the exception from TLS and clear out exception related thread state
 445   Register thread = NOT_LP64(rsi) LP64_ONLY(r15_thread);
 446   NOT_LP64(__ get_thread(rsi));
 447   __ movptr(rax, Address(thread, JavaThread::exception_oop_offset()));
 448   __ movptr(Address(thread, JavaThread::exception_oop_offset()), (intptr_t)NULL_WORD);
 449   __ movptr(Address(thread, JavaThread::exception_pc_offset()), (intptr_t)NULL_WORD);
 450 
 451   __ bind(_unwind_handler_entry);
 452   __ verify_not_null_oop(rax);
 453   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 454     __ mov(rbx, rax);  // Preserve the exception (rbx is always callee-saved)
 455   }
 456 
 457   // Preform needed unlocking
 458   MonitorExitStub* stub = NULL;
 459   if (method()-&gt;is_synchronized()) {
 460     monitor_address(0, FrameMap::rax_opr);
 461     stub = new MonitorExitStub(FrameMap::rax_opr, true, 0);
 462     __ unlock_object(rdi, rsi, rax, *stub-&gt;entry());
 463     __ bind(*stub-&gt;continuation());
 464   }
 465 
 466   if (compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 467 #ifdef _LP64
 468     __ mov(rdi, r15_thread);
 469     __ mov_metadata(rsi, method()-&gt;constant_encoding());
 470 #else
 471     __ get_thread(rax);
 472     __ movptr(Address(rsp, 0), rax);
 473     __ mov_metadata(Address(rsp, sizeof(void*)), method()-&gt;constant_encoding());
 474 #endif
 475     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit)));
 476   }
 477 
 478   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 479     __ mov(rax, rbx);  // Restore the exception
 480   }
 481 
 482   // remove the activation and dispatch to the unwind handler
 483   int initial_framesize = initial_frame_size_in_bytes();
 484   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 485   __ jump(RuntimeAddress(Runtime1::entry_for(Runtime1::unwind_exception_id)));
 486 
 487   // Emit the slow path assembly
 488   if (stub != NULL) {
 489     stub-&gt;emit_code(this);
 490   }
 491 
 492   return offset;
 493 }
 494 
 495 
 496 int LIR_Assembler::emit_deopt_handler() {
 497   // if the last instruction is a call (typically to do a throw which
 498   // is coming at the end after block reordering) the return address
 499   // must still point into the code area in order to avoid assertion
 500   // failures when searching for the corresponding bci =&gt; add a nop
 501   // (was bug 5/14/1999 - gri)
 502   __ nop();
 503 
 504   // generate code for exception handler
 505   address handler_base = __ start_a_stub(deopt_handler_size());
 506   if (handler_base == NULL) {
 507     // not enough space left for the handler
 508     bailout(&quot;deopt handler overflow&quot;);
 509     return -1;
 510   }
 511 
 512   int offset = code_offset();
 513   InternalAddress here(__ pc());
 514 
 515   __ pushptr(here.addr());
 516   __ jump(RuntimeAddress(SharedRuntime::deopt_blob()-&gt;unpack()));
 517   guarantee(code_offset() - offset &lt;= deopt_handler_size(), &quot;overflow&quot;);
 518   __ end_a_stub();
 519 
 520   return offset;
 521 }
 522 
 523 
 524 void LIR_Assembler::return_op(LIR_Opr result) {
 525   assert(result-&gt;is_illegal() || !result-&gt;is_single_cpu() || result-&gt;as_register() == rax, &quot;word returns are in rax,&quot;);
 526   if (!result-&gt;is_illegal() &amp;&amp; result-&gt;is_float_kind() &amp;&amp; !result-&gt;is_xmm_register()) {
 527     assert(result-&gt;fpu() == 0, &quot;result must already be on TOS&quot;);
 528   }
 529 
 530   ciMethod* method = compilation()-&gt;method();
 531   if (ValueTypeReturnedAsFields &amp;&amp; method-&gt;signature()-&gt;returns_never_null()) {
 532     ciType* return_type = method-&gt;return_type();
 533     if (return_type-&gt;is_valuetype()) {
 534       ciValueKlass* vk = return_type-&gt;as_value_klass();
 535       if (vk-&gt;can_be_returned_as_fields()) {
 536 #ifndef _LP64
 537         Unimplemented();
 538 #else
 539         address unpack_handler = vk-&gt;unpack_handler();
 540         assert(unpack_handler != NULL, &quot;must be&quot;);
 541         __ call(RuntimeAddress(unpack_handler));
 542         // At this point, rax points to the value object (for interpreter or C1 caller).
 543         // The fields of the object are copied into registers (for C2 caller).
 544 #endif
 545       }
 546     }
 547   }
 548 
 549   // Pop the stack before the safepoint code
 550   int initial_framesize = initial_frame_size_in_bytes();
 551   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 552 
 553   if (StackReservedPages &gt; 0 &amp;&amp; compilation()-&gt;has_reserved_stack_access()) {
 554     __ reserved_stack_check();
 555   }
 556 
 557   bool result_is_oop = result-&gt;is_valid() ? result-&gt;is_oop() : false;
 558 
 559   // Note: we do not need to round double result; float result has the right precision
 560   // the poll sets the condition code, but no data registers
 561 
 562 #ifdef _LP64
 563   const Register poll_addr = rscratch1;
 564   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 565 #else
 566   const Register poll_addr = rbx;
 567   assert(FrameMap::is_caller_save_register(poll_addr), &quot;will overwrite&quot;);
 568   __ get_thread(poll_addr);
 569   __ movptr(poll_addr, Address(poll_addr, Thread::polling_page_offset()));
 570 #endif
 571   __ relocate(relocInfo::poll_return_type);
 572   __ testl(rax, Address(poll_addr, 0));
 573   __ ret(0);
 574 }
 575 
 576 
 577 int LIR_Assembler::store_value_type_fields_to_buf(ciValueKlass* vk) {
 578   return (__ store_value_type_fields_to_buf(vk, false));
 579 }
 580 
 581 int LIR_Assembler::safepoint_poll(LIR_Opr tmp, CodeEmitInfo* info) {
 582   guarantee(info != NULL, &quot;Shouldn&#39;t be NULL&quot;);
 583   int offset = __ offset();
 584 #ifdef _LP64
 585   const Register poll_addr = rscratch1;
 586   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 587 #else
 588   assert(tmp-&gt;is_cpu_register(), &quot;needed&quot;);
 589   const Register poll_addr = tmp-&gt;as_register();
 590   __ get_thread(poll_addr);
 591   __ movptr(poll_addr, Address(poll_addr, in_bytes(Thread::polling_page_offset())));
 592 #endif
 593   add_debug_info_for_branch(info);
 594   __ relocate(relocInfo::poll_type);
 595   address pre_pc = __ pc();
 596   __ testl(rax, Address(poll_addr, 0));
 597   address post_pc = __ pc();
 598   guarantee(pointer_delta(post_pc, pre_pc, 1) == 2 LP64_ONLY(+1), &quot;must be exact length&quot;);
 599   return offset;
 600 }
 601 
 602 
 603 void LIR_Assembler::move_regs(Register from_reg, Register to_reg) {
 604   if (from_reg != to_reg) __ mov(to_reg, from_reg);
 605 }
 606 
 607 void LIR_Assembler::swap_reg(Register a, Register b) {
 608   __ xchgptr(a, b);
 609 }
 610 
 611 
 612 void LIR_Assembler::const2reg(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
 613   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 614   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 615   LIR_Const* c = src-&gt;as_constant_ptr();
 616 
 617   switch (c-&gt;type()) {
 618     case T_INT: {
 619       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 620       __ movl(dest-&gt;as_register(), c-&gt;as_jint());
 621       break;
 622     }
 623 
 624     case T_ADDRESS: {
 625       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 626       __ movptr(dest-&gt;as_register(), c-&gt;as_jint());
 627       break;
 628     }
 629 
 630     case T_LONG: {
 631       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 632 #ifdef _LP64
 633       __ movptr(dest-&gt;as_register_lo(), (intptr_t)c-&gt;as_jlong());
 634 #else
 635       __ movptr(dest-&gt;as_register_lo(), c-&gt;as_jint_lo());
 636       __ movptr(dest-&gt;as_register_hi(), c-&gt;as_jint_hi());
 637 #endif // _LP64
 638       break;
 639     }
 640 
 641     case T_VALUETYPE: // Fall through
 642     case T_OBJECT: {
 643       if (patch_code != lir_patch_none) {
 644         jobject2reg_with_patching(dest-&gt;as_register(), info);
 645       } else {
 646         __ movoop(dest-&gt;as_register(), c-&gt;as_jobject());
 647       }
 648       break;
 649     }
 650 
 651     case T_METADATA: {
 652       if (patch_code != lir_patch_none) {
 653         klass2reg_with_patching(dest-&gt;as_register(), info);
 654       } else {
 655         __ mov_metadata(dest-&gt;as_register(), c-&gt;as_metadata());
 656       }
 657       break;
 658     }
 659 
 660     case T_FLOAT: {
 661       if (dest-&gt;is_single_xmm()) {
 662         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_float()) {
 663           __ xorps(dest-&gt;as_xmm_float_reg(), dest-&gt;as_xmm_float_reg());
 664         } else {
 665           __ movflt(dest-&gt;as_xmm_float_reg(),
 666                    InternalAddress(float_constant(c-&gt;as_jfloat())));
 667         }
 668       } else {
 669 #ifndef _LP64
 670         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
 671         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
 672         if (c-&gt;is_zero_float()) {
 673           __ fldz();
 674         } else if (c-&gt;is_one_float()) {
 675           __ fld1();
 676         } else {
 677           __ fld_s (InternalAddress(float_constant(c-&gt;as_jfloat())));
 678         }
 679 #else
 680         ShouldNotReachHere();
 681 #endif // !_LP64
 682       }
 683       break;
 684     }
 685 
 686     case T_DOUBLE: {
 687       if (dest-&gt;is_double_xmm()) {
 688         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_double()) {
 689           __ xorpd(dest-&gt;as_xmm_double_reg(), dest-&gt;as_xmm_double_reg());
 690         } else {
 691           __ movdbl(dest-&gt;as_xmm_double_reg(),
 692                     InternalAddress(double_constant(c-&gt;as_jdouble())));
 693         }
 694       } else {
 695 #ifndef _LP64
 696         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
 697         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
 698         if (c-&gt;is_zero_double()) {
 699           __ fldz();
 700         } else if (c-&gt;is_one_double()) {
 701           __ fld1();
 702         } else {
 703           __ fld_d (InternalAddress(double_constant(c-&gt;as_jdouble())));
 704         }
 705 #else
 706         ShouldNotReachHere();
 707 #endif // !_LP64
 708       }
 709       break;
 710     }
 711 
 712     default:
 713       ShouldNotReachHere();
 714   }
 715 }
 716 
 717 void LIR_Assembler::const2stack(LIR_Opr src, LIR_Opr dest) {
 718   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 719   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 720   LIR_Const* c = src-&gt;as_constant_ptr();
 721 
 722   switch (c-&gt;type()) {
 723     case T_INT:  // fall through
 724     case T_FLOAT:
 725       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 726       break;
 727 
 728     case T_ADDRESS:
 729       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 730       break;
 731 
 732     case T_VALUETYPE: // Fall through
 733     case T_OBJECT:
 734       __ movoop(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jobject());
 735       break;
 736 
 737     case T_LONG:  // fall through
 738     case T_DOUBLE:
 739 #ifdef _LP64
 740       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 741                                             lo_word_offset_in_bytes), (intptr_t)c-&gt;as_jlong_bits());
 742 #else
 743       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 744                                               lo_word_offset_in_bytes), c-&gt;as_jint_lo_bits());
 745       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 746                                               hi_word_offset_in_bytes), c-&gt;as_jint_hi_bits());
 747 #endif // _LP64
 748       break;
 749 
 750     default:
 751       ShouldNotReachHere();
 752   }
 753 }
 754 
 755 void LIR_Assembler::const2mem(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info, bool wide) {
 756   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 757   assert(dest-&gt;is_address(), &quot;should not call otherwise&quot;);
 758   LIR_Const* c = src-&gt;as_constant_ptr();
 759   LIR_Address* addr = dest-&gt;as_address_ptr();
 760 
 761   int null_check_here = code_offset();
 762   switch (type) {
 763     case T_INT:    // fall through
 764     case T_FLOAT:
 765       __ movl(as_Address(addr), c-&gt;as_jint_bits());
 766       break;
 767 
 768     case T_ADDRESS:
 769       __ movptr(as_Address(addr), c-&gt;as_jint_bits());
 770       break;
 771 
 772     case T_VALUETYPE: // fall through
 773     case T_OBJECT:  // fall through
 774     case T_ARRAY:
 775       if (c-&gt;as_jobject() == NULL) {
 776         if (UseCompressedOops &amp;&amp; !wide) {
 777           __ movl(as_Address(addr), (int32_t)NULL_WORD);
 778         } else {
 779 #ifdef _LP64
 780           __ xorptr(rscratch1, rscratch1);
 781           null_check_here = code_offset();
 782           __ movptr(as_Address(addr), rscratch1);
 783 #else
 784           __ movptr(as_Address(addr), NULL_WORD);
 785 #endif
 786         }
 787       } else {
 788         if (is_literal_address(addr)) {
 789           ShouldNotReachHere();
 790           __ movoop(as_Address(addr, noreg), c-&gt;as_jobject());
 791         } else {
 792 #ifdef _LP64
 793           __ movoop(rscratch1, c-&gt;as_jobject());
 794           if (UseCompressedOops &amp;&amp; !wide) {
 795             __ encode_heap_oop(rscratch1);
 796             null_check_here = code_offset();
 797             __ movl(as_Address_lo(addr), rscratch1);
 798           } else {
 799             null_check_here = code_offset();
 800             __ movptr(as_Address_lo(addr), rscratch1);
 801           }
 802 #else
 803           __ movoop(as_Address(addr), c-&gt;as_jobject());
 804 #endif
 805         }
 806       }
 807       break;
 808 
 809     case T_LONG:    // fall through
 810     case T_DOUBLE:
 811 #ifdef _LP64
 812       if (is_literal_address(addr)) {
 813         ShouldNotReachHere();
 814         __ movptr(as_Address(addr, r15_thread), (intptr_t)c-&gt;as_jlong_bits());
 815       } else {
 816         __ movptr(r10, (intptr_t)c-&gt;as_jlong_bits());
 817         null_check_here = code_offset();
 818         __ movptr(as_Address_lo(addr), r10);
 819       }
 820 #else
 821       // Always reachable in 32bit so this doesn&#39;t produce useless move literal
 822       __ movptr(as_Address_hi(addr), c-&gt;as_jint_hi_bits());
 823       __ movptr(as_Address_lo(addr), c-&gt;as_jint_lo_bits());
 824 #endif // _LP64
 825       break;
 826 
 827     case T_BOOLEAN: // fall through
 828     case T_BYTE:
 829       __ movb(as_Address(addr), c-&gt;as_jint() &amp; 0xFF);
 830       break;
 831 
 832     case T_CHAR:    // fall through
 833     case T_SHORT:
 834       __ movw(as_Address(addr), c-&gt;as_jint() &amp; 0xFFFF);
 835       break;
 836 
 837     default:
 838       ShouldNotReachHere();
 839   };
 840 
 841   if (info != NULL) {
 842     add_debug_info_for_null_check(null_check_here, info);
 843   }
 844 }
 845 
 846 
 847 void LIR_Assembler::reg2reg(LIR_Opr src, LIR_Opr dest) {
 848   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 849   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 850 
 851   // move between cpu-registers
 852   if (dest-&gt;is_single_cpu()) {
 853 #ifdef _LP64
 854     if (src-&gt;type() == T_LONG) {
 855       // Can do LONG -&gt; OBJECT
 856       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
 857       return;
 858     }
 859 #endif
 860     assert(src-&gt;is_single_cpu(), &quot;must match&quot;);
 861     if (src-&gt;type() == T_OBJECT || src-&gt;type() == T_VALUETYPE) {
 862       __ verify_oop(src-&gt;as_register());
 863     }
 864     move_regs(src-&gt;as_register(), dest-&gt;as_register());
 865 
 866   } else if (dest-&gt;is_double_cpu()) {
 867 #ifdef _LP64
 868     if (is_reference_type(src-&gt;type())) {
 869       // Surprising to me but we can see move of a long to t_object
 870       __ verify_oop(src-&gt;as_register());
 871       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
 872       return;
 873     }
 874 #endif
 875     assert(src-&gt;is_double_cpu(), &quot;must match&quot;);
 876     Register f_lo = src-&gt;as_register_lo();
 877     Register f_hi = src-&gt;as_register_hi();
 878     Register t_lo = dest-&gt;as_register_lo();
 879     Register t_hi = dest-&gt;as_register_hi();
 880 #ifdef _LP64
 881     assert(f_hi == f_lo, &quot;must be same&quot;);
 882     assert(t_hi == t_lo, &quot;must be same&quot;);
 883     move_regs(f_lo, t_lo);
 884 #else
 885     assert(f_lo != f_hi &amp;&amp; t_lo != t_hi, &quot;invalid register allocation&quot;);
 886 
 887 
 888     if (f_lo == t_hi &amp;&amp; f_hi == t_lo) {
 889       swap_reg(f_lo, f_hi);
 890     } else if (f_hi == t_lo) {
 891       assert(f_lo != t_hi, &quot;overwriting register&quot;);
 892       move_regs(f_hi, t_hi);
 893       move_regs(f_lo, t_lo);
 894     } else {
 895       assert(f_hi != t_lo, &quot;overwriting register&quot;);
 896       move_regs(f_lo, t_lo);
 897       move_regs(f_hi, t_hi);
 898     }
 899 #endif // LP64
 900 
 901 #ifndef _LP64
 902     // special moves from fpu-register to xmm-register
 903     // necessary for method results
 904   } else if (src-&gt;is_single_xmm() &amp;&amp; !dest-&gt;is_single_xmm()) {
 905     __ movflt(Address(rsp, 0), src-&gt;as_xmm_float_reg());
 906     __ fld_s(Address(rsp, 0));
 907   } else if (src-&gt;is_double_xmm() &amp;&amp; !dest-&gt;is_double_xmm()) {
 908     __ movdbl(Address(rsp, 0), src-&gt;as_xmm_double_reg());
 909     __ fld_d(Address(rsp, 0));
 910   } else if (dest-&gt;is_single_xmm() &amp;&amp; !src-&gt;is_single_xmm()) {
 911     __ fstp_s(Address(rsp, 0));
 912     __ movflt(dest-&gt;as_xmm_float_reg(), Address(rsp, 0));
 913   } else if (dest-&gt;is_double_xmm() &amp;&amp; !src-&gt;is_double_xmm()) {
 914     __ fstp_d(Address(rsp, 0));
 915     __ movdbl(dest-&gt;as_xmm_double_reg(), Address(rsp, 0));
 916 #endif // !_LP64
 917 
 918     // move between xmm-registers
 919   } else if (dest-&gt;is_single_xmm()) {
 920     assert(src-&gt;is_single_xmm(), &quot;must match&quot;);
 921     __ movflt(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_float_reg());
 922   } else if (dest-&gt;is_double_xmm()) {
 923     assert(src-&gt;is_double_xmm(), &quot;must match&quot;);
 924     __ movdbl(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_double_reg());
 925 
 926 #ifndef _LP64
 927     // move between fpu-registers (no instruction necessary because of fpu-stack)
 928   } else if (dest-&gt;is_single_fpu() || dest-&gt;is_double_fpu()) {
 929     assert(src-&gt;is_single_fpu() || src-&gt;is_double_fpu(), &quot;must match&quot;);
 930     assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;currently should be nothing to do&quot;);
 931 #endif // !_LP64
 932 
 933   } else {
 934     ShouldNotReachHere();
 935   }
 936 }
 937 
 938 void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
 939   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 940   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 941 
 942   if (src-&gt;is_single_cpu()) {
 943     Address dst = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 944     if (is_reference_type(type)) {
 945       __ verify_oop(src-&gt;as_register());
 946       __ movptr (dst, src-&gt;as_register());
 947     } else if (type == T_METADATA || type == T_ADDRESS) {
 948       __ movptr (dst, src-&gt;as_register());
 949     } else {
 950       __ movl (dst, src-&gt;as_register());
 951     }
 952 
 953   } else if (src-&gt;is_double_cpu()) {
 954     Address dstLO = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), lo_word_offset_in_bytes);
 955     Address dstHI = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), hi_word_offset_in_bytes);
 956     __ movptr (dstLO, src-&gt;as_register_lo());
 957     NOT_LP64(__ movptr (dstHI, src-&gt;as_register_hi()));
 958 
 959   } else if (src-&gt;is_single_xmm()) {
 960     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 961     __ movflt(dst_addr, src-&gt;as_xmm_float_reg());
 962 
 963   } else if (src-&gt;is_double_xmm()) {
 964     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 965     __ movdbl(dst_addr, src-&gt;as_xmm_double_reg());
 966 
 967 #ifndef _LP64
 968   } else if (src-&gt;is_single_fpu()) {
 969     assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
 970     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 971     if (pop_fpu_stack)     __ fstp_s (dst_addr);
 972     else                   __ fst_s  (dst_addr);
 973 
 974   } else if (src-&gt;is_double_fpu()) {
 975     assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
 976     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 977     if (pop_fpu_stack)     __ fstp_d (dst_addr);
 978     else                   __ fst_d  (dst_addr);
 979 #endif // !_LP64
 980 
 981   } else {
 982     ShouldNotReachHere();
 983   }
 984 }
 985 
 986 
 987 void LIR_Assembler::reg2mem(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool wide, bool /* unaligned */) {
 988   LIR_Address* to_addr = dest-&gt;as_address_ptr();
 989   PatchingStub* patch = NULL;
 990   Register compressed_src = rscratch1;
 991 
 992   if (is_reference_type(type)) {
 993     __ verify_oop(src-&gt;as_register());
 994 #ifdef _LP64
 995     if (UseCompressedOops &amp;&amp; !wide) {
 996       __ movptr(compressed_src, src-&gt;as_register());
 997       __ encode_heap_oop(compressed_src);
 998       if (patch_code != lir_patch_none) {
 999         info-&gt;oop_map()-&gt;set_narrowoop(compressed_src-&gt;as_VMReg());
1000       }
1001     }
1002 #endif
1003   }
1004 
1005   if (patch_code != lir_patch_none) {
1006     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1007     Address toa = as_Address(to_addr);
1008     assert(toa.disp() != 0, &quot;must have&quot;);
1009   }
1010 
1011   int null_check_here = code_offset();
1012   switch (type) {
1013     case T_FLOAT: {
1014 #ifdef _LP64
1015       assert(src-&gt;is_single_xmm(), &quot;not a float&quot;);
1016       __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1017 #else
1018       if (src-&gt;is_single_xmm()) {
1019         __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1020       } else {
1021         assert(src-&gt;is_single_fpu(), &quot;must be&quot;);
1022         assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
1023         if (pop_fpu_stack)      __ fstp_s(as_Address(to_addr));
1024         else                    __ fst_s (as_Address(to_addr));
1025       }
1026 #endif // _LP64
1027       break;
1028     }
1029 
1030     case T_DOUBLE: {
1031 #ifdef _LP64
1032       assert(src-&gt;is_double_xmm(), &quot;not a double&quot;);
1033       __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1034 #else
1035       if (src-&gt;is_double_xmm()) {
1036         __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1037       } else {
1038         assert(src-&gt;is_double_fpu(), &quot;must be&quot;);
1039         assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
1040         if (pop_fpu_stack)      __ fstp_d(as_Address(to_addr));
1041         else                    __ fst_d (as_Address(to_addr));
1042       }
1043 #endif // _LP64
1044       break;
1045     }
1046 
1047     case T_VALUETYPE: // fall through
1048     case T_ARRAY:   // fall through
1049     case T_OBJECT:  // fall through
1050       if (UseCompressedOops &amp;&amp; !wide) {
1051         __ movl(as_Address(to_addr), compressed_src);
1052       } else {
1053         __ movptr(as_Address(to_addr), src-&gt;as_register());
1054       }
1055       break;
1056     case T_METADATA:
1057       // We get here to store a method pointer to the stack to pass to
1058       // a dtrace runtime call. This can&#39;t work on 64 bit with
1059       // compressed klass ptrs: T_METADATA can be a compressed klass
1060       // ptr or a 64 bit method pointer.
1061       LP64_ONLY(ShouldNotReachHere());
1062       __ movptr(as_Address(to_addr), src-&gt;as_register());
1063       break;
1064     case T_ADDRESS:
1065       __ movptr(as_Address(to_addr), src-&gt;as_register());
1066       break;
1067     case T_INT:
1068       __ movl(as_Address(to_addr), src-&gt;as_register());
1069       break;
1070 
1071     case T_LONG: {
1072       Register from_lo = src-&gt;as_register_lo();
1073       Register from_hi = src-&gt;as_register_hi();
1074 #ifdef _LP64
1075       __ movptr(as_Address_lo(to_addr), from_lo);
1076 #else
1077       Register base = to_addr-&gt;base()-&gt;as_register();
1078       Register index = noreg;
1079       if (to_addr-&gt;index()-&gt;is_register()) {
1080         index = to_addr-&gt;index()-&gt;as_register();
1081       }
1082       if (base == from_lo || index == from_lo) {
1083         assert(base != from_hi, &quot;can&#39;t be&quot;);
1084         assert(index == noreg || (index != base &amp;&amp; index != from_hi), &quot;can&#39;t handle this&quot;);
1085         __ movl(as_Address_hi(to_addr), from_hi);
1086         if (patch != NULL) {
1087           patching_epilog(patch, lir_patch_high, base, info);
1088           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1089           patch_code = lir_patch_low;
1090         }
1091         __ movl(as_Address_lo(to_addr), from_lo);
1092       } else {
1093         assert(index == noreg || (index != base &amp;&amp; index != from_lo), &quot;can&#39;t handle this&quot;);
1094         __ movl(as_Address_lo(to_addr), from_lo);
1095         if (patch != NULL) {
1096           patching_epilog(patch, lir_patch_low, base, info);
1097           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1098           patch_code = lir_patch_high;
1099         }
1100         __ movl(as_Address_hi(to_addr), from_hi);
1101       }
1102 #endif // _LP64
1103       break;
1104     }
1105 
1106     case T_BYTE:    // fall through
1107     case T_BOOLEAN: {
1108       Register src_reg = src-&gt;as_register();
1109       Address dst_addr = as_Address(to_addr);
1110       assert(VM_Version::is_P6() || src_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1111       __ movb(dst_addr, src_reg);
1112       break;
1113     }
1114 
1115     case T_CHAR:    // fall through
1116     case T_SHORT:
1117       __ movw(as_Address(to_addr), src-&gt;as_register());
1118       break;
1119 
1120     default:
1121       ShouldNotReachHere();
1122   }
1123   if (info != NULL) {
1124     add_debug_info_for_null_check(null_check_here, info);
1125   }
1126 
1127   if (patch_code != lir_patch_none) {
1128     patching_epilog(patch, patch_code, to_addr-&gt;base()-&gt;as_register(), info);
1129   }
1130 }
1131 
1132 
1133 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1134   assert(src-&gt;is_stack(), &quot;should not call otherwise&quot;);
1135   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1136 
1137   if (dest-&gt;is_single_cpu()) {
1138     if (is_reference_type(type)) {
1139       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1140       __ verify_oop(dest-&gt;as_register());
1141     } else if (type == T_METADATA || type == T_ADDRESS) {
1142       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1143     } else {
1144       __ movl(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1145     }
1146 
1147   } else if (dest-&gt;is_double_cpu()) {
1148     Address src_addr_LO = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), lo_word_offset_in_bytes);
1149     Address src_addr_HI = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), hi_word_offset_in_bytes);
1150     __ movptr(dest-&gt;as_register_lo(), src_addr_LO);
1151     NOT_LP64(__ movptr(dest-&gt;as_register_hi(), src_addr_HI));
1152 
1153   } else if (dest-&gt;is_single_xmm()) {
1154     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1155     __ movflt(dest-&gt;as_xmm_float_reg(), src_addr);
1156 
1157   } else if (dest-&gt;is_double_xmm()) {
1158     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1159     __ movdbl(dest-&gt;as_xmm_double_reg(), src_addr);
1160 
1161 #ifndef _LP64
1162   } else if (dest-&gt;is_single_fpu()) {
1163     assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1164     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1165     __ fld_s(src_addr);
1166 
1167   } else if (dest-&gt;is_double_fpu()) {
1168     assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1169     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1170     __ fld_d(src_addr);
1171 #endif // _LP64
1172 
1173   } else {
1174     ShouldNotReachHere();
1175   }
1176 }
1177 
1178 
1179 void LIR_Assembler::stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type) {
1180   if (src-&gt;is_single_stack()) {
1181     if (is_reference_type(type)) {
1182       __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1183       __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1184     } else {
1185 #ifndef _LP64
1186       __ pushl(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1187       __ popl (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1188 #else
1189       //no pushl on 64bits
1190       __ movl(rscratch1, frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1191       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), rscratch1);
1192 #endif
1193     }
1194 
1195   } else if (src-&gt;is_double_stack()) {
1196 #ifdef _LP64
1197     __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix()));
1198     __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
1199 #else
1200     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 0));
1201     // push and pop the part at src + wordSize, adding wordSize for the previous push
1202     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 2 * wordSize));
1203     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 2 * wordSize));
1204     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 0));
1205 #endif // _LP64
1206 
1207   } else {
1208     ShouldNotReachHere();
1209   }
1210 }
1211 
1212 
1213 void LIR_Assembler::mem2reg(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool wide, bool /* unaligned */) {
1214   assert(src-&gt;is_address(), &quot;should not call otherwise&quot;);
1215   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1216 
1217   LIR_Address* addr = src-&gt;as_address_ptr();
1218   Address from_addr = as_Address(addr);
1219 
1220   if (addr-&gt;base()-&gt;type() == T_OBJECT || addr-&gt;base()-&gt;type() == T_VALUETYPE) {
1221     __ verify_oop(addr-&gt;base()-&gt;as_pointer_register());
1222   }
1223 
1224   switch (type) {
1225     case T_BOOLEAN: // fall through
1226     case T_BYTE:    // fall through
1227     case T_CHAR:    // fall through
1228     case T_SHORT:
1229       if (!VM_Version::is_P6() &amp;&amp; !from_addr.uses(dest-&gt;as_register())) {
1230         // on pre P6 processors we may get partial register stalls
1231         // so blow away the value of to_rinfo before loading a
1232         // partial word into it.  Do it here so that it precedes
1233         // the potential patch point below.
1234         __ xorptr(dest-&gt;as_register(), dest-&gt;as_register());
1235       }
1236       break;
1237    default:
1238      break;
1239   }
1240 
1241   PatchingStub* patch = NULL;
1242   if (patch_code != lir_patch_none) {
1243     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1244     assert(from_addr.disp() != 0, &quot;must have&quot;);
1245   }
1246   if (info != NULL) {
1247     add_debug_info_for_null_check_here(info);
1248   }
1249 
1250   switch (type) {
1251     case T_FLOAT: {
1252       if (dest-&gt;is_single_xmm()) {
1253         __ movflt(dest-&gt;as_xmm_float_reg(), from_addr);
1254       } else {
1255 #ifndef _LP64
1256         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
1257         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1258         __ fld_s(from_addr);
1259 #else
1260         ShouldNotReachHere();
1261 #endif // !LP64
1262       }
1263       break;
1264     }
1265 
1266     case T_DOUBLE: {
1267       if (dest-&gt;is_double_xmm()) {
1268         __ movdbl(dest-&gt;as_xmm_double_reg(), from_addr);
1269       } else {
1270 #ifndef _LP64
1271         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
1272         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1273         __ fld_d(from_addr);
1274 #else
1275         ShouldNotReachHere();
1276 #endif // !LP64
1277       }
1278       break;
1279     }
1280 
1281     case T_VALUETYPE: // fall through
1282     case T_OBJECT:  // fall through
1283     case T_ARRAY:   // fall through
1284       if (UseCompressedOops &amp;&amp; !wide) {
1285         __ movl(dest-&gt;as_register(), from_addr);
1286       } else {
1287         __ movptr(dest-&gt;as_register(), from_addr);
1288       }
1289       break;
1290 
1291     case T_ADDRESS:
1292       if (UseCompressedClassPointers &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1293         __ movl(dest-&gt;as_register(), from_addr);
1294       } else {
1295         __ movptr(dest-&gt;as_register(), from_addr);
1296       }
1297       break;
1298     case T_INT:
1299       __ movl(dest-&gt;as_register(), from_addr);
1300       break;
1301 
1302     case T_LONG: {
1303       Register to_lo = dest-&gt;as_register_lo();
1304       Register to_hi = dest-&gt;as_register_hi();
1305 #ifdef _LP64
1306       __ movptr(to_lo, as_Address_lo(addr));
1307 #else
1308       Register base = addr-&gt;base()-&gt;as_register();
1309       Register index = noreg;
1310       if (addr-&gt;index()-&gt;is_register()) {
1311         index = addr-&gt;index()-&gt;as_register();
1312       }
1313       if ((base == to_lo &amp;&amp; index == to_hi) ||
1314           (base == to_hi &amp;&amp; index == to_lo)) {
1315         // addresses with 2 registers are only formed as a result of
1316         // array access so this code will never have to deal with
1317         // patches or null checks.
1318         assert(info == NULL &amp;&amp; patch == NULL, &quot;must be&quot;);
1319         __ lea(to_hi, as_Address(addr));
1320         __ movl(to_lo, Address(to_hi, 0));
1321         __ movl(to_hi, Address(to_hi, BytesPerWord));
1322       } else if (base == to_lo || index == to_lo) {
1323         assert(base != to_hi, &quot;can&#39;t be&quot;);
1324         assert(index == noreg || (index != base &amp;&amp; index != to_hi), &quot;can&#39;t handle this&quot;);
1325         __ movl(to_hi, as_Address_hi(addr));
1326         if (patch != NULL) {
1327           patching_epilog(patch, lir_patch_high, base, info);
1328           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1329           patch_code = lir_patch_low;
1330         }
1331         __ movl(to_lo, as_Address_lo(addr));
1332       } else {
1333         assert(index == noreg || (index != base &amp;&amp; index != to_lo), &quot;can&#39;t handle this&quot;);
1334         __ movl(to_lo, as_Address_lo(addr));
1335         if (patch != NULL) {
1336           patching_epilog(patch, lir_patch_low, base, info);
1337           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1338           patch_code = lir_patch_high;
1339         }
1340         __ movl(to_hi, as_Address_hi(addr));
1341       }
1342 #endif // _LP64
1343       break;
1344     }
1345 
1346     case T_BOOLEAN: // fall through
1347     case T_BYTE: {
1348       Register dest_reg = dest-&gt;as_register();
1349       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1350       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1351         __ movsbl(dest_reg, from_addr);
1352       } else {
1353         __ movb(dest_reg, from_addr);
1354         __ shll(dest_reg, 24);
1355         __ sarl(dest_reg, 24);
1356       }
1357       break;
1358     }
1359 
1360     case T_CHAR: {
1361       Register dest_reg = dest-&gt;as_register();
1362       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1363       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1364         __ movzwl(dest_reg, from_addr);
1365       } else {
1366         __ movw(dest_reg, from_addr);
1367       }
1368       break;
1369     }
1370 
1371     case T_SHORT: {
1372       Register dest_reg = dest-&gt;as_register();
1373       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1374         __ movswl(dest_reg, from_addr);
1375       } else {
1376         __ movw(dest_reg, from_addr);
1377         __ shll(dest_reg, 16);
1378         __ sarl(dest_reg, 16);
1379       }
1380       break;
1381     }
1382 
1383     default:
1384       ShouldNotReachHere();
1385   }
1386 
1387   if (patch != NULL) {
1388     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
1389   }
1390 
1391   if (is_reference_type(type)) {
1392 #ifdef _LP64
1393     if (UseCompressedOops &amp;&amp; !wide) {
1394       __ decode_heap_oop(dest-&gt;as_register());
1395     }
1396 #endif
1397 
1398     // Load barrier has not yet been applied, so ZGC can&#39;t verify the oop here
1399     if (!UseZGC) {
1400       __ verify_oop(dest-&gt;as_register());
1401     }
1402   } else if (type == T_ADDRESS &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1403     // TODO remove clear_prop_bits bits stuff once the runtime does not set it anymore
1404 #ifdef _LP64
1405     if (UseCompressedClassPointers) {
<a name="1" id="anc1"></a>
1406       __ decode_klass_not_null(dest-&gt;as_register());
<a name="2" id="anc2"></a>


1407     }
<a name="3" id="anc3"></a>

1408 #endif
1409   }
1410 }
1411 
1412 
1413 NEEDS_CLEANUP; // This could be static?
1414 Address::ScaleFactor LIR_Assembler::array_element_size(BasicType type) const {
1415   int elem_size = type2aelembytes(type);
1416   switch (elem_size) {
1417     case 1: return Address::times_1;
1418     case 2: return Address::times_2;
1419     case 4: return Address::times_4;
1420     case 8: return Address::times_8;
1421   }
1422   ShouldNotReachHere();
1423   return Address::no_scale;
1424 }
1425 
1426 
1427 void LIR_Assembler::emit_op3(LIR_Op3* op) {
1428   switch (op-&gt;code()) {
1429     case lir_idiv:
1430     case lir_irem:
1431       arithmetic_idiv(op-&gt;code(),
1432                       op-&gt;in_opr1(),
1433                       op-&gt;in_opr2(),
1434                       op-&gt;in_opr3(),
1435                       op-&gt;result_opr(),
1436                       op-&gt;info());
1437       break;
1438     case lir_fmad:
1439       __ fmad(op-&gt;result_opr()-&gt;as_xmm_double_reg(),
1440               op-&gt;in_opr1()-&gt;as_xmm_double_reg(),
1441               op-&gt;in_opr2()-&gt;as_xmm_double_reg(),
1442               op-&gt;in_opr3()-&gt;as_xmm_double_reg());
1443       break;
1444     case lir_fmaf:
1445       __ fmaf(op-&gt;result_opr()-&gt;as_xmm_float_reg(),
1446               op-&gt;in_opr1()-&gt;as_xmm_float_reg(),
1447               op-&gt;in_opr2()-&gt;as_xmm_float_reg(),
1448               op-&gt;in_opr3()-&gt;as_xmm_float_reg());
1449       break;
1450     default:      ShouldNotReachHere(); break;
1451   }
1452 }
1453 
1454 void LIR_Assembler::emit_opBranch(LIR_OpBranch* op) {
1455 #ifdef ASSERT
1456   assert(op-&gt;block() == NULL || op-&gt;block()-&gt;label() == op-&gt;label(), &quot;wrong label&quot;);
1457   if (op-&gt;block() != NULL)  _branch_target_blocks.append(op-&gt;block());
1458   if (op-&gt;ublock() != NULL) _branch_target_blocks.append(op-&gt;ublock());
1459 #endif
1460 
1461   if (op-&gt;cond() == lir_cond_always) {
1462     if (op-&gt;info() != NULL) add_debug_info_for_branch(op-&gt;info());
1463     __ jmp (*(op-&gt;label()));
1464   } else {
1465     Assembler::Condition acond = Assembler::zero;
1466     if (op-&gt;code() == lir_cond_float_branch) {
1467       assert(op-&gt;ublock() != NULL, &quot;must have unordered successor&quot;);
1468       __ jcc(Assembler::parity, *(op-&gt;ublock()-&gt;label()));
1469       switch(op-&gt;cond()) {
1470         case lir_cond_equal:        acond = Assembler::equal;      break;
1471         case lir_cond_notEqual:     acond = Assembler::notEqual;   break;
1472         case lir_cond_less:         acond = Assembler::below;      break;
1473         case lir_cond_lessEqual:    acond = Assembler::belowEqual; break;
1474         case lir_cond_greaterEqual: acond = Assembler::aboveEqual; break;
1475         case lir_cond_greater:      acond = Assembler::above;      break;
1476         default:                         ShouldNotReachHere();
1477       }
1478     } else {
1479       switch (op-&gt;cond()) {
1480         case lir_cond_equal:        acond = Assembler::equal;       break;
1481         case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
1482         case lir_cond_less:         acond = Assembler::less;        break;
1483         case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
1484         case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
1485         case lir_cond_greater:      acond = Assembler::greater;     break;
1486         case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
1487         case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
1488         default:                         ShouldNotReachHere();
1489       }
1490     }
1491     __ jcc(acond,*(op-&gt;label()));
1492   }
1493 }
1494 
1495 void LIR_Assembler::emit_opConvert(LIR_OpConvert* op) {
1496   LIR_Opr src  = op-&gt;in_opr();
1497   LIR_Opr dest = op-&gt;result_opr();
1498 
1499   switch (op-&gt;bytecode()) {
1500     case Bytecodes::_i2l:
1501 #ifdef _LP64
1502       __ movl2ptr(dest-&gt;as_register_lo(), src-&gt;as_register());
1503 #else
1504       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
1505       move_regs(src-&gt;as_register(), dest-&gt;as_register_hi());
1506       __ sarl(dest-&gt;as_register_hi(), 31);
1507 #endif // LP64
1508       break;
1509 
1510     case Bytecodes::_l2i:
1511 #ifdef _LP64
1512       __ movl(dest-&gt;as_register(), src-&gt;as_register_lo());
1513 #else
1514       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
1515 #endif
1516       break;
1517 
1518     case Bytecodes::_i2b:
1519       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1520       __ sign_extend_byte(dest-&gt;as_register());
1521       break;
1522 
1523     case Bytecodes::_i2c:
1524       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1525       __ andl(dest-&gt;as_register(), 0xFFFF);
1526       break;
1527 
1528     case Bytecodes::_i2s:
1529       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1530       __ sign_extend_short(dest-&gt;as_register());
1531       break;
1532 
1533 
1534 #ifdef _LP64
1535     case Bytecodes::_f2d:
1536       __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1537       break;
1538 
1539     case Bytecodes::_d2f:
1540       __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1541       break;
1542 
1543     case Bytecodes::_i2f:
1544       __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1545       break;
1546 
1547     case Bytecodes::_i2d:
1548       __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1549       break;
1550 
1551     case Bytecodes::_l2f:
1552       __ cvtsi2ssq(dest-&gt;as_xmm_float_reg(), src-&gt;as_register_lo());
1553       break;
1554 
1555     case Bytecodes::_l2d:
1556       __ cvtsi2sdq(dest-&gt;as_xmm_double_reg(), src-&gt;as_register_lo());
1557       break;
1558 
1559     case Bytecodes::_f2i:
1560       __ convert_f2i(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1561       break;
1562 
1563     case Bytecodes::_d2i:
1564       __ convert_d2i(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1565       break;
1566 
1567     case Bytecodes::_f2l:
1568       __ convert_f2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_float_reg());
1569       break;
1570 
1571     case Bytecodes::_d2l:
1572       __ convert_d2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
1573       break;
1574 #else
1575     case Bytecodes::_f2d:
1576     case Bytecodes::_d2f:
1577       if (dest-&gt;is_single_xmm()) {
1578         __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1579       } else if (dest-&gt;is_double_xmm()) {
1580         __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1581       } else {
1582         assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;register must be equal&quot;);
1583         // do nothing (float result is rounded later through spilling)
1584       }
1585       break;
1586 
1587     case Bytecodes::_i2f:
1588     case Bytecodes::_i2d:
1589       if (dest-&gt;is_single_xmm()) {
1590         __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1591       } else if (dest-&gt;is_double_xmm()) {
1592         __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1593       } else {
1594         assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1595         __ movl(Address(rsp, 0), src-&gt;as_register());
1596         __ fild_s(Address(rsp, 0));
1597       }
1598       break;
1599 
1600     case Bytecodes::_l2f:
1601     case Bytecodes::_l2d:
1602       assert(!dest-&gt;is_xmm_register(), &quot;result in xmm register not supported (no SSE instruction present)&quot;);
1603       assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1604       __ movptr(Address(rsp, 0),          src-&gt;as_register_lo());
1605       __ movl(Address(rsp, BytesPerWord), src-&gt;as_register_hi());
1606       __ fild_d(Address(rsp, 0));
1607       // float result is rounded later through spilling
1608       break;
1609 
1610     case Bytecodes::_f2i:
1611     case Bytecodes::_d2i:
1612       if (src-&gt;is_single_xmm()) {
1613         __ cvttss2sil(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1614       } else if (src-&gt;is_double_xmm()) {
1615         __ cvttsd2sil(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1616       } else {
1617         assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1618         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_trunc()));
1619         __ fist_s(Address(rsp, 0));
1620         __ movl(dest-&gt;as_register(), Address(rsp, 0));
1621         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
1622       }
1623       // IA32 conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
1624       assert(op-&gt;stub() != NULL, &quot;stub required&quot;);
1625       __ cmpl(dest-&gt;as_register(), 0x80000000);
1626       __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry());
1627       __ bind(*op-&gt;stub()-&gt;continuation());
1628       break;
1629 
1630     case Bytecodes::_f2l:
1631     case Bytecodes::_d2l:
1632       assert(!src-&gt;is_xmm_register(), &quot;input in xmm register not supported (no SSE instruction present)&quot;);
1633       assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1634       assert(dest == FrameMap::long0_opr, &quot;runtime stub places result in these registers&quot;);
1635 
1636       // instruction sequence too long to inline it here
1637       {
1638         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::fpu2long_stub_id)));
1639       }
1640       break;
1641 #endif // _LP64
1642 
1643     default: ShouldNotReachHere();
1644   }
1645 }
1646 
1647 void LIR_Assembler::emit_alloc_obj(LIR_OpAllocObj* op) {
1648   if (op-&gt;init_check()) {
1649     add_debug_info_for_null_check_here(op-&gt;stub()-&gt;info());
1650     __ cmpb(Address(op-&gt;klass()-&gt;as_register(),
1651                     InstanceKlass::init_state_offset()),
1652                     InstanceKlass::fully_initialized);
1653     __ jcc(Assembler::notEqual, *op-&gt;stub()-&gt;entry());
1654   }
1655   __ allocate_object(op-&gt;obj()-&gt;as_register(),
1656                      op-&gt;tmp1()-&gt;as_register(),
1657                      op-&gt;tmp2()-&gt;as_register(),
1658                      op-&gt;header_size(),
1659                      op-&gt;object_size(),
1660                      op-&gt;klass()-&gt;as_register(),
1661                      *op-&gt;stub()-&gt;entry());
1662   __ bind(*op-&gt;stub()-&gt;continuation());
1663 }
1664 
1665 void LIR_Assembler::emit_alloc_array(LIR_OpAllocArray* op) {
1666   Register len =  op-&gt;len()-&gt;as_register();
1667   LP64_ONLY( __ movslq(len, len); )
1668 
1669   if (UseSlowPath || op-&gt;type() == T_VALUETYPE ||
1670       (!UseFastNewObjectArray &amp;&amp; is_reference_type(op-&gt;type())) ||
1671       (!UseFastNewTypeArray   &amp;&amp; !is_reference_type(op-&gt;type()))) {
1672     __ jmp(*op-&gt;stub()-&gt;entry());
1673   } else {
1674     Register tmp1 = op-&gt;tmp1()-&gt;as_register();
1675     Register tmp2 = op-&gt;tmp2()-&gt;as_register();
1676     Register tmp3 = op-&gt;tmp3()-&gt;as_register();
1677     if (len == tmp1) {
1678       tmp1 = tmp3;
1679     } else if (len == tmp2) {
1680       tmp2 = tmp3;
1681     } else if (len == tmp3) {
1682       // everything is ok
1683     } else {
1684       __ mov(tmp3, len);
1685     }
1686     __ allocate_array(op-&gt;obj()-&gt;as_register(),
1687                       len,
1688                       tmp1,
1689                       tmp2,
1690                       arrayOopDesc::header_size(op-&gt;type()),
1691                       array_element_size(op-&gt;type()),
1692                       op-&gt;klass()-&gt;as_register(),
1693                       *op-&gt;stub()-&gt;entry());
1694   }
1695   __ bind(*op-&gt;stub()-&gt;continuation());
1696 }
1697 
1698 void LIR_Assembler::type_profile_helper(Register mdo,
1699                                         ciMethodData *md, ciProfileData *data,
1700                                         Register recv, Label* update_done) {
1701   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1702     Label next_test;
1703     // See if the receiver is receiver[n].
1704     __ cmpptr(recv, Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i))));
1705     __ jccb(Assembler::notEqual, next_test);
1706     Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i)));
1707     __ addptr(data_addr, DataLayout::counter_increment);
1708     __ jmp(*update_done);
1709     __ bind(next_test);
1710   }
1711 
1712   // Didn&#39;t find receiver; find next empty slot and fill it in
1713   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1714     Label next_test;
1715     Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i)));
1716     __ cmpptr(recv_addr, (intptr_t)NULL_WORD);
1717     __ jccb(Assembler::notEqual, next_test);
1718     __ movptr(recv_addr, recv);
1719     __ movptr(Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i))), DataLayout::counter_increment);
1720     __ jmp(*update_done);
1721     __ bind(next_test);
1722   }
1723 }
1724 
1725 void LIR_Assembler::emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null) {
1726   // we always need a stub for the failure case.
1727   CodeStub* stub = op-&gt;stub();
1728   Register obj = op-&gt;object()-&gt;as_register();
1729   Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1730   Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1731   Register dst = op-&gt;result_opr()-&gt;as_register();
1732   ciKlass* k = op-&gt;klass();
1733   Register Rtmp1 = noreg;
1734 
1735   // check if it needs to be profiled
1736   ciMethodData* md = NULL;
1737   ciProfileData* data = NULL;
1738 
1739   if (op-&gt;should_profile()) {
1740     ciMethod* method = op-&gt;profiled_method();
1741     assert(method != NULL, &quot;Should have method&quot;);
1742     int bci = op-&gt;profiled_bci();
1743     md = method-&gt;method_data_or_null();
1744     assert(md != NULL, &quot;Sanity&quot;);
1745     data = md-&gt;bci_to_data(bci);
1746     assert(data != NULL,                &quot;need data for type check&quot;);
1747     assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1748   }
1749   Label profile_cast_success, profile_cast_failure;
1750   Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : success;
1751   Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : failure;
1752 
1753   if (obj == k_RInfo) {
1754     k_RInfo = dst;
1755   } else if (obj == klass_RInfo) {
1756     klass_RInfo = dst;
1757   }
1758   if (k-&gt;is_loaded() &amp;&amp; !UseCompressedClassPointers) {
1759     select_different_registers(obj, dst, k_RInfo, klass_RInfo);
1760   } else {
1761     Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1762     select_different_registers(obj, dst, k_RInfo, klass_RInfo, Rtmp1);
1763   }
1764 
1765   assert_different_registers(obj, k_RInfo, klass_RInfo);
1766 
1767   if (op-&gt;need_null_check()) {
1768     __ cmpptr(obj, (int32_t)NULL_WORD);
1769     if (op-&gt;should_profile()) {
1770       Label not_null;
1771       __ jccb(Assembler::notEqual, not_null);
1772       // Object is null; update MDO and exit
1773       Register mdo  = klass_RInfo;
1774       __ mov_metadata(mdo, md-&gt;constant_encoding());
1775       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1776       int header_bits = BitData::null_seen_byte_constant();
1777       __ orb(data_addr, header_bits);
1778       __ jmp(*obj_is_null);
1779       __ bind(not_null);
1780     } else {
1781       __ jcc(Assembler::equal, *obj_is_null);
1782     }
1783   }
1784 
1785   if (!k-&gt;is_loaded()) {
1786     klass2reg_with_patching(k_RInfo, op-&gt;info_for_patch());
1787   } else {
1788 #ifdef _LP64
1789     __ mov_metadata(k_RInfo, k-&gt;constant_encoding());
1790 #endif // _LP64
1791   }
1792   __ verify_oop(obj);
1793 
1794   if (op-&gt;fast_check()) {
1795     // get object class
1796     // not a safepoint as obj null check happens earlier
1797 #ifdef _LP64
1798     if (UseCompressedClassPointers) {
1799       __ load_klass(Rtmp1, obj);
1800       __ cmpptr(k_RInfo, Rtmp1);
1801     } else {
1802       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1803     }
1804 #else
1805     if (k-&gt;is_loaded()) {
1806       __ cmpklass(Address(obj, oopDesc::klass_offset_in_bytes()), k-&gt;constant_encoding());
1807     } else {
1808       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1809     }
1810 #endif
1811     __ jcc(Assembler::notEqual, *failure_target);
1812     // successful cast, fall through to profile or jump
1813   } else {
1814     // get object class
1815     // not a safepoint as obj null check happens earlier
1816     __ load_klass(klass_RInfo, obj);
1817     if (k-&gt;is_loaded()) {
1818       // See if we get an immediate positive hit
1819 #ifdef _LP64
1820       __ cmpptr(k_RInfo, Address(klass_RInfo, k-&gt;super_check_offset()));
1821 #else
1822       __ cmpklass(Address(klass_RInfo, k-&gt;super_check_offset()), k-&gt;constant_encoding());
1823 #endif // _LP64
1824       if ((juint)in_bytes(Klass::secondary_super_cache_offset()) != k-&gt;super_check_offset()) {
1825         __ jcc(Assembler::notEqual, *failure_target);
1826         // successful cast, fall through to profile or jump
1827       } else {
1828         // See if we get an immediate positive hit
1829         __ jcc(Assembler::equal, *success_target);
1830         // check for self
1831 #ifdef _LP64
1832         __ cmpptr(klass_RInfo, k_RInfo);
1833 #else
1834         __ cmpklass(klass_RInfo, k-&gt;constant_encoding());
1835 #endif // _LP64
1836         __ jcc(Assembler::equal, *success_target);
1837 
1838         __ push(klass_RInfo);
1839 #ifdef _LP64
1840         __ push(k_RInfo);
1841 #else
1842         __ pushklass(k-&gt;constant_encoding());
1843 #endif // _LP64
1844         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1845         __ pop(klass_RInfo);
1846         __ pop(klass_RInfo);
1847         // result is a boolean
1848         __ cmpl(klass_RInfo, 0);
1849         __ jcc(Assembler::equal, *failure_target);
1850         // successful cast, fall through to profile or jump
1851       }
1852     } else {
1853       // perform the fast part of the checking logic
1854       __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1855       // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1856       __ push(klass_RInfo);
1857       __ push(k_RInfo);
1858       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1859       __ pop(klass_RInfo);
1860       __ pop(k_RInfo);
1861       // result is a boolean
1862       __ cmpl(k_RInfo, 0);
1863       __ jcc(Assembler::equal, *failure_target);
1864       // successful cast, fall through to profile or jump
1865     }
1866   }
1867   if (op-&gt;should_profile()) {
1868     Register mdo  = klass_RInfo, recv = k_RInfo;
1869     __ bind(profile_cast_success);
1870     __ mov_metadata(mdo, md-&gt;constant_encoding());
1871     __ load_klass(recv, obj);
1872     type_profile_helper(mdo, md, data, recv, success);
1873     __ jmp(*success);
1874 
1875     __ bind(profile_cast_failure);
1876     __ mov_metadata(mdo, md-&gt;constant_encoding());
1877     Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1878     __ subptr(counter_addr, DataLayout::counter_increment);
1879     __ jmp(*failure);
1880   }
1881   __ jmp(*success);
1882 }
1883 
1884 
1885 void LIR_Assembler::emit_opTypeCheck(LIR_OpTypeCheck* op) {
1886   LIR_Code code = op-&gt;code();
1887   if (code == lir_store_check) {
1888     Register value = op-&gt;object()-&gt;as_register();
1889     Register array = op-&gt;array()-&gt;as_register();
1890     Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1891     Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1892     Register Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1893 
1894     CodeStub* stub = op-&gt;stub();
1895 
1896     // check if it needs to be profiled
1897     ciMethodData* md = NULL;
1898     ciProfileData* data = NULL;
1899 
1900     if (op-&gt;should_profile()) {
1901       ciMethod* method = op-&gt;profiled_method();
1902       assert(method != NULL, &quot;Should have method&quot;);
1903       int bci = op-&gt;profiled_bci();
1904       md = method-&gt;method_data_or_null();
1905       assert(md != NULL, &quot;Sanity&quot;);
1906       data = md-&gt;bci_to_data(bci);
1907       assert(data != NULL,                &quot;need data for type check&quot;);
1908       assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1909     }
1910     Label profile_cast_success, profile_cast_failure, done;
1911     Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : &amp;done;
1912     Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : stub-&gt;entry();
1913 
1914     __ cmpptr(value, (int32_t)NULL_WORD);
1915     if (op-&gt;should_profile()) {
1916       Label not_null;
1917       __ jccb(Assembler::notEqual, not_null);
1918       // Object is null; update MDO and exit
1919       Register mdo  = klass_RInfo;
1920       __ mov_metadata(mdo, md-&gt;constant_encoding());
1921       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1922       int header_bits = BitData::null_seen_byte_constant();
1923       __ orb(data_addr, header_bits);
1924       __ jmp(done);
1925       __ bind(not_null);
1926     } else {
1927       __ jcc(Assembler::equal, done);
1928     }
1929 
1930     add_debug_info_for_null_check_here(op-&gt;info_for_exception());
1931     __ load_klass(k_RInfo, array);
1932     __ load_klass(klass_RInfo, value);
1933 
1934     // get instance klass (it&#39;s already uncompressed)
1935     __ movptr(k_RInfo, Address(k_RInfo, ObjArrayKlass::element_klass_offset()));
1936     // perform the fast part of the checking logic
1937     __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1938     // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1939     __ push(klass_RInfo);
1940     __ push(k_RInfo);
1941     __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1942     __ pop(klass_RInfo);
1943     __ pop(k_RInfo);
1944     // result is a boolean
1945     __ cmpl(k_RInfo, 0);
1946     __ jcc(Assembler::equal, *failure_target);
1947     // fall through to the success case
1948 
1949     if (op-&gt;should_profile()) {
1950       Register mdo  = klass_RInfo, recv = k_RInfo;
1951       __ bind(profile_cast_success);
1952       __ mov_metadata(mdo, md-&gt;constant_encoding());
1953       __ load_klass(recv, value);
1954       type_profile_helper(mdo, md, data, recv, &amp;done);
1955       __ jmpb(done);
1956 
1957       __ bind(profile_cast_failure);
1958       __ mov_metadata(mdo, md-&gt;constant_encoding());
1959       Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1960       __ subptr(counter_addr, DataLayout::counter_increment);
1961       __ jmp(*stub-&gt;entry());
1962     }
1963 
1964     __ bind(done);
1965   } else
1966     if (code == lir_checkcast) {
1967       Register obj = op-&gt;object()-&gt;as_register();
1968       Register dst = op-&gt;result_opr()-&gt;as_register();
1969       Label success;
1970       emit_typecheck_helper(op, &amp;success, op-&gt;stub()-&gt;entry(), &amp;success);
1971       __ bind(success);
1972       if (dst != obj) {
1973         __ mov(dst, obj);
1974       }
1975     } else
1976       if (code == lir_instanceof) {
1977         Register obj = op-&gt;object()-&gt;as_register();
1978         Register dst = op-&gt;result_opr()-&gt;as_register();
1979         Label success, failure, done;
1980         emit_typecheck_helper(op, &amp;success, &amp;failure, &amp;failure);
1981         __ bind(failure);
1982         __ xorptr(dst, dst);
1983         __ jmpb(done);
1984         __ bind(success);
1985         __ movptr(dst, 1);
1986         __ bind(done);
1987       } else {
1988         ShouldNotReachHere();
1989       }
1990 
1991 }
1992 
1993 void LIR_Assembler::emit_opFlattenedArrayCheck(LIR_OpFlattenedArrayCheck* op) {
1994   // We are loading/storing from/to an array that *may* be flattened (the
1995   // declared type is Object[], abstract[], interface[] or VT.ref[]).
1996   // If this array is flattened, take the slow path.
1997   Register klass = op-&gt;tmp()-&gt;as_register();
1998   __ load_klass(klass, op-&gt;array()-&gt;as_register());
1999   __ movl(klass, Address(klass, Klass::layout_helper_offset()));
2000   __ testl(klass, Klass::_lh_array_tag_vt_value_bit_inplace);
2001   __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2002   if (!op-&gt;value()-&gt;is_illegal()) {
2003     // The array is not flattened, but it might be null-free. If we are storing
2004     // a null into a null-free array, take the slow path (which will throw NPE).
2005     Label skip;
2006     __ cmpptr(op-&gt;value()-&gt;as_register(), (int32_t)NULL_WORD);
2007     __ jcc(Assembler::notEqual, skip);
2008     __ testl(klass, Klass::_lh_null_free_bit_inplace);
2009     __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2010     __ bind(skip);
2011   }
2012 }
2013 
2014 void LIR_Assembler::emit_opNullFreeArrayCheck(LIR_OpNullFreeArrayCheck* op) {
2015   // We are storing into an array that *may* be null-free (the declared type is
2016   // Object[], abstract[], interface[] or VT.ref[]).
2017   Register klass = op-&gt;tmp()-&gt;as_register();
2018   __ load_klass(klass, op-&gt;array()-&gt;as_register());
2019   __ movl(klass, Address(klass, Klass::layout_helper_offset()));
2020   __ testl(klass, Klass::_lh_null_free_bit_inplace);
2021 }
2022 
2023 void LIR_Assembler::emit_opSubstitutabilityCheck(LIR_OpSubstitutabilityCheck* op) {
2024   Label L_oops_equal;
2025   Label L_oops_not_equal;
2026   Label L_end;
2027 
2028   Register left  = op-&gt;left()-&gt;as_register();
2029   Register right = op-&gt;right()-&gt;as_register();
2030 
2031   __ cmpptr(left, right);
2032   __ jcc(Assembler::equal, L_oops_equal);
2033 
2034   // (1) Null check -- if one of the operands is null, the other must not be null (because
2035   //     the two references are not equal), so they are not substitutable,
2036   //     FIXME: do null check only if the operand is nullable
2037   {
2038     __ cmpptr(left, (int32_t)NULL_WORD);
2039     __ jcc(Assembler::equal, L_oops_not_equal);
2040 
2041     __ cmpptr(right, (int32_t)NULL_WORD);
2042     __ jcc(Assembler::equal, L_oops_not_equal);
2043   }
2044 
2045   ciKlass* left_klass = op-&gt;left_klass();
2046   ciKlass* right_klass = op-&gt;right_klass();
2047 
2048   // (2) Value object check -- if either of the operands is not a value object,
2049   //     they are not substitutable. We do this only if we are not sure that the
2050   //     operands are value objects
2051   if ((left_klass == NULL || right_klass == NULL) ||// The klass is still unloaded, or came from a Phi node.
2052       !left_klass-&gt;is_valuetype() || !right_klass-&gt;is_valuetype()) {
2053     Register tmp1  = op-&gt;tmp1()-&gt;as_register();
2054     __ movptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2055     __ andl(tmp1, Address(left, oopDesc::mark_offset_in_bytes()));
2056     __ andl(tmp1, Address(right, oopDesc::mark_offset_in_bytes()));
2057     __ cmpptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2058     __ jcc(Assembler::notEqual, L_oops_not_equal);
2059   }
2060 
2061   // (3) Same klass check: if the operands are of different klasses, they are not substitutable.
2062   if (left_klass != NULL &amp;&amp; left_klass-&gt;is_valuetype() &amp;&amp; left_klass == right_klass) {
2063     // No need to load klass -- the operands are statically known to be the same value klass.
2064     __ jmp(*op-&gt;stub()-&gt;entry());
2065   } else {
2066     Register left_klass_op = op-&gt;left_klass_op()-&gt;as_register();
2067     Register right_klass_op = op-&gt;right_klass_op()-&gt;as_register();
2068 
2069     if (UseCompressedOops) {
2070       __ movl(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2071       __ movl(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2072       __ cmpl(left_klass_op, right_klass_op);
2073     } else {
2074       __ movptr(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2075       __ movptr(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2076       __ cmpptr(left_klass_op, right_klass_op);
2077     }
2078 
2079     __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry()); // same klass -&gt; do slow check
2080     // fall through to L_oops_not_equal
2081   }
2082 
2083   __ bind(L_oops_not_equal);
2084   move(op-&gt;not_equal_result(), op-&gt;result_opr());
2085   __ jmp(L_end);
2086 
2087   __ bind(L_oops_equal);
2088   move(op-&gt;equal_result(), op-&gt;result_opr());
2089   __ jmp(L_end);
2090 
2091   // We&#39;ve returned from the stub. RAX contains 0x0 IFF the two
2092   // operands are not substitutable. (Don&#39;t compare against 0x1 in case the
2093   // C compiler is naughty)
2094   __ bind(*op-&gt;stub()-&gt;continuation());
2095   __ cmpl(rax, 0);
2096   __ jcc(Assembler::equal, L_oops_not_equal); // (call_stub() == 0x0) -&gt; not_equal
2097   move(op-&gt;equal_result(), op-&gt;result_opr()); // (call_stub() != 0x0) -&gt; equal
2098   // fall-through
2099   __ bind(L_end);
2100 }
2101 
2102 void LIR_Assembler::emit_compare_and_swap(LIR_OpCompareAndSwap* op) {
2103   if (LP64_ONLY(false &amp;&amp;) op-&gt;code() == lir_cas_long &amp;&amp; VM_Version::supports_cx8()) {
2104     assert(op-&gt;cmp_value()-&gt;as_register_lo() == rax, &quot;wrong register&quot;);
2105     assert(op-&gt;cmp_value()-&gt;as_register_hi() == rdx, &quot;wrong register&quot;);
2106     assert(op-&gt;new_value()-&gt;as_register_lo() == rbx, &quot;wrong register&quot;);
2107     assert(op-&gt;new_value()-&gt;as_register_hi() == rcx, &quot;wrong register&quot;);
2108     Register addr = op-&gt;addr()-&gt;as_register();
2109     __ lock();
2110     NOT_LP64(__ cmpxchg8(Address(addr, 0)));
2111 
2112   } else if (op-&gt;code() == lir_cas_int || op-&gt;code() == lir_cas_obj ) {
2113     NOT_LP64(assert(op-&gt;addr()-&gt;is_single_cpu(), &quot;must be single&quot;);)
2114     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2115     Register newval = op-&gt;new_value()-&gt;as_register();
2116     Register cmpval = op-&gt;cmp_value()-&gt;as_register();
2117     assert(cmpval == rax, &quot;wrong register&quot;);
2118     assert(newval != NULL, &quot;new val must be register&quot;);
2119     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2120     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2121     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2122 
2123     if ( op-&gt;code() == lir_cas_obj) {
2124 #ifdef _LP64
2125       if (UseCompressedOops) {
2126         __ encode_heap_oop(cmpval);
2127         __ mov(rscratch1, newval);
2128         __ encode_heap_oop(rscratch1);
2129         __ lock();
2130         // cmpval (rax) is implicitly used by this instruction
2131         __ cmpxchgl(rscratch1, Address(addr, 0));
2132       } else
2133 #endif
2134       {
2135         __ lock();
2136         __ cmpxchgptr(newval, Address(addr, 0));
2137       }
2138     } else {
2139       assert(op-&gt;code() == lir_cas_int, &quot;lir_cas_int expected&quot;);
2140       __ lock();
2141       __ cmpxchgl(newval, Address(addr, 0));
2142     }
2143 #ifdef _LP64
2144   } else if (op-&gt;code() == lir_cas_long) {
2145     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2146     Register newval = op-&gt;new_value()-&gt;as_register_lo();
2147     Register cmpval = op-&gt;cmp_value()-&gt;as_register_lo();
2148     assert(cmpval == rax, &quot;wrong register&quot;);
2149     assert(newval != NULL, &quot;new val must be register&quot;);
2150     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2151     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2152     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2153     __ lock();
2154     __ cmpxchgq(newval, Address(addr, 0));
2155 #endif // _LP64
2156   } else {
2157     Unimplemented();
2158   }
2159 }
2160 
2161 void LIR_Assembler::move(LIR_Opr src, LIR_Opr dst) {
2162   assert(dst-&gt;is_cpu_register(), &quot;must be&quot;);
2163   assert(dst-&gt;type() == src-&gt;type(), &quot;must be&quot;);
2164 
2165   if (src-&gt;is_cpu_register()) {
2166     reg2reg(src, dst);
2167   } else if (src-&gt;is_stack()) {
2168     stack2reg(src, dst, dst-&gt;type());
2169   } else if (src-&gt;is_constant()) {
2170     const2reg(src, dst, lir_patch_none, NULL);
2171   } else {
2172     ShouldNotReachHere();
2173   }
2174 }
2175 
2176 void LIR_Assembler::cmove(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type) {
2177   Assembler::Condition acond, ncond;
2178   switch (condition) {
2179     case lir_cond_equal:        acond = Assembler::equal;        ncond = Assembler::notEqual;     break;
2180     case lir_cond_notEqual:     acond = Assembler::notEqual;     ncond = Assembler::equal;        break;
2181     case lir_cond_less:         acond = Assembler::less;         ncond = Assembler::greaterEqual; break;
2182     case lir_cond_lessEqual:    acond = Assembler::lessEqual;    ncond = Assembler::greater;      break;
2183     case lir_cond_greaterEqual: acond = Assembler::greaterEqual; ncond = Assembler::less;         break;
2184     case lir_cond_greater:      acond = Assembler::greater;      ncond = Assembler::lessEqual;    break;
2185     case lir_cond_belowEqual:   acond = Assembler::belowEqual;   ncond = Assembler::above;        break;
2186     case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;   ncond = Assembler::below;        break;
2187     default:                    acond = Assembler::equal;        ncond = Assembler::notEqual;
2188                                 ShouldNotReachHere();
2189   }
2190 
2191   if (opr1-&gt;is_cpu_register()) {
2192     reg2reg(opr1, result);
2193   } else if (opr1-&gt;is_stack()) {
2194     stack2reg(opr1, result, result-&gt;type());
2195   } else if (opr1-&gt;is_constant()) {
2196     const2reg(opr1, result, lir_patch_none, NULL);
2197   } else {
2198     ShouldNotReachHere();
2199   }
2200 
2201   if (VM_Version::supports_cmov() &amp;&amp; !opr2-&gt;is_constant()) {
2202     // optimized version that does not require a branch
2203     if (opr2-&gt;is_single_cpu()) {
2204       assert(opr2-&gt;cpu_regnr() != result-&gt;cpu_regnr(), &quot;opr2 already overwritten by previous move&quot;);
2205       __ cmov(ncond, result-&gt;as_register(), opr2-&gt;as_register());
2206     } else if (opr2-&gt;is_double_cpu()) {
2207       assert(opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2208       assert(opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2209       __ cmovptr(ncond, result-&gt;as_register_lo(), opr2-&gt;as_register_lo());
2210       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), opr2-&gt;as_register_hi());)
2211     } else if (opr2-&gt;is_single_stack()) {
2212       __ cmovl(ncond, result-&gt;as_register(), frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2213     } else if (opr2-&gt;is_double_stack()) {
2214       __ cmovptr(ncond, result-&gt;as_register_lo(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), lo_word_offset_in_bytes));
2215       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), hi_word_offset_in_bytes));)
2216     } else {
2217       ShouldNotReachHere();
2218     }
2219 
2220   } else {
2221     Label skip;
2222     __ jcc (acond, skip);
2223     if (opr2-&gt;is_cpu_register()) {
2224       reg2reg(opr2, result);
2225     } else if (opr2-&gt;is_stack()) {
2226       stack2reg(opr2, result, result-&gt;type());
2227     } else if (opr2-&gt;is_constant()) {
2228       const2reg(opr2, result, lir_patch_none, NULL);
2229     } else {
2230       ShouldNotReachHere();
2231     }
2232     __ bind(skip);
2233   }
2234 }
2235 
2236 
2237 void LIR_Assembler::arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack) {
2238   assert(info == NULL, &quot;should never be used, idiv/irem and ldiv/lrem not handled by this method&quot;);
2239 
2240   if (left-&gt;is_single_cpu()) {
2241     assert(left == dest, &quot;left and dest must be equal&quot;);
2242     Register lreg = left-&gt;as_register();
2243 
2244     if (right-&gt;is_single_cpu()) {
2245       // cpu register - cpu register
2246       Register rreg = right-&gt;as_register();
2247       switch (code) {
2248         case lir_add: __ addl (lreg, rreg); break;
2249         case lir_sub: __ subl (lreg, rreg); break;
2250         case lir_mul: __ imull(lreg, rreg); break;
2251         default:      ShouldNotReachHere();
2252       }
2253 
2254     } else if (right-&gt;is_stack()) {
2255       // cpu register - stack
2256       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2257       switch (code) {
2258         case lir_add: __ addl(lreg, raddr); break;
2259         case lir_sub: __ subl(lreg, raddr); break;
2260         default:      ShouldNotReachHere();
2261       }
2262 
2263     } else if (right-&gt;is_constant()) {
2264       // cpu register - constant
2265       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2266       switch (code) {
2267         case lir_add: {
2268           __ incrementl(lreg, c);
2269           break;
2270         }
2271         case lir_sub: {
2272           __ decrementl(lreg, c);
2273           break;
2274         }
2275         default: ShouldNotReachHere();
2276       }
2277 
2278     } else {
2279       ShouldNotReachHere();
2280     }
2281 
2282   } else if (left-&gt;is_double_cpu()) {
2283     assert(left == dest, &quot;left and dest must be equal&quot;);
2284     Register lreg_lo = left-&gt;as_register_lo();
2285     Register lreg_hi = left-&gt;as_register_hi();
2286 
2287     if (right-&gt;is_double_cpu()) {
2288       // cpu register - cpu register
2289       Register rreg_lo = right-&gt;as_register_lo();
2290       Register rreg_hi = right-&gt;as_register_hi();
2291       NOT_LP64(assert_different_registers(lreg_lo, lreg_hi, rreg_lo, rreg_hi));
2292       LP64_ONLY(assert_different_registers(lreg_lo, rreg_lo));
2293       switch (code) {
2294         case lir_add:
2295           __ addptr(lreg_lo, rreg_lo);
2296           NOT_LP64(__ adcl(lreg_hi, rreg_hi));
2297           break;
2298         case lir_sub:
2299           __ subptr(lreg_lo, rreg_lo);
2300           NOT_LP64(__ sbbl(lreg_hi, rreg_hi));
2301           break;
2302         case lir_mul:
2303 #ifdef _LP64
2304           __ imulq(lreg_lo, rreg_lo);
2305 #else
2306           assert(lreg_lo == rax &amp;&amp; lreg_hi == rdx, &quot;must be&quot;);
2307           __ imull(lreg_hi, rreg_lo);
2308           __ imull(rreg_hi, lreg_lo);
2309           __ addl (rreg_hi, lreg_hi);
2310           __ mull (rreg_lo);
2311           __ addl (lreg_hi, rreg_hi);
2312 #endif // _LP64
2313           break;
2314         default:
2315           ShouldNotReachHere();
2316       }
2317 
2318     } else if (right-&gt;is_constant()) {
2319       // cpu register - constant
2320 #ifdef _LP64
2321       jlong c = right-&gt;as_constant_ptr()-&gt;as_jlong_bits();
2322       __ movptr(r10, (intptr_t) c);
2323       switch (code) {
2324         case lir_add:
2325           __ addptr(lreg_lo, r10);
2326           break;
2327         case lir_sub:
2328           __ subptr(lreg_lo, r10);
2329           break;
2330         default:
2331           ShouldNotReachHere();
2332       }
2333 #else
2334       jint c_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2335       jint c_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2336       switch (code) {
2337         case lir_add:
2338           __ addptr(lreg_lo, c_lo);
2339           __ adcl(lreg_hi, c_hi);
2340           break;
2341         case lir_sub:
2342           __ subptr(lreg_lo, c_lo);
2343           __ sbbl(lreg_hi, c_hi);
2344           break;
2345         default:
2346           ShouldNotReachHere();
2347       }
2348 #endif // _LP64
2349 
2350     } else {
2351       ShouldNotReachHere();
2352     }
2353 
2354   } else if (left-&gt;is_single_xmm()) {
2355     assert(left == dest, &quot;left and dest must be equal&quot;);
2356     XMMRegister lreg = left-&gt;as_xmm_float_reg();
2357 
2358     if (right-&gt;is_single_xmm()) {
2359       XMMRegister rreg = right-&gt;as_xmm_float_reg();
2360       switch (code) {
2361         case lir_add: __ addss(lreg, rreg);  break;
2362         case lir_sub: __ subss(lreg, rreg);  break;
2363         case lir_mul_strictfp: // fall through
2364         case lir_mul: __ mulss(lreg, rreg);  break;
2365         case lir_div_strictfp: // fall through
2366         case lir_div: __ divss(lreg, rreg);  break;
2367         default: ShouldNotReachHere();
2368       }
2369     } else {
2370       Address raddr;
2371       if (right-&gt;is_single_stack()) {
2372         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2373       } else if (right-&gt;is_constant()) {
2374         // hack for now
2375         raddr = __ as_Address(InternalAddress(float_constant(right-&gt;as_jfloat())));
2376       } else {
2377         ShouldNotReachHere();
2378       }
2379       switch (code) {
2380         case lir_add: __ addss(lreg, raddr);  break;
2381         case lir_sub: __ subss(lreg, raddr);  break;
2382         case lir_mul_strictfp: // fall through
2383         case lir_mul: __ mulss(lreg, raddr);  break;
2384         case lir_div_strictfp: // fall through
2385         case lir_div: __ divss(lreg, raddr);  break;
2386         default: ShouldNotReachHere();
2387       }
2388     }
2389 
2390   } else if (left-&gt;is_double_xmm()) {
2391     assert(left == dest, &quot;left and dest must be equal&quot;);
2392 
2393     XMMRegister lreg = left-&gt;as_xmm_double_reg();
2394     if (right-&gt;is_double_xmm()) {
2395       XMMRegister rreg = right-&gt;as_xmm_double_reg();
2396       switch (code) {
2397         case lir_add: __ addsd(lreg, rreg);  break;
2398         case lir_sub: __ subsd(lreg, rreg);  break;
2399         case lir_mul_strictfp: // fall through
2400         case lir_mul: __ mulsd(lreg, rreg);  break;
2401         case lir_div_strictfp: // fall through
2402         case lir_div: __ divsd(lreg, rreg);  break;
2403         default: ShouldNotReachHere();
2404       }
2405     } else {
2406       Address raddr;
2407       if (right-&gt;is_double_stack()) {
2408         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2409       } else if (right-&gt;is_constant()) {
2410         // hack for now
2411         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2412       } else {
2413         ShouldNotReachHere();
2414       }
2415       switch (code) {
2416         case lir_add: __ addsd(lreg, raddr);  break;
2417         case lir_sub: __ subsd(lreg, raddr);  break;
2418         case lir_mul_strictfp: // fall through
2419         case lir_mul: __ mulsd(lreg, raddr);  break;
2420         case lir_div_strictfp: // fall through
2421         case lir_div: __ divsd(lreg, raddr);  break;
2422         default: ShouldNotReachHere();
2423       }
2424     }
2425 
2426 #ifndef _LP64
2427   } else if (left-&gt;is_single_fpu()) {
2428     assert(dest-&gt;is_single_fpu(),  &quot;fpu stack allocation required&quot;);
2429 
2430     if (right-&gt;is_single_fpu()) {
2431       arith_fpu_implementation(code, left-&gt;fpu_regnr(), right-&gt;fpu_regnr(), dest-&gt;fpu_regnr(), pop_fpu_stack);
2432 
2433     } else {
2434       assert(left-&gt;fpu_regnr() == 0, &quot;left must be on TOS&quot;);
2435       assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be on TOS&quot;);
2436 
2437       Address raddr;
2438       if (right-&gt;is_single_stack()) {
2439         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2440       } else if (right-&gt;is_constant()) {
2441         address const_addr = float_constant(right-&gt;as_jfloat());
2442         assert(const_addr != NULL, &quot;incorrect float/double constant maintainance&quot;);
2443         // hack for now
2444         raddr = __ as_Address(InternalAddress(const_addr));
2445       } else {
2446         ShouldNotReachHere();
2447       }
2448 
2449       switch (code) {
2450         case lir_add: __ fadd_s(raddr); break;
2451         case lir_sub: __ fsub_s(raddr); break;
2452         case lir_mul_strictfp: // fall through
2453         case lir_mul: __ fmul_s(raddr); break;
2454         case lir_div_strictfp: // fall through
2455         case lir_div: __ fdiv_s(raddr); break;
2456         default:      ShouldNotReachHere();
2457       }
2458     }
2459 
2460   } else if (left-&gt;is_double_fpu()) {
2461     assert(dest-&gt;is_double_fpu(),  &quot;fpu stack allocation required&quot;);
2462 
2463     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2464       // Double values require special handling for strictfp mul/div on x86
2465       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias1()));
2466       __ fmulp(left-&gt;fpu_regnrLo() + 1);
2467     }
2468 
2469     if (right-&gt;is_double_fpu()) {
2470       arith_fpu_implementation(code, left-&gt;fpu_regnrLo(), right-&gt;fpu_regnrLo(), dest-&gt;fpu_regnrLo(), pop_fpu_stack);
2471 
2472     } else {
2473       assert(left-&gt;fpu_regnrLo() == 0, &quot;left must be on TOS&quot;);
2474       assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be on TOS&quot;);
2475 
2476       Address raddr;
2477       if (right-&gt;is_double_stack()) {
2478         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2479       } else if (right-&gt;is_constant()) {
2480         // hack for now
2481         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2482       } else {
2483         ShouldNotReachHere();
2484       }
2485 
2486       switch (code) {
2487         case lir_add: __ fadd_d(raddr); break;
2488         case lir_sub: __ fsub_d(raddr); break;
2489         case lir_mul_strictfp: // fall through
2490         case lir_mul: __ fmul_d(raddr); break;
2491         case lir_div_strictfp: // fall through
2492         case lir_div: __ fdiv_d(raddr); break;
2493         default: ShouldNotReachHere();
2494       }
2495     }
2496 
2497     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2498       // Double values require special handling for strictfp mul/div on x86
2499       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias2()));
2500       __ fmulp(dest-&gt;fpu_regnrLo() + 1);
2501     }
2502 #endif // !_LP64
2503 
2504   } else if (left-&gt;is_single_stack() || left-&gt;is_address()) {
2505     assert(left == dest, &quot;left and dest must be equal&quot;);
2506 
2507     Address laddr;
2508     if (left-&gt;is_single_stack()) {
2509       laddr = frame_map()-&gt;address_for_slot(left-&gt;single_stack_ix());
2510     } else if (left-&gt;is_address()) {
2511       laddr = as_Address(left-&gt;as_address_ptr());
2512     } else {
2513       ShouldNotReachHere();
2514     }
2515 
2516     if (right-&gt;is_single_cpu()) {
2517       Register rreg = right-&gt;as_register();
2518       switch (code) {
2519         case lir_add: __ addl(laddr, rreg); break;
2520         case lir_sub: __ subl(laddr, rreg); break;
2521         default:      ShouldNotReachHere();
2522       }
2523     } else if (right-&gt;is_constant()) {
2524       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2525       switch (code) {
2526         case lir_add: {
2527           __ incrementl(laddr, c);
2528           break;
2529         }
2530         case lir_sub: {
2531           __ decrementl(laddr, c);
2532           break;
2533         }
2534         default: ShouldNotReachHere();
2535       }
2536     } else {
2537       ShouldNotReachHere();
2538     }
2539 
2540   } else {
2541     ShouldNotReachHere();
2542   }
2543 }
2544 
2545 #ifndef _LP64
2546 void LIR_Assembler::arith_fpu_implementation(LIR_Code code, int left_index, int right_index, int dest_index, bool pop_fpu_stack) {
2547   assert(pop_fpu_stack  || (left_index     == dest_index || right_index     == dest_index), &quot;invalid LIR&quot;);
2548   assert(!pop_fpu_stack || (left_index - 1 == dest_index || right_index - 1 == dest_index), &quot;invalid LIR&quot;);
2549   assert(left_index == 0 || right_index == 0, &quot;either must be on top of stack&quot;);
2550 
2551   bool left_is_tos = (left_index == 0);
2552   bool dest_is_tos = (dest_index == 0);
2553   int non_tos_index = (left_is_tos ? right_index : left_index);
2554 
2555   switch (code) {
2556     case lir_add:
2557       if (pop_fpu_stack)       __ faddp(non_tos_index);
2558       else if (dest_is_tos)    __ fadd (non_tos_index);
2559       else                     __ fadda(non_tos_index);
2560       break;
2561 
2562     case lir_sub:
2563       if (left_is_tos) {
2564         if (pop_fpu_stack)     __ fsubrp(non_tos_index);
2565         else if (dest_is_tos)  __ fsub  (non_tos_index);
2566         else                   __ fsubra(non_tos_index);
2567       } else {
2568         if (pop_fpu_stack)     __ fsubp (non_tos_index);
2569         else if (dest_is_tos)  __ fsubr (non_tos_index);
2570         else                   __ fsuba (non_tos_index);
2571       }
2572       break;
2573 
2574     case lir_mul_strictfp: // fall through
2575     case lir_mul:
2576       if (pop_fpu_stack)       __ fmulp(non_tos_index);
2577       else if (dest_is_tos)    __ fmul (non_tos_index);
2578       else                     __ fmula(non_tos_index);
2579       break;
2580 
2581     case lir_div_strictfp: // fall through
2582     case lir_div:
2583       if (left_is_tos) {
2584         if (pop_fpu_stack)     __ fdivrp(non_tos_index);
2585         else if (dest_is_tos)  __ fdiv  (non_tos_index);
2586         else                   __ fdivra(non_tos_index);
2587       } else {
2588         if (pop_fpu_stack)     __ fdivp (non_tos_index);
2589         else if (dest_is_tos)  __ fdivr (non_tos_index);
2590         else                   __ fdiva (non_tos_index);
2591       }
2592       break;
2593 
2594     case lir_rem:
2595       assert(left_is_tos &amp;&amp; dest_is_tos &amp;&amp; right_index == 1, &quot;must be guaranteed by FPU stack allocation&quot;);
2596       __ fremr(noreg);
2597       break;
2598 
2599     default:
2600       ShouldNotReachHere();
2601   }
2602 }
2603 #endif // _LP64
2604 
2605 
2606 void LIR_Assembler::intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr tmp, LIR_Opr dest, LIR_Op* op) {
2607   if (value-&gt;is_double_xmm()) {
2608     switch(code) {
2609       case lir_abs :
2610         {
2611 #ifdef _LP64
2612           if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
2613             assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
2614             __ vpandn(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg(), 2);
2615           } else
2616 #endif
2617           {
2618             if (dest-&gt;as_xmm_double_reg() != value-&gt;as_xmm_double_reg()) {
2619               __ movdbl(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg());
2620             }
2621             assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
2622             __ andpd(dest-&gt;as_xmm_double_reg(),
2623                      ExternalAddress((address)double_signmask_pool));
2624           }
2625         }
2626         break;
2627 
2628       case lir_sqrt: __ sqrtsd(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg()); break;
2629       // all other intrinsics are not available in the SSE instruction set, so FPU is used
2630       default      : ShouldNotReachHere();
2631     }
2632 
2633 #ifndef _LP64
2634   } else if (value-&gt;is_double_fpu()) {
2635     assert(value-&gt;fpu_regnrLo() == 0 &amp;&amp; dest-&gt;fpu_regnrLo() == 0, &quot;both must be on TOS&quot;);
2636     switch(code) {
2637       case lir_abs   : __ fabs() ; break;
2638       case lir_sqrt  : __ fsqrt(); break;
2639       default      : ShouldNotReachHere();
2640     }
2641 #endif // !_LP64
2642   } else {
2643     Unimplemented();
2644   }
2645 }
2646 
2647 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst) {
2648   // assert(left-&gt;destroys_register(), &quot;check&quot;);
2649   if (left-&gt;is_single_cpu()) {
2650     Register reg = left-&gt;as_register();
2651     if (right-&gt;is_constant()) {
2652       int val = right-&gt;as_constant_ptr()-&gt;as_jint();
2653       switch (code) {
2654         case lir_logic_and: __ andl (reg, val); break;
2655         case lir_logic_or:  __ orl  (reg, val); break;
2656         case lir_logic_xor: __ xorl (reg, val); break;
2657         default: ShouldNotReachHere();
2658       }
2659     } else if (right-&gt;is_stack()) {
2660       // added support for stack operands
2661       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2662       switch (code) {
2663         case lir_logic_and: __ andl (reg, raddr); break;
2664         case lir_logic_or:  __ orl  (reg, raddr); break;
2665         case lir_logic_xor: __ xorl (reg, raddr); break;
2666         default: ShouldNotReachHere();
2667       }
2668     } else {
2669       Register rright = right-&gt;as_register();
2670       switch (code) {
2671         case lir_logic_and: __ andptr (reg, rright); break;
2672         case lir_logic_or : __ orptr  (reg, rright); break;
2673         case lir_logic_xor: __ xorptr (reg, rright); break;
2674         default: ShouldNotReachHere();
2675       }
2676     }
2677     move_regs(reg, dst-&gt;as_register());
2678   } else {
2679     Register l_lo = left-&gt;as_register_lo();
2680     Register l_hi = left-&gt;as_register_hi();
2681     if (right-&gt;is_constant()) {
2682 #ifdef _LP64
2683       __ mov64(rscratch1, right-&gt;as_constant_ptr()-&gt;as_jlong());
2684       switch (code) {
2685         case lir_logic_and:
2686           __ andq(l_lo, rscratch1);
2687           break;
2688         case lir_logic_or:
2689           __ orq(l_lo, rscratch1);
2690           break;
2691         case lir_logic_xor:
2692           __ xorq(l_lo, rscratch1);
2693           break;
2694         default: ShouldNotReachHere();
2695       }
2696 #else
2697       int r_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2698       int r_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2699       switch (code) {
2700         case lir_logic_and:
2701           __ andl(l_lo, r_lo);
2702           __ andl(l_hi, r_hi);
2703           break;
2704         case lir_logic_or:
2705           __ orl(l_lo, r_lo);
2706           __ orl(l_hi, r_hi);
2707           break;
2708         case lir_logic_xor:
2709           __ xorl(l_lo, r_lo);
2710           __ xorl(l_hi, r_hi);
2711           break;
2712         default: ShouldNotReachHere();
2713       }
2714 #endif // _LP64
2715     } else {
2716 #ifdef _LP64
2717       Register r_lo;
2718       if (is_reference_type(right-&gt;type())) {
2719         r_lo = right-&gt;as_register();
2720       } else {
2721         r_lo = right-&gt;as_register_lo();
2722       }
2723 #else
2724       Register r_lo = right-&gt;as_register_lo();
2725       Register r_hi = right-&gt;as_register_hi();
2726       assert(l_lo != r_hi, &quot;overwriting registers&quot;);
2727 #endif
2728       switch (code) {
2729         case lir_logic_and:
2730           __ andptr(l_lo, r_lo);
2731           NOT_LP64(__ andptr(l_hi, r_hi);)
2732           break;
2733         case lir_logic_or:
2734           __ orptr(l_lo, r_lo);
2735           NOT_LP64(__ orptr(l_hi, r_hi);)
2736           break;
2737         case lir_logic_xor:
2738           __ xorptr(l_lo, r_lo);
2739           NOT_LP64(__ xorptr(l_hi, r_hi);)
2740           break;
2741         default: ShouldNotReachHere();
2742       }
2743     }
2744 
2745     Register dst_lo = dst-&gt;as_register_lo();
2746     Register dst_hi = dst-&gt;as_register_hi();
2747 
2748 #ifdef _LP64
2749     move_regs(l_lo, dst_lo);
2750 #else
2751     if (dst_lo == l_hi) {
2752       assert(dst_hi != l_lo, &quot;overwriting registers&quot;);
2753       move_regs(l_hi, dst_hi);
2754       move_regs(l_lo, dst_lo);
2755     } else {
2756       assert(dst_lo != l_hi, &quot;overwriting registers&quot;);
2757       move_regs(l_lo, dst_lo);
2758       move_regs(l_hi, dst_hi);
2759     }
2760 #endif // _LP64
2761   }
2762 }
2763 
2764 
2765 // we assume that rax, and rdx can be overwritten
2766 void LIR_Assembler::arithmetic_idiv(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr temp, LIR_Opr result, CodeEmitInfo* info) {
2767 
2768   assert(left-&gt;is_single_cpu(),   &quot;left must be register&quot;);
2769   assert(right-&gt;is_single_cpu() || right-&gt;is_constant(),  &quot;right must be register or constant&quot;);
2770   assert(result-&gt;is_single_cpu(), &quot;result must be register&quot;);
2771 
2772   //  assert(left-&gt;destroys_register(), &quot;check&quot;);
2773   //  assert(right-&gt;destroys_register(), &quot;check&quot;);
2774 
2775   Register lreg = left-&gt;as_register();
2776   Register dreg = result-&gt;as_register();
2777 
2778   if (right-&gt;is_constant()) {
2779     jint divisor = right-&gt;as_constant_ptr()-&gt;as_jint();
2780     assert(divisor &gt; 0 &amp;&amp; is_power_of_2(divisor), &quot;must be&quot;);
2781     if (code == lir_idiv) {
2782       assert(lreg == rax, &quot;must be rax,&quot;);
2783       assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2784       __ cdql(); // sign extend into rdx:rax
2785       if (divisor == 2) {
2786         __ subl(lreg, rdx);
2787       } else {
2788         __ andl(rdx, divisor - 1);
2789         __ addl(lreg, rdx);
2790       }
2791       __ sarl(lreg, log2_jint(divisor));
2792       move_regs(lreg, dreg);
2793     } else if (code == lir_irem) {
2794       Label done;
2795       __ mov(dreg, lreg);
2796       __ andl(dreg, 0x80000000 | (divisor - 1));
2797       __ jcc(Assembler::positive, done);
2798       __ decrement(dreg);
2799       __ orl(dreg, ~(divisor - 1));
2800       __ increment(dreg);
2801       __ bind(done);
2802     } else {
2803       ShouldNotReachHere();
2804     }
2805   } else {
2806     Register rreg = right-&gt;as_register();
2807     assert(lreg == rax, &quot;left register must be rax,&quot;);
2808     assert(rreg != rdx, &quot;right register must not be rdx&quot;);
2809     assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2810 
2811     move_regs(lreg, rax);
2812 
2813     int idivl_offset = __ corrected_idivl(rreg);
2814     if (ImplicitDiv0Checks) {
2815       add_debug_info_for_div0(idivl_offset, info);
2816     }
2817     if (code == lir_irem) {
2818       move_regs(rdx, dreg); // result is in rdx
2819     } else {
2820       move_regs(rax, dreg);
2821     }
2822   }
2823 }
2824 
2825 
2826 void LIR_Assembler::comp_op(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Op2* op) {
2827   if (opr1-&gt;is_single_cpu()) {
2828     Register reg1 = opr1-&gt;as_register();
2829     if (opr2-&gt;is_single_cpu()) {
2830       // cpu register - cpu register
2831       if (is_reference_type(opr1-&gt;type())) {
2832         __ cmpoop(reg1, opr2-&gt;as_register());
2833       } else {
2834         assert(!is_reference_type(opr2-&gt;type()), &quot;cmp int, oop?&quot;);
2835         __ cmpl(reg1, opr2-&gt;as_register());
2836       }
2837     } else if (opr2-&gt;is_stack()) {
2838       // cpu register - stack
2839       if (is_reference_type(opr1-&gt;type())) {
2840         __ cmpoop(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2841       } else {
2842         __ cmpl(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2843       }
2844     } else if (opr2-&gt;is_constant()) {
2845       // cpu register - constant
2846       LIR_Const* c = opr2-&gt;as_constant_ptr();
2847       if (c-&gt;type() == T_INT) {
2848         __ cmpl(reg1, c-&gt;as_jint());
2849       } else if (c-&gt;type() == T_METADATA) {
2850         // All we need for now is a comparison with NULL for equality.
2851         assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;oops&quot;);
2852         Metadata* m = c-&gt;as_metadata();
2853         if (m == NULL) {
2854           __ cmpptr(reg1, (int32_t)0);
2855         } else {
2856           ShouldNotReachHere();
2857         }
2858       } else if (is_reference_type(c-&gt;type())) {
2859         // In 64bit oops are single register
2860         jobject o = c-&gt;as_jobject();
2861         if (o == NULL) {
2862           __ cmpptr(reg1, (int32_t)NULL_WORD);
2863         } else {
2864           __ cmpoop(reg1, o);
2865         }
2866       } else {
2867         fatal(&quot;unexpected type: %s&quot;, basictype_to_str(c-&gt;type()));
2868       }
2869       // cpu register - address
2870     } else if (opr2-&gt;is_address()) {
2871       if (op-&gt;info() != NULL) {
2872         add_debug_info_for_null_check_here(op-&gt;info());
2873       }
2874       __ cmpl(reg1, as_Address(opr2-&gt;as_address_ptr()));
2875     } else {
2876       ShouldNotReachHere();
2877     }
2878 
2879   } else if(opr1-&gt;is_double_cpu()) {
2880     Register xlo = opr1-&gt;as_register_lo();
2881     Register xhi = opr1-&gt;as_register_hi();
2882     if (opr2-&gt;is_double_cpu()) {
2883 #ifdef _LP64
2884       __ cmpptr(xlo, opr2-&gt;as_register_lo());
2885 #else
2886       // cpu register - cpu register
2887       Register ylo = opr2-&gt;as_register_lo();
2888       Register yhi = opr2-&gt;as_register_hi();
2889       __ subl(xlo, ylo);
2890       __ sbbl(xhi, yhi);
2891       if (condition == lir_cond_equal || condition == lir_cond_notEqual) {
2892         __ orl(xhi, xlo);
2893       }
2894 #endif // _LP64
2895     } else if (opr2-&gt;is_constant()) {
2896       // cpu register - constant 0
2897       assert(opr2-&gt;as_jlong() == (jlong)0, &quot;only handles zero&quot;);
2898 #ifdef _LP64
2899       __ cmpptr(xlo, (int32_t)opr2-&gt;as_jlong());
2900 #else
2901       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;only handles equals case&quot;);
2902       __ orl(xhi, xlo);
2903 #endif // _LP64
2904     } else {
2905       ShouldNotReachHere();
2906     }
2907 
2908   } else if (opr1-&gt;is_single_xmm()) {
2909     XMMRegister reg1 = opr1-&gt;as_xmm_float_reg();
2910     if (opr2-&gt;is_single_xmm()) {
2911       // xmm register - xmm register
2912       __ ucomiss(reg1, opr2-&gt;as_xmm_float_reg());
2913     } else if (opr2-&gt;is_stack()) {
2914       // xmm register - stack
2915       __ ucomiss(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2916     } else if (opr2-&gt;is_constant()) {
2917       // xmm register - constant
2918       __ ucomiss(reg1, InternalAddress(float_constant(opr2-&gt;as_jfloat())));
2919     } else if (opr2-&gt;is_address()) {
2920       // xmm register - address
2921       if (op-&gt;info() != NULL) {
2922         add_debug_info_for_null_check_here(op-&gt;info());
2923       }
2924       __ ucomiss(reg1, as_Address(opr2-&gt;as_address_ptr()));
2925     } else {
2926       ShouldNotReachHere();
2927     }
2928 
2929   } else if (opr1-&gt;is_double_xmm()) {
2930     XMMRegister reg1 = opr1-&gt;as_xmm_double_reg();
2931     if (opr2-&gt;is_double_xmm()) {
2932       // xmm register - xmm register
2933       __ ucomisd(reg1, opr2-&gt;as_xmm_double_reg());
2934     } else if (opr2-&gt;is_stack()) {
2935       // xmm register - stack
2936       __ ucomisd(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix()));
2937     } else if (opr2-&gt;is_constant()) {
2938       // xmm register - constant
2939       __ ucomisd(reg1, InternalAddress(double_constant(opr2-&gt;as_jdouble())));
2940     } else if (opr2-&gt;is_address()) {
2941       // xmm register - address
2942       if (op-&gt;info() != NULL) {
2943         add_debug_info_for_null_check_here(op-&gt;info());
2944       }
2945       __ ucomisd(reg1, as_Address(opr2-&gt;pointer()-&gt;as_address()));
2946     } else {
2947       ShouldNotReachHere();
2948     }
2949 
2950 #ifndef _LP64
2951   } else if(opr1-&gt;is_single_fpu() || opr1-&gt;is_double_fpu()) {
2952     assert(opr1-&gt;is_fpu_register() &amp;&amp; opr1-&gt;fpu() == 0, &quot;currently left-hand side must be on TOS (relax this restriction)&quot;);
2953     assert(opr2-&gt;is_fpu_register(), &quot;both must be registers&quot;);
2954     __ fcmp(noreg, opr2-&gt;fpu(), op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
2955 #endif // LP64
2956 
2957   } else if (opr1-&gt;is_address() &amp;&amp; opr2-&gt;is_constant()) {
2958     LIR_Const* c = opr2-&gt;as_constant_ptr();
2959 #ifdef _LP64
2960     if (is_reference_type(c-&gt;type())) {
2961       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;need to reverse&quot;);
2962       __ movoop(rscratch1, c-&gt;as_jobject());
2963     }
2964 #endif // LP64
2965     if (op-&gt;info() != NULL) {
2966       add_debug_info_for_null_check_here(op-&gt;info());
2967     }
2968     // special case: address - constant
2969     LIR_Address* addr = opr1-&gt;as_address_ptr();
2970     if (c-&gt;type() == T_INT) {
2971       __ cmpl(as_Address(addr), c-&gt;as_jint());
2972     } else if (is_reference_type(c-&gt;type())) {
2973 #ifdef _LP64
2974       // %%% Make this explode if addr isn&#39;t reachable until we figure out a
2975       // better strategy by giving noreg as the temp for as_Address
2976       __ cmpoop(rscratch1, as_Address(addr, noreg));
2977 #else
2978       __ cmpoop(as_Address(addr), c-&gt;as_jobject());
2979 #endif // _LP64
2980     } else {
2981       ShouldNotReachHere();
2982     }
2983 
2984   } else {
2985     ShouldNotReachHere();
2986   }
2987 }
2988 
2989 void LIR_Assembler::comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst, LIR_Op2* op) {
2990   if (code == lir_cmp_fd2i || code == lir_ucmp_fd2i) {
2991     if (left-&gt;is_single_xmm()) {
2992       assert(right-&gt;is_single_xmm(), &quot;must match&quot;);
2993       __ cmpss2int(left-&gt;as_xmm_float_reg(), right-&gt;as_xmm_float_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
2994     } else if (left-&gt;is_double_xmm()) {
2995       assert(right-&gt;is_double_xmm(), &quot;must match&quot;);
2996       __ cmpsd2int(left-&gt;as_xmm_double_reg(), right-&gt;as_xmm_double_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
2997 
2998     } else {
2999 #ifdef _LP64
3000       ShouldNotReachHere();
3001 #else
3002       assert(left-&gt;is_single_fpu() || left-&gt;is_double_fpu(), &quot;must be&quot;);
3003       assert(right-&gt;is_single_fpu() || right-&gt;is_double_fpu(), &quot;must match&quot;);
3004 
3005       assert(left-&gt;fpu() == 0, &quot;left must be on TOS&quot;);
3006       __ fcmp2int(dst-&gt;as_register(), code == lir_ucmp_fd2i, right-&gt;fpu(),
3007                   op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
3008 #endif // LP64
3009     }
3010   } else {
3011     assert(code == lir_cmp_l2i, &quot;check&quot;);
3012 #ifdef _LP64
3013     Label done;
3014     Register dest = dst-&gt;as_register();
3015     __ cmpptr(left-&gt;as_register_lo(), right-&gt;as_register_lo());
3016     __ movl(dest, -1);
3017     __ jccb(Assembler::less, done);
3018     __ set_byte_if_not_zero(dest);
3019     __ movzbl(dest, dest);
3020     __ bind(done);
3021 #else
3022     __ lcmp2int(left-&gt;as_register_hi(),
3023                 left-&gt;as_register_lo(),
3024                 right-&gt;as_register_hi(),
3025                 right-&gt;as_register_lo());
3026     move_regs(left-&gt;as_register_hi(), dst-&gt;as_register());
3027 #endif // _LP64
3028   }
3029 }
3030 
3031 
3032 void LIR_Assembler::align_call(LIR_Code code) {
3033   // make sure that the displacement word of the call ends up word aligned
3034   int offset = __ offset();
3035   switch (code) {
3036   case lir_static_call:
3037   case lir_optvirtual_call:
3038   case lir_dynamic_call:
3039     offset += NativeCall::displacement_offset;
3040     break;
3041   case lir_icvirtual_call:
3042     offset += NativeCall::displacement_offset + NativeMovConstReg::instruction_size;
3043     break;
3044   case lir_virtual_call:  // currently, sparc-specific for niagara
3045   default: ShouldNotReachHere();
3046   }
3047   __ align(BytesPerWord, offset);
3048 }
3049 
3050 
3051 void LIR_Assembler::call(LIR_OpJavaCall* op, relocInfo::relocType rtype) {
3052   assert((__ offset() + NativeCall::displacement_offset) % BytesPerWord == 0,
3053          &quot;must be aligned&quot;);
3054   __ call(AddressLiteral(op-&gt;addr(), rtype));
3055   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3056 }
3057 
3058 
3059 void LIR_Assembler::ic_call(LIR_OpJavaCall* op) {
3060   __ ic_call(op-&gt;addr());
3061   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3062   assert((__ offset() - NativeCall::instruction_size + NativeCall::displacement_offset) % BytesPerWord == 0,
3063          &quot;must be aligned&quot;);
3064 }
3065 
3066 
3067 /* Currently, vtable-dispatch is only enabled for sparc platforms */
3068 void LIR_Assembler::vtable_call(LIR_OpJavaCall* op) {
3069   ShouldNotReachHere();
3070 }
3071 
3072 
3073 void LIR_Assembler::emit_static_call_stub() {
3074   address call_pc = __ pc();
3075   address stub = __ start_a_stub(call_stub_size());
3076   if (stub == NULL) {
3077     bailout(&quot;static call stub overflow&quot;);
3078     return;
3079   }
3080 
3081   int start = __ offset();
3082 
3083   // make sure that the displacement word of the call ends up word aligned
3084   __ align(BytesPerWord, __ offset() + NativeMovConstReg::instruction_size + NativeCall::displacement_offset);
3085   __ relocate(static_stub_Relocation::spec(call_pc, false /* is_aot */));
3086   __ mov_metadata(rbx, (Metadata*)NULL);
3087   // must be set to -1 at code generation time
3088   assert(((__ offset() + 1) % BytesPerWord) == 0, &quot;must be aligned&quot;);
3089   // On 64bit this will die since it will take a movq &amp; jmp, must be only a jmp
3090   __ jump(RuntimeAddress(__ pc()));
3091 
3092   if (UseAOT) {
3093     // Trampoline to aot code
3094     __ relocate(static_stub_Relocation::spec(call_pc, true /* is_aot */));
3095 #ifdef _LP64
3096     __ mov64(rax, CONST64(0));  // address is zapped till fixup time.
3097 #else
3098     __ movl(rax, 0xdeadffff);  // address is zapped till fixup time.
3099 #endif
3100     __ jmp(rax);
3101   }
3102   assert(__ offset() - start &lt;= call_stub_size(), &quot;stub too big&quot;);
3103   __ end_a_stub();
3104 }
3105 
3106 
3107 void LIR_Assembler::throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
3108   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3109   assert(exceptionPC-&gt;as_register() == rdx, &quot;must match&quot;);
3110 
3111   // exception object is not added to oop map by LinearScan
3112   // (LinearScan assumes that no oops are in fixed registers)
3113   info-&gt;add_register_oop(exceptionOop);
3114   Runtime1::StubID unwind_id;
3115 
3116   // get current pc information
3117   // pc is only needed if the method has an exception handler, the unwind code does not need it.
3118   int pc_for_athrow_offset = __ offset();
3119   InternalAddress pc_for_athrow(__ pc());
3120   __ lea(exceptionPC-&gt;as_register(), pc_for_athrow);
3121   add_call_info(pc_for_athrow_offset, info); // for exception handler
3122 
3123   __ verify_not_null_oop(rax);
3124   // search an exception handler (rax: exception oop, rdx: throwing pc)
3125   if (compilation()-&gt;has_fpu_code()) {
3126     unwind_id = Runtime1::handle_exception_id;
3127   } else {
3128     unwind_id = Runtime1::handle_exception_nofpu_id;
3129   }
3130   __ call(RuntimeAddress(Runtime1::entry_for(unwind_id)));
3131 
3132   // enough room for two byte trap
3133   __ nop();
3134 }
3135 
3136 
3137 void LIR_Assembler::unwind_op(LIR_Opr exceptionOop) {
3138   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3139 
3140   __ jmp(_unwind_handler_entry);
3141 }
3142 
3143 
3144 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp) {
3145 
3146   // optimized version for linear scan:
3147   // * count must be already in ECX (guaranteed by LinearScan)
3148   // * left and dest must be equal
3149   // * tmp must be unused
3150   assert(count-&gt;as_register() == SHIFT_count, &quot;count must be in ECX&quot;);
3151   assert(left == dest, &quot;left and dest must be equal&quot;);
3152   assert(tmp-&gt;is_illegal(), &quot;wasting a register if tmp is allocated&quot;);
3153 
3154   if (left-&gt;is_single_cpu()) {
3155     Register value = left-&gt;as_register();
3156     assert(value != SHIFT_count, &quot;left cannot be ECX&quot;);
3157 
3158     switch (code) {
3159       case lir_shl:  __ shll(value); break;
3160       case lir_shr:  __ sarl(value); break;
3161       case lir_ushr: __ shrl(value); break;
3162       default: ShouldNotReachHere();
3163     }
3164   } else if (left-&gt;is_double_cpu()) {
3165     Register lo = left-&gt;as_register_lo();
3166     Register hi = left-&gt;as_register_hi();
3167     assert(lo != SHIFT_count &amp;&amp; hi != SHIFT_count, &quot;left cannot be ECX&quot;);
3168 #ifdef _LP64
3169     switch (code) {
3170       case lir_shl:  __ shlptr(lo);        break;
3171       case lir_shr:  __ sarptr(lo);        break;
3172       case lir_ushr: __ shrptr(lo);        break;
3173       default: ShouldNotReachHere();
3174     }
3175 #else
3176 
3177     switch (code) {
3178       case lir_shl:  __ lshl(hi, lo);        break;
3179       case lir_shr:  __ lshr(hi, lo, true);  break;
3180       case lir_ushr: __ lshr(hi, lo, false); break;
3181       default: ShouldNotReachHere();
3182     }
3183 #endif // LP64
3184   } else {
3185     ShouldNotReachHere();
3186   }
3187 }
3188 
3189 
3190 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest) {
3191   if (dest-&gt;is_single_cpu()) {
3192     // first move left into dest so that left is not destroyed by the shift
3193     Register value = dest-&gt;as_register();
3194     count = count &amp; 0x1F; // Java spec
3195 
3196     move_regs(left-&gt;as_register(), value);
3197     switch (code) {
3198       case lir_shl:  __ shll(value, count); break;
3199       case lir_shr:  __ sarl(value, count); break;
3200       case lir_ushr: __ shrl(value, count); break;
3201       default: ShouldNotReachHere();
3202     }
3203   } else if (dest-&gt;is_double_cpu()) {
3204 #ifndef _LP64
3205     Unimplemented();
3206 #else
3207     // first move left into dest so that left is not destroyed by the shift
3208     Register value = dest-&gt;as_register_lo();
3209     count = count &amp; 0x1F; // Java spec
3210 
3211     move_regs(left-&gt;as_register_lo(), value);
3212     switch (code) {
3213       case lir_shl:  __ shlptr(value, count); break;
3214       case lir_shr:  __ sarptr(value, count); break;
3215       case lir_ushr: __ shrptr(value, count); break;
3216       default: ShouldNotReachHere();
3217     }
3218 #endif // _LP64
3219   } else {
3220     ShouldNotReachHere();
3221   }
3222 }
3223 
3224 
3225 void LIR_Assembler::store_parameter(Register r, int offset_from_rsp_in_words) {
3226   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3227   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3228   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3229   __ movptr (Address(rsp, offset_from_rsp_in_bytes), r);
3230 }
3231 
3232 
3233 void LIR_Assembler::store_parameter(jint c,     int offset_from_rsp_in_words) {
3234   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3235   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3236   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3237   __ movptr (Address(rsp, offset_from_rsp_in_bytes), c);
3238 }
3239 
3240 
3241 void LIR_Assembler::store_parameter(jobject o,  int offset_from_rsp_in_words) {
3242   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3243   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3244   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3245   __ movoop (Address(rsp, offset_from_rsp_in_bytes), o);
3246 }
3247 
3248 
3249 void LIR_Assembler::store_parameter(Metadata* m,  int offset_from_rsp_in_words) {
3250   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3251   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3252   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3253   __ mov_metadata(Address(rsp, offset_from_rsp_in_bytes), m);
3254 }
3255 
3256 
3257 void LIR_Assembler::arraycopy_valuetype_check(Register obj, Register tmp, CodeStub* slow_path, bool is_dest, bool null_check) {
3258   if (null_check) {
3259     __ testptr(obj, obj);
3260     __ jcc(Assembler::zero, *slow_path-&gt;entry());
3261   }
3262   __ load_klass(tmp, obj);
3263   __ movl(tmp, Address(tmp, Klass::layout_helper_offset()));
3264   if (is_dest) {
3265     // We also take slow path if it&#39;s a null_free destination array, just in case the source array
3266     // contains NULLs.
3267     __ testl(tmp, Klass::_lh_null_free_bit_inplace);
3268   } else {
3269     __ testl(tmp, Klass::_lh_array_tag_vt_value_bit_inplace);
3270   }
3271   __ jcc(Assembler::notZero, *slow_path-&gt;entry());
3272 }
3273 
3274 
3275 // This code replaces a call to arraycopy; no exception may
3276 // be thrown in this code, they must be thrown in the System.arraycopy
3277 // activation frame; we could save some checks if this would not be the case
3278 void LIR_Assembler::emit_arraycopy(LIR_OpArrayCopy* op) {
3279   ciArrayKlass* default_type = op-&gt;expected_type();
3280   Register src = op-&gt;src()-&gt;as_register();
3281   Register dst = op-&gt;dst()-&gt;as_register();
3282   Register src_pos = op-&gt;src_pos()-&gt;as_register();
3283   Register dst_pos = op-&gt;dst_pos()-&gt;as_register();
3284   Register length  = op-&gt;length()-&gt;as_register();
3285   Register tmp = op-&gt;tmp()-&gt;as_register();
3286 
3287   __ resolve(ACCESS_READ, src);
3288   __ resolve(ACCESS_WRITE, dst);
3289 
3290   CodeStub* stub = op-&gt;stub();
3291   int flags = op-&gt;flags();
3292   BasicType basic_type = default_type != NULL ? default_type-&gt;element_type()-&gt;basic_type() : T_ILLEGAL;
3293   if (is_reference_type(basic_type)) basic_type = T_OBJECT;
3294 
3295   if (flags &amp; LIR_OpArrayCopy::always_slow_path) {
3296     __ jmp(*stub-&gt;entry());
3297     __ bind(*stub-&gt;continuation());
3298     return;
3299   }
3300 
3301   if (flags &amp; LIR_OpArrayCopy::src_valuetype_check) {
3302     arraycopy_valuetype_check(src, tmp, stub, false, (flags &amp; LIR_OpArrayCopy::src_null_check));
3303   }
3304 
3305   if (flags &amp; LIR_OpArrayCopy::dst_valuetype_check) {
3306     arraycopy_valuetype_check(dst, tmp, stub, true, (flags &amp; LIR_OpArrayCopy::dst_null_check));
3307   }
3308 
3309   // if we don&#39;t know anything, just go through the generic arraycopy
3310   if (default_type == NULL) {
3311     // save outgoing arguments on stack in case call to System.arraycopy is needed
3312     // HACK ALERT. This code used to push the parameters in a hardwired fashion
3313     // for interpreter calling conventions. Now we have to do it in new style conventions.
3314     // For the moment until C1 gets the new register allocator I just force all the
3315     // args to the right place (except the register args) and then on the back side
3316     // reload the register args properly if we go slow path. Yuck
3317 
3318     // These are proper for the calling convention
3319     store_parameter(length, 2);
3320     store_parameter(dst_pos, 1);
3321     store_parameter(dst, 0);
3322 
3323     // these are just temporary placements until we need to reload
3324     store_parameter(src_pos, 3);
3325     store_parameter(src, 4);
3326     NOT_LP64(assert(src == rcx &amp;&amp; src_pos == rdx, &quot;mismatch in calling convention&quot;);)
3327 
3328     address copyfunc_addr = StubRoutines::generic_arraycopy();
3329     assert(copyfunc_addr != NULL, &quot;generic arraycopy stub required&quot;);
3330 
3331     // pass arguments: may push as this is not a safepoint; SP must be fix at each safepoint
3332 #ifdef _LP64
3333     // The arguments are in java calling convention so we can trivially shift them to C
3334     // convention
3335     assert_different_registers(c_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4);
3336     __ mov(c_rarg0, j_rarg0);
3337     assert_different_registers(c_rarg1, j_rarg2, j_rarg3, j_rarg4);
3338     __ mov(c_rarg1, j_rarg1);
3339     assert_different_registers(c_rarg2, j_rarg3, j_rarg4);
3340     __ mov(c_rarg2, j_rarg2);
3341     assert_different_registers(c_rarg3, j_rarg4);
3342     __ mov(c_rarg3, j_rarg3);
3343 #ifdef _WIN64
3344     // Allocate abi space for args but be sure to keep stack aligned
3345     __ subptr(rsp, 6*wordSize);
3346     store_parameter(j_rarg4, 4);
3347 #ifndef PRODUCT
3348     if (PrintC1Statistics) {
3349       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3350     }
3351 #endif
3352     __ call(RuntimeAddress(copyfunc_addr));
3353     __ addptr(rsp, 6*wordSize);
3354 #else
3355     __ mov(c_rarg4, j_rarg4);
3356 #ifndef PRODUCT
3357     if (PrintC1Statistics) {
3358       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3359     }
3360 #endif
3361     __ call(RuntimeAddress(copyfunc_addr));
3362 #endif // _WIN64
3363 #else
3364     __ push(length);
3365     __ push(dst_pos);
3366     __ push(dst);
3367     __ push(src_pos);
3368     __ push(src);
3369 
3370 #ifndef PRODUCT
3371     if (PrintC1Statistics) {
3372       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3373     }
3374 #endif
3375     __ call_VM_leaf(copyfunc_addr, 5); // removes pushed parameter from the stack
3376 
3377 #endif // _LP64
3378 
3379     __ cmpl(rax, 0);
3380     __ jcc(Assembler::equal, *stub-&gt;continuation());
3381 
3382     __ mov(tmp, rax);
3383     __ xorl(tmp, -1);
3384 
3385     // Reload values from the stack so they are where the stub
3386     // expects them.
3387     __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3388     __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3389     __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3390     __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3391     __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3392 
3393     __ subl(length, tmp);
3394     __ addl(src_pos, tmp);
3395     __ addl(dst_pos, tmp);
3396     __ jmp(*stub-&gt;entry());
3397 
3398     __ bind(*stub-&gt;continuation());
3399     return;
3400   }
3401 
3402   assert(default_type != NULL &amp;&amp; default_type-&gt;is_array_klass() &amp;&amp; default_type-&gt;is_loaded(), &quot;must be true at this point&quot;);
3403 
3404   int elem_size = type2aelembytes(basic_type);
3405   Address::ScaleFactor scale;
3406 
3407   switch (elem_size) {
3408     case 1 :
3409       scale = Address::times_1;
3410       break;
3411     case 2 :
3412       scale = Address::times_2;
3413       break;
3414     case 4 :
3415       scale = Address::times_4;
3416       break;
3417     case 8 :
3418       scale = Address::times_8;
3419       break;
3420     default:
3421       scale = Address::no_scale;
3422       ShouldNotReachHere();
3423   }
3424 
3425   Address src_length_addr = Address(src, arrayOopDesc::length_offset_in_bytes());
3426   Address dst_length_addr = Address(dst, arrayOopDesc::length_offset_in_bytes());
3427   Address src_klass_addr = Address(src, oopDesc::klass_offset_in_bytes());
3428   Address dst_klass_addr = Address(dst, oopDesc::klass_offset_in_bytes());
3429 
3430   // length and pos&#39;s are all sign extended at this point on 64bit
3431 
3432   // test for NULL
3433   if (flags &amp; LIR_OpArrayCopy::src_null_check) {
3434     __ testptr(src, src);
3435     __ jcc(Assembler::zero, *stub-&gt;entry());
3436   }
3437   if (flags &amp; LIR_OpArrayCopy::dst_null_check) {
3438     __ testptr(dst, dst);
3439     __ jcc(Assembler::zero, *stub-&gt;entry());
3440   }
3441 
3442   // If the compiler was not able to prove that exact type of the source or the destination
3443   // of the arraycopy is an array type, check at runtime if the source or the destination is
3444   // an instance type.
3445   if (flags &amp; LIR_OpArrayCopy::type_check) {
3446     if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3447       __ load_klass(tmp, dst);
3448       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3449       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3450     }
3451 
3452     if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3453       __ load_klass(tmp, src);
3454       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3455       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3456     }
3457   }
3458 
3459   // check if negative
3460   if (flags &amp; LIR_OpArrayCopy::src_pos_positive_check) {
3461     __ testl(src_pos, src_pos);
3462     __ jcc(Assembler::less, *stub-&gt;entry());
3463   }
3464   if (flags &amp; LIR_OpArrayCopy::dst_pos_positive_check) {
3465     __ testl(dst_pos, dst_pos);
3466     __ jcc(Assembler::less, *stub-&gt;entry());
3467   }
3468 
3469   if (flags &amp; LIR_OpArrayCopy::src_range_check) {
3470     __ lea(tmp, Address(src_pos, length, Address::times_1, 0));
3471     __ cmpl(tmp, src_length_addr);
3472     __ jcc(Assembler::above, *stub-&gt;entry());
3473   }
3474   if (flags &amp; LIR_OpArrayCopy::dst_range_check) {
3475     __ lea(tmp, Address(dst_pos, length, Address::times_1, 0));
3476     __ cmpl(tmp, dst_length_addr);
3477     __ jcc(Assembler::above, *stub-&gt;entry());
3478   }
3479 
3480   if (flags &amp; LIR_OpArrayCopy::length_positive_check) {
3481     __ testl(length, length);
3482     __ jcc(Assembler::less, *stub-&gt;entry());
3483   }
3484 
3485 #ifdef _LP64
3486   __ movl2ptr(src_pos, src_pos); //higher 32bits must be null
3487   __ movl2ptr(dst_pos, dst_pos); //higher 32bits must be null
3488 #endif
3489 
3490   if (flags &amp; LIR_OpArrayCopy::type_check) {
3491     // We don&#39;t know the array types are compatible
3492     if (basic_type != T_OBJECT) {
3493       // Simple test for basic type arrays
3494       if (UseCompressedClassPointers) {
3495         __ movl(tmp, src_klass_addr);
3496         __ cmpl(tmp, dst_klass_addr);
3497       } else {
3498         __ movptr(tmp, src_klass_addr);
3499         __ cmpptr(tmp, dst_klass_addr);
3500       }
3501       __ jcc(Assembler::notEqual, *stub-&gt;entry());
3502     } else {
3503       // For object arrays, if src is a sub class of dst then we can
3504       // safely do the copy.
3505       Label cont, slow;
3506 
3507       __ push(src);
3508       __ push(dst);
3509 
3510       __ load_klass(src, src);
3511       __ load_klass(dst, dst);
3512 
3513       __ check_klass_subtype_fast_path(src, dst, tmp, &amp;cont, &amp;slow, NULL);
3514 
3515       __ push(src);
3516       __ push(dst);
3517       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
3518       __ pop(dst);
3519       __ pop(src);
3520 
3521       __ cmpl(src, 0);
3522       __ jcc(Assembler::notEqual, cont);
3523 
3524       __ bind(slow);
3525       __ pop(dst);
3526       __ pop(src);
3527 
3528       address copyfunc_addr = StubRoutines::checkcast_arraycopy();
3529       if (copyfunc_addr != NULL) { // use stub if available
3530         // src is not a sub class of dst so we have to do a
3531         // per-element check.
3532 
3533         int mask = LIR_OpArrayCopy::src_objarray|LIR_OpArrayCopy::dst_objarray;
3534         if ((flags &amp; mask) != mask) {
3535           // Check that at least both of them object arrays.
3536           assert(flags &amp; mask, &quot;one of the two should be known to be an object array&quot;);
3537 
3538           if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3539             __ load_klass(tmp, src);
3540           } else if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3541             __ load_klass(tmp, dst);
3542           }
3543           int lh_offset = in_bytes(Klass::layout_helper_offset());
3544           Address klass_lh_addr(tmp, lh_offset);
3545           jint objArray_lh = Klass::array_layout_helper(T_OBJECT);
3546           __ cmpl(klass_lh_addr, objArray_lh);
3547           __ jcc(Assembler::notEqual, *stub-&gt;entry());
3548         }
3549 
3550        // Spill because stubs can use any register they like and it&#39;s
3551        // easier to restore just those that we care about.
3552        store_parameter(dst, 0);
3553        store_parameter(dst_pos, 1);
3554        store_parameter(length, 2);
3555        store_parameter(src_pos, 3);
3556        store_parameter(src, 4);
3557 
3558 #ifndef _LP64
3559         __ movptr(tmp, dst_klass_addr);
3560         __ movptr(tmp, Address(tmp, ObjArrayKlass::element_klass_offset()));
3561         __ push(tmp);
3562         __ movl(tmp, Address(tmp, Klass::super_check_offset_offset()));
3563         __ push(tmp);
3564         __ push(length);
3565         __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3566         __ push(tmp);
3567         __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3568         __ push(tmp);
3569 
3570         __ call_VM_leaf(copyfunc_addr, 5);
3571 #else
3572         __ movl2ptr(length, length); //higher 32bits must be null
3573 
3574         __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3575         assert_different_registers(c_rarg0, dst, dst_pos, length);
3576         __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3577         assert_different_registers(c_rarg1, dst, length);
3578 
3579         __ mov(c_rarg2, length);
3580         assert_different_registers(c_rarg2, dst);
3581 
3582 #ifdef _WIN64
3583         // Allocate abi space for args but be sure to keep stack aligned
3584         __ subptr(rsp, 6*wordSize);
3585         __ load_klass(c_rarg3, dst);
3586         __ movptr(c_rarg3, Address(c_rarg3, ObjArrayKlass::element_klass_offset()));
3587         store_parameter(c_rarg3, 4);
3588         __ movl(c_rarg3, Address(c_rarg3, Klass::super_check_offset_offset()));
3589         __ call(RuntimeAddress(copyfunc_addr));
3590         __ addptr(rsp, 6*wordSize);
3591 #else
3592         __ load_klass(c_rarg4, dst);
3593         __ movptr(c_rarg4, Address(c_rarg4, ObjArrayKlass::element_klass_offset()));
3594         __ movl(c_rarg3, Address(c_rarg4, Klass::super_check_offset_offset()));
3595         __ call(RuntimeAddress(copyfunc_addr));
3596 #endif
3597 
3598 #endif
3599 
3600 #ifndef PRODUCT
3601         if (PrintC1Statistics) {
3602           Label failed;
3603           __ testl(rax, rax);
3604           __ jcc(Assembler::notZero, failed);
3605           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_cnt));
3606           __ bind(failed);
3607         }
3608 #endif
3609 
3610         __ testl(rax, rax);
3611         __ jcc(Assembler::zero, *stub-&gt;continuation());
3612 
3613 #ifndef PRODUCT
3614         if (PrintC1Statistics) {
3615           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_attempt_cnt));
3616         }
3617 #endif
3618 
3619         __ mov(tmp, rax);
3620 
3621         __ xorl(tmp, -1);
3622 
3623         // Restore previously spilled arguments
3624         __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3625         __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3626         __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3627         __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3628         __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3629 
3630 
3631         __ subl(length, tmp);
3632         __ addl(src_pos, tmp);
3633         __ addl(dst_pos, tmp);
3634       }
3635 
3636       __ jmp(*stub-&gt;entry());
3637 
3638       __ bind(cont);
3639       __ pop(dst);
3640       __ pop(src);
3641     }
3642   }
3643 
3644 #ifdef ASSERT
3645   if (basic_type != T_OBJECT || !(flags &amp; LIR_OpArrayCopy::type_check)) {
3646     // Sanity check the known type with the incoming class.  For the
3647     // primitive case the types must match exactly with src.klass and
3648     // dst.klass each exactly matching the default type.  For the
3649     // object array case, if no type check is needed then either the
3650     // dst type is exactly the expected type and the src type is a
3651     // subtype which we can&#39;t check or src is the same array as dst
3652     // but not necessarily exactly of type default_type.
3653     Label known_ok, halt;
3654     __ mov_metadata(tmp, default_type-&gt;constant_encoding());
3655 #ifdef _LP64
3656     if (UseCompressedClassPointers) {
3657       __ encode_klass_not_null(tmp);
3658     }
3659 #endif
3660 
3661     if (basic_type != T_OBJECT) {
3662 
3663       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3664       else                   __ cmpptr(tmp, dst_klass_addr);
3665       __ jcc(Assembler::notEqual, halt);
3666       if (UseCompressedClassPointers)          __ cmpl(tmp, src_klass_addr);
3667       else                   __ cmpptr(tmp, src_klass_addr);
3668       __ jcc(Assembler::equal, known_ok);
3669     } else {
3670       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3671       else                   __ cmpptr(tmp, dst_klass_addr);
3672       __ jcc(Assembler::equal, known_ok);
3673       __ cmpptr(src, dst);
3674       __ jcc(Assembler::equal, known_ok);
3675     }
3676     __ bind(halt);
3677     __ stop(&quot;incorrect type information in arraycopy&quot;);
3678     __ bind(known_ok);
3679   }
3680 #endif
3681 
3682 #ifndef PRODUCT
3683   if (PrintC1Statistics) {
3684     __ incrementl(ExternalAddress(Runtime1::arraycopy_count_address(basic_type)));
3685   }
3686 #endif
3687 
3688 #ifdef _LP64
3689   assert_different_registers(c_rarg0, dst, dst_pos, length);
3690   __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3691   assert_different_registers(c_rarg1, length);
3692   __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3693   __ mov(c_rarg2, length);
3694 
3695 #else
3696   __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3697   store_parameter(tmp, 0);
3698   __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3699   store_parameter(tmp, 1);
3700   store_parameter(length, 2);
3701 #endif // _LP64
3702 
3703   bool disjoint = (flags &amp; LIR_OpArrayCopy::overlapping) == 0;
3704   bool aligned = (flags &amp; LIR_OpArrayCopy::unaligned) == 0;
3705   const char *name;
3706   address entry = StubRoutines::select_arraycopy_function(basic_type, aligned, disjoint, name, false);
3707   __ call_VM_leaf(entry, 0);
3708 
3709   __ bind(*stub-&gt;continuation());
3710 }
3711 
3712 void LIR_Assembler::emit_updatecrc32(LIR_OpUpdateCRC32* op) {
3713   assert(op-&gt;crc()-&gt;is_single_cpu(),  &quot;crc must be register&quot;);
3714   assert(op-&gt;val()-&gt;is_single_cpu(),  &quot;byte value must be register&quot;);
3715   assert(op-&gt;result_opr()-&gt;is_single_cpu(), &quot;result must be register&quot;);
3716   Register crc = op-&gt;crc()-&gt;as_register();
3717   Register val = op-&gt;val()-&gt;as_register();
3718   Register res = op-&gt;result_opr()-&gt;as_register();
3719 
3720   assert_different_registers(val, crc, res);
3721 
3722   __ lea(res, ExternalAddress(StubRoutines::crc_table_addr()));
3723   __ notl(crc); // ~crc
3724   __ update_byte_crc32(crc, val, res);
3725   __ notl(crc); // ~crc
3726   __ mov(res, crc);
3727 }
3728 
3729 void LIR_Assembler::emit_lock(LIR_OpLock* op) {
3730   Register obj = op-&gt;obj_opr()-&gt;as_register();  // may not be an oop
3731   Register hdr = op-&gt;hdr_opr()-&gt;as_register();
3732   Register lock = op-&gt;lock_opr()-&gt;as_register();
3733   if (!UseFastLocking) {
3734     __ jmp(*op-&gt;stub()-&gt;entry());
3735   } else if (op-&gt;code() == lir_lock) {
3736     Register scratch = noreg;
3737     if (UseBiasedLocking) {
3738       scratch = op-&gt;scratch_opr()-&gt;as_register();
3739     }
3740     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3741     __ resolve(ACCESS_READ | ACCESS_WRITE, obj);
3742     // add debug info for NullPointerException only if one is possible
3743     int null_check_offset = __ lock_object(hdr, obj, lock, scratch, *op-&gt;stub()-&gt;entry());
3744     if (op-&gt;info() != NULL) {
3745       add_debug_info_for_null_check(null_check_offset, op-&gt;info());
3746     }
3747     // done
3748   } else if (op-&gt;code() == lir_unlock) {
3749     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3750     __ unlock_object(hdr, obj, lock, *op-&gt;stub()-&gt;entry());
3751   } else {
3752     Unimplemented();
3753   }
3754   __ bind(*op-&gt;stub()-&gt;continuation());
3755 }
3756 
3757 
3758 void LIR_Assembler::emit_profile_call(LIR_OpProfileCall* op) {
3759   ciMethod* method = op-&gt;profiled_method();
3760   int bci          = op-&gt;profiled_bci();
3761   ciMethod* callee = op-&gt;profiled_callee();
3762 
3763   // Update counter for all call types
3764   ciMethodData* md = method-&gt;method_data_or_null();
3765   assert(md != NULL, &quot;Sanity&quot;);
3766   ciProfileData* data = md-&gt;bci_to_data(bci);
3767   assert(data != NULL &amp;&amp; data-&gt;is_CounterData(), &quot;need CounterData for calls&quot;);
3768   assert(op-&gt;mdo()-&gt;is_single_cpu(),  &quot;mdo must be allocated&quot;);
3769   Register mdo  = op-&gt;mdo()-&gt;as_register();
3770   __ mov_metadata(mdo, md-&gt;constant_encoding());
3771   Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
3772   // Perform additional virtual call profiling for invokevirtual and
3773   // invokeinterface bytecodes
3774   if (op-&gt;should_profile_receiver_type()) {
3775     assert(op-&gt;recv()-&gt;is_single_cpu(), &quot;recv must be allocated&quot;);
3776     Register recv = op-&gt;recv()-&gt;as_register();
3777     assert_different_registers(mdo, recv);
3778     assert(data-&gt;is_VirtualCallData(), &quot;need VirtualCallData for virtual calls&quot;);
3779     ciKlass* known_klass = op-&gt;known_holder();
3780     if (C1OptimizeVirtualCallProfiling &amp;&amp; known_klass != NULL) {
3781       // We know the type that will be seen at this call site; we can
3782       // statically update the MethodData* rather than needing to do
3783       // dynamic tests on the receiver type
3784 
3785       // NOTE: we should probably put a lock around this search to
3786       // avoid collisions by concurrent compilations
3787       ciVirtualCallData* vc_data = (ciVirtualCallData*) data;
3788       uint i;
3789       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3790         ciKlass* receiver = vc_data-&gt;receiver(i);
3791         if (known_klass-&gt;equals(receiver)) {
3792           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3793           __ addptr(data_addr, DataLayout::counter_increment);
3794           return;
3795         }
3796       }
3797 
3798       // Receiver type not found in profile data; select an empty slot
3799 
3800       // Note that this is less efficient than it should be because it
3801       // always does a write to the receiver part of the
3802       // VirtualCallData rather than just the first time
3803       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3804         ciKlass* receiver = vc_data-&gt;receiver(i);
3805         if (receiver == NULL) {
3806           Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_offset(i)));
3807           __ mov_metadata(recv_addr, known_klass-&gt;constant_encoding());
3808           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3809           __ addptr(data_addr, DataLayout::counter_increment);
3810           return;
3811         }
3812       }
3813     } else {
3814       __ load_klass(recv, recv);
3815       Label update_done;
3816       type_profile_helper(mdo, md, data, recv, &amp;update_done);
3817       // Receiver did not match any saved receiver and there is no empty row for it.
3818       // Increment total counter to indicate polymorphic case.
3819       __ addptr(counter_addr, DataLayout::counter_increment);
3820 
3821       __ bind(update_done);
3822     }
3823   } else {
3824     // Static call
3825     __ addptr(counter_addr, DataLayout::counter_increment);
3826   }
3827 }
3828 
3829 void LIR_Assembler::emit_profile_type(LIR_OpProfileType* op) {
3830   Register obj = op-&gt;obj()-&gt;as_register();
3831   Register tmp = op-&gt;tmp()-&gt;as_pointer_register();
3832   Address mdo_addr = as_Address(op-&gt;mdp()-&gt;as_address_ptr());
3833   ciKlass* exact_klass = op-&gt;exact_klass();
3834   intptr_t current_klass = op-&gt;current_klass();
3835   bool not_null = op-&gt;not_null();
3836   bool no_conflict = op-&gt;no_conflict();
3837 
3838   Label update, next, none;
3839 
3840   bool do_null = !not_null;
3841   bool exact_klass_set = exact_klass != NULL &amp;&amp; ciTypeEntries::valid_ciklass(current_klass) == exact_klass;
3842   bool do_update = !TypeEntries::is_type_unknown(current_klass) &amp;&amp; !exact_klass_set;
3843 
3844   assert(do_null || do_update, &quot;why are we here?&quot;);
3845   assert(!TypeEntries::was_null_seen(current_klass) || do_update, &quot;why are we here?&quot;);
3846 
3847   __ verify_oop(obj);
3848 
3849   if (tmp != obj) {
3850     __ mov(tmp, obj);
3851   }
3852   if (do_null) {
3853     __ testptr(tmp, tmp);
3854     __ jccb(Assembler::notZero, update);
3855     if (!TypeEntries::was_null_seen(current_klass)) {
3856       __ orptr(mdo_addr, TypeEntries::null_seen);
3857     }
3858     if (do_update) {
3859 #ifndef ASSERT
3860       __ jmpb(next);
3861     }
3862 #else
3863       __ jmp(next);
3864     }
3865   } else {
3866     __ testptr(tmp, tmp);
3867     __ jcc(Assembler::notZero, update);
3868     __ stop(&quot;unexpect null obj&quot;);
3869 #endif
3870   }
3871 
3872   __ bind(update);
3873 
3874   if (do_update) {
3875 #ifdef ASSERT
3876     if (exact_klass != NULL) {
3877       Label ok;
3878       __ load_klass(tmp, tmp);
3879       __ push(tmp);
3880       __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3881       __ cmpptr(tmp, Address(rsp, 0));
3882       __ jcc(Assembler::equal, ok);
3883       __ stop(&quot;exact klass and actual klass differ&quot;);
3884       __ bind(ok);
3885       __ pop(tmp);
3886     }
3887 #endif
3888     if (!no_conflict) {
3889       if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3890         if (exact_klass != NULL) {
3891           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3892         } else {
3893           __ load_klass(tmp, tmp);
3894         }
3895 
3896         __ xorptr(tmp, mdo_addr);
3897         __ testptr(tmp, TypeEntries::type_klass_mask);
3898         // klass seen before, nothing to do. The unknown bit may have been
3899         // set already but no need to check.
3900         __ jccb(Assembler::zero, next);
3901 
3902         __ testptr(tmp, TypeEntries::type_unknown);
3903         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3904 
3905         if (TypeEntries::is_type_none(current_klass)) {
3906           __ cmpptr(mdo_addr, 0);
3907           __ jccb(Assembler::equal, none);
3908           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3909           __ jccb(Assembler::equal, none);
3910           // There is a chance that the checks above (re-reading profiling
3911           // data from memory) fail if another thread has just set the
3912           // profiling to this obj&#39;s klass
3913           __ xorptr(tmp, mdo_addr);
3914           __ testptr(tmp, TypeEntries::type_klass_mask);
3915           __ jccb(Assembler::zero, next);
3916         }
3917       } else {
3918         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3919                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;conflict only&quot;);
3920 
3921         __ movptr(tmp, mdo_addr);
3922         __ testptr(tmp, TypeEntries::type_unknown);
3923         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3924       }
3925 
3926       // different than before. Cannot keep accurate profile.
3927       __ orptr(mdo_addr, TypeEntries::type_unknown);
3928 
3929       if (TypeEntries::is_type_none(current_klass)) {
3930         __ jmpb(next);
3931 
3932         __ bind(none);
3933         // first time here. Set profile type.
3934         __ movptr(mdo_addr, tmp);
3935       }
3936     } else {
3937       // There&#39;s a single possible klass at this profile point
3938       assert(exact_klass != NULL, &quot;should be&quot;);
3939       if (TypeEntries::is_type_none(current_klass)) {
3940         __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3941         __ xorptr(tmp, mdo_addr);
3942         __ testptr(tmp, TypeEntries::type_klass_mask);
3943 #ifdef ASSERT
3944         __ jcc(Assembler::zero, next);
3945 
3946         {
3947           Label ok;
3948           __ push(tmp);
3949           __ cmpptr(mdo_addr, 0);
3950           __ jcc(Assembler::equal, ok);
3951           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3952           __ jcc(Assembler::equal, ok);
3953           // may have been set by another thread
3954           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3955           __ xorptr(tmp, mdo_addr);
3956           __ testptr(tmp, TypeEntries::type_mask);
3957           __ jcc(Assembler::zero, ok);
3958 
3959           __ stop(&quot;unexpected profiling mismatch&quot;);
3960           __ bind(ok);
3961           __ pop(tmp);
3962         }
3963 #else
3964         __ jccb(Assembler::zero, next);
3965 #endif
3966         // first time here. Set profile type.
3967         __ movptr(mdo_addr, tmp);
3968       } else {
3969         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3970                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;inconsistent&quot;);
3971 
3972         __ movptr(tmp, mdo_addr);
3973         __ testptr(tmp, TypeEntries::type_unknown);
3974         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3975 
3976         __ orptr(mdo_addr, TypeEntries::type_unknown);
3977       }
3978     }
3979 
3980     __ bind(next);
3981   }
3982 }
3983 
3984 void LIR_Assembler::emit_delay(LIR_OpDelay*) {
3985   Unimplemented();
3986 }
3987 
3988 
3989 void LIR_Assembler::monitor_address(int monitor_no, LIR_Opr dst) {
3990   __ lea(dst-&gt;as_register(), frame_map()-&gt;address_for_monitor_lock(monitor_no));
3991 }
3992 
3993 
3994 void LIR_Assembler::align_backward_branch_target() {
3995   __ align(BytesPerWord);
3996 }
3997 
3998 
3999 void LIR_Assembler::negate(LIR_Opr left, LIR_Opr dest, LIR_Opr tmp) {
4000   if (left-&gt;is_single_cpu()) {
4001     __ negl(left-&gt;as_register());
4002     move_regs(left-&gt;as_register(), dest-&gt;as_register());
4003 
4004   } else if (left-&gt;is_double_cpu()) {
4005     Register lo = left-&gt;as_register_lo();
4006 #ifdef _LP64
4007     Register dst = dest-&gt;as_register_lo();
4008     __ movptr(dst, lo);
4009     __ negptr(dst);
4010 #else
4011     Register hi = left-&gt;as_register_hi();
4012     __ lneg(hi, lo);
4013     if (dest-&gt;as_register_lo() == hi) {
4014       assert(dest-&gt;as_register_hi() != lo, &quot;destroying register&quot;);
4015       move_regs(hi, dest-&gt;as_register_hi());
4016       move_regs(lo, dest-&gt;as_register_lo());
4017     } else {
4018       move_regs(lo, dest-&gt;as_register_lo());
4019       move_regs(hi, dest-&gt;as_register_hi());
4020     }
4021 #endif // _LP64
4022 
4023   } else if (dest-&gt;is_single_xmm()) {
4024 #ifdef _LP64
4025     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4026       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4027       assert_different_registers(left-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg());
4028       __ vpxor(dest-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg(), 2);
4029     }
4030     else
4031 #endif
4032     {
4033       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4034       if (left-&gt;as_xmm_float_reg() != dest-&gt;as_xmm_float_reg()) {
4035         __ movflt(dest-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg());
4036       }
4037       __ xorps(dest-&gt;as_xmm_float_reg(),
4038                ExternalAddress((address)float_signflip_pool));
4039     }
4040   } else if (dest-&gt;is_double_xmm()) {
4041 #ifdef _LP64
4042     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4043       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4044       assert_different_registers(left-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg());
4045       __ vpxor(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg(), 2);
4046     }
4047     else
4048 #endif
4049     {
4050       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4051       if (left-&gt;as_xmm_double_reg() != dest-&gt;as_xmm_double_reg()) {
4052         __ movdbl(dest-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg());
4053       }
4054       __ xorpd(dest-&gt;as_xmm_double_reg(),
4055                ExternalAddress((address)double_signflip_pool));
4056     }
4057 #ifndef _LP64
4058   } else if (left-&gt;is_single_fpu() || left-&gt;is_double_fpu()) {
4059     assert(left-&gt;fpu() == 0, &quot;arg must be on TOS&quot;);
4060     assert(dest-&gt;fpu() == 0, &quot;dest must be TOS&quot;);
4061     __ fchs();
4062 #endif // !_LP64
4063 
4064   } else {
4065     ShouldNotReachHere();
4066   }
4067 }
4068 
4069 
4070 void LIR_Assembler::leal(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
4071   assert(src-&gt;is_address(), &quot;must be an address&quot;);
4072   assert(dest-&gt;is_register(), &quot;must be a register&quot;);
4073 
4074   PatchingStub* patch = NULL;
4075   if (patch_code != lir_patch_none) {
4076     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
4077   }
4078 
4079   Register reg = dest-&gt;as_pointer_register();
4080   LIR_Address* addr = src-&gt;as_address_ptr();
4081   __ lea(reg, as_Address(addr));
4082 
4083   if (patch != NULL) {
4084     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
4085   }
4086 }
4087 
4088 
4089 
4090 void LIR_Assembler::rt_call(LIR_Opr result, address dest, const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info) {
4091   assert(!tmp-&gt;is_valid(), &quot;don&#39;t need temporary&quot;);
4092   __ call(RuntimeAddress(dest));
4093   if (info != NULL) {
4094     add_call_info_here(info);
4095   }
4096 }
4097 
4098 
4099 void LIR_Assembler::volatile_move_op(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info) {
4100   assert(type == T_LONG, &quot;only for volatile long fields&quot;);
4101 
4102   if (info != NULL) {
4103     add_debug_info_for_null_check_here(info);
4104   }
4105 
4106   if (src-&gt;is_double_xmm()) {
4107     if (dest-&gt;is_double_cpu()) {
4108 #ifdef _LP64
4109       __ movdq(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4110 #else
4111       __ movdl(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4112       __ psrlq(src-&gt;as_xmm_double_reg(), 32);
4113       __ movdl(dest-&gt;as_register_hi(), src-&gt;as_xmm_double_reg());
4114 #endif // _LP64
4115     } else if (dest-&gt;is_double_stack()) {
4116       __ movdbl(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()), src-&gt;as_xmm_double_reg());
4117     } else if (dest-&gt;is_address()) {
4118       __ movdbl(as_Address(dest-&gt;as_address_ptr()), src-&gt;as_xmm_double_reg());
4119     } else {
4120       ShouldNotReachHere();
4121     }
4122 
4123   } else if (dest-&gt;is_double_xmm()) {
4124     if (src-&gt;is_double_stack()) {
4125       __ movdbl(dest-&gt;as_xmm_double_reg(), frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4126     } else if (src-&gt;is_address()) {
4127       __ movdbl(dest-&gt;as_xmm_double_reg(), as_Address(src-&gt;as_address_ptr()));
4128     } else {
4129       ShouldNotReachHere();
4130     }
4131 
4132 #ifndef _LP64
4133   } else if (src-&gt;is_double_fpu()) {
4134     assert(src-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4135     if (dest-&gt;is_double_stack()) {
4136       __ fistp_d(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
4137     } else if (dest-&gt;is_address()) {
4138       __ fistp_d(as_Address(dest-&gt;as_address_ptr()));
4139     } else {
4140       ShouldNotReachHere();
4141     }
4142 
4143   } else if (dest-&gt;is_double_fpu()) {
4144     assert(dest-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4145     if (src-&gt;is_double_stack()) {
4146       __ fild_d(frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4147     } else if (src-&gt;is_address()) {
4148       __ fild_d(as_Address(src-&gt;as_address_ptr()));
4149     } else {
4150       ShouldNotReachHere();
4151     }
4152 #endif // !_LP64
4153 
4154   } else {
4155     ShouldNotReachHere();
4156   }
4157 }
4158 
4159 #ifdef ASSERT
4160 // emit run-time assertion
4161 void LIR_Assembler::emit_assert(LIR_OpAssert* op) {
4162   assert(op-&gt;code() == lir_assert, &quot;must be&quot;);
4163 
4164   if (op-&gt;in_opr1()-&gt;is_valid()) {
4165     assert(op-&gt;in_opr2()-&gt;is_valid(), &quot;both operands must be valid&quot;);
4166     comp_op(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op);
4167   } else {
4168     assert(op-&gt;in_opr2()-&gt;is_illegal(), &quot;both operands must be illegal&quot;);
4169     assert(op-&gt;condition() == lir_cond_always, &quot;no other conditions allowed&quot;);
4170   }
4171 
4172   Label ok;
4173   if (op-&gt;condition() != lir_cond_always) {
4174     Assembler::Condition acond = Assembler::zero;
4175     switch (op-&gt;condition()) {
4176       case lir_cond_equal:        acond = Assembler::equal;       break;
4177       case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
4178       case lir_cond_less:         acond = Assembler::less;        break;
4179       case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
4180       case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
4181       case lir_cond_greater:      acond = Assembler::greater;     break;
4182       case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
4183       case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
4184       default:                    ShouldNotReachHere();
4185     }
4186     __ jcc(acond, ok);
4187   }
4188   if (op-&gt;halt()) {
4189     const char* str = __ code_string(op-&gt;msg());
4190     __ stop(str);
4191   } else {
4192     breakpoint();
4193   }
4194   __ bind(ok);
4195 }
4196 #endif
4197 
4198 void LIR_Assembler::membar() {
4199   // QQQ sparc TSO uses this,
4200   __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad));
4201 }
4202 
4203 void LIR_Assembler::membar_acquire() {
4204   // No x86 machines currently require load fences
4205 }
4206 
4207 void LIR_Assembler::membar_release() {
4208   // No x86 machines currently require store fences
4209 }
4210 
4211 void LIR_Assembler::membar_loadload() {
4212   // no-op
4213   //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
4214 }
4215 
4216 void LIR_Assembler::membar_storestore() {
4217   // no-op
4218   //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
4219 }
4220 
4221 void LIR_Assembler::membar_loadstore() {
4222   // no-op
4223   //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
4224 }
4225 
4226 void LIR_Assembler::membar_storeload() {
4227   __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
4228 }
4229 
4230 void LIR_Assembler::on_spin_wait() {
4231   __ pause ();
4232 }
4233 
4234 void LIR_Assembler::get_thread(LIR_Opr result_reg) {
4235   assert(result_reg-&gt;is_register(), &quot;check&quot;);
4236 #ifdef _LP64
4237   // __ get_thread(result_reg-&gt;as_register_lo());
4238   __ mov(result_reg-&gt;as_register(), r15_thread);
4239 #else
4240   __ get_thread(result_reg-&gt;as_register());
4241 #endif // _LP64
4242 }
4243 
4244 void LIR_Assembler::check_orig_pc() {
4245   __ cmpptr(frame_map()-&gt;address_for_orig_pc_addr(), (int32_t)NULL_WORD);
4246 }
4247 
4248 void LIR_Assembler::peephole(LIR_List*) {
4249   // do nothing for now
4250 }
4251 
4252 void LIR_Assembler::atomic_op(LIR_Code code, LIR_Opr src, LIR_Opr data, LIR_Opr dest, LIR_Opr tmp) {
4253   assert(data == dest, &quot;xchg/xadd uses only 2 operands&quot;);
4254 
4255   if (data-&gt;type() == T_INT) {
4256     if (code == lir_xadd) {
4257       __ lock();
4258       __ xaddl(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register());
4259     } else {
4260       __ xchgl(data-&gt;as_register(), as_Address(src-&gt;as_address_ptr()));
4261     }
4262   } else if (data-&gt;is_oop()) {
4263     assert (code == lir_xchg, &quot;xadd for oops&quot;);
4264     Register obj = data-&gt;as_register();
4265 #ifdef _LP64
4266     if (UseCompressedOops) {
4267       __ encode_heap_oop(obj);
4268       __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4269       __ decode_heap_oop(obj);
4270     } else {
4271       __ xchgptr(obj, as_Address(src-&gt;as_address_ptr()));
4272     }
4273 #else
4274     __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4275 #endif
4276   } else if (data-&gt;type() == T_LONG) {
4277 #ifdef _LP64
4278     assert(data-&gt;as_register_lo() == data-&gt;as_register_hi(), &quot;should be a single register&quot;);
4279     if (code == lir_xadd) {
4280       __ lock();
4281       __ xaddq(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register_lo());
4282     } else {
4283       __ xchgq(data-&gt;as_register_lo(), as_Address(src-&gt;as_address_ptr()));
4284     }
4285 #else
4286     ShouldNotReachHere();
4287 #endif
4288   } else {
4289     ShouldNotReachHere();
4290   }
4291 }
4292 
4293 #undef __
<a name="4" id="anc4"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="4" type="hidden" />
</body>
</html>