#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 21 18:41:05 2020
# Process ID: 24476
# Current directory: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/image_filter/xsim_script.tcl}
# Log file: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/sim/verilog/xsim.log
# Journal file: C:/Resources/FPGA/IP/My_IPs/rgb_2_grayscale/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/image_filter/xsim_script.tcl
source image_filter.tcl
