// Seed: 905569216
module module_0 #(
    parameter id_8 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, _id_8, id_9, id_10[-1 : (  id_8  )  ==  1];
endmodule
module module_1 #(
    parameter id_13 = 32'd63,
    parameter id_15 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[1 : id_13],
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout logic [7:0] id_18;
  output wire id_17;
  input wire id_16;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_21,
      id_5,
      id_3,
      id_3
  );
  input wire _id_15;
  output supply0 id_14;
  output wire _id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  for (id_24 = id_20; -1; id_24 = ^id_3) assign id_14 = 1;
  logic id_25;
  ;
  assign id_18[id_15] = id_6;
endmodule
