<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="PWD" description="USB PHY Power-Down Register">
    <alias type="CMSIS" value="PWD"/>
    <reserved_bit_field offset="0" width="10" reset_value="0"/>
    <bit_field offset="10" width="1" name="TXPWDFS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_TXPWDFS(x)"/>
      <bit_field_value name="PWD_TXPWDFS_NORMAL" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_TXPWDFS_PWR_DWN" value="0b1" description="Power-down the USB full-speed drivers. This turns off the current starvation sources and puts the drivers into high-impedance output"/>
    </bit_field>
    <bit_field offset="11" width="1" name="TXPWDIBIAS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this bit to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_TXPWDIBIAS(x)"/>
      <bit_field_value name="PWD_TXPWDIBIAS_NORMAL" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_TXPWDIBIAS_PWR_DWN" value="0b1" description="Power-down the USB PHY current bias block for the transmitter. This bit should be set only when the USB is in suspend mode. This effectively powers down the entire USB transmit path"/>
    </bit_field>
    <bit_field offset="12" width="1" name="TXPWDV2I" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_TXPWDV2I(x)"/>
      <bit_field_value name="PWD_TXPWDV2I_NORMAL" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_TXPWDV2I_PWR_DWN" value="0b1" description="Power-down the USB PHY transmit V-to-I converter and the current mirror"/>
    </bit_field>
    <reserved_bit_field offset="13" width="4" reset_value="0"/>
    <bit_field offset="17" width="1" name="RXPWDENV" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_RXPWDENV(x)"/>
      <bit_field_value name="PWD_RXPWDENV_NORMAL" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_RXPWDENV_PWR_DWN" value="0b1" description="Power-down the USB high-speed receiver envelope detector (squelch signal)"/>
    </bit_field>
    <bit_field offset="18" width="1" name="RXPWD1PT1" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_RXPWD1PT1(x)"/>
      <bit_field_value name="PWD_RXPWD1PT1_NORMAL" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_RXPWD1PT1_PWR_DWN" value="0b1" description="Power-down the USB full-speed differential receiver."/>
    </bit_field>
    <bit_field offset="19" width="1" name="RXPWDDIFF" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_RXPWDDIFF(x)"/>
      <bit_field_value name="PWD_RXPWDDIFF_NORMAL" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_RXPWDDIFF_PWR_DWN" value="0b1" description="Power-down the USB high-speed differential receiver"/>
    </bit_field>
    <bit_field offset="20" width="1" name="RXPWDRX" access="RW" reset_value="0x1" description="This bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_RXPWDRX(x)"/>
      <bit_field_value name="PWD_RXPWDRX_NORMAL" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_RXPWDRX_PWR_DWN" value="0b1" description="Power-down the entire USB PHY receiver block except for the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="PWD_SET" description="USB PHY Power-Down Register">
    <alias type="CMSIS" value="PWD_SET"/>
    <reserved_bit_field offset="0" width="10" reset_value="0"/>
    <bit_field offset="10" width="1" name="TXPWDFS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_TXPWDFS(x)"/>
      <bit_field_value name="PWD_SET_TXPWDFS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_SET_TXPWDFS_0b1" value="0b1" description="Power-down the USB full-speed drivers. This turns off the current starvation sources and puts the drivers into high-impedance output"/>
    </bit_field>
    <bit_field offset="11" width="1" name="TXPWDIBIAS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this bit to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_TXPWDIBIAS(x)"/>
      <bit_field_value name="PWD_SET_TXPWDIBIAS_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_SET_TXPWDIBIAS_0b1" value="0b1" description="Power-down the USB PHY current bias block for the transmitter. This bit should be set only when the USB is in suspend mode. This effectively powers down the entire USB transmit path"/>
    </bit_field>
    <bit_field offset="12" width="1" name="TXPWDV2I" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_TXPWDV2I(x)"/>
      <bit_field_value name="PWD_SET_TXPWDV2I_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_SET_TXPWDV2I_0b1" value="0b1" description="Power-down the USB PHY transmit V-to-I converter and the current mirror"/>
    </bit_field>
    <reserved_bit_field offset="13" width="4" reset_value="0"/>
    <bit_field offset="17" width="1" name="RXPWDENV" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_RXPWDENV(x)"/>
      <bit_field_value name="PWD_SET_RXPWDENV_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_SET_RXPWDENV_0b1" value="0b1" description="Power-down the USB high-speed receiver envelope detector (squelch signal)"/>
    </bit_field>
    <bit_field offset="18" width="1" name="RXPWD1PT1" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_RXPWD1PT1(x)"/>
      <bit_field_value name="PWD_SET_RXPWD1PT1_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_SET_RXPWD1PT1_0b1" value="0b1" description="Power-down the USB full-speed differential receiver."/>
    </bit_field>
    <bit_field offset="19" width="1" name="RXPWDDIFF" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_RXPWDDIFF(x)"/>
      <bit_field_value name="PWD_SET_RXPWDDIFF_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_SET_RXPWDDIFF_0b1" value="0b1" description="Power-down the USB high-speed differential receiver"/>
    </bit_field>
    <bit_field offset="20" width="1" name="RXPWDRX" access="RW" reset_value="0x1" description="This bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_SET_RXPWDRX(x)"/>
      <bit_field_value name="PWD_SET_RXPWDRX_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_SET_RXPWDRX_0b1" value="0b1" description="Power-down the entire USB PHY receiver block except for the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="PWD_CLR" description="USB PHY Power-Down Register">
    <alias type="CMSIS" value="PWD_CLR"/>
    <reserved_bit_field offset="0" width="10" reset_value="0"/>
    <bit_field offset="10" width="1" name="TXPWDFS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_TXPWDFS(x)"/>
      <bit_field_value name="PWD_CLR_TXPWDFS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_CLR_TXPWDFS_0b1" value="0b1" description="Power-down the USB full-speed drivers. This turns off the current starvation sources and puts the drivers into high-impedance output"/>
    </bit_field>
    <bit_field offset="11" width="1" name="TXPWDIBIAS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this bit to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_TXPWDIBIAS(x)"/>
      <bit_field_value name="PWD_CLR_TXPWDIBIAS_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_CLR_TXPWDIBIAS_0b1" value="0b1" description="Power-down the USB PHY current bias block for the transmitter. This bit should be set only when the USB is in suspend mode. This effectively powers down the entire USB transmit path"/>
    </bit_field>
    <bit_field offset="12" width="1" name="TXPWDV2I" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_TXPWDV2I(x)"/>
      <bit_field_value name="PWD_CLR_TXPWDV2I_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_CLR_TXPWDV2I_0b1" value="0b1" description="Power-down the USB PHY transmit V-to-I converter and the current mirror"/>
    </bit_field>
    <reserved_bit_field offset="13" width="4" reset_value="0"/>
    <bit_field offset="17" width="1" name="RXPWDENV" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_RXPWDENV(x)"/>
      <bit_field_value name="PWD_CLR_RXPWDENV_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_CLR_RXPWDENV_0b1" value="0b1" description="Power-down the USB high-speed receiver envelope detector (squelch signal)"/>
    </bit_field>
    <bit_field offset="18" width="1" name="RXPWD1PT1" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_RXPWD1PT1(x)"/>
      <bit_field_value name="PWD_CLR_RXPWD1PT1_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_CLR_RXPWD1PT1_0b1" value="0b1" description="Power-down the USB full-speed differential receiver."/>
    </bit_field>
    <bit_field offset="19" width="1" name="RXPWDDIFF" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_RXPWDDIFF(x)"/>
      <bit_field_value name="PWD_CLR_RXPWDDIFF_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_CLR_RXPWDDIFF_0b1" value="0b1" description="Power-down the USB high-speed differential receiver"/>
    </bit_field>
    <bit_field offset="20" width="1" name="RXPWDRX" access="RW" reset_value="0x1" description="This bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_CLR_RXPWDRX(x)"/>
      <bit_field_value name="PWD_CLR_RXPWDRX_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_CLR_RXPWDRX_0b1" value="0b1" description="Power-down the entire USB PHY receiver block except for the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0xC" width="32" name="PWD_TOG" description="USB PHY Power-Down Register">
    <alias type="CMSIS" value="PWD_TOG"/>
    <reserved_bit_field offset="0" width="10" reset_value="0"/>
    <bit_field offset="10" width="1" name="TXPWDFS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_TXPWDFS(x)"/>
      <bit_field_value name="PWD_TOG_TXPWDFS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_TOG_TXPWDFS_0b1" value="0b1" description="Power-down the USB full-speed drivers. This turns off the current starvation sources and puts the drivers into high-impedance output"/>
    </bit_field>
    <bit_field offset="11" width="1" name="TXPWDIBIAS" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this bit to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_TXPWDIBIAS(x)"/>
      <bit_field_value name="PWD_TOG_TXPWDIBIAS_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_TOG_TXPWDIBIAS_0b1" value="0b1" description="Power-down the USB PHY current bias block for the transmitter. This bit should be set only when the USB is in suspend mode. This effectively powers down the entire USB transmit path"/>
    </bit_field>
    <bit_field offset="12" width="1" name="TXPWDV2I" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled. Note that these circuits are shared with the battery charge circuit. Setting this to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_TXPWDV2I(x)"/>
      <bit_field_value name="PWD_TOG_TXPWDV2I_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_TOG_TXPWDV2I_0b1" value="0b1" description="Power-down the USB PHY transmit V-to-I converter and the current mirror"/>
    </bit_field>
    <reserved_bit_field offset="13" width="4" reset_value="0"/>
    <bit_field offset="17" width="1" name="RXPWDENV" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_RXPWDENV(x)"/>
      <bit_field_value name="PWD_TOG_RXPWDENV_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_TOG_RXPWDENV_0b1" value="0b1" description="Power-down the USB high-speed receiver envelope detector (squelch signal)"/>
    </bit_field>
    <bit_field offset="18" width="1" name="RXPWD1PT1" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_RXPWD1PT1(x)"/>
      <bit_field_value name="PWD_TOG_RXPWD1PT1_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_TOG_RXPWD1PT1_0b1" value="0b1" description="Power-down the USB full-speed differential receiver."/>
    </bit_field>
    <bit_field offset="19" width="1" name="RXPWDDIFF" access="RW" reset_value="0x1" description="Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_RXPWDDIFF(x)"/>
      <bit_field_value name="PWD_TOG_RXPWDDIFF_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="PWD_TOG_RXPWDDIFF_0b1" value="0b1" description="Power-down the USB high-speed differential receiver"/>
    </bit_field>
    <bit_field offset="20" width="1" name="RXPWDRX" access="RW" reset_value="0x1" description="This bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_PWD_TOG_RXPWDRX(x)"/>
      <bit_field_value name="PWD_TOG_RXPWDRX_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="PWD_TOG_RXPWDRX_0b1" value="0b1" description="Power-down the entire USB PHY receiver block except for the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="TX" description="USB PHY Transmitter Control Register">
    <alias type="CMSIS" value="TX"/>
    <bit_field offset="0" width="4" name="D_CAL" access="RW" reset_value="0x7" description="Decode to trim the nominal 17.78mA current source for the High Speed TX drivers on USB_DP and USB_DM. This current is directly proportional to the amplitude of the High Speed TX eye diagram.">
      <alias type="CMSIS" value="USBPHY_TX_D_CAL(x)"/>
      <bit_field_value name="TX_D_CAL_0b0000" value="0b0000" description="Maximum current, approximately 19% above nominal."/>
      <bit_field_value name="TX_D_CAL_0b0111" value="0b0111" description="Nominal"/>
      <bit_field_value name="TX_D_CAL_0b1111" value="0b1111" description="Minimum current, approximately 19% below nominal."/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <bit_field offset="8" width="4" name="TXCAL45DM" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DM output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_TXCAL45DM(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="4" name="TXCAL45DP" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DP output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_TXCAL45DP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <bit_field offset="26" width="3" name="USBPHY_TX_EDGECTRL" access="RW" reset_value="0x4" description="Controls the edge-rate of the current sensing transistors used in HS transmit. NOT FOR CUSTOMER USE.">
      <alias type="CMSIS" value="USBPHY_TX_USBPHY_TX_EDGECTRL(x)"/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="TX_SET" description="USB PHY Transmitter Control Register">
    <alias type="CMSIS" value="TX_SET"/>
    <bit_field offset="0" width="4" name="D_CAL" access="RW" reset_value="0x7" description="Decode to trim the nominal 17.78mA current source for the High Speed TX drivers on USB_DP and USB_DM. This current is directly proportional to the amplitude of the High Speed TX eye diagram.">
      <alias type="CMSIS" value="USBPHY_TX_SET_D_CAL(x)"/>
      <bit_field_value name="TX_SET_D_CAL_0b0000" value="0b0000" description="Maximum current, approximately 19% above nominal."/>
      <bit_field_value name="TX_SET_D_CAL_0b0111" value="0b0111" description="Nominal"/>
      <bit_field_value name="TX_SET_D_CAL_0b1111" value="0b1111" description="Minimum current, approximately 19% below nominal."/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <bit_field offset="8" width="4" name="TXCAL45DM" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DM output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_SET_TXCAL45DM(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="4" name="TXCAL45DP" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DP output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_SET_TXCAL45DP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <bit_field offset="26" width="3" name="USBPHY_TX_EDGECTRL" access="RW" reset_value="0x4" description="Controls the edge-rate of the current sensing transistors used in HS transmit. NOT FOR CUSTOMER USE.">
      <alias type="CMSIS" value="USBPHY_TX_SET_USBPHY_TX_EDGECTRL(x)"/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x18" width="32" name="TX_CLR" description="USB PHY Transmitter Control Register">
    <alias type="CMSIS" value="TX_CLR"/>
    <bit_field offset="0" width="4" name="D_CAL" access="RW" reset_value="0x7" description="Decode to trim the nominal 17.78mA current source for the High Speed TX drivers on USB_DP and USB_DM. This current is directly proportional to the amplitude of the High Speed TX eye diagram.">
      <alias type="CMSIS" value="USBPHY_TX_CLR_D_CAL(x)"/>
      <bit_field_value name="TX_CLR_D_CAL_0b0000" value="0b0000" description="Maximum current, approximately 19% above nominal."/>
      <bit_field_value name="TX_CLR_D_CAL_0b0111" value="0b0111" description="Nominal"/>
      <bit_field_value name="TX_CLR_D_CAL_0b1111" value="0b1111" description="Minimum current, approximately 19% below nominal."/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <bit_field offset="8" width="4" name="TXCAL45DM" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DM output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_CLR_TXCAL45DM(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="4" name="TXCAL45DP" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DP output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_CLR_TXCAL45DP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <bit_field offset="26" width="3" name="USBPHY_TX_EDGECTRL" access="RW" reset_value="0x4" description="Controls the edge-rate of the current sensing transistors used in HS transmit. NOT FOR CUSTOMER USE.">
      <alias type="CMSIS" value="USBPHY_TX_CLR_USBPHY_TX_EDGECTRL(x)"/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x1C" width="32" name="TX_TOG" description="USB PHY Transmitter Control Register">
    <alias type="CMSIS" value="TX_TOG"/>
    <bit_field offset="0" width="4" name="D_CAL" access="RW" reset_value="0x7" description="Decode to trim the nominal 17.78mA current source for the High Speed TX drivers on USB_DP and USB_DM. This current is directly proportional to the amplitude of the High Speed TX eye diagram.">
      <alias type="CMSIS" value="USBPHY_TX_TOG_D_CAL(x)"/>
      <bit_field_value name="TX_TOG_D_CAL_0b0000" value="0b0000" description="Maximum current, approximately 19% above nominal."/>
      <bit_field_value name="TX_TOG_D_CAL_0b0111" value="0b0111" description="Nominal"/>
      <bit_field_value name="TX_TOG_D_CAL_0b1111" value="0b1111" description="Minimum current, approximately 19% below nominal."/>
    </bit_field>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <bit_field offset="8" width="4" name="TXCAL45DM" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DM output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_TOG_TXCAL45DM(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="4" name="TXCAL45DP" access="RW" reset_value="0x6" description="Decode to trim the nominal 45ohm series termination resistance to the USB_DP output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.">
      <alias type="CMSIS" value="USBPHY_TX_TOG_TXCAL45DP(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <bit_field offset="26" width="3" name="USBPHY_TX_EDGECTRL" access="RW" reset_value="0x4" description="Controls the edge-rate of the current sensing transistors used in HS transmit. NOT FOR CUSTOMER USE.">
      <alias type="CMSIS" value="USBPHY_TX_TOG_USBPHY_TX_EDGECTRL(x)"/>
    </bit_field>
    <reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x20" width="32" name="RX" description="USB PHY Receiver Control Register">
    <alias type="CMSIS" value="RX"/>
    <bit_field offset="0" width="3" name="ENVADJ" access="RW" reset_value="0" description="The ENVADJ field adjusts the trip point for the envelope detector. Values shown below are nominal DC settings to indicate effect of changing these bits. AC values measured during compliance testing will be somewhat higher.">
      <alias type="CMSIS" value="USBPHY_RX_ENVADJ(x)"/>
      <bit_field_value name="RX_ENVADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.1000 V"/>
      <bit_field_value name="RX_ENVADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.1125 V"/>
      <bit_field_value name="RX_ENVADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.1250 V"/>
      <bit_field_value name="RX_ENVADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.0875 V"/>
      <bit_field_value name="RX_ENVADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="DISCONADJ" access="RW" reset_value="0" description="The DISCONADJ field adjusts the trip point for the disconnect detector.">
      <alias type="CMSIS" value="USBPHY_RX_DISCONADJ(x)"/>
      <bit_field_value name="RX_DISCONADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.56875 V"/>
      <bit_field_value name="RX_DISCONADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.55000 V"/>
      <bit_field_value name="RX_DISCONADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.58125 V"/>
      <bit_field_value name="RX_DISCONADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.60000 V"/>
      <bit_field_value name="RX_DISCONADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="7" width="15" reset_value="0"/>
    <bit_field offset="22" width="1" name="RXDBYPASS" access="RW" reset_value="0" description="This test mode is intended for lab use only, replace FS differential receiver with DP single ended receiver.">
      <alias type="CMSIS" value="USBPHY_RX_RXDBYPASS(x)"/>
      <bit_field_value name="RX_RXDBYPASS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="RX_RXDBYPASS_0b1" value="0b1" description="Use the output of the USB_DP single-ended receiver in place of the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="23" width="9" reset_value="0"/>
  </register>
  <register offset="0x24" width="32" name="RX_SET" description="USB PHY Receiver Control Register">
    <alias type="CMSIS" value="RX_SET"/>
    <bit_field offset="0" width="3" name="ENVADJ" access="RW" reset_value="0" description="The ENVADJ field adjusts the trip point for the envelope detector. Values shown below are nominal DC settings to indicate effect of changing these bits. AC values measured during compliance testing will be somewhat higher.">
      <alias type="CMSIS" value="USBPHY_RX_SET_ENVADJ(x)"/>
      <bit_field_value name="RX_SET_ENVADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.1000 V"/>
      <bit_field_value name="RX_SET_ENVADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.1125 V"/>
      <bit_field_value name="RX_SET_ENVADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.1250 V"/>
      <bit_field_value name="RX_SET_ENVADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.0875 V"/>
      <bit_field_value name="RX_SET_ENVADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="DISCONADJ" access="RW" reset_value="0" description="The DISCONADJ field adjusts the trip point for the disconnect detector.">
      <alias type="CMSIS" value="USBPHY_RX_SET_DISCONADJ(x)"/>
      <bit_field_value name="RX_SET_DISCONADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.56875 V"/>
      <bit_field_value name="RX_SET_DISCONADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.55000 V"/>
      <bit_field_value name="RX_SET_DISCONADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.58125 V"/>
      <bit_field_value name="RX_SET_DISCONADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.60000 V"/>
      <bit_field_value name="RX_SET_DISCONADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="7" width="15" reset_value="0"/>
    <bit_field offset="22" width="1" name="RXDBYPASS" access="RW" reset_value="0" description="This test mode is intended for lab use only, replace FS differential receiver with DP single ended receiver.">
      <alias type="CMSIS" value="USBPHY_RX_SET_RXDBYPASS(x)"/>
      <bit_field_value name="RX_SET_RXDBYPASS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="RX_SET_RXDBYPASS_0b1" value="0b1" description="Use the output of the USB_DP single-ended receiver in place of the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="23" width="9" reset_value="0"/>
  </register>
  <register offset="0x28" width="32" name="RX_CLR" description="USB PHY Receiver Control Register">
    <alias type="CMSIS" value="RX_CLR"/>
    <bit_field offset="0" width="3" name="ENVADJ" access="RW" reset_value="0" description="The ENVADJ field adjusts the trip point for the envelope detector. Values shown below are nominal DC settings to indicate effect of changing these bits. AC values measured during compliance testing will be somewhat higher.">
      <alias type="CMSIS" value="USBPHY_RX_CLR_ENVADJ(x)"/>
      <bit_field_value name="RX_CLR_ENVADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.1000 V"/>
      <bit_field_value name="RX_CLR_ENVADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.1125 V"/>
      <bit_field_value name="RX_CLR_ENVADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.1250 V"/>
      <bit_field_value name="RX_CLR_ENVADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.0875 V"/>
      <bit_field_value name="RX_CLR_ENVADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="DISCONADJ" access="RW" reset_value="0" description="The DISCONADJ field adjusts the trip point for the disconnect detector.">
      <alias type="CMSIS" value="USBPHY_RX_CLR_DISCONADJ(x)"/>
      <bit_field_value name="RX_CLR_DISCONADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.56875 V"/>
      <bit_field_value name="RX_CLR_DISCONADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.55000 V"/>
      <bit_field_value name="RX_CLR_DISCONADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.58125 V"/>
      <bit_field_value name="RX_CLR_DISCONADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.60000 V"/>
      <bit_field_value name="RX_CLR_DISCONADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="7" width="15" reset_value="0"/>
    <bit_field offset="22" width="1" name="RXDBYPASS" access="RW" reset_value="0" description="This test mode is intended for lab use only, replace FS differential receiver with DP single ended receiver.">
      <alias type="CMSIS" value="USBPHY_RX_CLR_RXDBYPASS(x)"/>
      <bit_field_value name="RX_CLR_RXDBYPASS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="RX_CLR_RXDBYPASS_0b1" value="0b1" description="Use the output of the USB_DP single-ended receiver in place of the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="23" width="9" reset_value="0"/>
  </register>
  <register offset="0x2C" width="32" name="RX_TOG" description="USB PHY Receiver Control Register">
    <alias type="CMSIS" value="RX_TOG"/>
    <bit_field offset="0" width="3" name="ENVADJ" access="RW" reset_value="0" description="The ENVADJ field adjusts the trip point for the envelope detector. Values shown below are nominal DC settings to indicate effect of changing these bits. AC values measured during compliance testing will be somewhat higher.">
      <alias type="CMSIS" value="USBPHY_RX_TOG_ENVADJ(x)"/>
      <bit_field_value name="RX_TOG_ENVADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.1000 V"/>
      <bit_field_value name="RX_TOG_ENVADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.1125 V"/>
      <bit_field_value name="RX_TOG_ENVADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.1250 V"/>
      <bit_field_value name="RX_TOG_ENVADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.0875 V"/>
      <bit_field_value name="RX_TOG_ENVADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="DISCONADJ" access="RW" reset_value="0" description="The DISCONADJ field adjusts the trip point for the disconnect detector.">
      <alias type="CMSIS" value="USBPHY_RX_TOG_DISCONADJ(x)"/>
      <bit_field_value name="RX_TOG_DISCONADJ_0b000" value="0b000" description="Trip-Level Voltage is 0.56875 V"/>
      <bit_field_value name="RX_TOG_DISCONADJ_0b001" value="0b001" description="Trip-Level Voltage is 0.55000 V"/>
      <bit_field_value name="RX_TOG_DISCONADJ_0b010" value="0b010" description="Trip-Level Voltage is 0.58125 V"/>
      <bit_field_value name="RX_TOG_DISCONADJ_0b011" value="0b011" description="Trip-Level Voltage is 0.60000 V"/>
      <bit_field_value name="RX_TOG_DISCONADJ_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="7" width="15" reset_value="0"/>
    <bit_field offset="22" width="1" name="RXDBYPASS" access="RW" reset_value="0" description="This test mode is intended for lab use only, replace FS differential receiver with DP single ended receiver.">
      <alias type="CMSIS" value="USBPHY_RX_TOG_RXDBYPASS(x)"/>
      <bit_field_value name="RX_TOG_RXDBYPASS_0b0" value="0b0" description="Normal operation."/>
      <bit_field_value name="RX_TOG_RXDBYPASS_0b1" value="0b1" description="Use the output of the USB_DP single-ended receiver in place of the full-speed differential receiver"/>
    </bit_field>
    <reserved_bit_field offset="23" width="9" reset_value="0"/>
  </register>
  <register offset="0x30" width="32" name="CTRL" description="USB PHY General Control Register">
    <alias type="CMSIS" value="CTRL"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="ENHOSTDISCONDETECT" access="RW" reset_value="0" description="For host mode, enables high-speed disconnect detector. This signal allows the override of enabling the detection that is normally done in the UTMI controller. The UTMI controller enables this circuit whenever the host sends a start-of-frame packet. It shall be set after HS device is connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_ENHOSTDISCONDETECT(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <bit_field offset="3" width="1" name="HOSTDISCONDETECT_IRQ" access="RW" reset_value="0" description="Indicates that the device has disconnected in High-Speed mode. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_HOSTDISCONDETECT_IRQ(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ENDEVPLUGINDET" access="RW" reset_value="0" description="Enables non-standard resistive plugged-in detection">
      <alias type="CMSIS" value="USBPHY_CTRL_ENDEVPLUGINDET(x)"/>
      <bit_field_value name="CTRL_ENDEVPLUGINDET_0b0" value="0b0" description="Disables 200kohm pullup resistors on USB_DP and USB_DM pins (Default)"/>
      <bit_field_value name="CTRL_ENDEVPLUGINDET_0b1" value="0b1" description="Enables 200kohm pullup resistors on USB_DP and USB_DM pins"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="1" name="DEVPLUGIN_IRQ" access="RW" reset_value="0" description="Indicates that the device is connected. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_DEVPLUGIN_IRQ(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="ENUTMILEVEL2" access="RW" reset_value="0" description="Enables UTMI+ Level 2 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support a LS device.">
      <alias type="CMSIS" value="USBPHY_CTRL_ENUTMILEVEL2(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ENUTMILEVEL3" access="RW" reset_value="0" description="Enables UTMI+ Level 3 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support an external FS Hub with a LS device connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_ENUTMILEVEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <bit_field offset="18" width="1" name="AUTORESUME_EN" access="RW" reset_value="0" description="Enable the auto resume feature, when set, HW will use 32KHz clock to send Resume to respond to the device remote wakeup(for host mode only). It's useful when PLL is off and reference clock is also powered down.">
      <alias type="CMSIS" value="USBPHY_CTRL_AUTORESUME_EN(x)"/>
    </bit_field>
    <bit_field offset="19" width="1" name="ENAUTOCLR_CLKGATE" access="RW" reset_value="0" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_ENAUTOCLR_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="20" width="1" name="ENAUTOCLR_PHY_PWD" access="RW" reset_value="0" description="Enables the feature to auto-clear the PWD register bits in USBPHY_PWD if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_ENAUTOCLR_PHY_PWD(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="1" name="FSDLL_RST_EN" access="RW" reset_value="0" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.">
      <alias type="CMSIS" value="USBPHY_CTRL_FSDLL_RST_EN(x)"/>
    </bit_field>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <bit_field offset="27" width="1" name="OTG_ID_VALUE" access="RO" reset_value="0" description="Indicates the results of USB_ID pin while monitoring the cable plugged into the Micro- or Mini-AB receptacle. False (0) is when ID resistance is less than Ra_Plug_ID, indicating host (A) side. True (1) is when ID resistance is greater than Rb_Plug_ID, indicating device (B) side. Similar to the function of the OTGID_STATUS bit in the USBPHY_STATUS register, but OTG_ID_VALUE has debounce and system clock synchronization logic to filter the glitches on the USB_ID pad.">
      <alias type="CMSIS" value="USBPHY_CTRL_OTG_ID_VALUE(x)"/>
    </bit_field>
    <bit_field offset="28" width="1" name="HOST_FORCE_LS_SE0" access="RW" reset_value="0" description="Forces the next FS packet that is transmitted to have a EOP with low-speed timing. This bit is used in host mode for the resume sequence. After the packet is transferred, this bit is cleared. The design can use this function to force the LS SE0 or use the USBPHY_CTRL_UTMI_SUSPENDM to trigger this event when leaving suspend. This bit is used in conjunction with USBPHY_DEBUG_HOST_RESUME_DEBUG.">
      <alias type="CMSIS" value="USBPHY_CTRL_HOST_FORCE_LS_SE0(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="UTMI_SUSPENDM" access="RO" reset_value="0" description="Used by the PHY to indicate a powered-down state. If all the power-down bits in the USBPHY_PWD are enabled, UTMI_SUSPENDM will be 0, otherwise 1 when USB controller entering into Suspend mode. UTMI_SUSPENDM is negative logic, as required by the UTMI specification.">
      <alias type="CMSIS" value="USBPHY_CTRL_UTMI_SUSPENDM(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate UTMI Clocks. Clear to 0 to run clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated. Note this bit can be auto-cleared if there is any wakeup event when USB is suspended while ENAUTOCLR_CLKGATE bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SFTRST" access="RW" reset_value="0x1" description="Writing a 1 to this bit will soft-reset the USBPHY_PWD, USBPHY_TX, USBPHY_RX, and USBPHY_CTRL registers. Set to 0 to release the PHY from reset.">
      <alias type="CMSIS" value="USBPHY_CTRL_SFTRST(x)"/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="CTRL_SET" description="USB PHY General Control Register">
    <alias type="CMSIS" value="CTRL_SET"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="ENHOSTDISCONDETECT" access="RW" reset_value="0" description="For host mode, enables high-speed disconnect detector. This signal allows the override of enabling the detection that is normally done in the UTMI controller. The UTMI controller enables this circuit whenever the host sends a start-of-frame packet. It shall be set after HS device is connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_ENHOSTDISCONDETECT(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <bit_field offset="3" width="1" name="HOSTDISCONDETECT_IRQ" access="RW" reset_value="0" description="Indicates that the device has disconnected in High-Speed mode. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ENDEVPLUGINDET" access="RW" reset_value="0" description="Enables non-standard resistive plugged-in detection">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_ENDEVPLUGINDET(x)"/>
      <bit_field_value name="CTRL_SET_ENDEVPLUGINDET_0b0" value="0b0" description="Disables 200kohm pullup resistors on USB_DP and USB_DM pins (Default)"/>
      <bit_field_value name="CTRL_SET_ENDEVPLUGINDET_0b1" value="0b1" description="Enables 200kohm pullup resistors on USB_DP and USB_DM pins"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="1" name="DEVPLUGIN_IRQ" access="RW" reset_value="0" description="Indicates that the device is connected. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_DEVPLUGIN_IRQ(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="ENUTMILEVEL2" access="RW" reset_value="0" description="Enables UTMI+ Level 2 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support a LS device.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_ENUTMILEVEL2(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ENUTMILEVEL3" access="RW" reset_value="0" description="Enables UTMI+ Level 3 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support an external FS Hub with a LS device connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_ENUTMILEVEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <bit_field offset="18" width="1" name="AUTORESUME_EN" access="RW" reset_value="0" description="Enable the auto resume feature, when set, HW will use 32KHz clock to send Resume to respond to the device remote wakeup(for host mode only). It's useful when PLL is off and reference clock is also powered down.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_AUTORESUME_EN(x)"/>
    </bit_field>
    <bit_field offset="19" width="1" name="ENAUTOCLR_CLKGATE" access="RW" reset_value="0" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="20" width="1" name="ENAUTOCLR_PHY_PWD" access="RW" reset_value="0" description="Enables the feature to auto-clear the PWD register bits in USBPHY_PWD if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="1" name="FSDLL_RST_EN" access="RW" reset_value="0" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_FSDLL_RST_EN(x)"/>
    </bit_field>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <bit_field offset="27" width="1" name="OTG_ID_VALUE" access="RO" reset_value="0" description="Indicates the results of USB_ID pin while monitoring the cable plugged into the Micro- or Mini-AB receptacle. False (0) is when ID resistance is less than Ra_Plug_ID, indicating host (A) side. True (1) is when ID resistance is greater than Rb_Plug_ID, indicating device (B) side. Similar to the function of the OTGID_STATUS bit in the USBPHY_STATUS register, but OTG_ID_VALUE has debounce and system clock synchronization logic to filter the glitches on the USB_ID pad.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_OTG_ID_VALUE(x)"/>
    </bit_field>
    <bit_field offset="28" width="1" name="HOST_FORCE_LS_SE0" access="RW" reset_value="0" description="Forces the next FS packet that is transmitted to have a EOP with low-speed timing. This bit is used in host mode for the resume sequence. After the packet is transferred, this bit is cleared. The design can use this function to force the LS SE0 or use the USBPHY_CTRL_UTMI_SUSPENDM to trigger this event when leaving suspend. This bit is used in conjunction with USBPHY_DEBUG_HOST_RESUME_DEBUG.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_HOST_FORCE_LS_SE0(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="UTMI_SUSPENDM" access="RO" reset_value="0" description="Used by the PHY to indicate a powered-down state. If all the power-down bits in the USBPHY_PWD are enabled, UTMI_SUSPENDM will be 0, otherwise 1 when USB controller entering into Suspend mode. UTMI_SUSPENDM is negative logic, as required by the UTMI specification.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_UTMI_SUSPENDM(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate UTMI Clocks. Clear to 0 to run clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated. Note this bit can be auto-cleared if there is any wakeup event when USB is suspended while ENAUTOCLR_CLKGATE bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SFTRST" access="RW" reset_value="0x1" description="Writing a 1 to this bit will soft-reset the USBPHY_PWD, USBPHY_TX, USBPHY_RX, and USBPHY_CTRL registers. Set to 0 to release the PHY from reset.">
      <alias type="CMSIS" value="USBPHY_CTRL_SET_SFTRST(x)"/>
    </bit_field>
  </register>
  <register offset="0x38" width="32" name="CTRL_CLR" description="USB PHY General Control Register">
    <alias type="CMSIS" value="CTRL_CLR"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="ENHOSTDISCONDETECT" access="RW" reset_value="0" description="For host mode, enables high-speed disconnect detector. This signal allows the override of enabling the detection that is normally done in the UTMI controller. The UTMI controller enables this circuit whenever the host sends a start-of-frame packet. It shall be set after HS device is connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_ENHOSTDISCONDETECT(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <bit_field offset="3" width="1" name="HOSTDISCONDETECT_IRQ" access="RW" reset_value="0" description="Indicates that the device has disconnected in High-Speed mode. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ENDEVPLUGINDET" access="RW" reset_value="0" description="Enables non-standard resistive plugged-in detection">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_ENDEVPLUGINDET(x)"/>
      <bit_field_value name="CTRL_CLR_ENDEVPLUGINDET_0b0" value="0b0" description="Disables 200kohm pullup resistors on USB_DP and USB_DM pins (Default)"/>
      <bit_field_value name="CTRL_CLR_ENDEVPLUGINDET_0b1" value="0b1" description="Enables 200kohm pullup resistors on USB_DP and USB_DM pins"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="1" name="DEVPLUGIN_IRQ" access="RW" reset_value="0" description="Indicates that the device is connected. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_DEVPLUGIN_IRQ(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="ENUTMILEVEL2" access="RW" reset_value="0" description="Enables UTMI+ Level 2 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support a LS device.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_ENUTMILEVEL2(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ENUTMILEVEL3" access="RW" reset_value="0" description="Enables UTMI+ Level 3 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support an external FS Hub with a LS device connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_ENUTMILEVEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <bit_field offset="18" width="1" name="AUTORESUME_EN" access="RW" reset_value="0" description="Enable the auto resume feature, when set, HW will use 32KHz clock to send Resume to respond to the device remote wakeup(for host mode only). It's useful when PLL is off and reference clock is also powered down.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_AUTORESUME_EN(x)"/>
    </bit_field>
    <bit_field offset="19" width="1" name="ENAUTOCLR_CLKGATE" access="RW" reset_value="0" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="20" width="1" name="ENAUTOCLR_PHY_PWD" access="RW" reset_value="0" description="Enables the feature to auto-clear the PWD register bits in USBPHY_PWD if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="1" name="FSDLL_RST_EN" access="RW" reset_value="0" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_FSDLL_RST_EN(x)"/>
    </bit_field>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <bit_field offset="27" width="1" name="OTG_ID_VALUE" access="RO" reset_value="0" description="Indicates the results of USB_ID pin while monitoring the cable plugged into the Micro- or Mini-AB receptacle. False (0) is when ID resistance is less than Ra_Plug_ID, indicating host (A) side. True (1) is when ID resistance is greater than Rb_Plug_ID, indicating device (B) side. Similar to the function of the OTGID_STATUS bit in the USBPHY_STATUS register, but OTG_ID_VALUE has debounce and system clock synchronization logic to filter the glitches on the USB_ID pad.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_OTG_ID_VALUE(x)"/>
    </bit_field>
    <bit_field offset="28" width="1" name="HOST_FORCE_LS_SE0" access="RW" reset_value="0" description="Forces the next FS packet that is transmitted to have a EOP with low-speed timing. This bit is used in host mode for the resume sequence. After the packet is transferred, this bit is cleared. The design can use this function to force the LS SE0 or use the USBPHY_CTRL_UTMI_SUSPENDM to trigger this event when leaving suspend. This bit is used in conjunction with USBPHY_DEBUG_HOST_RESUME_DEBUG.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="UTMI_SUSPENDM" access="RO" reset_value="0" description="Used by the PHY to indicate a powered-down state. If all the power-down bits in the USBPHY_PWD are enabled, UTMI_SUSPENDM will be 0, otherwise 1 when USB controller entering into Suspend mode. UTMI_SUSPENDM is negative logic, as required by the UTMI specification.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_UTMI_SUSPENDM(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate UTMI Clocks. Clear to 0 to run clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated. Note this bit can be auto-cleared if there is any wakeup event when USB is suspended while ENAUTOCLR_CLKGATE bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SFTRST" access="RW" reset_value="0x1" description="Writing a 1 to this bit will soft-reset the USBPHY_PWD, USBPHY_TX, USBPHY_RX, and USBPHY_CTRL registers. Set to 0 to release the PHY from reset.">
      <alias type="CMSIS" value="USBPHY_CTRL_CLR_SFTRST(x)"/>
    </bit_field>
  </register>
  <register offset="0x3C" width="32" name="CTRL_TOG" description="USB PHY General Control Register">
    <alias type="CMSIS" value="CTRL_TOG"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="ENHOSTDISCONDETECT" access="RW" reset_value="0" description="For host mode, enables high-speed disconnect detector. This signal allows the override of enabling the detection that is normally done in the UTMI controller. The UTMI controller enables this circuit whenever the host sends a start-of-frame packet. It shall be set after HS device is connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_ENHOSTDISCONDETECT(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <bit_field offset="3" width="1" name="HOSTDISCONDETECT_IRQ" access="RW" reset_value="0" description="Indicates that the device has disconnected in High-Speed mode. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ENDEVPLUGINDET" access="RW" reset_value="0" description="Enables non-standard resistive plugged-in detection">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_ENDEVPLUGINDET(x)"/>
      <bit_field_value name="CTRL_TOG_ENDEVPLUGINDET_0b0" value="0b0" description="Disables 200kohm pullup resistors on USB_DP and USB_DM pins (Default)"/>
      <bit_field_value name="CTRL_TOG_ENDEVPLUGINDET_0b1" value="0b1" description="Enables 200kohm pullup resistors on USB_DP and USB_DM pins"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="1" name="DEVPLUGIN_IRQ" access="RW" reset_value="0" description="Indicates that the device is connected. Reset this bit by writing a 1 to the SCT clear address space and not by a general write.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_DEVPLUGIN_IRQ(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="ENUTMILEVEL2" access="RW" reset_value="0" description="Enables UTMI+ Level 2 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support a LS device.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_ENUTMILEVEL2(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ENUTMILEVEL3" access="RW" reset_value="0" description="Enables UTMI+ Level 3 operation for the USB HS PHY. This should be enabled if an Embedded Host use case needs to support an external FS Hub with a LS device connected.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_ENUTMILEVEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <bit_field offset="18" width="1" name="AUTORESUME_EN" access="RW" reset_value="0" description="Enable the auto resume feature, when set, HW will use 32KHz clock to send Resume to respond to the device remote wakeup(for host mode only). It's useful when PLL is off and reference clock is also powered down.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_AUTORESUME_EN(x)"/>
    </bit_field>
    <bit_field offset="19" width="1" name="ENAUTOCLR_CLKGATE" access="RW" reset_value="0" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="20" width="1" name="ENAUTOCLR_PHY_PWD" access="RW" reset_value="0" description="Enables the feature to auto-clear the PWD register bits in USBPHY_PWD if there is wakeup event while USB is suspended. This should be enabled if needed to support auto wakeup without software interaction.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="1" name="FSDLL_RST_EN" access="RW" reset_value="0" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_FSDLL_RST_EN(x)"/>
    </bit_field>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <bit_field offset="27" width="1" name="OTG_ID_VALUE" access="RO" reset_value="0" description="Indicates the results of USB_ID pin while monitoring the cable plugged into the Micro- or Mini-AB receptacle. False (0) is when ID resistance is less than Ra_Plug_ID, indicating host (A) side. True (1) is when ID resistance is greater than Rb_Plug_ID, indicating device (B) side. Similar to the function of the OTGID_STATUS bit in the USBPHY_STATUS register, but OTG_ID_VALUE has debounce and system clock synchronization logic to filter the glitches on the USB_ID pad.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_OTG_ID_VALUE(x)"/>
    </bit_field>
    <bit_field offset="28" width="1" name="HOST_FORCE_LS_SE0" access="RW" reset_value="0" description="Forces the next FS packet that is transmitted to have a EOP with low-speed timing. This bit is used in host mode for the resume sequence. After the packet is transferred, this bit is cleared. The design can use this function to force the LS SE0 or use the USBPHY_CTRL_UTMI_SUSPENDM to trigger this event when leaving suspend. This bit is used in conjunction with USBPHY_DEBUG_HOST_RESUME_DEBUG.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="UTMI_SUSPENDM" access="RO" reset_value="0" description="Used by the PHY to indicate a powered-down state. If all the power-down bits in the USBPHY_PWD are enabled, UTMI_SUSPENDM will be 0, otherwise 1 when USB controller entering into Suspend mode. UTMI_SUSPENDM is negative logic, as required by the UTMI specification.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_UTMI_SUSPENDM(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate UTMI Clocks. Clear to 0 to run clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated. Note this bit can be auto-cleared if there is any wakeup event when USB is suspended while ENAUTOCLR_CLKGATE bit of USBPHY_CTRL is enabled.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_CLKGATE(x)"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SFTRST" access="RW" reset_value="0x1" description="Writing a 1 to this bit will soft-reset the USBPHY_PWD, USBPHY_TX, USBPHY_RX, and USBPHY_CTRL registers. Set to 0 to release the PHY from reset.">
      <alias type="CMSIS" value="USBPHY_CTRL_TOG_SFTRST(x)"/>
    </bit_field>
  </register>
  <register offset="0x40" width="32" name="STATUS" description="USB PHY Status Register">
    <alias type="CMSIS" value="STATUS"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <bit_field offset="3" width="1" name="HOSTDISCONDETECT_STATUS" access="RO" reset_value="0" description="Indicates at the local host (downstream) port that the remote device has disconnected while in High-Speed mode.">
      <alias type="CMSIS" value="USBPHY_STATUS_HOSTDISCONDETECT_STATUS(x)"/>
      <bit_field_value name="STATUS_HOSTDISCONDETECT_STATUS_0b0" value="0b0" description="USB cable disconnect has not been detected at the local host"/>
      <bit_field_value name="STATUS_HOSTDISCONDETECT_STATUS_0b1" value="0b1" description="USB cable disconnect has been detected at the local host"/>
    </bit_field>
    <reserved_bit_field offset="4" width="2" reset_value="0"/>
    <bit_field offset="6" width="1" name="DEVPLUGIN_STATUS" access="RO" reset_value="0" description="Status indicator for non-standard resistive plugged-in detection">
      <alias type="CMSIS" value="USBPHY_STATUS_DEVPLUGIN_STATUS(x)"/>
      <bit_field_value name="STATUS_DEVPLUGIN_STATUS_0b0" value="0b0" description="No attachment to a USB host is detected"/>
      <bit_field_value name="STATUS_DEVPLUGIN_STATUS_0b1" value="0b1" description="Cable attachment to a USB host is detected"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="1" name="OTGID_STATUS" access="RW" reset_value="0" description="Indicates the results of USB_ID pin on the USB cable plugged into the local Micro- or Mini-AB receptacle. False (0) is when ID resistance to ground is less than Ra_Plug_ID, indicating host (A) side. True (1) is when ID resistance is greater than Rb_Plug_ID, indicating device (B) side.">
      <alias type="CMSIS" value="USBPHY_STATUS_OTGID_STATUS(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <bit_field offset="10" width="1" name="RESUME_STATUS" access="RO" reset_value="0" description="Indicates that the host is sending a wake-up after Suspend and has triggered an interrupt.">
      <alias type="CMSIS" value="USBPHY_STATUS_RESUME_STATUS(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="21" reset_value="0"/>
  </register>
  <register offset="0x50" width="32" name="DEBUG" description="USB PHY Debug Register">
    <alias type="CMSIS" value="DEBUG"/>
    <bit_field offset="0" width="1" name="OTGIDPIOLOCK" access="RW" reset_value="0" description="Once OTG ID from USBPHY_STATUS_OTGID_STATUS is sampled, use this to hold the value. This is to save power for the comparators that are used to determine the ID status.">
      <alias type="CMSIS" value="USBPHY_DEBUG_OTGIDPIOLOCK(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DEBUG_INTERFACE_HOLD" access="RW" reset_value="0" description="Use holding registers to assist in timing for external UTMI interface.">
      <alias type="CMSIS" value="USBPHY_DEBUG_DEBUG_INTERFACE_HOLD(x)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="HSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects whether to connect pulldown resistors on the USB_DP/USB_DM pins if the corresponding pulldown overdrive mode is enabled through USBPHY_DEBUG[5:4} Set bit 3 to value 1'b1 to connect the 15ohm pulldown on USB_DP line. Set bit 2 to value 1'b1 to connect the 15ohm pulldown on the USB_DM line. Clear both bits to value 2'b00 to disconnect the pulldowns in override mode.">
      <alias type="CMSIS" value="USBPHY_DEBUG_HSTPULLDOWN(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="ENHSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects host pulldown overdrive mode. Set bit 5 to value 1'b1 to override the control of the USB_DP 15kohm pulldown. Set bit 4 to value 1'b1 to override the control of the USB_DM 15ohm pulldown. Clear both bits to value 2'b00 to disable the host pulldown overdrive mode. When in host pulldown overdrive mode, the connection of the individual pulldown resistors is further controlled by the USBPHY_DEBUG[3:2] bit field.">
      <alias type="CMSIS" value="USBPHY_DEBUG_ENHSTPULLDOWN(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="4" name="TX2RXCOUNT" access="RW" reset_value="0" description="Delay in between the end of transmit to the beginning of receive. This is a Johnson count value and thus will count to 8.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TX2RXCOUNT(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ENTX2RXCOUNT" access="RW" reset_value="0" description="Set this bit to allow a countdown to transition in between TX and RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_ENTX2RXCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="SQUELCHRESETCOUNT" access="RW" reset_value="0x18" description="Delay in between the detection of squelch to the reset of high-speed RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SQUELCHRESETCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="1" name="ENSQUELCHRESET" access="RW" reset_value="0x1" description="Set bit to allow squelch to reset high-speed receive.">
      <alias type="CMSIS" value="USBPHY_DEBUG_ENSQUELCHRESET(x)"/>
    </bit_field>
    <bit_field offset="25" width="4" name="SQUELCHRESETLENGTH" access="RW" reset_value="0xF" description="Duration of RESET in terms of the number of 480-MHz cycles.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SQUELCHRESETLENGTH(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="HOST_RESUME_DEBUG" access="RW" reset_value="0x1" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.">
      <alias type="CMSIS" value="USBPHY_DEBUG_HOST_RESUME_DEBUG(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate Test Clocks. Clear to 0 for running clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLKGATE(x)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x54" width="32" name="DEBUG_SET" description="USB PHY Debug Register">
    <alias type="CMSIS" value="DEBUG_SET"/>
    <bit_field offset="0" width="1" name="OTGIDPIOLOCK" access="RW" reset_value="0" description="Once OTG ID from USBPHY_STATUS_OTGID_STATUS is sampled, use this to hold the value. This is to save power for the comparators that are used to determine the ID status.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_OTGIDPIOLOCK(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DEBUG_INTERFACE_HOLD" access="RW" reset_value="0" description="Use holding registers to assist in timing for external UTMI interface.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD(x)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="HSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects whether to connect pulldown resistors on the USB_DP/USB_DM pins if the corresponding pulldown overdrive mode is enabled through USBPHY_DEBUG[5:4} Set bit 3 to value 1'b1 to connect the 15ohm pulldown on USB_DP line. Set bit 2 to value 1'b1 to connect the 15ohm pulldown on the USB_DM line. Clear both bits to value 2'b00 to disconnect the pulldowns in override mode.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_HSTPULLDOWN(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="ENHSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects host pulldown overdrive mode. Set bit 5 to value 1'b1 to override the control of the USB_DP 15kohm pulldown. Set bit 4 to value 1'b1 to override the control of the USB_DM 15ohm pulldown. Clear both bits to value 2'b00 to disable the host pulldown overdrive mode. When in host pulldown overdrive mode, the connection of the individual pulldown resistors is further controlled by the USBPHY_DEBUG[3:2] bit field.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_ENHSTPULLDOWN(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="4" name="TX2RXCOUNT" access="RW" reset_value="0" description="Delay in between the end of transmit to the beginning of receive. This is a Johnson count value and thus will count to 8.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_TX2RXCOUNT(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ENTX2RXCOUNT" access="RW" reset_value="0" description="Set this bit to allow a countdown to transition in between TX and RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_ENTX2RXCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="SQUELCHRESETCOUNT" access="RW" reset_value="0x18" description="Delay in between the detection of squelch to the reset of high-speed RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_SQUELCHRESETCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="1" name="ENSQUELCHRESET" access="RW" reset_value="0x1" description="Set bit to allow squelch to reset high-speed receive.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_ENSQUELCHRESET(x)"/>
    </bit_field>
    <bit_field offset="25" width="4" name="SQUELCHRESETLENGTH" access="RW" reset_value="0xF" description="Duration of RESET in terms of the number of 480-MHz cycles.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_SQUELCHRESETLENGTH(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="HOST_RESUME_DEBUG" access="RW" reset_value="0x1" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_HOST_RESUME_DEBUG(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate Test Clocks. Clear to 0 for running clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated.">
      <alias type="CMSIS" value="USBPHY_DEBUG_SET_CLKGATE(x)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x58" width="32" name="DEBUG_CLR" description="USB PHY Debug Register">
    <alias type="CMSIS" value="DEBUG_CLR"/>
    <bit_field offset="0" width="1" name="OTGIDPIOLOCK" access="RW" reset_value="0" description="Once OTG ID from USBPHY_STATUS_OTGID_STATUS is sampled, use this to hold the value. This is to save power for the comparators that are used to determine the ID status.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_OTGIDPIOLOCK(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DEBUG_INTERFACE_HOLD" access="RW" reset_value="0" description="Use holding registers to assist in timing for external UTMI interface.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD(x)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="HSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects whether to connect pulldown resistors on the USB_DP/USB_DM pins if the corresponding pulldown overdrive mode is enabled through USBPHY_DEBUG[5:4} Set bit 3 to value 1'b1 to connect the 15ohm pulldown on USB_DP line. Set bit 2 to value 1'b1 to connect the 15ohm pulldown on the USB_DM line. Clear both bits to value 2'b00 to disconnect the pulldowns in override mode.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_HSTPULLDOWN(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="ENHSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects host pulldown overdrive mode. Set bit 5 to value 1'b1 to override the control of the USB_DP 15kohm pulldown. Set bit 4 to value 1'b1 to override the control of the USB_DM 15ohm pulldown. Clear both bits to value 2'b00 to disable the host pulldown overdrive mode. When in host pulldown overdrive mode, the connection of the individual pulldown resistors is further controlled by the USBPHY_DEBUG[3:2] bit field.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_ENHSTPULLDOWN(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="4" name="TX2RXCOUNT" access="RW" reset_value="0" description="Delay in between the end of transmit to the beginning of receive. This is a Johnson count value and thus will count to 8.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_TX2RXCOUNT(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ENTX2RXCOUNT" access="RW" reset_value="0" description="Set this bit to allow a countdown to transition in between TX and RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_ENTX2RXCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="SQUELCHRESETCOUNT" access="RW" reset_value="0x18" description="Delay in between the detection of squelch to the reset of high-speed RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="1" name="ENSQUELCHRESET" access="RW" reset_value="0x1" description="Set bit to allow squelch to reset high-speed receive.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_ENSQUELCHRESET(x)"/>
    </bit_field>
    <bit_field offset="25" width="4" name="SQUELCHRESETLENGTH" access="RW" reset_value="0xF" description="Duration of RESET in terms of the number of 480-MHz cycles.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="HOST_RESUME_DEBUG" access="RW" reset_value="0x1" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate Test Clocks. Clear to 0 for running clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated.">
      <alias type="CMSIS" value="USBPHY_DEBUG_CLR_CLKGATE(x)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x5C" width="32" name="DEBUG_TOG" description="USB PHY Debug Register">
    <alias type="CMSIS" value="DEBUG_TOG"/>
    <bit_field offset="0" width="1" name="OTGIDPIOLOCK" access="RW" reset_value="0" description="Once OTG ID from USBPHY_STATUS_OTGID_STATUS is sampled, use this to hold the value. This is to save power for the comparators that are used to determine the ID status.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_OTGIDPIOLOCK(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DEBUG_INTERFACE_HOLD" access="RW" reset_value="0" description="Use holding registers to assist in timing for external UTMI interface.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD(x)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="HSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects whether to connect pulldown resistors on the USB_DP/USB_DM pins if the corresponding pulldown overdrive mode is enabled through USBPHY_DEBUG[5:4} Set bit 3 to value 1'b1 to connect the 15ohm pulldown on USB_DP line. Set bit 2 to value 1'b1 to connect the 15ohm pulldown on the USB_DM line. Clear both bits to value 2'b00 to disconnect the pulldowns in override mode.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_HSTPULLDOWN(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="ENHSTPULLDOWN" access="RW" reset_value="0" description="This bit field selects host pulldown overdrive mode. Set bit 5 to value 1'b1 to override the control of the USB_DP 15kohm pulldown. Set bit 4 to value 1'b1 to override the control of the USB_DM 15ohm pulldown. Clear both bits to value 2'b00 to disable the host pulldown overdrive mode. When in host pulldown overdrive mode, the connection of the individual pulldown resistors is further controlled by the USBPHY_DEBUG[3:2] bit field.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_ENHSTPULLDOWN(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="4" name="TX2RXCOUNT" access="RW" reset_value="0" description="Delay in between the end of transmit to the beginning of receive. This is a Johnson count value and thus will count to 8.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_TX2RXCOUNT(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ENTX2RXCOUNT" access="RW" reset_value="0" description="Set this bit to allow a countdown to transition in between TX and RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_ENTX2RXCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="3" reset_value="0"/>
    <bit_field offset="16" width="5" name="SQUELCHRESETCOUNT" access="RW" reset_value="0x18" description="Delay in between the detection of squelch to the reset of high-speed RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="3" reset_value="0"/>
    <bit_field offset="24" width="1" name="ENSQUELCHRESET" access="RW" reset_value="0x1" description="Set bit to allow squelch to reset high-speed receive.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_ENSQUELCHRESET(x)"/>
    </bit_field>
    <bit_field offset="25" width="4" name="SQUELCHRESETLENGTH" access="RW" reset_value="0xF" description="Duration of RESET in terms of the number of 480-MHz cycles.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH(x)"/>
    </bit_field>
    <bit_field offset="29" width="1" name="HOST_RESUME_DEBUG" access="RW" reset_value="0x1" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="CLKGATE" access="RW" reset_value="0x1" description="Gate Test Clocks. Clear to 0 for running clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated.">
      <alias type="CMSIS" value="USBPHY_DEBUG_TOG_CLKGATE(x)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x60" width="32" name="DEBUG0_STATUS" description="UTMI Debug Status Register 0">
    <alias type="CMSIS" value="DEBUG0_STATUS"/>
    <bit_field offset="0" width="16" name="LOOP_BACK_FAIL_COUNT" access="RO" reset_value="0" description="Running count of the failed pseudo-random generator loopback. Each time entering testmode, counter goes to 900D and will count up for every detected packet failure in digital/analog loopback tests.">
      <alias type="CMSIS" value="USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT(x)"/>
    </bit_field>
    <bit_field offset="16" width="10" name="UTMI_RXERROR_FAIL_COUNT" access="RO" reset_value="0" description="Running count of the UTMI_RXERROR.">
      <alias type="CMSIS" value="USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT(x)"/>
    </bit_field>
    <bit_field offset="26" width="6" name="SQUELCH_COUNT" access="RO" reset_value="0" description="Running count of the squelch reset instead of normal end for HS RX.">
      <alias type="CMSIS" value="USBPHY_DEBUG0_STATUS_SQUELCH_COUNT(x)"/>
    </bit_field>
  </register>
  <register offset="0x70" width="32" name="DEBUG1" description="UTMI Debug Status Register 1">
    <alias type="CMSIS" value="DEBUG1"/>
    <reserved_bit_field offset="0" width="13" reset_value="0x1000"/>
    <bit_field offset="13" width="2" name="ENTAILADJVD" access="RW" reset_value="0" description="Delay increment of the rise of squelch:">
      <alias type="CMSIS" value="USBPHY_DEBUG1_ENTAILADJVD(x)"/>
      <bit_field_value name="DEBUG1_ENTAILADJVD_0b00" value="0b00" description="Delay is nominal"/>
      <bit_field_value name="DEBUG1_ENTAILADJVD_0b01" value="0b01" description="Delay is +20%"/>
      <bit_field_value name="DEBUG1_ENTAILADJVD_0b10" value="0b10" description="Delay is -20%"/>
      <bit_field_value name="DEBUG1_ENTAILADJVD_0b11" value="0b11" description="Delay is -40%"/>
    </bit_field>
    <reserved_bit_field offset="15" width="17" reset_value="0"/>
  </register>
  <register offset="0x74" width="32" name="DEBUG1_SET" description="UTMI Debug Status Register 1">
    <alias type="CMSIS" value="DEBUG1_SET"/>
    <reserved_bit_field offset="0" width="13" reset_value="0x1000"/>
    <bit_field offset="13" width="2" name="ENTAILADJVD" access="RW" reset_value="0" description="Delay increment of the rise of squelch:">
      <alias type="CMSIS" value="USBPHY_DEBUG1_SET_ENTAILADJVD(x)"/>
      <bit_field_value name="DEBUG1_SET_ENTAILADJVD_0b00" value="0b00" description="Delay is nominal"/>
      <bit_field_value name="DEBUG1_SET_ENTAILADJVD_0b01" value="0b01" description="Delay is +20%"/>
      <bit_field_value name="DEBUG1_SET_ENTAILADJVD_0b10" value="0b10" description="Delay is -20%"/>
      <bit_field_value name="DEBUG1_SET_ENTAILADJVD_0b11" value="0b11" description="Delay is -40%"/>
    </bit_field>
    <reserved_bit_field offset="15" width="17" reset_value="0"/>
  </register>
  <register offset="0x78" width="32" name="DEBUG1_CLR" description="UTMI Debug Status Register 1">
    <alias type="CMSIS" value="DEBUG1_CLR"/>
    <reserved_bit_field offset="0" width="13" reset_value="0x1000"/>
    <bit_field offset="13" width="2" name="ENTAILADJVD" access="RW" reset_value="0" description="Delay increment of the rise of squelch:">
      <alias type="CMSIS" value="USBPHY_DEBUG1_CLR_ENTAILADJVD(x)"/>
      <bit_field_value name="DEBUG1_CLR_ENTAILADJVD_0b00" value="0b00" description="Delay is nominal"/>
      <bit_field_value name="DEBUG1_CLR_ENTAILADJVD_0b01" value="0b01" description="Delay is +20%"/>
      <bit_field_value name="DEBUG1_CLR_ENTAILADJVD_0b10" value="0b10" description="Delay is -20%"/>
      <bit_field_value name="DEBUG1_CLR_ENTAILADJVD_0b11" value="0b11" description="Delay is -40%"/>
    </bit_field>
    <reserved_bit_field offset="15" width="17" reset_value="0"/>
  </register>
  <register offset="0x7C" width="32" name="DEBUG1_TOG" description="UTMI Debug Status Register 1">
    <alias type="CMSIS" value="DEBUG1_TOG"/>
    <reserved_bit_field offset="0" width="13" reset_value="0x1000"/>
    <bit_field offset="13" width="2" name="ENTAILADJVD" access="RW" reset_value="0" description="Delay increment of the rise of squelch:">
      <alias type="CMSIS" value="USBPHY_DEBUG1_TOG_ENTAILADJVD(x)"/>
      <bit_field_value name="DEBUG1_TOG_ENTAILADJVD_0b00" value="0b00" description="Delay is nominal"/>
      <bit_field_value name="DEBUG1_TOG_ENTAILADJVD_0b01" value="0b01" description="Delay is +20%"/>
      <bit_field_value name="DEBUG1_TOG_ENTAILADJVD_0b10" value="0b10" description="Delay is -20%"/>
      <bit_field_value name="DEBUG1_TOG_ENTAILADJVD_0b11" value="0b11" description="Delay is -40%"/>
    </bit_field>
    <reserved_bit_field offset="15" width="17" reset_value="0"/>
  </register>
  <register offset="0x80" width="32" name="VERSION" description="UTMI RTL Version">
    <alias type="CMSIS" value="VERSION"/>
    <bit_field offset="0" width="16" name="STEP" access="RO" reset_value="0" description="Fixed read-only value reflecting the stepping of the RTL version.">
      <alias type="CMSIS" value="USBPHY_VERSION_STEP(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="MINOR" access="RO" reset_value="0x3" description="Fixed read-only value reflecting the MINOR field of the RTL version.">
      <alias type="CMSIS" value="USBPHY_VERSION_MINOR(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="MAJOR" access="RO" reset_value="0x4" description="Fixed read-only value reflecting the MAJOR field of the RTL version.">
      <alias type="CMSIS" value="USBPHY_VERSION_MAJOR(x)"/>
    </bit_field>
  </register>
  <register offset="0xA0" width="32" name="PLL_SIC" description="USB PHY PLL Control/Status Register">
    <alias type="CMSIS" value="PLL_SIC"/>
    <bit_field offset="0" width="2" name="PLL_DIV_SEL" access="RW" reset_value="0" description="This field controls the USB PLL feedback loop divider. The USB PLL is designed to produce a 480MHz output clock. This bit field allows use of different frequency signals for the PLL reference clock input connected to the OSCCLK signal from the system oscillator. When override is enabled through USBPHY_TRIM_OVERRIDE_EN[0], the USB PLL will use this register value.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_DIV_SEL(x)"/>
      <bit_field_value name="PLL_SIC_PLL_DIV_SEL_F24MHz" value="0b00" description="PLL reference frequency = 24MHz"/>
      <bit_field_value name="PLL_SIC_PLL_DIV_SEL_F16MHz" value="0b01" description="PLL reference frequency = 16MHz"/>
      <bit_field_value name="PLL_SIC_PLL_DIV_SEL_F12MHz" value="0b1?" description="PLL reference frequency = 12MHz"/>
    </bit_field>
    <reserved_bit_field offset="2" width="3" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="PLL_EN_USB_CLKS" access="RW" reset_value="0" description="Enable the USB clock output from the USB PHY PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_EN_USB_CLKS(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <bit_field offset="11" width="1" name="PLL_HOLD_RING_OFF" access="RW" reset_value="0" description="Analog debug bit. Not for customer use. This bit field must remain at value 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_HOLD_RING_OFF(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="PLL_POWER" access="RW" reset_value="0" description="Power up the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_POWER(x)"/>
    </bit_field>
    <bit_field offset="13" width="1" name="PLL_ENABLE" access="RW" reset_value="0x1" description="Enable the clock output from the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_ENABLE(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="1" name="PLL_BYPASS" access="RW" reset_value="0x1" description="Bypass the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_BYPASS(x)"/>
    </bit_field>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="13" reset_value="0"/>
    <bit_field offset="31" width="1" name="PLL_LOCK" access="RO" reset_value="0" description="USB PLL lock status indicator">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_PLL_LOCK(x)"/>
      <bit_field_value name="PLL_SIC_PLL_LOCK_NOT_LOCKED" value="0b0" description="PLL is not currently locked"/>
      <bit_field_value name="PLL_SIC_PLL_LOCK_LOCKED" value="0b1" description="PLL is currently locked"/>
    </bit_field>
  </register>
  <register offset="0xA4" width="32" name="PLL_SIC_SET" description="USB PHY PLL Control/Status Register">
    <alias type="CMSIS" value="PLL_SIC_SET"/>
    <bit_field offset="0" width="2" name="PLL_DIV_SEL" access="RW" reset_value="0" description="This field controls the USB PLL feedback loop divider. The USB PLL is designed to produce a 480MHz output clock. This bit field allows use of different frequency signals for the PLL reference clock input connected to the OSCCLK signal from the system oscillator. When override is enabled through USBPHY_TRIM_OVERRIDE_EN[0], the USB PLL will use this register value.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_DIV_SEL(x)"/>
      <bit_field_value name="PLL_SIC_SET_PLL_DIV_SEL_0b00" value="0b00" description="PLL reference frequency = 24MHz"/>
      <bit_field_value name="PLL_SIC_SET_PLL_DIV_SEL_0b01" value="0b01" description="PLL reference frequency = 16MHz"/>
      <bit_field_value name="PLL_SIC_SET_PLL_DIV_SEL_0b1x" value="0b1?" description="PLL reference frequency = 12MHz"/>
    </bit_field>
    <reserved_bit_field offset="2" width="3" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="PLL_EN_USB_CLKS" access="RW" reset_value="0" description="Enable the USB clock output from the USB PHY PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_EN_USB_CLKS(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <bit_field offset="11" width="1" name="PLL_HOLD_RING_OFF" access="RW" reset_value="0" description="Analog debug bit. Not for customer use. This bit field must remain at value 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_HOLD_RING_OFF(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="PLL_POWER" access="RW" reset_value="0" description="Power up the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_POWER(x)"/>
    </bit_field>
    <bit_field offset="13" width="1" name="PLL_ENABLE" access="RW" reset_value="0x1" description="Enable the clock output from the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_ENABLE(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="1" name="PLL_BYPASS" access="RW" reset_value="0x1" description="Bypass the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_BYPASS(x)"/>
    </bit_field>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="13" reset_value="0"/>
    <bit_field offset="31" width="1" name="PLL_LOCK" access="RO" reset_value="0" description="USB PLL lock status indicator">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_SET_PLL_LOCK(x)"/>
      <bit_field_value name="PLL_SIC_SET_PLL_LOCK_0b0" value="0b0" description="PLL is not currently locked"/>
      <bit_field_value name="PLL_SIC_SET_PLL_LOCK_0b1" value="0b1" description="PLL is currently locked"/>
    </bit_field>
  </register>
  <register offset="0xA8" width="32" name="PLL_SIC_CLR" description="USB PHY PLL Control/Status Register">
    <alias type="CMSIS" value="PLL_SIC_CLR"/>
    <bit_field offset="0" width="2" name="PLL_DIV_SEL" access="RW" reset_value="0" description="This field controls the USB PLL feedback loop divider. The USB PLL is designed to produce a 480MHz output clock. This bit field allows use of different frequency signals for the PLL reference clock input connected to the OSCCLK signal from the system oscillator. When override is enabled through USBPHY_TRIM_OVERRIDE_EN[0], the USB PLL will use this register value.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_DIV_SEL(x)"/>
      <bit_field_value name="PLL_SIC_CLR_PLL_DIV_SEL_0b00" value="0b00" description="PLL reference frequency = 24MHz"/>
      <bit_field_value name="PLL_SIC_CLR_PLL_DIV_SEL_0b01" value="0b01" description="PLL reference frequency = 16MHz"/>
      <bit_field_value name="PLL_SIC_CLR_PLL_DIV_SEL_0b1x" value="0b1?" description="PLL reference frequency = 12MHz"/>
    </bit_field>
    <reserved_bit_field offset="2" width="3" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="PLL_EN_USB_CLKS" access="RW" reset_value="0" description="Enable the USB clock output from the USB PHY PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_EN_USB_CLKS(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <bit_field offset="11" width="1" name="PLL_HOLD_RING_OFF" access="RW" reset_value="0" description="Analog debug bit. Not for customer use. This bit field must remain at value 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_HOLD_RING_OFF(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="PLL_POWER" access="RW" reset_value="0" description="Power up the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_POWER(x)"/>
    </bit_field>
    <bit_field offset="13" width="1" name="PLL_ENABLE" access="RW" reset_value="0x1" description="Enable the clock output from the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_ENABLE(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="1" name="PLL_BYPASS" access="RW" reset_value="0x1" description="Bypass the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_BYPASS(x)"/>
    </bit_field>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="13" reset_value="0"/>
    <bit_field offset="31" width="1" name="PLL_LOCK" access="RO" reset_value="0" description="USB PLL lock status indicator">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_CLR_PLL_LOCK(x)"/>
      <bit_field_value name="PLL_SIC_CLR_PLL_LOCK_0b0" value="0b0" description="PLL is not currently locked"/>
      <bit_field_value name="PLL_SIC_CLR_PLL_LOCK_0b1" value="0b1" description="PLL is currently locked"/>
    </bit_field>
  </register>
  <register offset="0xAC" width="32" name="PLL_SIC_TOG" description="USB PHY PLL Control/Status Register">
    <alias type="CMSIS" value="PLL_SIC_TOG"/>
    <bit_field offset="0" width="2" name="PLL_DIV_SEL" access="RW" reset_value="0" description="This field controls the USB PLL feedback loop divider. The USB PLL is designed to produce a 480MHz output clock. This bit field allows use of different frequency signals for the PLL reference clock input connected to the OSCCLK signal from the system oscillator. When override is enabled through USBPHY_TRIM_OVERRIDE_EN[0], the USB PLL will use this register value.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_DIV_SEL(x)"/>
      <bit_field_value name="PLL_SIC_TOG_PLL_DIV_SEL_0b00" value="0b00" description="PLL reference frequency = 24MHz"/>
      <bit_field_value name="PLL_SIC_TOG_PLL_DIV_SEL_0b01" value="0b01" description="PLL reference frequency = 16MHz"/>
      <bit_field_value name="PLL_SIC_TOG_PLL_DIV_SEL_0b1x" value="0b1?" description="PLL reference frequency = 12MHz"/>
    </bit_field>
    <reserved_bit_field offset="2" width="3" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="PLL_EN_USB_CLKS" access="RW" reset_value="0" description="Enable the USB clock output from the USB PHY PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_EN_USB_CLKS(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <bit_field offset="11" width="1" name="PLL_HOLD_RING_OFF" access="RW" reset_value="0" description="Analog debug bit. Not for customer use. This bit field must remain at value 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_HOLD_RING_OFF(x)"/>
    </bit_field>
    <bit_field offset="12" width="1" name="PLL_POWER" access="RW" reset_value="0" description="Power up the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_POWER(x)"/>
    </bit_field>
    <bit_field offset="13" width="1" name="PLL_ENABLE" access="RW" reset_value="0x1" description="Enable the clock output from the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_ENABLE(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="1" name="PLL_BYPASS" access="RW" reset_value="0x1" description="Bypass the USB PLL.">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_BYPASS(x)"/>
    </bit_field>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="13" reset_value="0"/>
    <bit_field offset="31" width="1" name="PLL_LOCK" access="RO" reset_value="0" description="USB PLL lock status indicator">
      <alias type="CMSIS" value="USBPHY_PLL_SIC_TOG_PLL_LOCK(x)"/>
      <bit_field_value name="PLL_SIC_TOG_PLL_LOCK_0b0" value="0b0" description="PLL is not currently locked"/>
      <bit_field_value name="PLL_SIC_TOG_PLL_LOCK_0b1" value="0b1" description="PLL is currently locked"/>
    </bit_field>
  </register>
  <register offset="0xC0" width="32" name="USB1_VBUS_DETECT" description="USB PHY VBUS Detect Control Register">
    <alias type="CMSIS" value="USB1_VBUS_DETECT"/>
    <bit_field offset="0" width="3" name="VBUSVALID_THRESH" access="RW" reset_value="0x4" description="Sets the threshold for the VBUSVALID comparator. This comparator is the most accurate method to determine the presence of 5v, and includes hystersis to minimize the need for software debounce of the detection. This comparator has ~50mV of hystersis to prevent chattering at the comparator trip point.">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_VBUSVALID_THRESH(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b000" value="0b000" description="4.0 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b001" value="0b001" description="4.1 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b010" value="0b010" description="4.2 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b011" value="0b011" description="4.3 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b100" value="0b100" description="4.4 V (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b101" value="0b101" description="4.5 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b110" value="0b110" description="4.6 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_THRESH_0b111" value="0b111" description="4.7 V"/>
    </bit_field>
    <bit_field offset="3" width="1" name="VBUS_OVERRIDE_EN" access="RW" reset_value="0" description="VBUS detect signal override enable">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUS_OVERRIDE_EN_0b0" value="0b0" description="Use the results of the internal VBUS_VALID and Session Valid comparators for VBUS_VALID, AVALID, BVALID, and SESSEND (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUS_OVERRIDE_EN_0b1" value="0b1" description="Use the override values for VBUS_VALID, AVALID, BVALID, and SESSEND"/>
    </bit_field>
    <bit_field offset="4" width="1" name="SESSEND_OVERRIDE" access="RW" reset_value="0" description="Override value for SESSEND">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SESSEND_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="BVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for B-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_BVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="AVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for A-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_AVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="VBUSVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for VBUS_VALID signal sent to USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="VBUSVALID_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_VBUSVALID_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_SEL_0b0" value="0b0" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_SEL_0b1" value="0b1" description="Use the VBUS_VALID_3V detector results for signal reported to the USB controller"/>
    </bit_field>
    <bit_field offset="9" width="2" name="VBUS_SOURCE_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_VBUS_SOURCE_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUS_SOURCE_SEL_0b00" value="0b00" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUS_SOURCE_SEL_0b01" value="0b01" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUS_SOURCE_SEL_0b10" value="0b10" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUS_SOURCE_SEL_0b11" value="0b11" description="Reserved, do not use"/>
    </bit_field>
    <reserved_bit_field offset="11" width="7" reset_value="0"/>
    <bit_field offset="18" width="1" name="VBUSVALID_TO_SESSVALID" access="RW" reset_value="0" description="Selects the comparator used for VBUS_VALID">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID_0b0" value="0b0" description="Use the VBUS_VALID comparator for VBUS_VALID results"/>
      <bit_field_value name="USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID_0b1" value="0b1" description="Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V."/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="1" name="PWRUP_CMPS" access="RW" reset_value="0x1" description="Enables the VBUS_VALID comparator">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_PWRUP_CMPS_0b0" value="0b0" description="Powers down the VBUS_VALID comparator"/>
      <bit_field_value name="USB1_VBUS_DETECT_PWRUP_CMPS_0b1" value="0b1" description="Enables the VBUS_VALID comparator (default)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="2" reset_value="0x3"/>
    <reserved_bit_field offset="23" width="3" reset_value="0"/>
    <bit_field offset="26" width="1" name="DISCHARGE_VBUS" access="RW" reset_value="0" description="Controls VBUS discharge resistor">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_DISCHARGE_VBUS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_DISCHARGE_VBUS_0b0" value="0b0" description="VBUS discharge resistor is disabled (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_DISCHARGE_VBUS_0b1" value="0b1" description="VBUS discharge resistor is enabled"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="3" reset_value="0"/>
    <bit_field offset="31" width="1" name="EN_CHARGER_RESISTOR" access="RW" reset_value="0" description="Enables resistors used for an older method of resistive battery charger detection">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_EN_CHARGER_RESISTOR_0b0" value="0b0" description="Disable resistive charger detection resistors on USB_DP and USB_DP"/>
      <bit_field_value name="USB1_VBUS_DETECT_EN_CHARGER_RESISTOR_0b1" value="0b1" description="Enable resistive charger detection resistors on USB_DP and USB_DP"/>
    </bit_field>
  </register>
  <register offset="0xC4" width="32" name="USB1_VBUS_DETECT_SET" description="USB PHY VBUS Detect Control Register">
    <alias type="CMSIS" value="USB1_VBUS_DETECT_SET"/>
    <bit_field offset="0" width="3" name="VBUSVALID_THRESH" access="RW" reset_value="0x4" description="Sets the threshold for the VBUSVALID comparator. This comparator is the most accurate method to determine the presence of 5v, and includes hystersis to minimize the need for software debounce of the detection. This comparator has ~50mV of hystersis to prevent chattering at the comparator trip point.">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b000" value="0b000" description="4.0 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b001" value="0b001" description="4.1 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b010" value="0b010" description="4.2 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b011" value="0b011" description="4.3 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b100" value="0b100" description="4.4 V (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b101" value="0b101" description="4.5 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b110" value="0b110" description="4.6 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_0b111" value="0b111" description="4.7 V"/>
    </bit_field>
    <bit_field offset="3" width="1" name="VBUS_OVERRIDE_EN" access="RW" reset_value="0" description="VBUS detect signal override enable">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN_0b0" value="0b0" description="Use the results of the internal VBUS_VALID and Session Valid comparators for VBUS_VALID, AVALID, BVALID, and SESSEND (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN_0b1" value="0b1" description="Use the override values for VBUS_VALID, AVALID, BVALID, and SESSEND"/>
    </bit_field>
    <bit_field offset="4" width="1" name="SESSEND_OVERRIDE" access="RW" reset_value="0" description="Override value for SESSEND">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_SESSEND_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="BVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for B-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_BVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="AVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for A-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_AVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="VBUSVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for VBUS_VALID signal sent to USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="VBUSVALID_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_SEL_0b0" value="0b0" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_SEL_0b1" value="0b1" description="Use the VBUS_VALID_3V detector results for signal reported to the USB controller"/>
    </bit_field>
    <bit_field offset="9" width="2" name="VBUS_SOURCE_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_0b00" value="0b00" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_0b01" value="0b01" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_0b10" value="0b10" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_0b11" value="0b11" description="Reserved, do not use"/>
    </bit_field>
    <reserved_bit_field offset="11" width="7" reset_value="0"/>
    <bit_field offset="18" width="1" name="VBUSVALID_TO_SESSVALID" access="RW" reset_value="0" description="Selects the comparator used for VBUS_VALID">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID_0b0" value="0b0" description="Use the VBUS_VALID comparator for VBUS_VALID results"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID_0b1" value="0b1" description="Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V."/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="1" name="PWRUP_CMPS" access="RW" reset_value="0x1" description="Enables the VBUS_VALID comparator">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_PWRUP_CMPS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_PWRUP_CMPS_0b0" value="0b0" description="Powers down the VBUS_VALID comparator"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_PWRUP_CMPS_0b1" value="0b1" description="Enables the VBUS_VALID comparator (default)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="2" reset_value="0x3"/>
    <reserved_bit_field offset="23" width="3" reset_value="0"/>
    <bit_field offset="26" width="1" name="DISCHARGE_VBUS" access="RW" reset_value="0" description="Controls VBUS discharge resistor">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_0b0" value="0b0" description="VBUS discharge resistor is disabled (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_0b1" value="0b1" description="VBUS discharge resistor is enabled"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="3" reset_value="0"/>
    <bit_field offset="31" width="1" name="EN_CHARGER_RESISTOR" access="RW" reset_value="0" description="Enables resistors used for an older method of resistive battery charger detection">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR_0b0" value="0b0" description="Disable resistive charger detection resistors on USB_DP and USB_DP"/>
      <bit_field_value name="USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR_0b1" value="0b1" description="Enable resistive charger detection resistors on USB_DP and USB_DP"/>
    </bit_field>
  </register>
  <register offset="0xC8" width="32" name="USB1_VBUS_DETECT_CLR" description="USB PHY VBUS Detect Control Register">
    <alias type="CMSIS" value="USB1_VBUS_DETECT_CLR"/>
    <bit_field offset="0" width="3" name="VBUSVALID_THRESH" access="RW" reset_value="0x4" description="Sets the threshold for the VBUSVALID comparator. This comparator is the most accurate method to determine the presence of 5v, and includes hystersis to minimize the need for software debounce of the detection. This comparator has ~50mV of hystersis to prevent chattering at the comparator trip point.">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b000" value="0b000" description="4.0 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b001" value="0b001" description="4.1 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b010" value="0b010" description="4.2 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b011" value="0b011" description="4.3 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b100" value="0b100" description="4.4 V (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b101" value="0b101" description="4.5 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b110" value="0b110" description="4.6 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_0b111" value="0b111" description="4.7 V"/>
    </bit_field>
    <bit_field offset="3" width="1" name="VBUS_OVERRIDE_EN" access="RW" reset_value="0" description="VBUS detect signal override enable">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN_0b0" value="0b0" description="Use the results of the internal VBUS_VALID and Session Valid comparators for VBUS_VALID, AVALID, BVALID, and SESSEND (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN_0b1" value="0b1" description="Use the override values for VBUS_VALID, AVALID, BVALID, and SESSEND"/>
    </bit_field>
    <bit_field offset="4" width="1" name="SESSEND_OVERRIDE" access="RW" reset_value="0" description="Override value for SESSEND">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_SESSEND_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="BVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for B-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_BVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="AVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for A-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_AVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="VBUSVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for VBUS_VALID signal sent to USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="VBUSVALID_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_SEL_0b0" value="0b0" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_SEL_0b1" value="0b1" description="Use the VBUS_VALID_3V detector results for signal reported to the USB controller"/>
    </bit_field>
    <bit_field offset="9" width="2" name="VBUS_SOURCE_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_0b00" value="0b00" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_0b01" value="0b01" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_0b10" value="0b10" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_0b11" value="0b11" description="Reserved, do not use"/>
    </bit_field>
    <reserved_bit_field offset="11" width="7" reset_value="0"/>
    <bit_field offset="18" width="1" name="VBUSVALID_TO_SESSVALID" access="RW" reset_value="0" description="Selects the comparator used for VBUS_VALID">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID_0b0" value="0b0" description="Use the VBUS_VALID comparator for VBUS_VALID results"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID_0b1" value="0b1" description="Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V."/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="1" name="PWRUP_CMPS" access="RW" reset_value="0x1" description="Enables the VBUS_VALID comparator">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_PWRUP_CMPS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_PWRUP_CMPS_0b0" value="0b0" description="Powers down the VBUS_VALID comparator"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_PWRUP_CMPS_0b1" value="0b1" description="Enables the VBUS_VALID comparator (default)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="2" reset_value="0x3"/>
    <reserved_bit_field offset="23" width="3" reset_value="0"/>
    <bit_field offset="26" width="1" name="DISCHARGE_VBUS" access="RW" reset_value="0" description="Controls VBUS discharge resistor">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_0b0" value="0b0" description="VBUS discharge resistor is disabled (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_0b1" value="0b1" description="VBUS discharge resistor is enabled"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="3" reset_value="0"/>
    <bit_field offset="31" width="1" name="EN_CHARGER_RESISTOR" access="RW" reset_value="0" description="Enables resistors used for an older method of resistive battery charger detection">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR_0b0" value="0b0" description="Disable resistive charger detection resistors on USB_DP and USB_DP"/>
      <bit_field_value name="USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR_0b1" value="0b1" description="Enable resistive charger detection resistors on USB_DP and USB_DP"/>
    </bit_field>
  </register>
  <register offset="0xCC" width="32" name="USB1_VBUS_DETECT_TOG" description="USB PHY VBUS Detect Control Register">
    <alias type="CMSIS" value="USB1_VBUS_DETECT_TOG"/>
    <bit_field offset="0" width="3" name="VBUSVALID_THRESH" access="RW" reset_value="0x4" description="Sets the threshold for the VBUSVALID comparator. This comparator is the most accurate method to determine the presence of 5v, and includes hystersis to minimize the need for software debounce of the detection. This comparator has ~50mV of hystersis to prevent chattering at the comparator trip point.">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b000" value="0b000" description="4.0 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b001" value="0b001" description="4.1 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b010" value="0b010" description="4.2 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b011" value="0b011" description="4.3 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b100" value="0b100" description="4.4 V (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b101" value="0b101" description="4.5 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b110" value="0b110" description="4.6 V"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_0b111" value="0b111" description="4.7 V"/>
    </bit_field>
    <bit_field offset="3" width="1" name="VBUS_OVERRIDE_EN" access="RW" reset_value="0" description="VBUS detect signal override enable">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN_0b0" value="0b0" description="Use the results of the internal VBUS_VALID and Session Valid comparators for VBUS_VALID, AVALID, BVALID, and SESSEND (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN_0b1" value="0b1" description="Use the override values for VBUS_VALID, AVALID, BVALID, and SESSEND"/>
    </bit_field>
    <bit_field offset="4" width="1" name="SESSEND_OVERRIDE" access="RW" reset_value="0" description="Override value for SESSEND">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_SESSEND_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="BVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for B-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_BVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="AVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for A-Device Session Valid">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_AVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="VBUSVALID_OVERRIDE" access="RW" reset_value="0" description="Override value for VBUS_VALID signal sent to USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="VBUSVALID_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_SEL_0b0" value="0b0" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_SEL_0b1" value="0b1" description="Use the VBUS_VALID_3V detector results for signal reported to the USB controller"/>
    </bit_field>
    <bit_field offset="9" width="2" name="VBUS_SOURCE_SEL" access="RW" reset_value="0" description="Selects the source of the VBUS_VALID signal reported to the USB controller">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_0b00" value="0b00" description="Use the VBUS_VALID comparator results for signal reported to the USB controller (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_0b01" value="0b01" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_0b10" value="0b10" description="Use the Session Valid comparator results for signal reported to the USB controller"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_0b11" value="0b11" description="Reserved, do not use"/>
    </bit_field>
    <reserved_bit_field offset="11" width="7" reset_value="0"/>
    <bit_field offset="18" width="1" name="VBUSVALID_TO_SESSVALID" access="RW" reset_value="0" description="Selects the comparator used for VBUS_VALID">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID_0b0" value="0b0" description="Use the VBUS_VALID comparator for VBUS_VALID results"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID_0b1" value="0b1" description="Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V."/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="1" name="PWRUP_CMPS" access="RW" reset_value="0x1" description="Enables the VBUS_VALID comparator">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_PWRUP_CMPS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_PWRUP_CMPS_0b0" value="0b0" description="Powers down the VBUS_VALID comparator"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_PWRUP_CMPS_0b1" value="0b1" description="Enables the VBUS_VALID comparator (default)"/>
    </bit_field>
    <reserved_bit_field offset="21" width="2" reset_value="0x3"/>
    <reserved_bit_field offset="23" width="3" reset_value="0"/>
    <bit_field offset="26" width="1" name="DISCHARGE_VBUS" access="RW" reset_value="0" description="Controls VBUS discharge resistor">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_0b0" value="0b0" description="VBUS discharge resistor is disabled (Default)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_0b1" value="0b1" description="VBUS discharge resistor is enabled"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="3" reset_value="0"/>
    <bit_field offset="31" width="1" name="EN_CHARGER_RESISTOR" access="RW" reset_value="0" description="Enables resistors used for an older method of resistive battery charger detection">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR(x)"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR_0b0" value="0b0" description="Disable resistive charger detection resistors on USB_DP and USB_DP"/>
      <bit_field_value name="USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR_0b1" value="0b1" description="Enable resistive charger detection resistors on USB_DP and USB_DP"/>
    </bit_field>
  </register>
  <register offset="0xD0" width="32" name="USB1_VBUS_DET_STAT" description="USB PHY VBUS Detector Status Register">
    <alias type="CMSIS" value="USB1_VBUS_DET_STAT"/>
    <bit_field offset="0" width="1" name="SESSEND" access="RO" reset_value="0" description="Session End indicator">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DET_STAT_SESSEND(x)"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_SESSEND_0b0" value="0b0" description="The VBUS voltage is above the Session Valid threshold"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_SESSEND_0b1" value="0b1" description="The VBUS voltage is below the Session Valid threshold"/>
    </bit_field>
    <bit_field offset="1" width="1" name="BVALID" access="RO" reset_value="0" description="B-Device Session Valid status">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DET_STAT_BVALID(x)"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_BVALID_0b0" value="0b0" description="The VBUS voltage is below the Session Valid threshold"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_BVALID_0b1" value="0b1" description="The VBUS voltage is above the Session Valid threshold"/>
    </bit_field>
    <bit_field offset="2" width="1" name="AVALID" access="RO" reset_value="0" description="A-Device Session Valid status">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DET_STAT_AVALID(x)"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_AVALID_0b0" value="0b0" description="The VBUS voltage is below the Session Valid threshold"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_AVALID_0b1" value="0b1" description="The VBUS voltage is above the Session Valid threshold"/>
    </bit_field>
    <bit_field offset="3" width="1" name="VBUS_VALID" access="RO" reset_value="0" description="VBUS voltage status">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID(x)"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_VBUS_VALID_0b0" value="0b0" description="VBUS is below the comparator threshold"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_VBUS_VALID_0b1" value="0b1" description="VBUS is above the comparator threshold"/>
    </bit_field>
    <bit_field offset="4" width="1" name="VBUS_VALID_3V" access="RO" reset_value="0" description="VBUS_VALID_3V detector status">
      <alias type="CMSIS" value="USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_3V(x)"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_VBUS_VALID_3V_0b0" value="0b0" description="VBUS voltage is below VBUS_VALID_3V threshold"/>
      <bit_field_value name="USB1_VBUS_DET_STAT_VBUS_VALID_3V_0b1" value="0b1" description="VBUS voltage is above VBUS_VALID_3V threshold"/>
    </bit_field>
    <reserved_bit_field offset="5" width="27" reset_value="0"/>
  </register>
  <register offset="0xF0" width="32" name="USB1_CHRG_DET_STAT" description="USB PHY Charger Detect Status Register">
    <alias type="CMSIS" value="USB1_CHRG_DET_STAT"/>
    <bit_field offset="0" width="1" name="PLUG_CONTACT" access="RO" reset_value="0" description="Battery Charging Data Contact Detection phase output">
      <alias type="CMSIS" value="USBPHY_USB1_CHRG_DET_STAT_PLUG_CONTACT(x)"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_PLUG_CONTACT_0b0" value="0b0" description="No USB cable attachment has been detected"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_PLUG_CONTACT_0b1" value="0b1" description="A USB cable attachment between the device and host has been detected"/>
    </bit_field>
    <bit_field offset="1" width="1" name="CHRG_DETECTED" access="RO" reset_value="0" description="Battery Charging Primary Detection phase output">
      <alias type="CMSIS" value="USBPHY_USB1_CHRG_DET_STAT_CHRG_DETECTED(x)"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_CHRG_DETECTED_0b0" value="0b0" description="Standard Downstream Port (SDP) has been detected"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_CHRG_DETECTED_0b1" value="0b1" description="Charging Port has been detected"/>
    </bit_field>
    <bit_field offset="2" width="1" name="DM_STATE" access="RO" reset_value="0" description="Single ended receiver output for the USB_DM pin, from charger detection circuits.">
      <alias type="CMSIS" value="USBPHY_USB1_CHRG_DET_STAT_DM_STATE(x)"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_DM_STATE_0b0" value="0b0" description="USB_DM pin voltage is &lt; 0.8V"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_DM_STATE_0b1" value="0b1" description="USB_DM pin voltage is &gt; 2.0V"/>
    </bit_field>
    <bit_field offset="3" width="1" name="DP_STATE" access="RO" reset_value="0" description="Single ended receiver output for the USB_DP pin, from charger detection circuits.">
      <alias type="CMSIS" value="USBPHY_USB1_CHRG_DET_STAT_DP_STATE(x)"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_DP_STATE_0b0" value="0b0" description="USB_DP pin voltage is &lt; 0.8V"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_DP_STATE_0b1" value="0b1" description="USB_DP pin voltage is &gt; 2.0V"/>
    </bit_field>
    <bit_field offset="4" width="1" name="SECDET_DCP" access="RO" reset_value="0" description="Battery Charging Secondary Detection phase output">
      <alias type="CMSIS" value="USBPHY_USB1_CHRG_DET_STAT_SECDET_DCP(x)"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_SECDET_DCP_0b0" value="0b0" description="Charging Downstream Port (CDP) has been detected"/>
      <bit_field_value name="USB1_CHRG_DET_STAT_SECDET_DCP_0b1" value="0b1" description="Downstream Charging Port (DCP) has been detected"/>
    </bit_field>
    <reserved_bit_field offset="5" width="27" reset_value="0"/>
  </register>
  <register offset="0x100" width="32" name="ANACTRL" description="USB PHY Analog Control Register">
    <alias type="CMSIS" value="ANACTRL"/>
    <bit_field offset="0" width="1" name="TESTCLK_SEL" access="RW" reset_value="0" description="Test clock selection to analog test. Not for customer use. The value of this bit field must remain at 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TESTCLK_SEL(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="PFD_CLKGATE" access="RW" reset_value="0x1" description="This bit field controls clock gating (disabling) for the PFD pfd_clk output for power savings when the PFD is not used. Setting the bit to value 1'b1 will gate the output of PFD. This gating will also be enabled if the PFD reference clock is not stable, the USB PLL is not locked, or the USB PLL is not enabled.This bit field must be reset to value 1'b0 to enable the pfd_clk output.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_PFD_CLKGATE(x)"/>
      <bit_field_value name="ANACTRL_PFD_CLKGATE_ENABLED" value="0b0" description="PFD clock output is enabled"/>
      <bit_field_value name="ANACTRL_PFD_CLKGATE_GATED" value="0b1" description="PFD clock output is gated (Default)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="PFD_CLK_SEL" access="RW" reset_value="0" description="This bit field for the PFD selects the frequency relationship between the local pfd_clk output and the exported USB1PFDCLK.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_PFD_CLK_SEL(x)"/>
      <bit_field_value name="ANACTRL_PFD_CLK_SEL_XTAL" value="0b00" description="USB1PFDCLK is the same frequency as the xtal clock (Default)"/>
      <bit_field_value name="ANACTRL_PFD_CLK_SEL_DIV4" value="0b01" description="USB1PFDCLK frequency is pfd_clk divided by 4"/>
      <bit_field_value name="ANACTRL_PFD_CLK_SEL_DIV2" value="0b10" description="USB1PFDCLK frequency is pfd_clk divided by 2"/>
      <bit_field_value name="ANACTRL_PFD_CLK_SEL_PFD_CLK" value="0b11" description="USB1PFDCLK frequency is the same as pfd_clk frequency"/>
    </bit_field>
    <bit_field offset="4" width="6" name="PFD_FRAC" access="RW" reset_value="0" description="PFD fractional divider setting used to select the pfd_clk output frequency. Changing this bit field will cause pfd_update to be toggled. The pfd_clk output frequency is 480MHz*18/N where N=18~35. Valid values of PFD_FRAC are from 6'd18 to 6'd35, other values may cause undefined results.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_PFD_FRAC(x)"/>
    </bit_field>
    <bit_field offset="10" width="1" name="DEV_PULLDOWN" access="RW" reset_value="0x1" description="Setting this field to 1'b1 will enable the 15kohm pulldown resistors on both USB_DP and USB_DM pins. This feature can be used in device mode while the USB cable is disconnected to keep the data pins at known values, avoiding unnecessary interrupts from the single ended receivers. This bit must be reset to 1'b0 during normal USB data communication in device mode, or while battery charger detection using the USBHSDCD module is used.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_DEV_PULLDOWN(x)"/>
      <bit_field_value name="ANACTRL_DEV_PULLDOWN_0b0" value="0b0" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare disabled in device mode."/>
      <bit_field_value name="ANACTRL_DEV_PULLDOWN_0b1" value="0b1" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare enabled in device mode."/>
    </bit_field>
    <bit_field offset="11" width="2" name="EMPH_PULSE_CTRL" access="RW" reset_value="0" description="Controls pre-emphasis time duration for the High Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1.The time duration for the pre-emphasis current increases as the value written to this bit field increases.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_EMPH_PULSE_CTRL(x)"/>
      <bit_field_value name="ANACTRL_EMPH_PULSE_CTRL_0b00" value="0b00" description="Minimum duration of pre-emphasis current after each data transition"/>
      <bit_field_value name="ANACTRL_EMPH_PULSE_CTRL_0b01" value="0b01" description=""/>
      <bit_field_value name="ANACTRL_EMPH_PULSE_CTRL_0b10" value="0b10" description=""/>
      <bit_field_value name="ANACTRL_EMPH_PULSE_CTRL_0b11" value="0b11" description="Maximum duration of pre-emphasis current after each data transition"/>
    </bit_field>
    <bit_field offset="13" width="1" name="EMPH_EN" access="RW" reset_value="0" description="Enables pre-emphasis for the High-Speed TX drivers. Pre-emphasis adds additional output drive current for a brief period after each data transition. Use of pre-emphasis may be useful to optimize signal integrity depending on board design choices.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_EMPH_EN(x)"/>
      <bit_field_value name="ANACTRL_EMPH_EN_0b0" value="0b0" description="No pre-emphasis is used on HS TX output drivers"/>
      <bit_field_value name="ANACTRL_EMPH_EN_0b1" value="0b1" description="Enables pre-emphasis for HS TX output drivers"/>
    </bit_field>
    <bit_field offset="14" width="2" name="EMPH_CUR_CTRL" access="RW" reset_value="0" description="Controls the amount of pre-emphasis current added for the High-Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1. Each unit of pre-emphasis current adds approximately 3% to the nominal HS TX output current.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_EMPH_CUR_CTRL(x)"/>
      <bit_field_value name="ANACTRL_EMPH_CUR_CTRL_0b00" value="0b00" description="No pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_EMPH_CUR_CTRL_0b01" value="0b01" description="One unit of pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_EMPH_CUR_CTRL_0b10" value="0b10" description="Two units of pre-emphasis current are enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_EMPH_CUR_CTRL_0b11" value="0b11" description="Three units of pre-emphasis current are enabled for the HS TX drivers"/>
    </bit_field>
    <reserved_bit_field offset="16" width="7" reset_value="0"/>
    <reserved_bit_field offset="23" width="8" reset_value="0"/>
    <bit_field offset="31" width="1" name="PFD_STABLE" access="RO" reset_value="0" description="PFD stable signal from the Phase Fractional Divider.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_PFD_STABLE(x)"/>
    </bit_field>
  </register>
  <register offset="0x104" width="32" name="ANACTRL_SET" description="USB PHY Analog Control Register">
    <alias type="CMSIS" value="ANACTRL_SET"/>
    <bit_field offset="0" width="1" name="TESTCLK_SEL" access="RW" reset_value="0" description="Test clock selection to analog test. Not for customer use. The value of this bit field must remain at 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_TESTCLK_SEL(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="PFD_CLKGATE" access="RW" reset_value="0x1" description="This bit field controls clock gating (disabling) for the PFD pfd_clk output for power savings when the PFD is not used. Setting the bit to value 1'b1 will gate the output of PFD. This gating will also be enabled if the PFD reference clock is not stable, the USB PLL is not locked, or the USB PLL is not enabled.This bit field must be reset to value 1'b0 to enable the pfd_clk output.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_PFD_CLKGATE(x)"/>
      <bit_field_value name="ANACTRL_SET_PFD_CLKGATE_0b0" value="0b0" description="PFD clock output is enabled"/>
      <bit_field_value name="ANACTRL_SET_PFD_CLKGATE_0b1" value="0b1" description="PFD clock output is gated (Default)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="PFD_CLK_SEL" access="RW" reset_value="0" description="This bit field for the PFD selects the frequency relationship between the local pfd_clk output and the exported USB1PFDCLK.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_PFD_CLK_SEL(x)"/>
      <bit_field_value name="ANACTRL_SET_PFD_CLK_SEL_0b00" value="0b00" description="USB1PFDCLK is the same frequency as the xtal clock (Default)"/>
      <bit_field_value name="ANACTRL_SET_PFD_CLK_SEL_0b01" value="0b01" description="USB1PFDCLK frequency is pfd_clk divided by 4"/>
      <bit_field_value name="ANACTRL_SET_PFD_CLK_SEL_0b10" value="0b10" description="USB1PFDCLK frequency is pfd_clk divided by 2"/>
      <bit_field_value name="ANACTRL_SET_PFD_CLK_SEL_0b11" value="0b11" description="USB1PFDCLK frequency is the same as pfd_clk frequency"/>
    </bit_field>
    <bit_field offset="4" width="6" name="PFD_FRAC" access="RW" reset_value="0" description="PFD fractional divider setting used to select the pfd_clk output frequency. Changing this bit field will cause pfd_update to be toggled. The pfd_clk output frequency is 480MHz*18/N where N=18~35. Valid values of PFD_FRAC are from 6'd18 to 6'd35, other values may cause undefined results.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_PFD_FRAC(x)"/>
    </bit_field>
    <bit_field offset="10" width="1" name="DEV_PULLDOWN" access="RW" reset_value="0x1" description="Setting this field to 1'b1 will enable the 15kohm pulldown resistors on both USB_DP and USB_DM pins. This feature can be used in device mode while the USB cable is disconnected to keep the data pins at known values, avoiding unnecessary interrupts from the single ended receivers. This bit must be reset to 1'b0 during normal USB data communication in device mode, or while battery charger detection using the USBHSDCD module is used.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_DEV_PULLDOWN(x)"/>
      <bit_field_value name="ANACTRL_SET_DEV_PULLDOWN_0b0" value="0b0" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare disabled in device mode."/>
      <bit_field_value name="ANACTRL_SET_DEV_PULLDOWN_0b1" value="0b1" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare enabled in device mode."/>
    </bit_field>
    <bit_field offset="11" width="2" name="EMPH_PULSE_CTRL" access="RW" reset_value="0" description="Controls pre-emphasis time duration for the High Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1.The time duration for the pre-emphasis current increases as the value written to this bit field increases.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL(x)"/>
      <bit_field_value name="ANACTRL_SET_EMPH_PULSE_CTRL_0b00" value="0b00" description="Minimum duration of pre-emphasis current after each data transition"/>
      <bit_field_value name="ANACTRL_SET_EMPH_PULSE_CTRL_0b01" value="0b01" description=""/>
      <bit_field_value name="ANACTRL_SET_EMPH_PULSE_CTRL_0b10" value="0b10" description=""/>
      <bit_field_value name="ANACTRL_SET_EMPH_PULSE_CTRL_0b11" value="0b11" description="Maximum duration of pre-emphasis current after each data transition"/>
    </bit_field>
    <bit_field offset="13" width="1" name="EMPH_EN" access="RW" reset_value="0" description="Enables pre-emphasis for the High-Speed TX drivers. Pre-emphasis adds additional output drive current for a brief period after each data transition. Use of pre-emphasis may be useful to optimize signal integrity depending on board design choices.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_EMPH_EN(x)"/>
      <bit_field_value name="ANACTRL_SET_EMPH_EN_0b0" value="0b0" description="No pre-emphasis is used on HS TX output drivers"/>
      <bit_field_value name="ANACTRL_SET_EMPH_EN_0b1" value="0b1" description="Enables pre-emphasis for HS TX output drivers"/>
    </bit_field>
    <bit_field offset="14" width="2" name="EMPH_CUR_CTRL" access="RW" reset_value="0" description="Controls the amount of pre-emphasis current added for the High-Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1. Each unit of pre-emphasis current adds approximately 3% to the nominal HS TX output current.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_EMPH_CUR_CTRL(x)"/>
      <bit_field_value name="ANACTRL_SET_EMPH_CUR_CTRL_0b00" value="0b00" description="No pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_SET_EMPH_CUR_CTRL_0b01" value="0b01" description="One unit of pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_SET_EMPH_CUR_CTRL_0b10" value="0b10" description="Two units of pre-emphasis current are enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_SET_EMPH_CUR_CTRL_0b11" value="0b11" description="Three units of pre-emphasis current are enabled for the HS TX drivers"/>
    </bit_field>
    <reserved_bit_field offset="16" width="7" reset_value="0"/>
    <reserved_bit_field offset="23" width="8" reset_value="0"/>
    <bit_field offset="31" width="1" name="PFD_STABLE" access="RO" reset_value="0" description="PFD stable signal from the Phase Fractional Divider.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_SET_PFD_STABLE(x)"/>
    </bit_field>
  </register>
  <register offset="0x108" width="32" name="ANACTRL_CLR" description="USB PHY Analog Control Register">
    <alias type="CMSIS" value="ANACTRL_CLR"/>
    <bit_field offset="0" width="1" name="TESTCLK_SEL" access="RW" reset_value="0" description="Test clock selection to analog test. Not for customer use. The value of this bit field must remain at 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_TESTCLK_SEL(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="PFD_CLKGATE" access="RW" reset_value="0x1" description="This bit field controls clock gating (disabling) for the PFD pfd_clk output for power savings when the PFD is not used. Setting the bit to value 1'b1 will gate the output of PFD. This gating will also be enabled if the PFD reference clock is not stable, the USB PLL is not locked, or the USB PLL is not enabled.This bit field must be reset to value 1'b0 to enable the pfd_clk output.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_PFD_CLKGATE(x)"/>
      <bit_field_value name="ANACTRL_CLR_PFD_CLKGATE_0b0" value="0b0" description="PFD clock output is enabled"/>
      <bit_field_value name="ANACTRL_CLR_PFD_CLKGATE_0b1" value="0b1" description="PFD clock output is gated (Default)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="PFD_CLK_SEL" access="RW" reset_value="0" description="This bit field for the PFD selects the frequency relationship between the local pfd_clk output and the exported USB1PFDCLK.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_PFD_CLK_SEL(x)"/>
      <bit_field_value name="ANACTRL_CLR_PFD_CLK_SEL_0b00" value="0b00" description="USB1PFDCLK is the same frequency as the xtal clock (Default)"/>
      <bit_field_value name="ANACTRL_CLR_PFD_CLK_SEL_0b01" value="0b01" description="USB1PFDCLK frequency is pfd_clk divided by 4"/>
      <bit_field_value name="ANACTRL_CLR_PFD_CLK_SEL_0b10" value="0b10" description="USB1PFDCLK frequency is pfd_clk divided by 2"/>
      <bit_field_value name="ANACTRL_CLR_PFD_CLK_SEL_0b11" value="0b11" description="USB1PFDCLK frequency is the same as pfd_clk frequency"/>
    </bit_field>
    <bit_field offset="4" width="6" name="PFD_FRAC" access="RW" reset_value="0" description="PFD fractional divider setting used to select the pfd_clk output frequency. Changing this bit field will cause pfd_update to be toggled. The pfd_clk output frequency is 480MHz*18/N where N=18~35. Valid values of PFD_FRAC are from 6'd18 to 6'd35, other values may cause undefined results.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_PFD_FRAC(x)"/>
    </bit_field>
    <bit_field offset="10" width="1" name="DEV_PULLDOWN" access="RW" reset_value="0x1" description="Setting this field to 1'b1 will enable the 15kohm pulldown resistors on both USB_DP and USB_DM pins. This feature can be used in device mode while the USB cable is disconnected to keep the data pins at known values, avoiding unnecessary interrupts from the single ended receivers. This bit must be reset to 1'b0 during normal USB data communication in device mode, or while battery charger detection using the USBHSDCD module is used.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_DEV_PULLDOWN(x)"/>
      <bit_field_value name="ANACTRL_CLR_DEV_PULLDOWN_0b0" value="0b0" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare disabled in device mode."/>
      <bit_field_value name="ANACTRL_CLR_DEV_PULLDOWN_0b1" value="0b1" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare enabled in device mode."/>
    </bit_field>
    <bit_field offset="11" width="2" name="EMPH_PULSE_CTRL" access="RW" reset_value="0" description="Controls pre-emphasis time duration for the High Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1.The time duration for the pre-emphasis current increases as the value written to this bit field increases.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL(x)"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_PULSE_CTRL_0b00" value="0b00" description="Minimum duration of pre-emphasis current after each data transition"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_PULSE_CTRL_0b01" value="0b01" description=""/>
      <bit_field_value name="ANACTRL_CLR_EMPH_PULSE_CTRL_0b10" value="0b10" description=""/>
      <bit_field_value name="ANACTRL_CLR_EMPH_PULSE_CTRL_0b11" value="0b11" description="Maximum duration of pre-emphasis current after each data transition"/>
    </bit_field>
    <bit_field offset="13" width="1" name="EMPH_EN" access="RW" reset_value="0" description="Enables pre-emphasis for the High-Speed TX drivers. Pre-emphasis adds additional output drive current for a brief period after each data transition. Use of pre-emphasis may be useful to optimize signal integrity depending on board design choices.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_EMPH_EN(x)"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_EN_0b0" value="0b0" description="No pre-emphasis is used on HS TX output drivers"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_EN_0b1" value="0b1" description="Enables pre-emphasis for HS TX output drivers"/>
    </bit_field>
    <bit_field offset="14" width="2" name="EMPH_CUR_CTRL" access="RW" reset_value="0" description="Controls the amount of pre-emphasis current added for the High-Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1. Each unit of pre-emphasis current adds approximately 3% to the nominal HS TX output current.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL(x)"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_CUR_CTRL_0b00" value="0b00" description="No pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_CUR_CTRL_0b01" value="0b01" description="One unit of pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_CUR_CTRL_0b10" value="0b10" description="Two units of pre-emphasis current are enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_CLR_EMPH_CUR_CTRL_0b11" value="0b11" description="Three units of pre-emphasis current are enabled for the HS TX drivers"/>
    </bit_field>
    <reserved_bit_field offset="16" width="7" reset_value="0"/>
    <reserved_bit_field offset="23" width="8" reset_value="0"/>
    <bit_field offset="31" width="1" name="PFD_STABLE" access="RO" reset_value="0" description="PFD stable signal from the Phase Fractional Divider.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_CLR_PFD_STABLE(x)"/>
    </bit_field>
  </register>
  <register offset="0x10C" width="32" name="ANACTRL_TOG" description="USB PHY Analog Control Register">
    <alias type="CMSIS" value="ANACTRL_TOG"/>
    <bit_field offset="0" width="1" name="TESTCLK_SEL" access="RW" reset_value="0" description="Test clock selection to analog test. Not for customer use. The value of this bit field must remain at 1'b0 for normal operation.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_TESTCLK_SEL(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="PFD_CLKGATE" access="RW" reset_value="0x1" description="This bit field controls clock gating (disabling) for the PFD pfd_clk output for power savings when the PFD is not used. Setting the bit to value 1'b1 will gate the output of PFD. This gating will also be enabled if the PFD reference clock is not stable, the USB PLL is not locked, or the USB PLL is not enabled.This bit field must be reset to value 1'b0 to enable the pfd_clk output.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_PFD_CLKGATE(x)"/>
      <bit_field_value name="ANACTRL_TOG_PFD_CLKGATE_0b0" value="0b0" description="PFD clock output is enabled"/>
      <bit_field_value name="ANACTRL_TOG_PFD_CLKGATE_0b1" value="0b1" description="PFD clock output is gated (Default)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="PFD_CLK_SEL" access="RW" reset_value="0" description="This bit field for the PFD selects the frequency relationship between the local pfd_clk output and the exported USB1PFDCLK.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_PFD_CLK_SEL(x)"/>
      <bit_field_value name="ANACTRL_TOG_PFD_CLK_SEL_0b00" value="0b00" description="USB1PFDCLK is the same frequency as the xtal clock (Default)"/>
      <bit_field_value name="ANACTRL_TOG_PFD_CLK_SEL_0b01" value="0b01" description="USB1PFDCLK frequency is pfd_clk divided by 4"/>
      <bit_field_value name="ANACTRL_TOG_PFD_CLK_SEL_0b10" value="0b10" description="USB1PFDCLK frequency is pfd_clk divided by 2"/>
      <bit_field_value name="ANACTRL_TOG_PFD_CLK_SEL_0b11" value="0b11" description="USB1PFDCLK frequency is the same as pfd_clk frequency"/>
    </bit_field>
    <bit_field offset="4" width="6" name="PFD_FRAC" access="RW" reset_value="0" description="PFD fractional divider setting used to select the pfd_clk output frequency. Changing this bit field will cause pfd_update to be toggled. The pfd_clk output frequency is 480MHz*18/N where N=18~35. Valid values of PFD_FRAC are from 6'd18 to 6'd35, other values may cause undefined results.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_PFD_FRAC(x)"/>
    </bit_field>
    <bit_field offset="10" width="1" name="DEV_PULLDOWN" access="RW" reset_value="0x1" description="Setting this field to 1'b1 will enable the 15kohm pulldown resistors on both USB_DP and USB_DM pins. This feature can be used in device mode while the USB cable is disconnected to keep the data pins at known values, avoiding unnecessary interrupts from the single ended receivers. This bit must be reset to 1'b0 during normal USB data communication in device mode, or while battery charger detection using the USBHSDCD module is used.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_DEV_PULLDOWN(x)"/>
      <bit_field_value name="ANACTRL_TOG_DEV_PULLDOWN_0b0" value="0b0" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare disabled in device mode."/>
      <bit_field_value name="ANACTRL_TOG_DEV_PULLDOWN_0b1" value="0b1" description="The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare enabled in device mode."/>
    </bit_field>
    <bit_field offset="11" width="2" name="EMPH_PULSE_CTRL" access="RW" reset_value="0" description="Controls pre-emphasis time duration for the High Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1.The time duration for the pre-emphasis current increases as the value written to this bit field increases.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL(x)"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_PULSE_CTRL_0b00" value="0b00" description="Minimum duration of pre-emphasis current after each data transition"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_PULSE_CTRL_0b01" value="0b01" description=""/>
      <bit_field_value name="ANACTRL_TOG_EMPH_PULSE_CTRL_0b10" value="0b10" description=""/>
      <bit_field_value name="ANACTRL_TOG_EMPH_PULSE_CTRL_0b11" value="0b11" description="Maximum duration of pre-emphasis current after each data transition"/>
    </bit_field>
    <bit_field offset="13" width="1" name="EMPH_EN" access="RW" reset_value="0" description="Enables pre-emphasis for the High-Speed TX drivers. Pre-emphasis adds additional output drive current for a brief period after each data transition. Use of pre-emphasis may be useful to optimize signal integrity depending on board design choices.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_EMPH_EN(x)"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_EN_0b0" value="0b0" description="No pre-emphasis is used on HS TX output drivers"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_EN_0b1" value="0b1" description="Enables pre-emphasis for HS TX output drivers"/>
    </bit_field>
    <bit_field offset="14" width="2" name="EMPH_CUR_CTRL" access="RW" reset_value="0" description="Controls the amount of pre-emphasis current added for the High-Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1. Each unit of pre-emphasis current adds approximately 3% to the nominal HS TX output current.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL(x)"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_CUR_CTRL_0b00" value="0b00" description="No pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_CUR_CTRL_0b01" value="0b01" description="One unit of pre-emphasis current is enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_CUR_CTRL_0b10" value="0b10" description="Two units of pre-emphasis current are enabled for the HS TX drivers"/>
      <bit_field_value name="ANACTRL_TOG_EMPH_CUR_CTRL_0b11" value="0b11" description="Three units of pre-emphasis current are enabled for the HS TX drivers"/>
    </bit_field>
    <reserved_bit_field offset="16" width="7" reset_value="0"/>
    <reserved_bit_field offset="23" width="8" reset_value="0"/>
    <bit_field offset="31" width="1" name="PFD_STABLE" access="RO" reset_value="0" description="PFD stable signal from the Phase Fractional Divider.">
      <alias type="CMSIS" value="USBPHY_ANACTRL_TOG_PFD_STABLE(x)"/>
    </bit_field>
  </register>
  <register offset="0x110" width="32" name="USB1_LOOPBACK" description="USB PHY Loopback Control/Status Register">
    <alias type="CMSIS" value="USB1_LOOPBACK"/>
    <bit_field offset="0" width="1" name="UTMI_TESTSTART" access="RW" reset_value="0" description="This bit enables the USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_UTMI_TESTSTART(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="UTMI_DIG_TST0" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST1 remains at a value of 1'b0 selects Pulse mode for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="UTMI_DIG_TST1" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST0 remains at a value of 1'b0 selects Psuedorandom modes for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TSTI_TX_HS_MODE" access="RW" reset_value="0" description="Select HS or FS mode for USB loopback testing. Set to value 1'b1 to choose HS for USB loopback testing, set to value 1'b0 to choose FS mode.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TSTI_TX_HS_MODE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TSTI_TX_LS_MODE" access="RW" reset_value="0" description="Set to value 1'b1 to choose LS for USB loopback testing, set to value 1'b0 to choose HS or FS mode which is defined by TSTI1_TX_HS.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TSTI_TX_LS_MODE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="TSTI_TX_EN" access="RW" reset_value="0" description="Enable TX for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TSTI_TX_EN(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TSTI_TX_HIZ" access="RW" reset_value="0" description="Sets TX Hi-Z for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="UTMO_DIG_TST0" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test results. Value = 1'b0 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="UTMO_DIG_TST1" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test. Value = 1'b1 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="6" reset_value="0"/>
    <bit_field offset="15" width="1" name="TSTI_HSFS_MODE_EN" access="RW" reset_value="0" description="Setting this bit field to value 1'b1 will enable the loopback test to dynamically change the packet speed. It will send a number of High Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_HS_NUMBER], followed by a number of Full Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_FS_NUMBER].">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TSTI_HSFS_MODE_EN(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="TSTPKT" access="RW" reset_value="0x55" description="Selects the packet data byte used for USB loopback testing in Pulse mode. Pulse mode is selected by setting USBPHY_USB1_LOOPBACK[2:1] to a value of 2'b01. Default value produces a data inversion at each unit interval.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TSTPKT(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x114" width="32" name="USB1_LOOPBACK_SET" description="USB PHY Loopback Control/Status Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_SET"/>
    <bit_field offset="0" width="1" name="UTMI_TESTSTART" access="RW" reset_value="0" description="This bit enables the USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_UTMI_TESTSTART(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="UTMI_DIG_TST0" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST1 remains at a value of 1'b0 selects Pulse mode for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="UTMI_DIG_TST1" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST0 remains at a value of 1'b0 selects Psuedorandom modes for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST1(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TSTI_TX_HS_MODE" access="RW" reset_value="0" description="Select HS or FS mode for USB loopback testing. Set to value 1'b1 to choose HS for USB loopback testing, set to value 1'b0 to choose FS mode.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HS_MODE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TSTI_TX_LS_MODE" access="RW" reset_value="0" description="Set to value 1'b1 to choose LS for USB loopback testing, set to value 1'b0 to choose HS or FS mode which is defined by TSTI1_TX_HS.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_TSTI_TX_LS_MODE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="TSTI_TX_EN" access="RW" reset_value="0" description="Enable TX for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_TSTI_TX_EN(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TSTI_TX_HIZ" access="RW" reset_value="0" description="Sets TX Hi-Z for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HIZ(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="UTMO_DIG_TST0" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test results. Value = 1'b0 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="UTMO_DIG_TST1" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test. Value = 1'b1 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST1(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="6" reset_value="0"/>
    <bit_field offset="15" width="1" name="TSTI_HSFS_MODE_EN" access="RW" reset_value="0" description="Setting this bit field to value 1'b1 will enable the loopback test to dynamically change the packet speed. It will send a number of High Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_HS_NUMBER], followed by a number of Full Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_FS_NUMBER].">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_TSTI_HSFS_MODE_EN(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="TSTPKT" access="RW" reset_value="0x55" description="Selects the packet data byte used for USB loopback testing in Pulse mode. Pulse mode is selected by setting USBPHY_USB1_LOOPBACK[2:1] to a value of 2'b01. Default value produces a data inversion at each unit interval.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_SET_TSTPKT(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x118" width="32" name="USB1_LOOPBACK_CLR" description="USB PHY Loopback Control/Status Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_CLR"/>
    <bit_field offset="0" width="1" name="UTMI_TESTSTART" access="RW" reset_value="0" description="This bit enables the USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_UTMI_TESTSTART(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="UTMI_DIG_TST0" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST1 remains at a value of 1'b0 selects Pulse mode for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="UTMI_DIG_TST1" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST0 remains at a value of 1'b0 selects Psuedorandom modes for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST1(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TSTI_TX_HS_MODE" access="RW" reset_value="0" description="Select HS or FS mode for USB loopback testing. Set to value 1'b1 to choose HS for USB loopback testing, set to value 1'b0 to choose FS mode.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HS_MODE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TSTI_TX_LS_MODE" access="RW" reset_value="0" description="Set to value 1'b1 to choose LS for USB loopback testing, set to value 1'b0 to choose HS or FS mode which is defined by TSTI1_TX_HS.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_LS_MODE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="TSTI_TX_EN" access="RW" reset_value="0" description="Enable TX for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_EN(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TSTI_TX_HIZ" access="RW" reset_value="0" description="Sets TX Hi-Z for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HIZ(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="UTMO_DIG_TST0" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test results. Value = 1'b0 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="UTMO_DIG_TST1" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test. Value = 1'b1 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST1(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="6" reset_value="0"/>
    <bit_field offset="15" width="1" name="TSTI_HSFS_MODE_EN" access="RW" reset_value="0" description="Setting this bit field to value 1'b1 will enable the loopback test to dynamically change the packet speed. It will send a number of High Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_HS_NUMBER], followed by a number of Full Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_FS_NUMBER].">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_TSTI_HSFS_MODE_EN(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="TSTPKT" access="RW" reset_value="0x55" description="Selects the packet data byte used for USB loopback testing in Pulse mode. Pulse mode is selected by setting USBPHY_USB1_LOOPBACK[2:1] to a value of 2'b01. Default value produces a data inversion at each unit interval.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_CLR_TSTPKT(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x11C" width="32" name="USB1_LOOPBACK_TOG" description="USB PHY Loopback Control/Status Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_TOG"/>
    <bit_field offset="0" width="1" name="UTMI_TESTSTART" access="RW" reset_value="0" description="This bit enables the USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_UTMI_TESTSTART(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="UTMI_DIG_TST0" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST1 remains at a value of 1'b0 selects Pulse mode for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="UTMI_DIG_TST1" access="RW" reset_value="0" description="Mode control for USB loopback test. Setting this bit to a value of 1'b1 while UTMI_DIG_TST0 remains at a value of 1'b0 selects Psuedorandom modes for the loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST1(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TSTI_TX_HS_MODE" access="RW" reset_value="0" description="Select HS or FS mode for USB loopback testing. Set to value 1'b1 to choose HS for USB loopback testing, set to value 1'b0 to choose FS mode.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HS_MODE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TSTI_TX_LS_MODE" access="RW" reset_value="0" description="Set to value 1'b1 to choose LS for USB loopback testing, set to value 1'b0 to choose HS or FS mode which is defined by TSTI1_TX_HS.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_LS_MODE(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="TSTI_TX_EN" access="RW" reset_value="0" description="Enable TX for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_EN(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="TSTI_TX_HIZ" access="RW" reset_value="0" description="Sets TX Hi-Z for USB loopback test.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HIZ(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="UTMO_DIG_TST0" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test results. Value = 1'b0 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST0(x)"/>
    </bit_field>
    <bit_field offset="8" width="1" name="UTMO_DIG_TST1" access="RO" reset_value="0" description="This read-only bit is a status bit for USB loopback test. Value = 1'b1 indicates a passing result. Test results are only valid while UTMI_TESTSTART is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST1(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="6" reset_value="0"/>
    <bit_field offset="15" width="1" name="TSTI_HSFS_MODE_EN" access="RW" reset_value="0" description="Setting this bit field to value 1'b1 will enable the loopback test to dynamically change the packet speed. It will send a number of High Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_HS_NUMBER], followed by a number of Full Speed packets determined by USBPHY_USB1_LOOPBACK_HSFSCNT[TSTI_FS_NUMBER].">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_TSTI_HSFS_MODE_EN(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="TSTPKT" access="RW" reset_value="0x55" description="Selects the packet data byte used for USB loopback testing in Pulse mode. Pulse mode is selected by setting USBPHY_USB1_LOOPBACK[2:1] to a value of 2'b01. Default value produces a data inversion at each unit interval.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_TOG_TSTPKT(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x120" width="32" name="USB1_LOOPBACK_HSFSCNT" description="USB PHY Loopback Packet Number Select Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_HSFSCNT"/>
    <bit_field offset="0" width="16" name="TSTI_HS_NUMBER" access="RW" reset_value="0x10" description="High speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_HS_NUMBER(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="TSTI_FS_NUMBER" access="RW" reset_value="0x4" description="Full speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_FS_NUMBER(x)"/>
    </bit_field>
  </register>
  <register offset="0x124" width="32" name="USB1_LOOPBACK_HSFSCNT_SET" description="USB PHY Loopback Packet Number Select Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_HSFSCNT_SET"/>
    <bit_field offset="0" width="16" name="TSTI_HS_NUMBER" access="RW" reset_value="0x10" description="High speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_HS_NUMBER(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="TSTI_FS_NUMBER" access="RW" reset_value="0x4" description="Full speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_FS_NUMBER(x)"/>
    </bit_field>
  </register>
  <register offset="0x128" width="32" name="USB1_LOOPBACK_HSFSCNT_CLR" description="USB PHY Loopback Packet Number Select Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_HSFSCNT_CLR"/>
    <bit_field offset="0" width="16" name="TSTI_HS_NUMBER" access="RW" reset_value="0x10" description="High speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_HS_NUMBER(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="TSTI_FS_NUMBER" access="RW" reset_value="0x4" description="Full speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_FS_NUMBER(x)"/>
    </bit_field>
  </register>
  <register offset="0x12C" width="32" name="USB1_LOOPBACK_HSFSCNT_TOG" description="USB PHY Loopback Packet Number Select Register">
    <alias type="CMSIS" value="USB1_LOOPBACK_HSFSCNT_TOG"/>
    <bit_field offset="0" width="16" name="TSTI_HS_NUMBER" access="RW" reset_value="0x10" description="High speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_HS_NUMBER(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="TSTI_FS_NUMBER" access="RW" reset_value="0x4" description="Full speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1'b1.">
      <alias type="CMSIS" value="USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_FS_NUMBER(x)"/>
    </bit_field>
  </register>
  <register offset="0x130" width="32" name="TRIM_OVERRIDE_EN" description="USB PHY Trim Override Enable Register">
    <alias type="CMSIS" value="TRIM_OVERRIDE_EN"/>
    <bit_field offset="0" width="1" name="TRIM_DIV_SEL_OVERRIDE" access="RW" reset_value="0" description="Override enable for PLL_DIV_SEL, when set, the register value in USBPHY_PLL_SIC[1:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_DIV_SEL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" access="RW" reset_value="0" description="Override enable for ENV_TAIL_ADJ, when set, the register value in USBPHY_DEBUG1[14:13] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="TRIM_TX_D_CAL_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_D_CAL, when set, the register value in USBPHY_TX[3:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_D_CAL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TRIM_TX_CAL45DP_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DP, when set, the register value in USBPHY_TX[19:16] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DP_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TRIM_TX_CAL45DM_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DM, when set, the register value in USBPHY_TX[11:8] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DM_OVERRIDE(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="11" reset_value="0"/>
    <bit_field offset="16" width="2" name="TRIM_PLL_CTRL0_DIV_SEL" access="RO" reset_value="0" description="IFR value of PLL_DIV_SEL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_PLL_CTRL0_DIV_SEL(x)"/>
    </bit_field>
    <bit_field offset="18" width="2" name="TRIM_USB_REG_ENV_TAIL_ADJ_VD" access="RO" reset_value="0" description="IFR value of ENV_TAIL_ADJ.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_USB_REG_ENV_TAIL_ADJ_VD(x)"/>
    </bit_field>
    <bit_field offset="20" width="4" name="TRIM_USBPHY_TX_D_CAL" access="RO" reset_value="0" description="IFR value of TX_D_CAL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_D_CAL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRIM_USBPHY_TX_CAL45DP" access="RO" reset_value="0" description="IFR value of TX_CAL45DP.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DP(x)"/>
    </bit_field>
    <bit_field offset="28" width="4" name="TRIM_USBPHY_TX_CAL45DM" access="RO" reset_value="0" description="IFR value of TX_CAL45DM.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DM(x)"/>
    </bit_field>
  </register>
  <register offset="0x134" width="32" name="TRIM_OVERRIDE_EN_SET" description="USB PHY Trim Override Enable Register">
    <alias type="CMSIS" value="TRIM_OVERRIDE_EN_SET"/>
    <bit_field offset="0" width="1" name="TRIM_DIV_SEL_OVERRIDE" access="RW" reset_value="0" description="Override enable for PLL_DIV_SEL, when set, the register value in USBPHY_PLL_SIC[1:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_DIV_SEL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" access="RW" reset_value="0" description="Override enable for ENV_TAIL_ADJ, when set, the register value in USBPHY_DEBUG1[14:13] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="TRIM_TX_D_CAL_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_D_CAL, when set, the register value in USBPHY_TX[3:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_D_CAL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TRIM_TX_CAL45DP_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DP, when set, the register value in USBPHY_TX[19:16] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DP_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TRIM_TX_CAL45DM_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DM, when set, the register value in USBPHY_TX[11:8] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DM_OVERRIDE(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="11" reset_value="0"/>
    <bit_field offset="16" width="2" name="TRIM_PLL_CTRL0_DIV_SEL" access="RO" reset_value="0" description="IFR value of PLL_DIV_SEL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_PLL_CTRL0_DIV_SEL(x)"/>
    </bit_field>
    <bit_field offset="18" width="2" name="TRIM_USB_REG_ENV_TAIL_ADJ_VD" access="RO" reset_value="0" description="IFR value of ENV_TAIL_ADJ.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USB_REG_ENV_TAIL_ADJ_VD(x)"/>
    </bit_field>
    <bit_field offset="20" width="4" name="TRIM_USBPHY_TX_D_CAL" access="RO" reset_value="0" description="IFR value of TX_D_CAL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_D_CAL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRIM_USBPHY_TX_CAL45DP" access="RO" reset_value="0" description="IFR value of TX_CAL45DP.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DP(x)"/>
    </bit_field>
    <bit_field offset="28" width="4" name="TRIM_USBPHY_TX_CAL45DM" access="RO" reset_value="0" description="IFR value of TX_CAL45DM.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DM(x)"/>
    </bit_field>
  </register>
  <register offset="0x138" width="32" name="TRIM_OVERRIDE_EN_CLR" description="USB PHY Trim Override Enable Register">
    <alias type="CMSIS" value="TRIM_OVERRIDE_EN_CLR"/>
    <bit_field offset="0" width="1" name="TRIM_DIV_SEL_OVERRIDE" access="RW" reset_value="0" description="Override enable for PLL_DIV_SEL, when set, the register value in USBPHY_PLL_SIC[1:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_DIV_SEL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" access="RW" reset_value="0" description="Override enable for ENV_TAIL_ADJ, when set, the register value in USBPHY_DEBUG1[14:13] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="TRIM_TX_D_CAL_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_D_CAL, when set, the register value in USBPHY_TX[3:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_D_CAL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TRIM_TX_CAL45DP_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DP, when set, the register value in USBPHY_TX[19:16] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DP_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TRIM_TX_CAL45DM_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DM, when set, the register value in USBPHY_TX[11:8] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DM_OVERRIDE(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="11" reset_value="0"/>
    <bit_field offset="16" width="2" name="TRIM_PLL_CTRL0_DIV_SEL" access="RO" reset_value="0" description="IFR value of PLL_DIV_SEL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_PLL_CTRL0_DIV_SEL(x)"/>
    </bit_field>
    <bit_field offset="18" width="2" name="TRIM_USB_REG_ENV_TAIL_ADJ_VD" access="RO" reset_value="0" description="IFR value of ENV_TAIL_ADJ.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USB_REG_ENV_TAIL_ADJ_VD(x)"/>
    </bit_field>
    <bit_field offset="20" width="4" name="TRIM_USBPHY_TX_D_CAL" access="RO" reset_value="0" description="IFR value of TX_D_CAL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_D_CAL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRIM_USBPHY_TX_CAL45DP" access="RO" reset_value="0" description="IFR value of TX_CAL45DP.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DP(x)"/>
    </bit_field>
    <bit_field offset="28" width="4" name="TRIM_USBPHY_TX_CAL45DM" access="RO" reset_value="0" description="IFR value of TX_CAL45DM.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DM(x)"/>
    </bit_field>
  </register>
  <register offset="0x13C" width="32" name="TRIM_OVERRIDE_EN_TOG" description="USB PHY Trim Override Enable Register">
    <alias type="CMSIS" value="TRIM_OVERRIDE_EN_TOG"/>
    <bit_field offset="0" width="1" name="TRIM_DIV_SEL_OVERRIDE" access="RW" reset_value="0" description="Override enable for PLL_DIV_SEL, when set, the register value in USBPHY_PLL_SIC[1:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_DIV_SEL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" access="RW" reset_value="0" description="Override enable for ENV_TAIL_ADJ, when set, the register value in USBPHY_DEBUG1[14:13] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="TRIM_TX_D_CAL_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_D_CAL, when set, the register value in USBPHY_TX[3:0] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_D_CAL_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="TRIM_TX_CAL45DP_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DP, when set, the register value in USBPHY_TX[19:16] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DP_OVERRIDE(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="TRIM_TX_CAL45DM_OVERRIDE" access="RW" reset_value="0" description="Override enable for TX_CAL45DM, when set, the register value in USBPHY_TX[11:8] will be used.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DM_OVERRIDE(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="11" reset_value="0"/>
    <bit_field offset="16" width="2" name="TRIM_PLL_CTRL0_DIV_SEL" access="RO" reset_value="0" description="IFR value of PLL_DIV_SEL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_PLL_CTRL0_DIV_SEL(x)"/>
    </bit_field>
    <bit_field offset="18" width="2" name="TRIM_USB_REG_ENV_TAIL_ADJ_VD" access="RO" reset_value="0" description="IFR value of ENV_TAIL_ADJ.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USB_REG_ENV_TAIL_ADJ_VD(x)"/>
    </bit_field>
    <bit_field offset="20" width="4" name="TRIM_USBPHY_TX_D_CAL" access="RO" reset_value="0" description="IFR value of TX_D_CAL.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_D_CAL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRIM_USBPHY_TX_CAL45DP" access="RO" reset_value="0" description="IFR value of TX_CAL45DP.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DP(x)"/>
    </bit_field>
    <bit_field offset="28" width="4" name="TRIM_USBPHY_TX_CAL45DM" access="RO" reset_value="0" description="IFR value of TX_CAL45DM.">
      <alias type="CMSIS" value="USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DM(x)"/>
    </bit_field>
  </register>
</regs:peripheral>