<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600MachineScheduler.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a>  </div>
  <div class="headertitle">
<div class="title">R600MachineScheduler.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>R600 Machine Scheduler interface.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="PriorityQueue_8h_source.html">llvm/ADT/PriorityQueue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for R600MachineScheduler.h:</div>
<div class="dyncontent">
<div class="center"><img src="R600MachineScheduler_8h__incl.png" border="0" usemap="#R600MachineScheduler_8h" alt=""/></div>
<map name="R600MachineScheduler_8h" id="R600MachineScheduler_8h">
<area shape="rect" id="node2" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="2212,80,2329,107"/><area shape="rect" id="node29" href="PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="3034,80,3214,107"/><area shape="rect" id="node31" href="MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="803,155,1045,181"/><area shape="rect" id="node48" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="1514,80,1675,107"/><area shape="rect" id="node3" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2309,155,2451,181"/><area shape="rect" id="node27" href="R600Defines_8h.html" title="R600Defines.h" alt="" coords="2119,155,2233,181"/><area shape="rect" id="node28" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="2602,155,2742,181"/><area shape="rect" id="node4" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="2714,237,2881,263"/><area shape="rect" id="node18" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2492,237,2689,263"/><area shape="rect" id="node5" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="2553,408,2703,435"/><area shape="rect" id="node14" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2266,319,2451,360"/><area shape="rect" id="node6" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1351,557,1526,584"/><area shape="rect" id="node7" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1053,483,1259,509"/><area shape="rect" id="node8" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="511,557,662,584"/><area shape="rect" id="node15" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="2243,408,2426,435"/><area shape="rect" id="node16" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1867,483,2029,509"/><area shape="rect" id="node19" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="1657,408,1809,435"/><area shape="rect" id="node22" href="MachineCombinerPattern_8h.html" title="llvm/CodeGen/MachineCombiner\lPattern.h" alt="" coords="2527,319,2758,360"/><area shape="rect" id="node23" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1986,408,2219,435"/><area shape="rect" id="node24" href="MCInstrInfo_8h.html" title="llvm/MC/MCInstrInfo.h" alt="" coords="2767,557,2926,584"/><area shape="rect" id="node20" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1568,483,1739,509"/><area shape="rect" id="node32" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="564,229,761,271"/><area shape="rect" id="node41" href="RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="1621,237,1856,263"/><area shape="rect" id="node44" href="ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="1261,237,1512,263"/><area shape="rect" id="node33" href="CodeGen_2Passes_8h.html" title="llvm/CodeGen/Passes.h" alt="" coords="5,326,176,353"/><area shape="rect" id="node36" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="557,326,769,353"/><area shape="rect" id="node34" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="85,483,179,509"/><area shape="rect" id="node35" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="59,408,258,435"/><area shape="rect" id="node37" href="StringMap_8h.html" title="llvm/ADT/StringMap.h" alt="" coords="406,483,565,509"/><area shape="rect" id="node38" href="Twine_8h.html" title="llvm/ADT/Twine.h" alt="" coords="495,408,622,435"/><area shape="rect" id="node42" href="SparseSet_8h.html" title="llvm/ADT/SparseSet.h" alt="" coords="1222,408,1383,435"/><area shape="rect" id="node43" href="SlotIndexes_8h.html" title="llvm/CodeGen/SlotIndexes.h" alt="" coords="1699,326,1901,353"/><area shape="rect" id="node45" href="SparseMultiSet_8h.html" title="llvm/ADT/SparseMultiSet.h" alt="" coords="1291,326,1482,353"/><area shape="rect" id="node46" href="ScheduleDAG_8h.html" title="llvm/CodeGen/ScheduleDAG.h" alt="" coords="1925,326,2139,353"/><area shape="rect" id="node47" href="TargetSchedule_8h.html" title="llvm/CodeGen/TargetSchedule.h" alt="" coords="1407,408,1633,435"/><area shape="rect" id="node49" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="893,408,1096,435"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="R600MachineScheduler_8h__dep__incl.png" border="0" usemap="#R600MachineScheduler_8hdep" alt=""/></div>
<map name="R600MachineScheduler_8hdep" id="R600MachineScheduler_8hdep">
<area shape="rect" id="node2" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="5,80,176,107"/><area shape="rect" id="node3" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="201,80,399,107"/><area shape="rect" id="node4" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="424,80,621,107"/></map>
</div>
</div>
<p><a href="R600MachineScheduler_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html">llvm::R600SchedStrategy</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>R600 Machine Scheduler interface. </p>

<p>Definition in file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>
</div></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:53 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
