Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug 19 19:47:26 2024
| Host         : fiak-dell running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              24 |            6 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             176 |           59 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |           Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                         | pg/ip/p2u/outState                | pg/ip/p2u/outState_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p2d/outState                | pg/ip/p2d/outState_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p2d/outState                | pg/ip/p2d/outState_reg_LDC_i_1__2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p1d/outState                | pg/ip/p1d/outState_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p1d/outState                | pg/ip/p1d/outState_reg_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p1u/outState                | pg/ip/p1u/outState_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p1u/outState                | pg/ip/p1u/outState_reg_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  pg/ip/p2d/outState_reg_LDC_i_1__2_n_0 |                                   | pg/ip/p2d/outState_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/ip/p2u/outState                | pg/ip/p2u/outState_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pg/ip/p1d/outState_reg_LDC_i_1__0_n_0 |                                   | pg/ip/p1d/outState_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  pg/ip/p1u/outState_reg_LDC_i_1_n_0    |                                   | pg/ip/p1u/outState_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  pg/ip/p2u/outState_reg_LDC_i_1__1_n_0 |                                   | pg/ip/p2u/outState_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | pg/pc/clkDivider/p2YPos_reg[9][0] | btnC_IBUF                             |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                         | vgac/clkDivider/E[0]              | btnC_IBUF                             |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                         | vgac/clkDivider/cnt_reg[0]_0[0]   | btnC_IBUF                             |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                         | pg/pc/clkDivider/E[0]             | btnC_IBUF                             |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG                         |                                   | btnC_IBUF                             |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                         | pg/ip/p2u/cnt[0]_i_1__1_n_0       | btnC_IBUF                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                         | pg/ip/p1d/cnt[0]_i_1__0_n_0       | btnC_IBUF                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                         | pg/ip/p2d/cnt[0]_i_1__2_n_0       | btnC_IBUF                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                         | pg/ip/p1u/cnt[0]_i_1_n_0          | btnC_IBUF                             |                8 |             32 |         4.00 |
+----------------------------------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+


