{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723457805647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723457805648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:16:44 2024 " "Processing started: Mon Aug 12 18:16:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723457805648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457805648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_led -c key_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_led -c key_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457805648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723457806363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723457806363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/key_toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/key_toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_toggle " "Found entity 1: key_toggle" {  } { { "../rtl/key_toggle.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/key_toggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/key_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/key_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_led_top " "Found entity 1: key_led_top" {  } { { "../rtl/key_led_top.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/flow_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/flow_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_led " "Found entity 1: flow_led" {  } { { "../rtl/flow_led.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/flow_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/flash_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/flash_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_led " "Found entity 1: flash_led" {  } { { "../rtl/flash_led.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/flash_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/clk_div.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led/rtl/breath_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led/rtl/breath_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 breath_led " "Found entity 1: breath_led" {  } { { "../rtl/breath_led.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/breath_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723457818337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457818337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_led_top " "Elaborating entity \"key_led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723457818381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:uut_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:uut_clk_div\"" {  } { { "../rtl/key_led_top.v" "uut_clk_div" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457818384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/key_led_top.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457818388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_toggle key_toggle:key_toggle_inst " "Elaborating entity \"key_toggle\" for hierarchy \"key_toggle:key_toggle_inst\"" {  } { { "../rtl/key_led_top.v" "key_toggle_inst" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457818390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_led flash_led:uut_flash_led_1 " "Elaborating entity \"flash_led\" for hierarchy \"flash_led:uut_flash_led_1\"" {  } { { "../rtl/key_led_top.v" "uut_flash_led_1" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457818392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led breath_led:uut_breath_led_1 " "Elaborating entity \"breath_led\" for hierarchy \"breath_led:uut_breath_led_1\"" {  } { { "../rtl/key_led_top.v" "uut_breath_led_1" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457818398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_led flow_led:uut_flow_led " "Elaborating entity \"flow_led\" for hierarchy \"flow_led:uut_flow_led\"" {  } { { "../rtl/key_led_top.v" "uut_flow_led" { Text "D:/git-repository/fpga_training/key_led/rtl/key_led_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457818403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/flow_led.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/flow_led.v" 13 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/key_led/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723457818930 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723457818931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723457819106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723457819686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723457819686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723457819749 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723457819749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723457819749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723457819749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723457819775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:16:59 2024 " "Processing ended: Mon Aug 12 18:16:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723457819775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723457819775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723457819775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723457819775 ""}
