Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug  6 20:38:33 2018
| Host         : DESKTOP-1OHCSLD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            3 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|     13 |            1 |
|    16+ |           40 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             349 |          168 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             465 |          186 |
| Yes          | No                    | No                     |             121 |           59 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1022 |          525 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------+------------------------------------+------------------+----------------+
|       Clock Signal      |               Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------------+------------------------------------+------------------+----------------+
|  clk_pll/inst/cpu_clk   | confreg/step0_sample                      | confreg/SR[0]                      |                1 |              1 |
|  clk_pll/inst/cpu_clk   | confreg/step1_sample                      | confreg/SR[0]                      |                1 |              1 |
|  clk_pll/inst/cpu_clk   |                                           | confreg/state_count[3]_i_1_n_5     |                1 |              4 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/ena                         |                                    |                2 |              4 |
|  clk_pll/inst/cpu_clk   | cpu/wb_stage/cause_o_reg[8][0]            | confreg/SR[0]                      |                2 |              4 |
|  clk_pll/inst/cpu_clk   | cpu/mem_stage/cause_o_reg[4][0]           | confreg/SR[0]                      |                3 |              5 |
|  clk_pll/inst/cpu_clk   | cpu/div/cnt[5]_i_1_n_5                    |                                    |                2 |              6 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/opE[5]_i_1_n_5              | confreg/SR[0]                      |                5 |              7 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/virtual_uart_data_reg[7][0] | confreg/SR[0]                      |                4 |              8 |
|  clk_pll/inst/cpu_clk   | cpu/mem_stage/controlsE_reg[2]            |                                    |               11 |             13 |
|  clk_pll/inst/cpu_clk   |                                           | confreg/key_count[0]_i_1_n_5       |                5 |             20 |
|  clk_pll/inst/cpu_clk   |                                           | confreg/step0_count[0]_i_1_n_5     |                5 |             20 |
|  clk_pll/inst/cpu_clk   |                                           | confreg/step1_count[0]_i_1_n_5     |                5 |             20 |
|  clk_pll/inst/cpu_clk   | cpu/div/dividend[31]_i_2_n_5              | cpu/div/dividend[31]_i_1_n_5       |               17 |             31 |
|  clk_pll/inst/cpu_clk   | cpu/wb_stage/status_o_reg[28]             | confreg/SR[0]                      |               13 |             31 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr1_reg[31][0]              | confreg/SR[0]                      |               19 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/div/dividend[64]_i_2_n_5              | cpu/div/dividend[64]_i_1_n_5       |               12 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr5_reg[31][0]              | confreg/SR[0]                      |               19 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/mem_stage/badvaddr_reg[31][0]         |                                    |               14 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr0_reg[31][0]              | confreg/SR[0]                      |               21 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/num_data_reg[31][0]         | confreg/SR[0]                      |               12 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr4_reg[31][0]              | confreg/SR[0]                      |               18 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/conf_wdata_r_reg[31][0]     |                                    |               13 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/conf_rdata_reg_reg[31][0]   | confreg/SR[0]                      |               14 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr6_reg[31][0]              | confreg/SR[0]                      |               20 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr7_reg[31][0]              | confreg/SR[0]                      |               18 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/mem_stage/E[0]                        | confreg/SR[0]                      |               15 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/wb_stage/E[0]                         | confreg/SR[0]                      |               11 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr3_reg[31][0]              | confreg/SR[0]                      |               19 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/cr2_reg[31][0]              | confreg/SR[0]                      |               20 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/wb_stage/epc_o_reg[31]_2[0]           | confreg/SR[0]                      |                6 |             32 |
|  clk_pll/inst/timer_clk |                                           | confreg/SR[0]                      |                8 |             32 |
|  n_3_2293_BUFG          |                                           |                                    |               15 |             32 |
|  n_4_3062_BUFG          |                                           |                                    |               16 |             32 |
|  n_2_422_BUFG           |                                           |                                    |               17 |             32 |
|  n_1_1096_BUFG          |                                           |                                    |               24 |             32 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/E[0]                        | cpu/mem_stage/SR[0]                |               17 |             33 |
|  clk_pll/inst/cpu_clk   | cpu/div/divisor[31]_i_1_n_5               |                                    |               17 |             34 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/led_rg0_data_reg[31][0]     | confreg/SR[0]                      |               20 |             34 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/led_rg1_data_reg[31][0]     | confreg/SR[0]                      |               19 |             34 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/led_data_reg[31][0]         | confreg/SR[0]                      |               30 |             48 |
|  n_0_1097_BUFG          |                                           |                                    |               43 |             64 |
|  clk_pll/inst/cpu_clk   | cpu/wb_stage/hilo_writeW                  | confreg/SR[0]                      |               41 |             64 |
|  clk_pll/inst/cpu_clk   | cpu/div/result_o[63]_i_1_n_5              | confreg/SR[0]                      |               25 |             65 |
|  clk_pll/inst/timer_clk |                                           |                                    |               17 |             67 |
|  clk_pll/inst/cpu_clk   |                                           | confreg/SR[0]                      |               26 |             82 |
|  clk_pll/inst/cpu_clk   |                                           |                                    |               36 |             90 |
|  clk_pll/inst/cpu_clk   | cpu/wb_stage/regwriteW                    |                                    |               12 |             96 |
|  clk_pll/inst/cpu_clk   | cpu/exe_stage/pcE                         | cpu/exe_stage/controlsE[8]_i_1_n_5 |              103 |            208 |
|  clk_pll/inst/cpu_clk   |                                           | cpu/mem_stage/SR[0]                |              136 |            287 |
+-------------------------+-------------------------------------------+------------------------------------+------------------+----------------+


