
*** Running vivado
    with args -log design.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design.tcl -notrace
Command: link_design -top design -part xc7a35tcpg236-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist '\design ' is not ideal for floorplanning, since the cellview '\design ' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.230 ; gain = 0.000 ; free physical = 8456 ; free virtual = 14512
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.918 ; gain = 95.750 ; free physical = 8447 ; free virtual = 14502

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1507f6ce7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.777 ; gain = 436.859 ; free physical = 8070 ; free virtual = 14117

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1507f6ce7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d4f342ab

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1eaddbd05

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1eaddbd05

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1eaddbd05

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1eaddbd05

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002
Ending Logic Optimization Task | Checksum: fb2284e1

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7955 ; free virtual = 14002

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fb2284e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7954 ; free virtual = 14001

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fb2284e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7954 ; free virtual = 14001

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7954 ; free virtual = 14001
Ending Netlist Obfuscation Task | Checksum: fb2284e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7954 ; free virtual = 14001
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2311.715 ; gain = 648.547 ; free physical = 7954 ; free virtual = 14001
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.715 ; gain = 0.000 ; free physical = 7954 ; free virtual = 14001
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.730 ; gain = 0.000 ; free physical = 7951 ; free virtual = 13999
INFO: [Common 17-1381] The checkpoint '/home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/design_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_drc_opted.rpt -pb design_drc_opted.pb -rpx design_drc_opted.rpx
Command: report_drc -file design_drc_opted.rpt -pb design_drc_opted.pb -rpx design_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/design_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7944 ; free virtual = 13992
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e208fd01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7944 ; free virtual = 13992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7944 ; free virtual = 13992

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b49ebb89

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7927 ; free virtual = 13975

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c25f6d82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7935 ; free virtual = 13984

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c25f6d82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7935 ; free virtual = 13984
Phase 1 Placer Initialization | Checksum: c25f6d82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7935 ; free virtual = 13984

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106f868ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7933 ; free virtual = 13981

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7919 ; free virtual = 13969

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a884c244

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7919 ; free virtual = 13969
Phase 2.2 Global Placement Core | Checksum: 10f5a9fd0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7920 ; free virtual = 13970
Phase 2 Global Placement | Checksum: 10f5a9fd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7920 ; free virtual = 13970

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 162be7dd5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7920 ; free virtual = 13969

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 128fe9413

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7919 ; free virtual = 13969

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 872818b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7919 ; free virtual = 13969

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8dd362ab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7919 ; free virtual = 13969

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 6a3634c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7932 ; free virtual = 13982

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 149d98772

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7931 ; free virtual = 13981

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 162558545

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7932 ; free virtual = 13982

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19b9abf1d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7932 ; free virtual = 13982

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: db3aa1c2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7930 ; free virtual = 13980
Phase 3 Detail Placement | Checksum: db3aa1c2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7931 ; free virtual = 13980

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1119f0375

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1119f0375

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7930 ; free virtual = 13980
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.313. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 128e098f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7925 ; free virtual = 13975
Phase 4.1 Post Commit Optimization | Checksum: 128e098f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7925 ; free virtual = 13975

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 128e098f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7928 ; free virtual = 13978

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 128e098f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7927 ; free virtual = 13977

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7927 ; free virtual = 13977
Phase 4.4 Final Placement Cleanup | Checksum: a8c68fec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7927 ; free virtual = 13977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a8c68fec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7927 ; free virtual = 13977
Ending Placer Task | Checksum: 79b2b79f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7927 ; free virtual = 13977
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7936 ; free virtual = 13986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7936 ; free virtual = 13986
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7932 ; free virtual = 13986
INFO: [Common 17-1381] The checkpoint '/home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/design_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7931 ; free virtual = 13981
INFO: [runtcl-4] Executing : report_utilization -file design_utilization_placed.rpt -pb design_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2444.582 ; gain = 0.000 ; free physical = 7936 ; free virtual = 13987
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6c3fe99e ConstDB: 0 ShapeSum: d72ce01 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d1a4f330

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2491.871 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13893
Post Restoration Checksum: NetGraph: b0fc28de NumContArr: 20a8ca52 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d1a4f330

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2491.871 ; gain = 0.000 ; free physical = 7811 ; free virtual = 13862

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d1a4f330

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2505.855 ; gain = 13.984 ; free physical = 7778 ; free virtual = 13829

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d1a4f330

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2505.855 ; gain = 13.984 ; free physical = 7778 ; free virtual = 13829
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1296afc62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2516.855 ; gain = 24.984 ; free physical = 7770 ; free virtual = 13821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.855| TNS=-388.166| WHS=-0.170 | THS=-2.293 |

Phase 2 Router Initialization | Checksum: 13932bc6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2516.855 ; gain = 24.984 ; free physical = 7769 ; free virtual = 13820

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2400
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2400
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13c153a44

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2519.855 ; gain = 27.984 ; free physical = 7766 ; free virtual = 13817
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                               counter_decisecond_reg[6]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                               counter_decisecond_reg[5]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                              counter_decisecond_reg[22]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                               counter_decisecond_reg[7]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                               counter_decisecond_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1301
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.568| TNS=-520.979| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11a9286fc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2526.855 ; gain = 34.984 ; free physical = 7760 ; free virtual = 13811

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.323| TNS=-504.328| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 196050103

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.855 ; gain = 34.984 ; free physical = 7761 ; free virtual = 13813

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 429
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.412| TNS=-497.340| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16ca5c667

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 2526.855 ; gain = 34.984 ; free physical = 7762 ; free virtual = 13813
Phase 4 Rip-up And Reroute | Checksum: 16ca5c667

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 2526.855 ; gain = 34.984 ; free physical = 7762 ; free virtual = 13813

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12c081bf9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 2526.855 ; gain = 34.984 ; free physical = 7762 ; free virtual = 13813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.256| TNS=-499.627| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b5bda2b2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b5bda2b2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795
Phase 5 Delay and Skew Optimization | Checksum: b5bda2b2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c64fe642

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.124| TNS=-481.792| WHS=0.151  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c64fe642

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795
Phase 6 Post Hold Fix | Checksum: c64fe642

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.21207 %
  Global Horizontal Routing Utilization  = 1.58017 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fc56caee

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7744 ; free virtual = 13795

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fc56caee

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7742 ; free virtual = 13794

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d1dec3aa

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7742 ; free virtual = 13794

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-14.124| TNS=-481.792| WHS=0.151  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: d1dec3aa

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7742 ; free virtual = 13794
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2554.855 ; gain = 62.984 ; free physical = 7790 ; free virtual = 13842

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2554.855 ; gain = 110.273 ; free physical = 7790 ; free virtual = 13842
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.855 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13842
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2554.855 ; gain = 0.000 ; free physical = 7782 ; free virtual = 13838
INFO: [Common 17-1381] The checkpoint '/home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/design_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_drc_routed.rpt -pb design_drc_routed.pb -rpx design_drc_routed.rpx
Command: report_drc -file design_drc_routed.rpt -pb design_drc_routed.pb -rpx design_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/design_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_methodology_drc_routed.rpt -pb design_methodology_drc_routed.pb -rpx design_methodology_drc_routed.rpx
Command: report_methodology -file design_methodology_drc_routed.rpt -pb design_methodology_drc_routed.pb -rpx design_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/design_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_power_routed.rpt -pb design_power_summary_routed.pb -rpx design_power_routed.rpx
Command: report_power -file design_power_routed.rpt -pb design_power_summary_routed.pb -rpx design_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_route_status.rpt -pb design_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_bus_skew_routed.rpt -pb design_bus_skew_routed.pb -rpx design_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/tanish/Desktop/GitHub/COL215/Assignment-6/Assignment-6.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 14 20:37:08 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2865.719 ; gain = 168.387 ; free physical = 7751 ; free virtual = 13814
INFO: [Common 17-206] Exiting Vivado at Sat May 14 20:37:08 2022...
