GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v'
Undeclared symbol 'clk2', assumed default net type 'wire'("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":28)
Analyzing Verilog file 'C:\Gowin\my3_h\fifo_ex1b5h\src\fifo_hs\fifo_hs.v'
Analyzing Verilog file 'C:\Gowin\my3_h\fifo_ex1b5h\src\gowin_rpll\gowin_rpll.v'
Compiling module 'TOP'("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":5)
Compiling module '**'("C:\Gowin\my3_h\fifo_ex1b5h\src\fifo_hs\fifo_hs.v":0)
Compiling module '**'("C:\Gowin\my3_h\fifo_ex1b5h\src\fifo_hs\fifo_hs.v":0)
Compiling module 'Gowin_rPLL'("C:\Gowin\my3_h\fifo_ex1b5h\src\gowin_rpll\gowin_rpll.v":9)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 8("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":113)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 8("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":120)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":126)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":166)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Gowin\my3_h\fifo_ex1b5h\src\TOP.v":179)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\my3_h\fifo_ex1b5h\impl\gwsynthesis\fifo_ex1.vg" completed
[100%] Generate report file "C:\Gowin\my3_h\fifo_ex1b5h\impl\gwsynthesis\fifo_ex1_syn.rpt.html" completed
GowinSynthesis finish
