{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685533220845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685533220846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 13:40:20 2023 " "Processing started: Wed May 31 13:40:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685533220846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533220846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display " "Command: quartus_map --read_settings_files=on --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533220846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685533221347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685533221347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-display/vhdl/modules/ascii_seven_segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_seven_segment_decoder-rtl " "Found design unit 1: ascii_seven_segment_decoder-rtl" {  } { { "../vhdl/modules/ascii_seven_segment_decoder.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_seven_segment_decoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685533230129 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_seven_segment_decoder " "Found entity 1: ascii_seven_segment_decoder" {  } { { "../vhdl/modules/ascii_seven_segment_decoder.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_seven_segment_decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685533230129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533230129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-display/vhdl/modules/ascii_roller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-display/vhdl/modules/ascii_roller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_roller-rtl " "Found design unit 1: ascii_roller-rtl" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_roller.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685533230131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_roller " "Found entity 1: ascii_roller" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_roller.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685533230131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533230131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-display/vhdl/modules/ascii_display_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-display/vhdl/modules/ascii_display_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_display_top-rtl " "Found design unit 1: ascii_display_top-rtl" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_display_top.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685533230134 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_display_top " "Found entity 1: ascii_display_top" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_display_top.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685533230134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533230134 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "roller_en boolean ascii_roller.vhdl(41) " "VHDL error at ascii_roller.vhdl(41): type of identifier \"roller_en\" does not agree with its usage as \"boolean\" type" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ASCII-Display/vhdl/modules/ascii_roller.vhdl" 41 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1685533230135 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685533230266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 31 13:40:30 2023 " "Processing ended: Wed May 31 13:40:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685533230266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685533230266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685533230266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533230266 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685533230862 ""}
