`timescale 1ns / 1ps

module sign_extend(immediate_in, sign_extend );

   	input [13:0] immediate_in;
	output [15:0] sign_extend;
	reg [15:0] sign_extend;
	//reg[15:0] sign_extendl;
	initial begin
		sign_extend = 0;
	end
	
endmodule
