0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.srcs/sim_1/new/divisible_by_3_tb.v,1648348307,verilog,,,,divisible_by_3_with_timer_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.srcs/sources_1/new/divisible_by_3.v,1648348601,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.srcs/sim_1/new/divisible_by_3_tb.v,,divisible_by_3_with_timer;timer,,,,,,,,
