Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 204c8f4cb4fc4259a1fc369896cd922e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_16x1_Sim_behav xil_defaultlib.MUX_16x1_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'data_line_0' [C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sources_1/new/MUX_16x1.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'data_line_0' [C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sources_1/new/MUX_16x1.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'data_line_0' [C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sources_1/new/MUX_16x1.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'data_line_0' [C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sources_1/new/MUX_16x1.v:75]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'data_line_0' [C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sources_1/new/MUX_16x1.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_4x1
Compiling module xil_defaultlib.MUX_16x1
Compiling module xil_defaultlib.MUX_16x1_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX_16x1_Sim_behav
