Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 26 00:49:31 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   91          inf        0.000                      0                   91           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UTX/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.976ns (51.707%)  route 3.713ns (48.293%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  UTX/o_TX_Serial_reg/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UTX/o_TX_Serial_reg/Q
                         net (fo=1, routed)           3.713     4.169    Tx_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     7.689 r  Tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.689    Tx
    A14                                                               r  Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UHANDLE/status_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED_Status
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 3.961ns (55.870%)  route 3.128ns (44.130%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDSE                         0.000     0.000 r  UHANDLE/status_reg/C
    SLICE_X0Y43          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  UHANDLE/status_reg/Q
                         net (fo=1, routed)           3.128     3.584    LED_Status_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.089 r  LED_Status_OBUF_inst/O
                         net (fo=0)                   0.000     7.089    LED_Status
    U16                                                               r  LED_Status (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendButton
                            (input port)
  Destination:            USEND/o_Byte_TX_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.219ns  (logic 1.593ns (37.764%)  route 2.626ns (62.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sendButton (IN)
                         net (fo=0)                   0.000     0.000    sendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sendButton_IBUF_inst/O
                         net (fo=5, routed)           2.626     4.067    USEND/sendButton_IBUF
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.152     4.219 r  USEND/o_Byte_TX[0]_i_1/O
                         net (fo=1, routed)           0.000     4.219    USEND/o_Byte_TX[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/o_Byte_TX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendButton
                            (input port)
  Destination:            USEND/o_Send_TX_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 1.593ns (37.829%)  route 2.619ns (62.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sendButton (IN)
                         net (fo=0)                   0.000     0.000    sendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sendButton_IBUF_inst/O
                         net (fo=5, routed)           2.619     4.060    USEND/sendButton_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.152     4.212 r  USEND/o_Send_TX_i_1/O
                         net (fo=1, routed)           0.000     4.212    USEND/o_Send_TX_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/o_Send_TX_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendButton
                            (input port)
  Destination:            USEND/FSM_sequential_byte_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.191ns  (logic 1.565ns (37.349%)  route 2.626ns (62.651%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sendButton (IN)
                         net (fo=0)                   0.000     0.000    sendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sendButton_IBUF_inst/O
                         net (fo=5, routed)           2.626     4.067    USEND/sendButton_IBUF
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  USEND/FSM_sequential_byte_out_i_1/O
                         net (fo=1, routed)           0.000     4.191    USEND/FSM_sequential_byte_out_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/FSM_sequential_byte_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendButton
                            (input port)
  Destination:            USEND/o_Byte_TX_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.184ns  (logic 1.565ns (37.413%)  route 2.619ns (62.587%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sendButton (IN)
                         net (fo=0)                   0.000     0.000    sendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sendButton_IBUF_inst/O
                         net (fo=5, routed)           2.619     4.060    USEND/sendButton_IBUF
    SLICE_X0Y58          LUT4 (Prop_lut4_I1_O)        0.124     4.184 r  USEND/o_Byte_TX[3]_i_1/O
                         net (fo=1, routed)           0.000     4.184    USEND/o_Byte_TX[3]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/o_Byte_TX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.153ns  (logic 0.993ns (23.911%)  route 3.160ns (76.089%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  UTX/r_Clk_Count_reg[1]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  UTX/r_Clk_Count_reg[1]/Q
                         net (fo=7, routed)           0.872     1.291    UTX/r_Clk_Count_reg[1]
    SLICE_X1Y45          LUT5 (Prop_lut5_I2_O)        0.297     1.588 r  UTX/FSM_sequential_r_SM_Main[2]_inv_i_3/O
                         net (fo=1, routed)           0.263     1.851    UTX/FSM_sequential_r_SM_Main[2]_inv_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  UTX/FSM_sequential_r_SM_Main[2]_inv_i_2/O
                         net (fo=15, routed)          1.460     3.435    UTX/FSM_sequential_r_SM_Main[2]_inv_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I1_O)        0.153     3.588 r  UTX/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.565     4.153    UTX/r_Bit_Index[1]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  UTX/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.966ns (24.788%)  route 2.931ns (75.212%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[4]/C
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  URX/r_Clk_Count_reg[4]/Q
                         net (fo=8, routed)           1.085     1.504    URX/r_Clk_Count_reg_n_0_[4]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.299     1.803 r  URX/r_SM_Main[1]_i_4/O
                         net (fo=1, routed)           0.748     2.551    URX/r_SM_Main[1]_i_4_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.124     2.675 r  URX/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.294     2.969    URX/r_SM_Main[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.124     3.093 r  URX/r_Clk_Count[8]_i_2/O
                         net (fo=9, routed)           0.804     3.897    URX/r_Clk_Count[8]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.966ns (24.788%)  route 2.931ns (75.212%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[4]/C
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  URX/r_Clk_Count_reg[4]/Q
                         net (fo=8, routed)           1.085     1.504    URX/r_Clk_Count_reg_n_0_[4]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.299     1.803 r  URX/r_SM_Main[1]_i_4/O
                         net (fo=1, routed)           0.748     2.551    URX/r_SM_Main[1]_i_4_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.124     2.675 r  URX/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.294     2.969    URX/r_SM_Main[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.124     3.093 r  URX/r_Clk_Count[8]_i_2/O
                         net (fo=9, routed)           0.804     3.897    URX/r_Clk_Count[8]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.966ns (24.788%)  route 2.931ns (75.212%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[4]/C
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  URX/r_Clk_Count_reg[4]/Q
                         net (fo=8, routed)           1.085     1.504    URX/r_Clk_Count_reg_n_0_[4]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.299     1.803 r  URX/r_SM_Main[1]_i_4/O
                         net (fo=1, routed)           0.748     2.551    URX/r_SM_Main[1]_i_4_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.124     2.675 r  URX/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.294     2.969    URX/r_SM_Main[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.124     3.093 r  URX/r_Clk_Count[8]_i_2/O
                         net (fo=9, routed)           0.804     3.897    URX/r_Clk_Count[8]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 URX/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UHANDLE/Data_Viable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.998%)  route 0.141ns (50.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  URX/r_RX_DV_reg/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_DV_reg/Q
                         net (fo=4, routed)           0.141     0.282    UHANDLE/Recieved_Data_Valid
    SLICE_X1Y43          FDRE                                         r  UHANDLE/Data_Viable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_TX_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.461%)  route 0.127ns (40.539%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  UTX/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UTX/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=12, routed)          0.127     0.268    UTX/r_SM_Main[1]
    SLICE_X0Y58          LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  UTX/r_TX_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    UTX/r_TX_Data[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  UTX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_TX_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.242%)  route 0.128ns (40.758%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  UTX/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UTX/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=12, routed)          0.128     0.269    UTX/r_SM_Main[1]
    SLICE_X0Y58          LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  UTX/r_TX_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    UTX/r_TX_Data[3]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  UTX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE                         0.000     0.000 r  UTX/r_Bit_Index_reg[0]/C
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UTX/r_Bit_Index_reg[0]/Q
                         net (fo=5, routed)           0.134     0.275    UTX/r_Bit_Index_reg_n_0_[0]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  UTX/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    UTX/r_Bit_Index[0]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  UTX/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[7]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  URX/r_Clk_Count_reg[7]/Q
                         net (fo=8, routed)           0.099     0.227    URX/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.099     0.326 r  URX/r_Clk_Count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.326    URX/r_Clk_Count[8]_i_3_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/FSM_sequential_r_SM_Main_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/o_TX_Serial_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.128ns (39.174%)  route 0.199ns (60.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  UTX/FSM_sequential_r_SM_Main_reg[2]_inv/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UTX/FSM_sequential_r_SM_Main_reg[2]_inv/Q
                         net (fo=12, routed)          0.199     0.327    UTX/r_SM_Main[2]
    SLICE_X0Y59          FDRE                                         r  UTX/o_TX_Serial_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/button_Pressed_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USEND/FSM_sequential_byte_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.437%)  route 0.114ns (33.563%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  USEND/button_Pressed_reg[0]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  USEND/button_Pressed_reg[0]/Q
                         net (fo=4, routed)           0.114     0.242    USEND/button_Pressed[0]
    SLICE_X0Y58          LUT3 (Prop_lut3_I0_O)        0.098     0.340 r  USEND/FSM_sequential_byte_out_i_1/O
                         net (fo=1, routed)           0.000     0.340    USEND/FSM_sequential_byte_out_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/FSM_sequential_byte_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/button_Pressed_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USEND/o_Byte_TX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.242%)  route 0.115ns (33.758%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  USEND/button_Pressed_reg[0]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  USEND/button_Pressed_reg[0]/Q
                         net (fo=4, routed)           0.115     0.243    USEND/button_Pressed[0]
    SLICE_X0Y58          LUT4 (Prop_lut4_I2_O)        0.098     0.341 r  USEND/o_Byte_TX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    USEND/o_Byte_TX[3]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/o_Byte_TX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/button_Pressed_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USEND/o_Byte_TX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.229ns (66.730%)  route 0.114ns (33.270%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  USEND/button_Pressed_reg[0]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  USEND/button_Pressed_reg[0]/Q
                         net (fo=4, routed)           0.114     0.242    USEND/button_Pressed[0]
    SLICE_X0Y58          LUT4 (Prop_lut4_I2_O)        0.101     0.343 r  USEND/o_Byte_TX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    USEND/o_Byte_TX[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  USEND/o_Byte_TX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.134%)  route 0.158ns (45.866%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  UTX/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UTX/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=11, routed)          0.158     0.299    UTX/r_SM_Main[0]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  UTX/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    UTX/r_SM_Main__0[0]
    SLICE_X1Y58          FDRE                                         r  UTX/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------





