{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607094769749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607094769761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 12:12:49 2020 " "Processing started: Fri Dec 04 12:12:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607094769761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607094769761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerFile -c registerFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607094769761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607094770789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607094770789 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registerFile_TB.v " "Can't analyze file -- file registerFile_TB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607094785558 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(35) " "Verilog HDL information at registerFile.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607094785584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094785591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607094785591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerFile " "Elaborating entity \"registerFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607094785661 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "s registerFile.v(25) " "Verilog HDL warning at registerFile.v(25): initial value for variable s should be constant" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1607094785680 "|registerFile"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "t registerFile.v(25) " "Verilog HDL warning at registerFile.v(25): initial value for variable t should be constant" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1607094785681 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 registerFile.v(47) " "Verilog HDL assignment warning at registerFile.v(47): truncated value with size 33 to match size of target (32)" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607094785683 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 registerFile.v(49) " "Verilog HDL assignment warning at registerFile.v(49): truncated value with size 33 to match size of target (32)" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607094785684 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerFile.v(56) " "Verilog HDL or VHDL warning at the registerFile.v(56): index expression is not wide enough to address all of the elements in the array" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 56 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607094785714 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registerFile.v(56) " "Verilog HDL assignment warning at registerFile.v(56): truncated value with size 32 to match size of target (8)" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607094785714 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerFile.v(58) " "Verilog HDL or VHDL warning at the registerFile.v(58): index expression is not wide enough to address all of the elements in the array" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 58 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607094785715 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registerFile.v(58) " "Verilog HDL assignment warning at registerFile.v(58): truncated value with size 32 to match size of target (8)" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607094785715 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerFile.v(62) " "Verilog HDL or VHDL warning at the registerFile.v(62): index expression is not wide enough to address all of the elements in the array" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 62 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607094785715 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registerFile.v(62) " "Verilog HDL assignment warning at registerFile.v(62): truncated value with size 32 to match size of target (8)" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607094785715 "|registerFile"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerFile.v(64) " "Verilog HDL or VHDL warning at the registerFile.v(64): index expression is not wide enough to address all of the elements in the array" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 64 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607094785716 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registerFile.v(64) " "Verilog HDL assignment warning at registerFile.v(64): truncated value with size 32 to match size of target (8)" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607094785716 "|registerFile"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607094786782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607094787653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/output_files/registerFile.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/output_files/registerFile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607094787753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607094787978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607094787978 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[8\] " "No output dependent on input pin \"data_In\[8\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[9\] " "No output dependent on input pin \"data_In\[9\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[10\] " "No output dependent on input pin \"data_In\[10\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[11\] " "No output dependent on input pin \"data_In\[11\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[12\] " "No output dependent on input pin \"data_In\[12\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[13\] " "No output dependent on input pin \"data_In\[13\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[14\] " "No output dependent on input pin \"data_In\[14\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[15\] " "No output dependent on input pin \"data_In\[15\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[16\] " "No output dependent on input pin \"data_In\[16\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[17\] " "No output dependent on input pin \"data_In\[17\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[18\] " "No output dependent on input pin \"data_In\[18\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[19\] " "No output dependent on input pin \"data_In\[19\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[20\] " "No output dependent on input pin \"data_In\[20\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[21\] " "No output dependent on input pin \"data_In\[21\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[22\] " "No output dependent on input pin \"data_In\[22\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[23\] " "No output dependent on input pin \"data_In\[23\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[24\] " "No output dependent on input pin \"data_In\[24\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[25\] " "No output dependent on input pin \"data_In\[25\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[26\] " "No output dependent on input pin \"data_In\[26\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[27\] " "No output dependent on input pin \"data_In\[27\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[28\] " "No output dependent on input pin \"data_In\[28\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[29\] " "No output dependent on input pin \"data_In\[29\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[30\] " "No output dependent on input pin \"data_In\[30\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[31\] " "No output dependent on input pin \"data_In\[31\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[32\] " "No output dependent on input pin \"data_In\[32\]\"" {  } { { "registerFile.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607094788148 "|registerFile|data_In[32]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607094788148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607094788151 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607094788151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607094788151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607094788151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607094788200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 12:13:08 2020 " "Processing ended: Fri Dec 04 12:13:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607094788200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607094788200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607094788200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607094788200 ""}
