// Seed: 1490829545
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    input wor id_0,
    input wire id_1,
    input wor _id_2,
    output supply0 id_3
);
  logic id_5 = id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic [id_2 : -1] id_6[1 : -1  &  -1] = id_0;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5
);
  logic id_7;
  reg [1 : -1] id_8;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5
  );
  always @(posedge -1) if ({1{1}}) id_8 <= id_8;
endmodule
