============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  02:24:20 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           Leakage    Dynamic      Total    
      Instance      Cells Power(nW)  Power(nW)   Power(nW)  
------------------------------------------------------------
dsc_mul               625 18775.637 1018100.273 1036875.910 
  stoch2bin_out       199  7825.555  379975.801  387801.357 
    inc_add_36_16_2    39  1852.615   22361.407   24214.022 
  prg_d               110  2749.762  138893.123  141642.885 
    ctr4               67  2135.399  110189.959  112325.357 
    comp10             43   614.363   28703.165   29317.528 
      comp1             2    49.307    2250.044    2299.351 
      comp2             2    49.307    2218.591    2267.898 
      comp3             2    49.307    1861.293    1910.600 
      comp4             2    49.307    2055.117    2104.424 
      comp5             2    49.307    1699.474    1748.781 
      comp6             2    49.307    1758.174    1807.481 
      comp7             2    49.307    1695.785    1745.091 
      comp8             2    49.307    1869.287    1918.594 
      comp9             2    49.307    1660.757    1710.064 
      comp0             2    17.348     578.340     595.687 
  prg_b               109  2730.008  154953.099  157683.108 
    ctr4               66  2115.645  125673.065  127788.710 
    comp10             43   614.363   29280.034   29894.397 
      comp1             2    49.307    2141.465    2190.772 
      comp2             2    49.307    2294.597    2343.904 
      comp3             2    49.307    1952.616    2001.923 
      comp4             2    49.307    1904.668    1953.975 
      comp5             2    49.307    1796.803    1846.109 
      comp6             2    49.307    2002.645    2051.952 
      comp7             2    49.307    1747.999    1797.305 
      comp8             2    49.307    1824.980    1874.287 
      comp9             2    49.307    1696.472    1745.778 
      comp0             2    17.348     613.401     630.749 
  prg_c               109  2730.008  151793.457  154523.466 
    ctr4               66  2115.645  122561.847  124677.493 
    comp10             43   614.363   29231.610   29845.973 
      comp1             2    49.307    2302.887    2352.194 
      comp2             2    49.307    2214.108    2263.414 
      comp3             2    49.307    2056.904    2106.210 
      comp4             2    49.307    1919.125    1968.432 
      comp5             2    49.307    1680.543    1729.849 
      comp6             2    49.307    1909.045    1958.351 
      comp7             2    49.307    1591.022    1640.328 
      comp8             2    49.307    1859.044    1908.351 
      comp9             2    49.307    1667.010    1716.316 
      comp0             2    17.348     614.367     631.714 
  prg_a                95  2684.536  146163.532  148848.069 
    ctr4               52  2070.173  118027.006  120097.179 
    comp10             43   614.363   28136.527   28750.890 
      comp1             2    49.307    2081.176    2130.483 
      comp2             2    49.307    2060.835    2110.141 
      comp3             2    49.307    1835.711    1885.017 
      comp4             2    49.307    1941.952    1991.259 
      comp5             2    49.307    1675.223    1724.529 
      comp6             2    49.307    1754.700    1804.007 
      comp7             2    49.307    1675.827    1725.133 
      comp8             2    49.307    1829.409    1878.716 
      comp9             2    49.307    1752.687    1801.994 
      comp0             2    17.348     628.568     645.915 

