{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678708956174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678708956177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 20:02:36 2023 " "Processing started: Mon Mar 13 20:02:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678708956177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678708956177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off allverilog -c allverilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off allverilog -c allverilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678708956177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1678708956407 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting a direction allverilog.v(6) " "Verilog HDL syntax error at allverilog.v(6) near text \"wire\";  expecting a direction" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" allverilog.v(6) " "Verilog HDL syntax error at allverilog.v(6) near text \";\";  expecting \")\"" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "binary allverilog.v(7) " "Verilog HDL Module Declaration error at allverilog.v(7): port \"binary\" is declared more than once" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 7 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"O\" allverilog.v(17) " "Verilog HDL syntax error at allverilog.v(17) near text \"O\"" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" allverilog.v(17) " "Verilog HDL syntax error at allverilog.v(17) near text \"\[\";  expecting \")\"" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"bcd2\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" allverilog.v(21) " "Verilog HDL syntax error at allverilog.v(21) near text \"bcd2\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "bed1 allverilog.v(21) " "Verilog HDL error at allverilog.v(21): object bed1 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 21 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1678708956449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" allverilog.v(21) " "Verilog HDL syntax error at allverilog.v(21) near text \")\";  expecting \";\"" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "t6 allverilog.v(21) " "Verilog HDL Declaration error at allverilog.v(21): identifier \"t6\" is already declared in the present scope" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1678708956455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "t5 allverilog.v(21) " "Verilog HDL Declaration error at allverilog.v(21): identifier \"t5\" is already declared in the present scope" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1678708956455 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "binary allverilog.v(21) " "Verilog HDL error at allverilog.v(21): object binary declared in a list of port declarations cannot be redeclared within the module body" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 21 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1678708956455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tO to allverilog.v(8) " "Verilog HDL Declaration information at allverilog.v(8): object \"tO\" differs only in case from object \"to\" in the same scope" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678708956455 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "allverilog allverilog.v(2) " "Ignored design unit \"allverilog\" at allverilog.v(2) due to previous errors" {  } { { "allverilog.v" "" { Text "E:/quartus/allverilog/allverilog.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1678708956458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allverilog.v 0 0 " "Found 0 design units, including 0 entities, in source file allverilog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678708956458 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"body\";  expecting \";\" geq5_plus3.v(3) " "Verilog HDL syntax error at geq5_plus3.v(3) near text \"body\";  expecting \";\"" {  } { { "geq5_plus3.v" "" { Text "E:/quartus/allverilog/geq5_plus3.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956483 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"\}\" geq5_plus3.v(4) " "Verilog HDL syntax error at geq5_plus3.v(4) near text \")\";  expecting \"\}\"" {  } { { "geq5_plus3.v" "" { Text "E:/quartus/allverilog/geq5_plus3.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956483 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"\}\" geq5_plus3.v(5) " "Verilog HDL syntax error at geq5_plus3.v(5) near text \")\";  expecting \"\}\"" {  } { { "geq5_plus3.v" "" { Text "E:/quartus/allverilog/geq5_plus3.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geq5_plus3.v 0 0 " "Found 0 design units, including 0 entities, in source file geq5_plus3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678708956483 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" binary_to_bed_converter.v(4) " "Verilog HDL syntax error at binary_to_bed_converter.v(4) near text \";\";  expecting \")\"" {  } { { "binary_to_bed_converter.v" "" { Text "E:/quartus/allverilog/binary_to_bed_converter.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956515 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" binary_to_bed_converter.v(5) " "Verilog HDL syntax error at binary_to_bed_converter.v(5) near text \";\";  expecting \")\"" {  } { { "binary_to_bed_converter.v" "" { Text "E:/quartus/allverilog/binary_to_bed_converter.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678708956515 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "binary binary_to_bed_converter.v(6) " "Verilog HDL Module Declaration error at binary_to_bed_converter.v(6): port \"binary\" is declared more than once" {  } { { "binary_to_bed_converter.v" "" { Text "E:/quartus/allverilog/binary_to_bed_converter.v" 6 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1678708956515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tO to binary_to_bed_converter.v(7) " "Verilog HDL Declaration information at binary_to_bed_converter.v(7): object \"tO\" differs only in case from object \"to\" in the same scope" {  } { { "binary_to_bed_converter.v" "" { Text "E:/quartus/allverilog/binary_to_bed_converter.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678708956515 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "binary_to_bed_converter binary_to_bed_converter.v(1) " "Ignored design unit \"binary_to_bed_converter\" at binary_to_bed_converter.v(1) due to previous errors" {  } { { "binary_to_bed_converter.v" "" { Text "E:/quartus/allverilog/binary_to_bed_converter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1678708956515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bed_converter.v 0 0 " "Found 0 design units, including 0 entities, in source file binary_to_bed_converter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678708956515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/allverilog/output_files/allverilog.map.smsg " "Generated suppressed messages file E:/quartus/allverilog/output_files/allverilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678708956615 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678708956932 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 13 20:02:36 2023 " "Processing ended: Mon Mar 13 20:02:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678708956932 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678708956932 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678708956932 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678708956932 ""}
