Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  7 10:39:27 2021
| Host         : LAPTOP-R196R9S1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FSM_TOP_control_sets_placed.rpt
| Design       : FSM_TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              19 |            5 |
| No           | Yes                   | No                     |              43 |           16 |
| Yes          | No                    | No                     |               6 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------+------------------+----------------+
|  n_0_112_BUFG  | fsm_call/N1_out        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG |                        |                  |                1 |              1 |
|  n_0_112_BUFG  | fsm_call/d3[3]_i_1_n_1 | reset_IBUF       |                1 |              4 |
|  n_0_112_BUFG  | fsm_call/result        |                  |                4 |              6 |
|  n_0_112_BUFG  |                        | reset_IBUF       |                8 |             12 |
|  clk_IBUF_BUFG |                        | reset_IBUF       |                5 |             19 |
|  clk_IBUF_BUFG |                        | n_0_112_BUFG     |                8 |             31 |
+----------------+------------------------+------------------+------------------+----------------+


