Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/lab1/FPCVT_TB_isim_beh.exe -prj E:/lab1/FPCVT_TB_beh.prj work.FPCVT_TB work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/lab1/FPCVT.v" into library work
Analyzing Verilog file "E:/lab1/FPCVT_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "E:/lab1/FPCVT_TB.v" Line 39: Target <E> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "E:/lab1/FPCVT_TB.v" Line 40: Target <F> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module FPCVT
Compiling module FPCVT_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/lab1/FPCVT_TB_isim_beh.exe
Fuse Memory Usage: 27388 KB
Fuse CPU Usage: 514 ms
