Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 17:40:00 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingF4PP_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingF4PP_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingF4PP_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingF4PP_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.083        0.000                      0                 1962        0.183        0.000                      0                 1962        4.500        0.000                       0                   726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               2.083        0.000                      0                 1962        0.183        0.000                      0                 1962        4.500        0.000                       0                   726  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 0.642ns (8.182%)  route 7.205ns (91.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.518 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         7.205    12.761    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X97Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.885 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[18]_i_1/O
                         net (fo=1, routed)           0.000    12.885    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[18]_i_1_n_2
    SLICE_X97Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.616    14.518    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X97Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[18]/C
                         clock pessimism              0.457    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X97Y17         FDRE (Setup_fdre_C_D)        0.029    14.968    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[18]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.642ns (8.340%)  route 7.056ns (91.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 14.519 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         7.056    12.613    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X99Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.737 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[17]_i_1/O
                         net (fo=1, routed)           0.000    12.737    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[17]_i_1_n_2
    SLICE_X99Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.617    14.519    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[17]/C
                         clock pessimism              0.457    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X99Y17         FDRE (Setup_fdre_C_D)        0.029    14.969    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[17]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.642ns (8.351%)  route 7.046ns (91.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         7.046    12.602    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X97Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.726 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_1[18]_i_1/O
                         net (fo=1, routed)           0.000    12.726    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_1[18]_i_1_n_2
    SLICE_X97Y18         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.614    14.516    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X97Y18         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_1_reg[18]/C
                         clock pessimism              0.457    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X97Y18         FDRE (Setup_fdre_C_D)        0.029    14.966    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_1_reg[18]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 0.642ns (8.353%)  route 7.044ns (91.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 14.519 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         7.044    12.601    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X101Y17        LUT6 (Prop_lut6_I1_O)        0.124    12.725 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[23]_i_1/O
                         net (fo=1, routed)           0.000    12.725    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[23]_i_1_n_2
    SLICE_X101Y17        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.617    14.519    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X101Y17        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[23]/C
                         clock pessimism              0.457    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X101Y17        FDRE (Setup_fdre_C_D)        0.029    14.969    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[23]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 0.642ns (8.320%)  route 7.074ns (91.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.518 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         7.074    12.631    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X96Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.755 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[18]_i_1/O
                         net (fo=1, routed)           0.000    12.755    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[18]_i_1_n_2
    SLICE_X96Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.616    14.518    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X96Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[18]/C
                         clock pessimism              0.457    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X96Y17         FDRE (Setup_fdre_C_D)        0.077    15.016    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[18]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.642ns (8.324%)  route 7.071ns (91.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 14.519 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         7.071    12.628    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X98Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.752 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3[18]_i_1/O
                         net (fo=1, routed)           0.000    12.752    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3[18]_i_1_n_2
    SLICE_X98Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.617    14.519    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y17         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[18]/C
                         clock pessimism              0.457    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X98Y17         FDRE (Setup_fdre_C_D)        0.077    15.017    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[18]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 0.642ns (8.543%)  route 6.872ns (91.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         6.872    12.429    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X100Y19        LUT6 (Prop_lut6_I1_O)        0.124    12.553 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3[4]_i_1/O
                         net (fo=1, routed)           0.000    12.553    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3[4]_i_1_n_2
    SLICE_X100Y19        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.614    14.516    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X100Y19        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[4]/C
                         clock pessimism              0.457    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X100Y19        FDRE (Setup_fdre_C_D)        0.077    15.014    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.642ns (8.555%)  route 6.862ns (91.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         6.862    12.419    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X100Y19        LUT6 (Prop_lut6_I1_O)        0.124    12.543 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3[6]_i_1/O
                         net (fo=1, routed)           0.000    12.543    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3[6]_i_1_n_2
    SLICE_X100Y19        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.614    14.516    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X100Y19        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[6]/C
                         clock pessimism              0.457    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X100Y19        FDRE (Setup_fdre_C_D)        0.081    15.018    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_3_reg[6]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.642ns (8.724%)  route 6.717ns (91.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         6.717    12.274    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X99Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[4]_i_1/O
                         net (fo=1, routed)           0.000    12.398    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[4]_i_1_n_2
    SLICE_X99Y19         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.614    14.516    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y19         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[4]/C
                         clock pessimism              0.457    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X99Y19         FDRE (Setup_fdre_C_D)        0.029    14.966    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[4]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.642ns (8.744%)  route 6.701ns (91.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.795     5.039    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X102Y33        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.518     5.557 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=283, routed)         6.701    12.257    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state11
    SLICE_X101Y20        LUT4 (Prop_lut4_I1_O)        0.124    12.381 r  firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205[3]_i_1/O
                         net (fo=1, routed)           0.000    12.381    firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205[3]_i_1_n_2
    SLICE_X101Y20        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.614    14.516    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X101Y20        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205_reg[3]/C
                         clock pessimism              0.457    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X101Y20        FDRE (Setup_fdre_C_D)        0.031    14.968    firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  2.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.601     1.467    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y25         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[11]/Q
                         net (fo=1, routed)           0.080     1.689    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[11]
    SLICE_X98Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[11]_i_2/O
                         net (fo=1, routed)           0.000     1.734    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[11]_i_2_n_2
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.798 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[11]
    SLICE_X98Y25         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.867     1.982    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y25         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[11]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X98Y25         FDRE (Hold_fdre_C_D)         0.134     1.614    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.604     1.470    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y27         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[19]/Q
                         net (fo=1, routed)           0.080     1.692    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[19]
    SLICE_X98Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[19]_i_2/O
                         net (fo=1, routed)           0.000     1.737    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[19]_i_2_n_2
    SLICE_X98Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[19]
    SLICE_X98Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.870     1.985    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[19]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X98Y27         FDRE (Hold_fdre_C_D)         0.134     1.617    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.604     1.470    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y28         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[23]/Q
                         net (fo=1, routed)           0.080     1.692    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[23]
    SLICE_X98Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[23]_i_2/O
                         net (fo=1, routed)           0.000     1.737    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[23]_i_2_n_2
    SLICE_X98Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[23]
    SLICE_X98Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.871     1.986    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[23]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X98Y28         FDRE (Hold_fdre_C_D)         0.134     1.617    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.601     1.467    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y24         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[7]/Q
                         net (fo=1, routed)           0.080     1.689    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[7]
    SLICE_X98Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[7]_i_2/O
                         net (fo=1, routed)           0.000     1.734    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[7]_i_2_n_2
    SLICE_X98Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.798 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[7]
    SLICE_X98Y24         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.867     1.982    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y24         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[7]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X98Y24         FDRE (Hold_fdre_C_D)         0.134     1.614    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.602     1.468    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y26         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[15]/Q
                         net (fo=1, routed)           0.080     1.690    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[15]
    SLICE_X98Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.735 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[15]_i_2/O
                         net (fo=1, routed)           0.000     1.735    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[15]_i_2_n_2
    SLICE_X98Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.799 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[15]
    SLICE_X98Y26         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.868     1.983    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y26         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[15]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X98Y26         FDRE (Hold_fdre_C_D)         0.134     1.615    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.605     1.471    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[27]/Q
                         net (fo=1, routed)           0.080     1.693    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[27]
    SLICE_X98Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.738 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[27]_i_2/O
                         net (fo=1, routed)           0.000     1.738    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[27]_i_2_n_2
    SLICE_X98Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.802 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[27]
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.872     1.987    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[27]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X98Y29         FDRE (Hold_fdre_C_D)         0.134     1.618    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.602     1.468    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y23         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[3]/Q
                         net (fo=1, routed)           0.080     1.690    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[3]
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.735 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[3]_i_2/O
                         net (fo=1, routed)           0.000     1.735    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[3]_i_2_n_2
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.799 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[3]
    SLICE_X98Y23         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.868     1.983    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y23         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[3]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X98Y23         FDRE (Hold_fdre_C_D)         0.134     1.615    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.606     1.472    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[31]/Q
                         net (fo=1, routed)           0.080     1.694    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[31]
    SLICE_X98Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.739 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[31]_i_2/O
                         net (fo=1, routed)           0.000     1.739    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[31]_i_2_n_2
    SLICE_X98Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.803 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[31]
    SLICE_X98Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     1.988    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[31]/C
                         clock pessimism             -0.503     1.485    
    SLICE_X98Y30         FDRE (Hold_fdre_C_D)         0.134     1.619    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.604     1.470    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y27         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[16]/Q
                         net (fo=1, routed)           0.087     1.699    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[16]
    SLICE_X98Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[19]_i_5/O
                         net (fo=1, routed)           0.000     1.744    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[19]_i_5_n_2
    SLICE_X98Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.814 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.814    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[16]
    SLICE_X98Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.870     1.985    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[16]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X98Y27         FDRE (Hold_fdre_C_D)         0.134     1.617    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.604     1.470    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y28         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764_reg[20]/Q
                         net (fo=1, routed)           0.087     1.699    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_2_reg_764[20]
    SLICE_X98Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[23]_i_5/O
                         net (fo=1, routed)           0.000     1.744    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136[23]_i_5_n_2
    SLICE_X98Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.814 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.814    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_3_fu_666_p2[20]
    SLICE_X98Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.871     1.986    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[20]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X98Y28         FDRE (Hold_fdre_C_D)         0.134     1.617    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_136_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_1_reg_736_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9      firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y11     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_3_reg_783_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y13     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_2_reg_759_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y12     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_2_fu_587_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y10     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_3_fu_660_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y8      firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_fu_441_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y10     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_1_fu_525_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X103Y25   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_1_reg_736_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y26   firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y26   firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_2_reg_205_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y22   firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_reg_160_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y27   firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_reg_160_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y27   firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_reg_160_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y27   firConvolutionLoopUnrollingF4PP_IP/U0/p_pn_reg_160_reg[19]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y22   firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y22   firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_0_reg[20]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y26   firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_0_reg[21]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y22   firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_0_reg[27]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X100Y29   firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_1_reg_741_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X100Y29   firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_1_reg_741_reg[21]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X100Y29   firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_1_reg_741_reg[22]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X100Y29   firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_1_1_reg_741_reg[23]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y21   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y21   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y21   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y21   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y21   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y21   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_701_reg[7]/C



