<stg><name>dut_cov</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="5">
<condition id="38">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="2">
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="6">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="54">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="10">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="11" to="12">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="12" to="13">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="13" to="14">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="14" to="15">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="15" to="16">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="16" to="17">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="17" to="18">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="18" to="19">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="19" to="20">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="20" to="21">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="21" to="22">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="22" to="23">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="23" to="24">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="24" to="25">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="25" to="26">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="26" to="7">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="64">
<![CDATA[
:0  %XT = alloca [156800 x float], align 4

]]></node>
<StgValue><ssdm name="XT"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit5:0  %i = phi i10 [ 0, %0 ], [ %i_7, %.preheader4 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.loopexit5:1  %phi_mul1 = phi i18 [ 0, %0 ], [ %next_mul2, %.preheader4 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.loopexit5:2  %next_mul2 = add i18 %phi_mul1, 200

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit5:3  %exitcond3 = icmp eq i10 %i, -240

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit5:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit5:5  %i_7 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit5:6  br i1 %exitcond3, label %2, label %.preheader4.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="18" op_0_bw="10">
<![CDATA[
.preheader4.preheader:0  %tmp_cast = zext i10 %i to i18

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:1  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  call fastcc void @dut_matrix_multiply_alt26([156800 x float]* %X, [156800 x float]* %XT, [614656 x float]* %XXT)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader4:0  %j = phi i8 [ %j_5, %1 ], [ 0, %.preheader4.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader4:1  %phi_mul = phi i18 [ %next_mul, %1 ], [ 0, %.preheader4.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:2  %exitcond2 = icmp eq i8 %j, -56

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:4  %j_5 = add i8 %j, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %exitcond2, label %.loopexit5, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="18" op_0_bw="8">
<![CDATA[
:0  %tmp_151_cast = zext i8 %j to i18

]]></node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1  %tmp_s = add i18 %phi_mul1, %tmp_151_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="18">
<![CDATA[
:2  %tmp_202_cast = zext i18 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %X_addr = getelementptr [156800 x float]* %X, i64 0, i64 %tmp_202_cast

]]></node>
<StgValue><ssdm name="X_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %next_mul = add i18 %phi_mul, 784

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5  %tmp_186 = add i18 %phi_mul, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="18">
<![CDATA[
:8  %X_load = load float* %X_addr, align 4

]]></node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="18">
<![CDATA[
:6  %tmp_204_cast = zext i18 %tmp_186 to i64

]]></node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %XT_addr = getelementptr [156800 x float]* %XT, i64 0, i64 %tmp_204_cast

]]></node>
<StgValue><ssdm name="XT_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="18">
<![CDATA[
:8  %X_load = load float* %X_addr, align 4

]]></node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:9  store float %X_load, float* %XT_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  call fastcc void @dut_matrix_multiply_alt26([156800 x float]* %X, [156800 x float]* %XT, [614656 x float]* %XXT)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit:0  %i1 = phi i10 [ 0, %2 ], [ %i_8, %.preheader ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul3 = phi i20 [ 0, %2 ], [ %next_mul4, %.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.loopexit:2  %next_mul4 = add i20 %phi_mul3, 784

]]></node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:3  %exitcond1 = icmp eq i10 %i1, -240

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:5  %i_8 = add i10 %i1, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond1, label %4, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %j2 = phi i10 [ %j_6, %3 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %j2, -240

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %j_6 = add i10 %j2, 1

]]></node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_152_cast = zext i10 %j2 to i20

]]></node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_187 = add i20 %phi_mul3, %tmp_152_cast

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_205_cast = zext i20 %tmp_187 to i64

]]></node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %XXT_addr = getelementptr [614656 x float]* %XXT, i64 0, i64 %tmp_205_cast

]]></node>
<StgValue><ssdm name="XXT_addr"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="20">
<![CDATA[
:4  %XXT_load = load float* %XXT_addr, align 4

]]></node>
<StgValue><ssdm name="XXT_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="20">
<![CDATA[
:4  %XXT_load = load float* %XXT_addr, align 4

]]></node>
<StgValue><ssdm name="XXT_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="20">
<![CDATA[
:4  %XXT_load = load float* %XXT_addr, align 4

]]></node>
<StgValue><ssdm name="XXT_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="20">
<![CDATA[
:4  %XXT_load = load float* %XXT_addr, align 4

]]></node>
<StgValue><ssdm name="XXT_load"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="82" st_id="12" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="85" st_id="15" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="86" st_id="16" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="87" st_id="17" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="88" st_id="18" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="89" st_id="19" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="90" st_id="20" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="91" st_id="21" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="92" st_id="22" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="93" st_id="23" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="94" st_id="24" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="95" st_id="25" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="96" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:6  store float %tmp_153, float* %XXT_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="97" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:6  store float %tmp_153, float* %XXT_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
