LIBRARY ieee ;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
use work.myTypes.all;

ENTITY f2i_convx4 IS
	PORT
	(
		input 	: IN  float4x32;
		output	: OUT float4x32
	);
END f2i_convx4;

ARCHITECTURE arch OF f2i_convx4 IS

component f2i_conv is
	port
	(
		input 	: IN  std_logic_vector (31 DOWNTO 0);
		output	: OUT std_logic_vector (31 DOWNTO 0)
	);
end component;

begin

	u0:f2i_conv
		port map (
			input		=> input.a	,
			output	=> output.a);
			
	u1:f2i_conv
		port map (
			input		=> input.b	,
			output	=> output.b);
	
	u2:f2i_conv
		port map (
			input		=> input.c	,
			output	=> output.c);
			
	u3:f2i_conv
		port map (
			input		=> input.d	,
			output	=> output.d);
			
end arch;
		