
CavliC16QSEVK-GPIO7-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005288  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08005344  08005344  00015344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800548c  0800548c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800548c  0800548c  0001548c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005494  08005494  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005494  08005494  00015494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005498  08005498  00015498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800549c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a0c  2000005c  080054f8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a68  080054f8  00020a68  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cc68  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000229f  00000000  00000000  0002cd2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a8  00000000  00000000  0002efd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000763  00000000  00000000  0002f978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018242  00000000  00000000  000300db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cb41  00000000  00000000  0004831d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096d93  00000000  00000000  00054e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002604  00000000  00000000  000ebbf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000ee1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800532c 	.word	0x0800532c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	0800532c 	.word	0x0800532c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <PowerKeyControl>:
#include "C16QS.h"

Step_e StepStatus = step_pwrkey;
uint8_t SessionID = 0;

void PowerKeyControl(Status_e sts) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	0002      	movs	r2, r0
 8000648:	1dfb      	adds	r3, r7, #7
 800064a:	701a      	strb	r2, [r3, #0]
	if (sts == On) {
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d106      	bne.n	8000662 <PowerKeyControl+0x22>
		HAL_GPIO_WritePin(PowerKey_GPIO_Port, PowerKey_Pin, GPIO_PIN_SET);
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <PowerKeyControl+0x38>)
 8000656:	2201      	movs	r2, #1
 8000658:	2180      	movs	r1, #128	; 0x80
 800065a:	0018      	movs	r0, r3
 800065c:	f001 f98a 	bl	8001974 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(PowerKey_GPIO_Port, PowerKey_Pin, GPIO_PIN_RESET);
	}
}
 8000660:	e005      	b.n	800066e <PowerKeyControl+0x2e>
		HAL_GPIO_WritePin(PowerKey_GPIO_Port, PowerKey_Pin, GPIO_PIN_RESET);
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <PowerKeyControl+0x38>)
 8000664:	2200      	movs	r2, #0
 8000666:	2180      	movs	r1, #128	; 0x80
 8000668:	0018      	movs	r0, r3
 800066a:	f001 f983 	bl	8001974 <HAL_GPIO_WritePin>
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b002      	add	sp, #8
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	50000800 	.word	0x50000800

0800067c <PowerKeyFunction>:

void PowerKeyFunction(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	PowerKeyControl(On);
 8000680:	2001      	movs	r0, #1
 8000682:	f7ff ffdd 	bl	8000640 <PowerKeyControl>
	HAL_Delay(100);
 8000686:	2064      	movs	r0, #100	; 0x64
 8000688:	f000 fe2c 	bl	80012e4 <HAL_Delay>
	PowerKeyControl(Off);
 800068c:	2000      	movs	r0, #0
 800068e:	f7ff ffd7 	bl	8000640 <PowerKeyControl>
}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}

08000698 <RstKeyControl>:

void RstKeyControl(Status_e sts) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	0002      	movs	r2, r0
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	701a      	strb	r2, [r3, #0]
	if (sts == On) {
 80006a4:	1dfb      	adds	r3, r7, #7
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d108      	bne.n	80006be <RstKeyControl+0x26>
		HAL_GPIO_WritePin(RstKey_GPIO_Port, RstKey_Pin, GPIO_PIN_SET);
 80006ac:	2380      	movs	r3, #128	; 0x80
 80006ae:	0059      	lsls	r1, r3, #1
 80006b0:	23a0      	movs	r3, #160	; 0xa0
 80006b2:	05db      	lsls	r3, r3, #23
 80006b4:	2201      	movs	r2, #1
 80006b6:	0018      	movs	r0, r3
 80006b8:	f001 f95c 	bl	8001974 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(RstKey_GPIO_Port, RstKey_Pin, GPIO_PIN_RESET);
	}
}
 80006bc:	e007      	b.n	80006ce <RstKeyControl+0x36>
		HAL_GPIO_WritePin(RstKey_GPIO_Port, RstKey_Pin, GPIO_PIN_RESET);
 80006be:	2380      	movs	r3, #128	; 0x80
 80006c0:	0059      	lsls	r1, r3, #1
 80006c2:	23a0      	movs	r3, #160	; 0xa0
 80006c4:	05db      	lsls	r3, r3, #23
 80006c6:	2200      	movs	r2, #0
 80006c8:	0018      	movs	r0, r3
 80006ca:	f001 f953 	bl	8001974 <HAL_GPIO_WritePin>
}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b002      	add	sp, #8
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <ResetKeyFunction>:

void ResetKeyFunction(void) {
 80006d6:	b580      	push	{r7, lr}
 80006d8:	af00      	add	r7, sp, #0
	RstKeyControl(On);
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff ffdc 	bl	8000698 <RstKeyControl>
	HAL_Delay(100);
 80006e0:	2064      	movs	r0, #100	; 0x64
 80006e2:	f000 fdff 	bl	80012e4 <HAL_Delay>
	RstKeyControl(Off);
 80006e6:	2000      	movs	r0, #0
 80006e8:	f7ff ffd6 	bl	8000698 <RstKeyControl>
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <Echo_Disable>:

void Echo_Disable(void) {
 80006f4:	b590      	push	{r4, r7, lr}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
	char buf[20];
	uint16_t size = 0;
 80006fa:	2416      	movs	r4, #22
 80006fc:	193b      	adds	r3, r7, r4
 80006fe:	2200      	movs	r2, #0
 8000700:	801a      	strh	r2, [r3, #0]
	sprintf(buf, "ATE0\r\n");
 8000702:	4a0e      	ldr	r2, [pc, #56]	; (800073c <Echo_Disable+0x48>)
 8000704:	003b      	movs	r3, r7
 8000706:	0011      	movs	r1, r2
 8000708:	0018      	movs	r0, r3
 800070a:	f004 f957 	bl	80049bc <siprintf>
	size = strlen(buf);
 800070e:	003b      	movs	r3, r7
 8000710:	0018      	movs	r0, r3
 8000712:	f7ff fcf7 	bl	8000104 <strlen>
 8000716:	0002      	movs	r2, r0
 8000718:	193b      	adds	r3, r7, r4
 800071a:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) buf, size, 10);
 800071c:	193b      	adds	r3, r7, r4
 800071e:	881a      	ldrh	r2, [r3, #0]
 8000720:	0039      	movs	r1, r7
 8000722:	4807      	ldr	r0, [pc, #28]	; (8000740 <Echo_Disable+0x4c>)
 8000724:	230a      	movs	r3, #10
 8000726:	f002 f861 	bl	80027ec <HAL_UART_Transmit>
	HAL_Delay(500);
 800072a:	23fa      	movs	r3, #250	; 0xfa
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	0018      	movs	r0, r3
 8000730:	f000 fdd8 	bl	80012e4 <HAL_Delay>
}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b007      	add	sp, #28
 800073a:	bd90      	pop	{r4, r7, pc}
 800073c:	08005344 	.word	0x08005344
 8000740:	20000884 	.word	0x20000884

08000744 <Clear_Buffer>:

void Clear_Buffer(char *buf, uint16_t len) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	000a      	movs	r2, r1
 800074e:	1cbb      	adds	r3, r7, #2
 8000750:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 8000752:	210e      	movs	r1, #14
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2200      	movs	r2, #0
 8000758:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2200      	movs	r2, #0
 800075e:	801a      	strh	r2, [r3, #0]
 8000760:	e00b      	b.n	800077a <Clear_Buffer+0x36>
		buf[i] = 0;
 8000762:	210e      	movs	r1, #14
 8000764:	187b      	adds	r3, r7, r1
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	18d3      	adds	r3, r2, r3
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < len; i++) {
 8000770:	187b      	adds	r3, r7, r1
 8000772:	881a      	ldrh	r2, [r3, #0]
 8000774:	187b      	adds	r3, r7, r1
 8000776:	3201      	adds	r2, #1
 8000778:	801a      	strh	r2, [r3, #0]
 800077a:	230e      	movs	r3, #14
 800077c:	18fa      	adds	r2, r7, r3
 800077e:	1cbb      	adds	r3, r7, #2
 8000780:	8812      	ldrh	r2, [r2, #0]
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	429a      	cmp	r2, r3
 8000786:	d3ec      	bcc.n	8000762 <Clear_Buffer+0x1e>
	}
}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	b004      	add	sp, #16
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <Alive_Control>:

ErrorStatus Alive_Control(void) {
 8000794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000796:	b08d      	sub	sp, #52	; 0x34
 8000798:	af00      	add	r7, sp, #0
	char buf[20];
	char rxBuf[20];
	uint8_t i = 0;
 800079a:	262f      	movs	r6, #47	; 0x2f
 800079c:	19bb      	adds	r3, r7, r6
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
	uint16_t size = 0;
 80007a2:	242c      	movs	r4, #44	; 0x2c
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	801a      	strh	r2, [r3, #0]

	Clear_Buffer(buf, 20);
 80007aa:	2518      	movs	r5, #24
 80007ac:	197b      	adds	r3, r7, r5
 80007ae:	2114      	movs	r1, #20
 80007b0:	0018      	movs	r0, r3
 80007b2:	f7ff ffc7 	bl	8000744 <Clear_Buffer>
	Clear_Buffer(rxBuf, 20);
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	2114      	movs	r1, #20
 80007ba:	0018      	movs	r0, r3
 80007bc:	f7ff ffc2 	bl	8000744 <Clear_Buffer>

	sprintf(buf, "AT\r\n");
 80007c0:	4a26      	ldr	r2, [pc, #152]	; (800085c <Alive_Control+0xc8>)
 80007c2:	197b      	adds	r3, r7, r5
 80007c4:	0011      	movs	r1, r2
 80007c6:	0018      	movs	r0, r3
 80007c8:	f004 f8f8 	bl	80049bc <siprintf>
	size = strlen(buf);
 80007cc:	197b      	adds	r3, r7, r5
 80007ce:	0018      	movs	r0, r3
 80007d0:	f7ff fc98 	bl	8000104 <strlen>
 80007d4:	0002      	movs	r2, r0
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	801a      	strh	r2, [r3, #0]
	C16QS_Serial_Flush_Queue(&C16QS_Buf);
 80007da:	4b21      	ldr	r3, [pc, #132]	; (8000860 <Alive_Control+0xcc>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f000 fa4d 	bl	8000c7c <C16QS_Serial_Flush_Queue>
	HAL_UART_Transmit(&huart1, (uint8_t*) buf, size, 10);
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	881a      	ldrh	r2, [r3, #0]
 80007e6:	1979      	adds	r1, r7, r5
 80007e8:	481e      	ldr	r0, [pc, #120]	; (8000864 <Alive_Control+0xd0>)
 80007ea:	230a      	movs	r3, #10
 80007ec:	f001 fffe 	bl	80027ec <HAL_UART_Transmit>
	HAL_Delay(500);
 80007f0:	23fa      	movs	r3, #250	; 0xfa
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fd75 	bl	80012e4 <HAL_Delay>

	size = C16QS_Serial_Get_Item_Count_in_Queue(&C16QS_Buf);
 80007fa:	193c      	adds	r4, r7, r4
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <Alive_Control+0xcc>)
 80007fe:	0018      	movs	r0, r3
 8000800:	f000 fa4a 	bl	8000c98 <C16QS_Serial_Get_Item_Count_in_Queue>
 8000804:	0003      	movs	r3, r0
 8000806:	8023      	strh	r3, [r4, #0]
	for (i = 0; i < size; i++) {
 8000808:	19bb      	adds	r3, r7, r6
 800080a:	2200      	movs	r2, #0
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	e00d      	b.n	800082c <Alive_Control+0x98>
		rxBuf[i] = C16QS_Get_Data_Byte();
 8000810:	252f      	movs	r5, #47	; 0x2f
 8000812:	197b      	adds	r3, r7, r5
 8000814:	781c      	ldrb	r4, [r3, #0]
 8000816:	f000 fa65 	bl	8000ce4 <C16QS_Get_Data_Byte>
 800081a:	0003      	movs	r3, r0
 800081c:	001a      	movs	r2, r3
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	551a      	strb	r2, [r3, r4]
	for (i = 0; i < size; i++) {
 8000822:	197b      	adds	r3, r7, r5
 8000824:	781a      	ldrb	r2, [r3, #0]
 8000826:	197b      	adds	r3, r7, r5
 8000828:	3201      	adds	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
 800082c:	232f      	movs	r3, #47	; 0x2f
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	b29b      	uxth	r3, r3
 8000834:	222c      	movs	r2, #44	; 0x2c
 8000836:	18ba      	adds	r2, r7, r2
 8000838:	8812      	ldrh	r2, [r2, #0]
 800083a:	429a      	cmp	r2, r3
 800083c:	d8e8      	bhi.n	8000810 <Alive_Control+0x7c>
	}

	if (Control_OK_Message(rxBuf) == ERROR)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	0018      	movs	r0, r3
 8000842:	f000 f811 	bl	8000868 <Control_OK_Message>
 8000846:	0003      	movs	r3, r0
 8000848:	2b01      	cmp	r3, #1
 800084a:	d101      	bne.n	8000850 <Alive_Control+0xbc>
		return ERROR;
 800084c:	2301      	movs	r3, #1
 800084e:	e000      	b.n	8000852 <Alive_Control+0xbe>

	return SUCCESS;
 8000850:	2300      	movs	r3, #0
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b00d      	add	sp, #52	; 0x34
 8000858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	0800534c 	.word	0x0800534c
 8000860:	2000007c 	.word	0x2000007c
 8000864:	20000884 	.word	0x20000884

08000868 <Control_OK_Message>:

ErrorStatus Control_OK_Message(char *buf) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	int result = -1;
 8000870:	2301      	movs	r3, #1
 8000872:	425b      	negs	r3, r3
 8000874:	60fb      	str	r3, [r7, #12]
	result = strncmp(buf, "\r\nOK\r\n", strlen("\r\nOK\r\n"));
 8000876:	4909      	ldr	r1, [pc, #36]	; (800089c <Control_OK_Message+0x34>)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2206      	movs	r2, #6
 800087c:	0018      	movs	r0, r3
 800087e:	f004 f8c5 	bl	8004a0c <strncmp>
 8000882:	0003      	movs	r3, r0
 8000884:	60fb      	str	r3, [r7, #12]
	if (result == 0)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d101      	bne.n	8000890 <Control_OK_Message+0x28>
		return SUCCESS;
 800088c:	2300      	movs	r3, #0
 800088e:	e000      	b.n	8000892 <Control_OK_Message+0x2a>

	return ERROR;
 8000890:	2301      	movs	r3, #1
}
 8000892:	0018      	movs	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	b004      	add	sp, #16
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	08005354 	.word	0x08005354

080008a0 <GPIO7_Status_Control>:

LogicStatus_e GPIO7_Status_Control(void) {
 80008a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008a2:	b08d      	sub	sp, #52	; 0x34
 80008a4:	af00      	add	r7, sp, #0
	char buf[20];
	char rxBuf[20];
	uint8_t i = 0;
 80008a6:	262f      	movs	r6, #47	; 0x2f
 80008a8:	19bb      	adds	r3, r7, r6
 80008aa:	2200      	movs	r2, #0
 80008ac:	701a      	strb	r2, [r3, #0]
	uint16_t size = 0;
 80008ae:	242c      	movs	r4, #44	; 0x2c
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	2200      	movs	r2, #0
 80008b4:	801a      	strh	r2, [r3, #0]
	LogicStatus_e status;

	Clear_Buffer(buf, 20);
 80008b6:	2514      	movs	r5, #20
 80008b8:	197b      	adds	r3, r7, r5
 80008ba:	2114      	movs	r1, #20
 80008bc:	0018      	movs	r0, r3
 80008be:	f7ff ff41 	bl	8000744 <Clear_Buffer>
	Clear_Buffer(rxBuf, 20);
 80008c2:	003b      	movs	r3, r7
 80008c4:	2114      	movs	r1, #20
 80008c6:	0018      	movs	r0, r3
 80008c8:	f7ff ff3c 	bl	8000744 <Clear_Buffer>

	sprintf(buf, "AT+GPSET?\r\n");
 80008cc:	4a26      	ldr	r2, [pc, #152]	; (8000968 <GPIO7_Status_Control+0xc8>)
 80008ce:	197b      	adds	r3, r7, r5
 80008d0:	0011      	movs	r1, r2
 80008d2:	0018      	movs	r0, r3
 80008d4:	f004 f872 	bl	80049bc <siprintf>
	size = strlen(buf);
 80008d8:	197b      	adds	r3, r7, r5
 80008da:	0018      	movs	r0, r3
 80008dc:	f7ff fc12 	bl	8000104 <strlen>
 80008e0:	0002      	movs	r2, r0
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	801a      	strh	r2, [r3, #0]
	C16QS_Serial_Flush_Queue(&C16QS_Buf);
 80008e6:	4b21      	ldr	r3, [pc, #132]	; (800096c <GPIO7_Status_Control+0xcc>)
 80008e8:	0018      	movs	r0, r3
 80008ea:	f000 f9c7 	bl	8000c7c <C16QS_Serial_Flush_Queue>
	HAL_UART_Transmit(&huart1, (uint8_t*) buf, size, 10);
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	881a      	ldrh	r2, [r3, #0]
 80008f2:	1979      	adds	r1, r7, r5
 80008f4:	481e      	ldr	r0, [pc, #120]	; (8000970 <GPIO7_Status_Control+0xd0>)
 80008f6:	230a      	movs	r3, #10
 80008f8:	f001 ff78 	bl	80027ec <HAL_UART_Transmit>
	HAL_Delay(500);
 80008fc:	23fa      	movs	r3, #250	; 0xfa
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	0018      	movs	r0, r3
 8000902:	f000 fcef 	bl	80012e4 <HAL_Delay>

	size = C16QS_Serial_Get_Item_Count_in_Queue(&C16QS_Buf);
 8000906:	193c      	adds	r4, r7, r4
 8000908:	4b18      	ldr	r3, [pc, #96]	; (800096c <GPIO7_Status_Control+0xcc>)
 800090a:	0018      	movs	r0, r3
 800090c:	f000 f9c4 	bl	8000c98 <C16QS_Serial_Get_Item_Count_in_Queue>
 8000910:	0003      	movs	r3, r0
 8000912:	8023      	strh	r3, [r4, #0]
	for (i = 0; i < size; i++) {
 8000914:	19bb      	adds	r3, r7, r6
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
 800091a:	e00d      	b.n	8000938 <GPIO7_Status_Control+0x98>
		rxBuf[i] = C16QS_Get_Data_Byte();
 800091c:	252f      	movs	r5, #47	; 0x2f
 800091e:	197b      	adds	r3, r7, r5
 8000920:	781c      	ldrb	r4, [r3, #0]
 8000922:	f000 f9df 	bl	8000ce4 <C16QS_Get_Data_Byte>
 8000926:	0003      	movs	r3, r0
 8000928:	001a      	movs	r2, r3
 800092a:	003b      	movs	r3, r7
 800092c:	551a      	strb	r2, [r3, r4]
	for (i = 0; i < size; i++) {
 800092e:	197b      	adds	r3, r7, r5
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	197b      	adds	r3, r7, r5
 8000934:	3201      	adds	r2, #1
 8000936:	701a      	strb	r2, [r3, #0]
 8000938:	232f      	movs	r3, #47	; 0x2f
 800093a:	18fb      	adds	r3, r7, r3
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b29b      	uxth	r3, r3
 8000940:	222c      	movs	r2, #44	; 0x2c
 8000942:	18ba      	adds	r2, r7, r2
 8000944:	8812      	ldrh	r2, [r2, #0]
 8000946:	429a      	cmp	r2, r3
 8000948:	d8e8      	bhi.n	800091c <GPIO7_Status_Control+0x7c>
	}

	status = Control_GPIO7_Status_Message(rxBuf);
 800094a:	252b      	movs	r5, #43	; 0x2b
 800094c:	197c      	adds	r4, r7, r5
 800094e:	003b      	movs	r3, r7
 8000950:	0018      	movs	r0, r3
 8000952:	f000 f80f 	bl	8000974 <Control_GPIO7_Status_Message>
 8000956:	0003      	movs	r3, r0
 8000958:	7023      	strb	r3, [r4, #0]
	return status;
 800095a:	197b      	adds	r3, r7, r5
 800095c:	781b      	ldrb	r3, [r3, #0]
}
 800095e:	0018      	movs	r0, r3
 8000960:	46bd      	mov	sp, r7
 8000962:	b00d      	add	sp, #52	; 0x34
 8000964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	0800535c 	.word	0x0800535c
 800096c:	2000007c 	.word	0x2000007c
 8000970:	20000884 	.word	0x20000884

08000974 <Control_GPIO7_Status_Message>:

LogicStatus_e Control_GPIO7_Status_Message(char *buf) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	int result = -1;
 800097c:	2301      	movs	r3, #1
 800097e:	425b      	negs	r3, r3
 8000980:	60fb      	str	r3, [r7, #12]
	result = strncmp(buf, "\r\n+GPSET: 0\r\n\r\nOK\r\n",
 8000982:	490f      	ldr	r1, [pc, #60]	; (80009c0 <Control_GPIO7_Status_Message+0x4c>)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2213      	movs	r2, #19
 8000988:	0018      	movs	r0, r3
 800098a:	f004 f83f 	bl	8004a0c <strncmp>
 800098e:	0003      	movs	r3, r0
 8000990:	60fb      	str	r3, [r7, #12]
			strlen("\r\n+GPSET: 0\r\n\r\nOK\r\n"));
	if (result == 0)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d101      	bne.n	800099c <Control_GPIO7_Status_Message+0x28>
		return LogicLow;
 8000998:	2300      	movs	r3, #0
 800099a:	e00d      	b.n	80009b8 <Control_GPIO7_Status_Message+0x44>

	result = strncmp(buf, "\r\n+GPSET: 1\r\n\r\nOK\r\n",
 800099c:	4909      	ldr	r1, [pc, #36]	; (80009c4 <Control_GPIO7_Status_Message+0x50>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2213      	movs	r2, #19
 80009a2:	0018      	movs	r0, r3
 80009a4:	f004 f832 	bl	8004a0c <strncmp>
 80009a8:	0003      	movs	r3, r0
 80009aa:	60fb      	str	r3, [r7, #12]
			strlen("\r\n+GPSET: 1\r\n\r\nOK\r\n"));
	if (result == 0)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d101      	bne.n	80009b6 <Control_GPIO7_Status_Message+0x42>
		return LogicHigh;
 80009b2:	2301      	movs	r3, #1
 80009b4:	e000      	b.n	80009b8 <Control_GPIO7_Status_Message+0x44>

	return LogicError;
 80009b6:	2302      	movs	r3, #2
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b004      	add	sp, #16
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	08005368 	.word	0x08005368
 80009c4:	0800537c 	.word	0x0800537c

080009c8 <GPIO7_Set>:

ErrorStatus GPIO7_Set(LogicStatus_e status) {
 80009c8:	b5b0      	push	{r4, r5, r7, lr}
 80009ca:	b08e      	sub	sp, #56	; 0x38
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	0002      	movs	r2, r0
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	701a      	strb	r2, [r3, #0]
	char buf[20];
	char rxBuf[20];
	uint8_t i = 0;
 80009d4:	2337      	movs	r3, #55	; 0x37
 80009d6:	18fb      	adds	r3, r7, r3
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
	uint16_t size = 0;
 80009dc:	2334      	movs	r3, #52	; 0x34
 80009de:	18fb      	adds	r3, r7, r3
 80009e0:	2200      	movs	r2, #0
 80009e2:	801a      	strh	r2, [r3, #0]

	Clear_Buffer(buf, 20);
 80009e4:	2420      	movs	r4, #32
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	2114      	movs	r1, #20
 80009ea:	0018      	movs	r0, r3
 80009ec:	f7ff feaa 	bl	8000744 <Clear_Buffer>
	Clear_Buffer(rxBuf, 20);
 80009f0:	230c      	movs	r3, #12
 80009f2:	18fb      	adds	r3, r7, r3
 80009f4:	2114      	movs	r1, #20
 80009f6:	0018      	movs	r0, r3
 80009f8:	f7ff fea4 	bl	8000744 <Clear_Buffer>

	if(status == LogicHigh)
 80009fc:	1dfb      	adds	r3, r7, #7
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d105      	bne.n	8000a10 <GPIO7_Set+0x48>
	sprintf(buf, "AT+GPSET=1\r\n");
 8000a04:	4a2e      	ldr	r2, [pc, #184]	; (8000ac0 <GPIO7_Set+0xf8>)
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	0011      	movs	r1, r2
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f003 ffd6 	bl	80049bc <siprintf>

	if(status == LogicLow)
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d106      	bne.n	8000a26 <GPIO7_Set+0x5e>
	sprintf(buf, "AT+GPSET=0\r\n");
 8000a18:	4a2a      	ldr	r2, [pc, #168]	; (8000ac4 <GPIO7_Set+0xfc>)
 8000a1a:	2320      	movs	r3, #32
 8000a1c:	18fb      	adds	r3, r7, r3
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f003 ffcb 	bl	80049bc <siprintf>

	size = strlen(buf);
 8000a26:	2520      	movs	r5, #32
 8000a28:	197b      	adds	r3, r7, r5
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff fb6a 	bl	8000104 <strlen>
 8000a30:	0002      	movs	r2, r0
 8000a32:	2434      	movs	r4, #52	; 0x34
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	801a      	strh	r2, [r3, #0]
	C16QS_Serial_Flush_Queue(&C16QS_Buf);
 8000a38:	4b23      	ldr	r3, [pc, #140]	; (8000ac8 <GPIO7_Set+0x100>)
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f000 f91e 	bl	8000c7c <C16QS_Serial_Flush_Queue>
	HAL_UART_Transmit(&huart1, (uint8_t*) buf, size, 10);
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	881a      	ldrh	r2, [r3, #0]
 8000a44:	1979      	adds	r1, r7, r5
 8000a46:	4821      	ldr	r0, [pc, #132]	; (8000acc <GPIO7_Set+0x104>)
 8000a48:	230a      	movs	r3, #10
 8000a4a:	f001 fecf 	bl	80027ec <HAL_UART_Transmit>
	HAL_Delay(500);
 8000a4e:	23fa      	movs	r3, #250	; 0xfa
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	0018      	movs	r0, r3
 8000a54:	f000 fc46 	bl	80012e4 <HAL_Delay>

	size = C16QS_Serial_Get_Item_Count_in_Queue(&C16QS_Buf);
 8000a58:	193c      	adds	r4, r7, r4
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ac8 <GPIO7_Set+0x100>)
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f000 f91b 	bl	8000c98 <C16QS_Serial_Get_Item_Count_in_Queue>
 8000a62:	0003      	movs	r3, r0
 8000a64:	8023      	strh	r3, [r4, #0]
	for (i = 0; i < size; i++) {
 8000a66:	2337      	movs	r3, #55	; 0x37
 8000a68:	18fb      	adds	r3, r7, r3
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
 8000a6e:	e00e      	b.n	8000a8e <GPIO7_Set+0xc6>
		rxBuf[i] = C16QS_Get_Data_Byte();
 8000a70:	2537      	movs	r5, #55	; 0x37
 8000a72:	197b      	adds	r3, r7, r5
 8000a74:	781c      	ldrb	r4, [r3, #0]
 8000a76:	f000 f935 	bl	8000ce4 <C16QS_Get_Data_Byte>
 8000a7a:	0003      	movs	r3, r0
 8000a7c:	001a      	movs	r2, r3
 8000a7e:	230c      	movs	r3, #12
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	551a      	strb	r2, [r3, r4]
	for (i = 0; i < size; i++) {
 8000a84:	197b      	adds	r3, r7, r5
 8000a86:	781a      	ldrb	r2, [r3, #0]
 8000a88:	197b      	adds	r3, r7, r5
 8000a8a:	3201      	adds	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	2337      	movs	r3, #55	; 0x37
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	2234      	movs	r2, #52	; 0x34
 8000a98:	18ba      	adds	r2, r7, r2
 8000a9a:	8812      	ldrh	r2, [r2, #0]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d8e7      	bhi.n	8000a70 <GPIO7_Set+0xa8>
	}

	if (Control_OK_Message(rxBuf) == ERROR)
 8000aa0:	230c      	movs	r3, #12
 8000aa2:	18fb      	adds	r3, r7, r3
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f7ff fedf 	bl	8000868 <Control_OK_Message>
 8000aaa:	0003      	movs	r3, r0
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d101      	bne.n	8000ab4 <GPIO7_Set+0xec>
		return ERROR;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	e000      	b.n	8000ab6 <GPIO7_Set+0xee>

	return SUCCESS;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b00e      	add	sp, #56	; 0x38
 8000abc:	bdb0      	pop	{r4, r5, r7, pc}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	08005390 	.word	0x08005390
 8000ac4:	080053a0 	.word	0x080053a0
 8000ac8:	2000007c 	.word	0x2000007c
 8000acc:	20000884 	.word	0x20000884

08000ad0 <C16QS_GPIO7_Sequence>:

/* TCP TRANSPARAN MOD UYGULAMASI */
void C16QS_GPIO7_Sequence(void) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0

	switch (StepStatus) {
 8000ad4:	4b37      	ldr	r3, [pc, #220]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b07      	cmp	r3, #7
 8000ada:	d867      	bhi.n	8000bac <C16QS_GPIO7_Sequence+0xdc>
 8000adc:	009a      	lsls	r2, r3, #2
 8000ade:	4b36      	ldr	r3, [pc, #216]	; (8000bb8 <C16QS_GPIO7_Sequence+0xe8>)
 8000ae0:	18d3      	adds	r3, r2, r3
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	469f      	mov	pc, r3
	case step_pwrkey:
		PowerKeyFunction();
 8000ae6:	f7ff fdc9 	bl	800067c <PowerKeyFunction>
		HAL_Delay(500);
 8000aea:	23fa      	movs	r3, #250	; 0xfa
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	0018      	movs	r0, r3
 8000af0:	f000 fbf8 	bl	80012e4 <HAL_Delay>
		StepStatus = step_rst;
 8000af4:	4b2f      	ldr	r3, [pc, #188]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	701a      	strb	r2, [r3, #0]
		break;
 8000afa:	e058      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_rst:
		ResetKeyFunction();
 8000afc:	f7ff fdeb 	bl	80006d6 <ResetKeyFunction>
		StepStatus = step_echo_dis;
 8000b00:	4b2c      	ldr	r3, [pc, #176]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b02:	2202      	movs	r2, #2
 8000b04:	701a      	strb	r2, [r3, #0]
		break;
 8000b06:	e052      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_echo_dis:
		Echo_Disable();
 8000b08:	f7ff fdf4 	bl	80006f4 <Echo_Disable>
		StepStatus = step_alive_control;
 8000b0c:	4b29      	ldr	r3, [pc, #164]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b0e:	2203      	movs	r2, #3
 8000b10:	701a      	strb	r2, [r3, #0]
		break;
 8000b12:	e04c      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_alive_control:
		if (Alive_Control() == ERROR)
 8000b14:	f7ff fe3e 	bl	8000794 <Alive_Control>
 8000b18:	0003      	movs	r3, r0
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d103      	bne.n	8000b26 <C16QS_GPIO7_Sequence+0x56>
			StepStatus = step_pwrkey;
 8000b1e:	4b25      	ldr	r3, [pc, #148]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
		else
			StepStatus = step_gpio7_status_control;
		break;
 8000b24:	e043      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>
			StepStatus = step_gpio7_status_control;
 8000b26:	4b23      	ldr	r3, [pc, #140]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b28:	2204      	movs	r2, #4
 8000b2a:	701a      	strb	r2, [r3, #0]
		break;
 8000b2c:	e03f      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_gpio7_status_control:
		if (GPIO7_Status_Control() == LogicHigh) {
 8000b2e:	f7ff feb7 	bl	80008a0 <GPIO7_Status_Control>
 8000b32:	0003      	movs	r3, r0
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d108      	bne.n	8000b4a <C16QS_GPIO7_Sequence+0x7a>
			HAL_Delay(1000);
 8000b38:	23fa      	movs	r3, #250	; 0xfa
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f000 fbd1 	bl	80012e4 <HAL_Delay>
			StepStatus = step_gpio7_set_low;
 8000b42:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b44:	2205      	movs	r2, #5
 8000b46:	701a      	strb	r2, [r3, #0]
			break;
 8000b48:	e031      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>
		} else if (GPIO7_Status_Control() == LogicLow) {
 8000b4a:	f7ff fea9 	bl	80008a0 <GPIO7_Status_Control>
 8000b4e:	1e03      	subs	r3, r0, #0
 8000b50:	d108      	bne.n	8000b64 <C16QS_GPIO7_Sequence+0x94>
			HAL_Delay(1000);
 8000b52:	23fa      	movs	r3, #250	; 0xfa
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	0018      	movs	r0, r3
 8000b58:	f000 fbc4 	bl	80012e4 <HAL_Delay>
			StepStatus = step_gpio7_set_high;
 8000b5c:	4b15      	ldr	r3, [pc, #84]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b5e:	2206      	movs	r2, #6
 8000b60:	701a      	strb	r2, [r3, #0]
			break;
 8000b62:	e024      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>
		}
		StepStatus = step_error;
 8000b64:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b66:	2207      	movs	r2, #7
 8000b68:	701a      	strb	r2, [r3, #0]
		break;
 8000b6a:	e020      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_gpio7_set_low:
		if (GPIO7_Set(0) == ERROR) {
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff ff2b 	bl	80009c8 <GPIO7_Set>
 8000b72:	0003      	movs	r3, r0
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d103      	bne.n	8000b80 <C16QS_GPIO7_Sequence+0xb0>
			StepStatus = step_error;
 8000b78:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b7a:	2207      	movs	r2, #7
 8000b7c:	701a      	strb	r2, [r3, #0]
			break;
 8000b7e:	e016      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>
		}
		StepStatus = step_gpio7_status_control;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b82:	2204      	movs	r2, #4
 8000b84:	701a      	strb	r2, [r3, #0]
		break;
 8000b86:	e012      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_gpio7_set_high:
		if (GPIO7_Set(1) == ERROR) {
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f7ff ff1d 	bl	80009c8 <GPIO7_Set>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d103      	bne.n	8000b9c <C16QS_GPIO7_Sequence+0xcc>
			StepStatus = step_error;
 8000b94:	4b07      	ldr	r3, [pc, #28]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b96:	2207      	movs	r2, #7
 8000b98:	701a      	strb	r2, [r3, #0]
			break;
 8000b9a:	e008      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>
		}
		StepStatus = step_gpio7_status_control;
 8000b9c:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000b9e:	2204      	movs	r2, #4
 8000ba0:	701a      	strb	r2, [r3, #0]
		break;
 8000ba2:	e004      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	case step_error:
		StepStatus = step_error;
 8000ba4:	4b03      	ldr	r3, [pc, #12]	; (8000bb4 <C16QS_GPIO7_Sequence+0xe4>)
 8000ba6:	2207      	movs	r2, #7
 8000ba8:	701a      	strb	r2, [r3, #0]
		break;
 8000baa:	e000      	b.n	8000bae <C16QS_GPIO7_Sequence+0xde>

	default:
		break;
 8000bac:	46c0      	nop			; (mov r8, r8)
	}

}
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000078 	.word	0x20000078
 8000bb8:	080053b0 	.word	0x080053b0

08000bbc <C16QS_Serial_Enqueue_Queue>:
		return SUCCESS;
	}
	return ERROR;
}

ErrorStatus C16QS_Serial_Enqueue_Queue(C16QS_Buf_s *pointer, uint8_t *data) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	6039      	str	r1, [r7, #0]
	pointer->data_buf[pointer->write_pointer] = *data;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	885b      	ldrh	r3, [r3, #2]
 8000bca:	0019      	movs	r1, r3
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	185b      	adds	r3, r3, r1
 8000bd4:	711a      	strb	r2, [r3, #4]
	pointer->write_pointer = (pointer->write_pointer + 1) % C16QS_Buf_Size;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	885b      	ldrh	r3, [r3, #2]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	4a07      	ldr	r2, [pc, #28]	; (8000bfc <C16QS_Serial_Enqueue_Queue+0x40>)
 8000bde:	4013      	ands	r3, r2
 8000be0:	d503      	bpl.n	8000bea <C16QS_Serial_Enqueue_Queue+0x2e>
 8000be2:	3b01      	subs	r3, #1
 8000be4:	4a06      	ldr	r2, [pc, #24]	; (8000c00 <C16QS_Serial_Enqueue_Queue+0x44>)
 8000be6:	4313      	orrs	r3, r2
 8000be8:	3301      	adds	r3, #1
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	805a      	strh	r2, [r3, #2]
	return SUCCESS;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	800007ff 	.word	0x800007ff
 8000c00:	fffff800 	.word	0xfffff800

08000c04 <C16QS_Serial_Dequeue_Queue>:

void C16QS_Serial_Dequeue_Queue(C16QS_Buf_s *pointer) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
	if (pointer->read_pointer == pointer->write_pointer) {
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	881a      	ldrh	r2, [r3, #0]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	885b      	ldrh	r3, [r3, #2]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d106      	bne.n	8000c26 <C16QS_Serial_Dequeue_Queue+0x22>
		pointer->read_pointer = 0;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	801a      	strh	r2, [r3, #0]
		pointer->write_pointer = 0;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	805a      	strh	r2, [r3, #2]
	} else {
		pointer->read_pointer = (pointer->read_pointer + 1) % C16QS_Buf_Size;
	}
}
 8000c24:	e00c      	b.n	8000c40 <C16QS_Serial_Dequeue_Queue+0x3c>
		pointer->read_pointer = (pointer->read_pointer + 1) % C16QS_Buf_Size;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	881b      	ldrh	r3, [r3, #0]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	4a06      	ldr	r2, [pc, #24]	; (8000c48 <C16QS_Serial_Dequeue_Queue+0x44>)
 8000c2e:	4013      	ands	r3, r2
 8000c30:	d503      	bpl.n	8000c3a <C16QS_Serial_Dequeue_Queue+0x36>
 8000c32:	3b01      	subs	r3, #1
 8000c34:	4a05      	ldr	r2, [pc, #20]	; (8000c4c <C16QS_Serial_Dequeue_Queue+0x48>)
 8000c36:	4313      	orrs	r3, r2
 8000c38:	3301      	adds	r3, #1
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	801a      	strh	r2, [r3, #0]
}
 8000c40:	46c0      	nop			; (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	b002      	add	sp, #8
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	800007ff 	.word	0x800007ff
 8000c4c:	fffff800 	.word	0xfffff800

08000c50 <C16QS_Serial_Front_of_Queue>:

uint8_t C16QS_Serial_Front_of_Queue(C16QS_Buf_s *pointer) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
	uint8_t r_byte = 0;
 8000c58:	200f      	movs	r0, #15
 8000c5a:	183b      	adds	r3, r7, r0
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
	r_byte = pointer->data_buf[pointer->read_pointer];
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	0019      	movs	r1, r3
 8000c66:	183b      	adds	r3, r7, r0
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	1852      	adds	r2, r2, r1
 8000c6c:	7912      	ldrb	r2, [r2, #4]
 8000c6e:	701a      	strb	r2, [r3, #0]
	return r_byte;
 8000c70:	183b      	adds	r3, r7, r0
 8000c72:	781b      	ldrb	r3, [r3, #0]
}
 8000c74:	0018      	movs	r0, r3
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b004      	add	sp, #16
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <C16QS_Serial_Flush_Queue>:

void C16QS_Serial_Flush_Queue(C16QS_Buf_s *pointer) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	pointer->read_pointer = 0;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2200      	movs	r2, #0
 8000c88:	801a      	strh	r2, [r3, #0]
	pointer->write_pointer = 0;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	805a      	strh	r2, [r3, #2]
}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b002      	add	sp, #8
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <C16QS_Serial_Get_Item_Count_in_Queue>:

uint16_t C16QS_Serial_Get_Item_Count_in_Queue(C16QS_Buf_s *pointer) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
	uint16_t r_count = 0;
 8000ca0:	230e      	movs	r3, #14
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	801a      	strh	r2, [r3, #0]
	r_count = ((pointer->write_pointer + C16QS_Buf_Size)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	885b      	ldrh	r3, [r3, #2]
 8000cac:	2280      	movs	r2, #128	; 0x80
 8000cae:	0112      	lsls	r2, r2, #4
 8000cb0:	4694      	mov	ip, r2
 8000cb2:	4463      	add	r3, ip
			- (pointer->read_pointer)) % C16QS_Buf_Size;
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	8812      	ldrh	r2, [r2, #0]
 8000cb8:	1a9b      	subs	r3, r3, r2
 8000cba:	4a08      	ldr	r2, [pc, #32]	; (8000cdc <C16QS_Serial_Get_Item_Count_in_Queue+0x44>)
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	d503      	bpl.n	8000cc8 <C16QS_Serial_Get_Item_Count_in_Queue+0x30>
 8000cc0:	3b01      	subs	r3, #1
 8000cc2:	4a07      	ldr	r2, [pc, #28]	; (8000ce0 <C16QS_Serial_Get_Item_Count_in_Queue+0x48>)
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	001a      	movs	r2, r3
	r_count = ((pointer->write_pointer + C16QS_Buf_Size)
 8000cca:	210e      	movs	r1, #14
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	801a      	strh	r2, [r3, #0]
	return r_count;
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	881b      	ldrh	r3, [r3, #0]
}
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	b004      	add	sp, #16
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	800007ff 	.word	0x800007ff
 8000ce0:	fffff800 	.word	0xfffff800

08000ce4 <C16QS_Get_Data_Byte>:

char C16QS_Get_Data_Byte(void) {
 8000ce4:	b590      	push	{r4, r7, lr}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
	uint8_t d_byte = C16QS_Serial_Front_of_Queue(&C16QS_Buf);
 8000cea:	1dfc      	adds	r4, r7, #7
 8000cec:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <C16QS_Get_Data_Byte+0x28>)
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f7ff ffae 	bl	8000c50 <C16QS_Serial_Front_of_Queue>
 8000cf4:	0003      	movs	r3, r0
 8000cf6:	7023      	strb	r3, [r4, #0]
	C16QS_Serial_Dequeue_Queue(&C16QS_Buf);
 8000cf8:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <C16QS_Get_Data_Byte+0x28>)
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f7ff ff82 	bl	8000c04 <C16QS_Serial_Dequeue_Queue>
	return d_byte;
 8000d00:	1dfb      	adds	r3, r7, #7
 8000d02:	781b      	ldrb	r3, [r3, #0]
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b003      	add	sp, #12
 8000d0a:	bd90      	pop	{r4, r7, pc}
 8000d0c:	2000007c 	.word	0x2000007c

08000d10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d14:	f000 fa60 	bl	80011d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d18:	f000 f814 	bl	8000d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d1c:	f000 f8a8 	bl	8000e70 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000d20:	f000 f858 	bl	8000dd4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &C16QS_rx, 1);
 8000d24:	4905      	ldr	r1, [pc, #20]	; (8000d3c <main+0x2c>)
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <main+0x30>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f001 fe02 	bl	8002934 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  C16QS_GPIO7_Sequence();
 8000d30:	f7ff fece 	bl	8000ad0 <C16QS_GPIO7_Sequence>
	  HAL_Delay(10);
 8000d34:	200a      	movs	r0, #10
 8000d36:	f000 fad5 	bl	80012e4 <HAL_Delay>
	  C16QS_GPIO7_Sequence();
 8000d3a:	e7f9      	b.n	8000d30 <main+0x20>
 8000d3c:	20000880 	.word	0x20000880
 8000d40:	20000884 	.word	0x20000884

08000d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b093      	sub	sp, #76	; 0x4c
 8000d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d4a:	2410      	movs	r4, #16
 8000d4c:	193b      	adds	r3, r7, r4
 8000d4e:	0018      	movs	r0, r3
 8000d50:	2338      	movs	r3, #56	; 0x38
 8000d52:	001a      	movs	r2, r3
 8000d54:	2100      	movs	r1, #0
 8000d56:	f003 fe51 	bl	80049fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d5a:	003b      	movs	r3, r7
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	2310      	movs	r3, #16
 8000d60:	001a      	movs	r2, r3
 8000d62:	2100      	movs	r1, #0
 8000d64:	f003 fe4a 	bl	80049fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d68:	2380      	movs	r3, #128	; 0x80
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f000 fe1f 	bl	80019b0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	2202      	movs	r2, #2
 8000d76:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d78:	193b      	adds	r3, r7, r4
 8000d7a:	2280      	movs	r2, #128	; 0x80
 8000d7c:	0052      	lsls	r2, r2, #1
 8000d7e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000d80:	193b      	adds	r3, r7, r4
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	2240      	movs	r2, #64	; 0x40
 8000d8a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	0018      	movs	r0, r3
 8000d96:	f000 fe57 	bl	8001a48 <HAL_RCC_OscConfig>
 8000d9a:	1e03      	subs	r3, r0, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000d9e:	f000 f8e9 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da2:	003b      	movs	r3, r7
 8000da4:	2207      	movs	r2, #7
 8000da6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000da8:	003b      	movs	r3, r7
 8000daa:	2200      	movs	r2, #0
 8000dac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dae:	003b      	movs	r3, r7
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000db4:	003b      	movs	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dba:	003b      	movs	r3, r7
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f001 f95c 	bl	800207c <HAL_RCC_ClockConfig>
 8000dc4:	1e03      	subs	r3, r0, #0
 8000dc6:	d001      	beq.n	8000dcc <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000dc8:	f000 f8d4 	bl	8000f74 <Error_Handler>
  }
}
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b013      	add	sp, #76	; 0x4c
 8000dd2:	bd90      	pop	{r4, r7, pc}

08000dd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dd8:	4b23      	ldr	r3, [pc, #140]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000dda:	4a24      	ldr	r2, [pc, #144]	; (8000e6c <MX_USART1_UART_Init+0x98>)
 8000ddc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dde:	4b22      	ldr	r3, [pc, #136]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000de0:	22e1      	movs	r2, #225	; 0xe1
 8000de2:	0252      	lsls	r2, r2, #9
 8000de4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000de6:	4b20      	ldr	r3, [pc, #128]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dec:	4b1e      	ldr	r3, [pc, #120]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000df2:	4b1d      	ldr	r3, [pc, #116]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000df8:	4b1b      	ldr	r3, [pc, #108]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfe:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e04:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e0a:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e10:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e16:	4b14      	ldr	r3, [pc, #80]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f001 fc8e 	bl	8002740 <HAL_UART_Init>
 8000e24:	1e03      	subs	r3, r0, #0
 8000e26:	d001      	beq.n	8000e2c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e28:	f000 f8a4 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e2e:	2100      	movs	r1, #0
 8000e30:	0018      	movs	r0, r3
 8000e32:	f003 fce3 	bl	80047fc <HAL_UARTEx_SetTxFifoThreshold>
 8000e36:	1e03      	subs	r3, r0, #0
 8000e38:	d001      	beq.n	8000e3e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e3a:	f000 f89b 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e40:	2100      	movs	r1, #0
 8000e42:	0018      	movs	r0, r3
 8000e44:	f003 fd1a 	bl	800487c <HAL_UARTEx_SetRxFifoThreshold>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e4c:	f000 f892 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e50:	4b05      	ldr	r3, [pc, #20]	; (8000e68 <MX_USART1_UART_Init+0x94>)
 8000e52:	0018      	movs	r0, r3
 8000e54:	f003 fc98 	bl	8004788 <HAL_UARTEx_DisableFifoMode>
 8000e58:	1e03      	subs	r3, r0, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e5c:	f000 f88a 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e60:	46c0      	nop			; (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	20000884 	.word	0x20000884
 8000e6c:	40013800 	.word	0x40013800

08000e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b089      	sub	sp, #36	; 0x24
 8000e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	240c      	movs	r4, #12
 8000e78:	193b      	adds	r3, r7, r4
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	2314      	movs	r3, #20
 8000e7e:	001a      	movs	r2, r3
 8000e80:	2100      	movs	r1, #0
 8000e82:	f003 fdbb 	bl	80049fc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e86:	4b39      	ldr	r3, [pc, #228]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000e88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e8a:	4b38      	ldr	r3, [pc, #224]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000e8c:	2104      	movs	r1, #4
 8000e8e:	430a      	orrs	r2, r1
 8000e90:	635a      	str	r2, [r3, #52]	; 0x34
 8000e92:	4b36      	ldr	r3, [pc, #216]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e96:	2204      	movs	r2, #4
 8000e98:	4013      	ands	r3, r2
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e9e:	4b33      	ldr	r3, [pc, #204]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000ea0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ea2:	4b32      	ldr	r3, [pc, #200]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000ea4:	2120      	movs	r1, #32
 8000ea6:	430a      	orrs	r2, r1
 8000ea8:	635a      	str	r2, [r3, #52]	; 0x34
 8000eaa:	4b30      	ldr	r3, [pc, #192]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eae:	2220      	movs	r2, #32
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000eb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eba:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ec2:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <MX_GPIO_Init+0xfc>)
 8000ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4013      	ands	r3, r2
 8000eca:	603b      	str	r3, [r7, #0]
 8000ecc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|RstKey_Pin, GPIO_PIN_RESET);
 8000ece:	2390      	movs	r3, #144	; 0x90
 8000ed0:	0059      	lsls	r1, r3, #1
 8000ed2:	23a0      	movs	r3, #160	; 0xa0
 8000ed4:	05db      	lsls	r3, r3, #23
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f000 fd4b 	bl	8001974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PowerKey_GPIO_Port, PowerKey_Pin, GPIO_PIN_RESET);
 8000ede:	4b24      	ldr	r3, [pc, #144]	; (8000f70 <MX_GPIO_Init+0x100>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2180      	movs	r1, #128	; 0x80
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	f000 fd45 	bl	8001974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	2220      	movs	r2, #32
 8000eee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef0:	193b      	adds	r3, r7, r4
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef6:	193b      	adds	r3, r7, r4
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efc:	193b      	adds	r3, r7, r4
 8000efe:	2202      	movs	r2, #2
 8000f00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000f02:	193a      	adds	r2, r7, r4
 8000f04:	23a0      	movs	r3, #160	; 0xa0
 8000f06:	05db      	lsls	r3, r3, #23
 8000f08:	0011      	movs	r1, r2
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f000 fbce 	bl	80016ac <HAL_GPIO_Init>

  /*Configure GPIO pin : RstKey_Pin */
  GPIO_InitStruct.Pin = RstKey_Pin;
 8000f10:	0021      	movs	r1, r4
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	2280      	movs	r2, #128	; 0x80
 8000f16:	0052      	lsls	r2, r2, #1
 8000f18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	000c      	movs	r4, r1
 8000f1c:	193b      	adds	r3, r7, r4
 8000f1e:	2201      	movs	r2, #1
 8000f20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	193b      	adds	r3, r7, r4
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f28:	193b      	adds	r3, r7, r4
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RstKey_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	193a      	adds	r2, r7, r4
 8000f30:	23a0      	movs	r3, #160	; 0xa0
 8000f32:	05db      	lsls	r3, r3, #23
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f000 fbb8 	bl	80016ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PowerKey_Pin */
  GPIO_InitStruct.Pin = PowerKey_Pin;
 8000f3c:	0021      	movs	r1, r4
 8000f3e:	187b      	adds	r3, r7, r1
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f44:	187b      	adds	r3, r7, r1
 8000f46:	2201      	movs	r2, #1
 8000f48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	187b      	adds	r3, r7, r1
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	187b      	adds	r3, r7, r1
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PowerKey_GPIO_Port, &GPIO_InitStruct);
 8000f56:	187b      	adds	r3, r7, r1
 8000f58:	4a05      	ldr	r2, [pc, #20]	; (8000f70 <MX_GPIO_Init+0x100>)
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	0010      	movs	r0, r2
 8000f5e:	f000 fba5 	bl	80016ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b009      	add	sp, #36	; 0x24
 8000f68:	bd90      	pop	{r4, r7, pc}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	50000800 	.word	0x50000800

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <Error_Handler+0x8>
	...

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	641a      	str	r2, [r3, #64]	; 0x40
 8000f92:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	2201      	movs	r2, #1
 8000f98:	4013      	ands	r3, r2
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fa0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fa4:	2180      	movs	r1, #128	; 0x80
 8000fa6:	0549      	lsls	r1, r1, #21
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	63da      	str	r2, [r3, #60]	; 0x3c
 8000fac:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	055b      	lsls	r3, r3, #21
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000fba:	23c0      	movs	r3, #192	; 0xc0
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f000 f9b4 	bl	800132c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b002      	add	sp, #8
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b097      	sub	sp, #92	; 0x5c
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	2344      	movs	r3, #68	; 0x44
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	0018      	movs	r0, r3
 8000fde:	2314      	movs	r3, #20
 8000fe0:	001a      	movs	r2, r3
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	f003 fd0a 	bl	80049fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe8:	2410      	movs	r4, #16
 8000fea:	193b      	adds	r3, r7, r4
 8000fec:	0018      	movs	r0, r3
 8000fee:	2334      	movs	r3, #52	; 0x34
 8000ff0:	001a      	movs	r2, r3
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	f003 fd02 	bl	80049fc <memset>
  if(huart->Instance==USART1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a26      	ldr	r2, [pc, #152]	; (8001098 <HAL_UART_MspInit+0xc8>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d145      	bne.n	800108e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001002:	193b      	adds	r3, r7, r4
 8001004:	2201      	movs	r2, #1
 8001006:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001008:	193b      	adds	r3, r7, r4
 800100a:	2200      	movs	r2, #0
 800100c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800100e:	193b      	adds	r3, r7, r4
 8001010:	0018      	movs	r0, r3
 8001012:	f001 f9dd 	bl	80023d0 <HAL_RCCEx_PeriphCLKConfig>
 8001016:	1e03      	subs	r3, r0, #0
 8001018:	d001      	beq.n	800101e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800101a:	f7ff ffab 	bl	8000f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800101e:	4b1f      	ldr	r3, [pc, #124]	; (800109c <HAL_UART_MspInit+0xcc>)
 8001020:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <HAL_UART_MspInit+0xcc>)
 8001024:	2180      	movs	r1, #128	; 0x80
 8001026:	01c9      	lsls	r1, r1, #7
 8001028:	430a      	orrs	r2, r1
 800102a:	641a      	str	r2, [r3, #64]	; 0x40
 800102c:	4b1b      	ldr	r3, [pc, #108]	; (800109c <HAL_UART_MspInit+0xcc>)
 800102e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	01db      	lsls	r3, r3, #7
 8001034:	4013      	ands	r3, r2
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <HAL_UART_MspInit+0xcc>)
 800103c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800103e:	4b17      	ldr	r3, [pc, #92]	; (800109c <HAL_UART_MspInit+0xcc>)
 8001040:	2104      	movs	r1, #4
 8001042:	430a      	orrs	r2, r1
 8001044:	635a      	str	r2, [r3, #52]	; 0x34
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <HAL_UART_MspInit+0xcc>)
 8001048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800104a:	2204      	movs	r2, #4
 800104c:	4013      	ands	r3, r2
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001052:	2144      	movs	r1, #68	; 0x44
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2230      	movs	r2, #48	; 0x30
 8001058:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	187b      	adds	r3, r7, r1
 800105c:	2202      	movs	r2, #2
 800105e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	187b      	adds	r3, r7, r1
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	187b      	adds	r3, r7, r1
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2201      	movs	r2, #1
 8001070:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001072:	187b      	adds	r3, r7, r1
 8001074:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <HAL_UART_MspInit+0xd0>)
 8001076:	0019      	movs	r1, r3
 8001078:	0010      	movs	r0, r2
 800107a:	f000 fb17 	bl	80016ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	201b      	movs	r0, #27
 8001084:	f000 fa14 	bl	80014b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001088:	201b      	movs	r0, #27
 800108a:	f000 fa26 	bl	80014da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b017      	add	sp, #92	; 0x5c
 8001094:	bd90      	pop	{r4, r7, pc}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	40013800 	.word	0x40013800
 800109c:	40021000 	.word	0x40021000
 80010a0:	50000800 	.word	0x50000800

080010a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a8:	e7fe      	b.n	80010a8 <NMI_Handler+0x4>

080010aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ae:	e7fe      	b.n	80010ae <HardFault_Handler+0x4>

080010b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010b4:	46c0      	nop			; (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c8:	f000 f8f0 	bl	80012ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010cc:	46c0      	nop			; (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010d8:	4b09      	ldr	r3, [pc, #36]	; (8001100 <USART1_IRQHandler+0x2c>)
 80010da:	0018      	movs	r0, r3
 80010dc:	f001 fc88 	bl	80029f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	C16QS_Serial_Enqueue_Queue(&C16QS_Buf, &C16QS_rx);
 80010e0:	4a08      	ldr	r2, [pc, #32]	; (8001104 <USART1_IRQHandler+0x30>)
 80010e2:	4b09      	ldr	r3, [pc, #36]	; (8001108 <USART1_IRQHandler+0x34>)
 80010e4:	0011      	movs	r1, r2
 80010e6:	0018      	movs	r0, r3
 80010e8:	f7ff fd68 	bl	8000bbc <C16QS_Serial_Enqueue_Queue>
	HAL_UART_Receive_IT(&huart1, &C16QS_rx, 1);
 80010ec:	4905      	ldr	r1, [pc, #20]	; (8001104 <USART1_IRQHandler+0x30>)
 80010ee:	4b04      	ldr	r3, [pc, #16]	; (8001100 <USART1_IRQHandler+0x2c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	0018      	movs	r0, r3
 80010f4:	f001 fc1e 	bl	8002934 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 80010f8:	46c0      	nop			; (mov r8, r8)
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	46c0      	nop			; (mov r8, r8)
 8001100:	20000884 	.word	0x20000884
 8001104:	20000880 	.word	0x20000880
 8001108:	2000007c 	.word	0x2000007c

0800110c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001114:	4a14      	ldr	r2, [pc, #80]	; (8001168 <_sbrk+0x5c>)
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <_sbrk+0x60>)
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001120:	4b13      	ldr	r3, [pc, #76]	; (8001170 <_sbrk+0x64>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <_sbrk+0x64>)
 800112a:	4a12      	ldr	r2, [pc, #72]	; (8001174 <_sbrk+0x68>)
 800112c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <_sbrk+0x64>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	18d3      	adds	r3, r2, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	429a      	cmp	r2, r3
 800113a:	d207      	bcs.n	800114c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800113c:	f003 fc78 	bl	8004a30 <__errno>
 8001140:	0003      	movs	r3, r0
 8001142:	220c      	movs	r2, #12
 8001144:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001146:	2301      	movs	r3, #1
 8001148:	425b      	negs	r3, r3
 800114a:	e009      	b.n	8001160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800114c:	4b08      	ldr	r3, [pc, #32]	; (8001170 <_sbrk+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001152:	4b07      	ldr	r3, [pc, #28]	; (8001170 <_sbrk+0x64>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	18d2      	adds	r2, r2, r3
 800115a:	4b05      	ldr	r3, [pc, #20]	; (8001170 <_sbrk+0x64>)
 800115c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800115e:	68fb      	ldr	r3, [r7, #12]
}
 8001160:	0018      	movs	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	b006      	add	sp, #24
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20009000 	.word	0x20009000
 800116c:	00000400 	.word	0x00000400
 8001170:	20000918 	.word	0x20000918
 8001174:	20000a68 	.word	0x20000a68

08001178 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001186:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001188:	f7ff fff6 	bl	8001178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800118e:	490d      	ldr	r1, [pc, #52]	; (80011c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001190:	4a0d      	ldr	r2, [pc, #52]	; (80011c8 <LoopForever+0xe>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001194:	e002      	b.n	800119c <LoopCopyDataInit>

08001196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119a:	3304      	adds	r3, #4

0800119c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800119c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a0:	d3f9      	bcc.n	8001196 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a2:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80011a4:	4c0a      	ldr	r4, [pc, #40]	; (80011d0 <LoopForever+0x16>)
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a8:	e001      	b.n	80011ae <LoopFillZerobss>

080011aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ac:	3204      	adds	r2, #4

080011ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b0:	d3fb      	bcc.n	80011aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011b2:	f003 fc43 	bl	8004a3c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011b6:	f7ff fdab 	bl	8000d10 <main>

080011ba <LoopForever>:

LoopForever:
  b LoopForever
 80011ba:	e7fe      	b.n	80011ba <LoopForever>
  ldr   r0, =_estack
 80011bc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80011c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80011c8:	0800549c 	.word	0x0800549c
  ldr r2, =_sbss
 80011cc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80011d0:	20000a68 	.word	0x20000a68

080011d4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011d4:	e7fe      	b.n	80011d4 <ADC1_COMP_IRQHandler>
	...

080011d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011de:	1dfb      	adds	r3, r7, #7
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011e4:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <HAL_Init+0x3c>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <HAL_Init+0x3c>)
 80011ea:	2180      	movs	r1, #128	; 0x80
 80011ec:	0049      	lsls	r1, r1, #1
 80011ee:	430a      	orrs	r2, r1
 80011f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011f2:	2000      	movs	r0, #0
 80011f4:	f000 f810 	bl	8001218 <HAL_InitTick>
 80011f8:	1e03      	subs	r3, r0, #0
 80011fa:	d003      	beq.n	8001204 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80011fc:	1dfb      	adds	r3, r7, #7
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	e001      	b.n	8001208 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001204:	f7ff febc 	bl	8000f80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001208:	1dfb      	adds	r3, r7, #7
 800120a:	781b      	ldrb	r3, [r3, #0]
}
 800120c:	0018      	movs	r0, r3
 800120e:	46bd      	mov	sp, r7
 8001210:	b002      	add	sp, #8
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40022000 	.word	0x40022000

08001218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001220:	230f      	movs	r3, #15
 8001222:	18fb      	adds	r3, r7, r3
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001228:	4b1d      	ldr	r3, [pc, #116]	; (80012a0 <HAL_InitTick+0x88>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d02b      	beq.n	8001288 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001230:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <HAL_InitTick+0x8c>)
 8001232:	681c      	ldr	r4, [r3, #0]
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <HAL_InitTick+0x88>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	0019      	movs	r1, r3
 800123a:	23fa      	movs	r3, #250	; 0xfa
 800123c:	0098      	lsls	r0, r3, #2
 800123e:	f7fe ff73 	bl	8000128 <__udivsi3>
 8001242:	0003      	movs	r3, r0
 8001244:	0019      	movs	r1, r3
 8001246:	0020      	movs	r0, r4
 8001248:	f7fe ff6e 	bl	8000128 <__udivsi3>
 800124c:	0003      	movs	r3, r0
 800124e:	0018      	movs	r0, r3
 8001250:	f000 f953 	bl	80014fa <HAL_SYSTICK_Config>
 8001254:	1e03      	subs	r3, r0, #0
 8001256:	d112      	bne.n	800127e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b03      	cmp	r3, #3
 800125c:	d80a      	bhi.n	8001274 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800125e:	6879      	ldr	r1, [r7, #4]
 8001260:	2301      	movs	r3, #1
 8001262:	425b      	negs	r3, r3
 8001264:	2200      	movs	r2, #0
 8001266:	0018      	movs	r0, r3
 8001268:	f000 f922 	bl	80014b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800126c:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <HAL_InitTick+0x90>)
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	e00d      	b.n	8001290 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001274:	230f      	movs	r3, #15
 8001276:	18fb      	adds	r3, r7, r3
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
 800127c:	e008      	b.n	8001290 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800127e:	230f      	movs	r3, #15
 8001280:	18fb      	adds	r3, r7, r3
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e003      	b.n	8001290 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001288:	230f      	movs	r3, #15
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	2201      	movs	r2, #1
 800128e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001290:	230f      	movs	r3, #15
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	781b      	ldrb	r3, [r3, #0]
}
 8001296:	0018      	movs	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	b005      	add	sp, #20
 800129c:	bd90      	pop	{r4, r7, pc}
 800129e:	46c0      	nop			; (mov r8, r8)
 80012a0:	20000008 	.word	0x20000008
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000004 	.word	0x20000004

080012ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <HAL_IncTick+0x1c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	001a      	movs	r2, r3
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_IncTick+0x20>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	18d2      	adds	r2, r2, r3
 80012bc:	4b03      	ldr	r3, [pc, #12]	; (80012cc <HAL_IncTick+0x20>)
 80012be:	601a      	str	r2, [r3, #0]
}
 80012c0:	46c0      	nop			; (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	20000008 	.word	0x20000008
 80012cc:	2000091c 	.word	0x2000091c

080012d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b02      	ldr	r3, [pc, #8]	; (80012e0 <HAL_GetTick+0x10>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	0018      	movs	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	2000091c 	.word	0x2000091c

080012e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012ec:	f7ff fff0 	bl	80012d0 <HAL_GetTick>
 80012f0:	0003      	movs	r3, r0
 80012f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	3301      	adds	r3, #1
 80012fc:	d005      	beq.n	800130a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012fe:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <HAL_Delay+0x44>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	001a      	movs	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	189b      	adds	r3, r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	f7ff ffe0 	bl	80012d0 <HAL_GetTick>
 8001310:	0002      	movs	r2, r0
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	429a      	cmp	r2, r3
 800131a:	d8f7      	bhi.n	800130c <HAL_Delay+0x28>
  {
  }
}
 800131c:	46c0      	nop			; (mov r8, r8)
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	46bd      	mov	sp, r7
 8001322:	b004      	add	sp, #16
 8001324:	bd80      	pop	{r7, pc}
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	20000008 	.word	0x20000008

0800132c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001334:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a06      	ldr	r2, [pc, #24]	; (8001354 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800133a:	4013      	ands	r3, r2
 800133c:	0019      	movs	r1, r3
 800133e:	4b04      	ldr	r3, [pc, #16]	; (8001350 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	430a      	orrs	r2, r1
 8001344:	601a      	str	r2, [r3, #0]
}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b002      	add	sp, #8
 800134c:	bd80      	pop	{r7, pc}
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	40010000 	.word	0x40010000
 8001354:	fffff9ff 	.word	0xfffff9ff

08001358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	0002      	movs	r2, r0
 8001360:	1dfb      	adds	r3, r7, #7
 8001362:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001364:	1dfb      	adds	r3, r7, #7
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b7f      	cmp	r3, #127	; 0x7f
 800136a:	d809      	bhi.n	8001380 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800136c:	1dfb      	adds	r3, r7, #7
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	001a      	movs	r2, r3
 8001372:	231f      	movs	r3, #31
 8001374:	401a      	ands	r2, r3
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <__NVIC_EnableIRQ+0x30>)
 8001378:	2101      	movs	r1, #1
 800137a:	4091      	lsls	r1, r2
 800137c:	000a      	movs	r2, r1
 800137e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001380:	46c0      	nop			; (mov r8, r8)
 8001382:	46bd      	mov	sp, r7
 8001384:	b002      	add	sp, #8
 8001386:	bd80      	pop	{r7, pc}
 8001388:	e000e100 	.word	0xe000e100

0800138c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	0002      	movs	r2, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	1dfb      	adds	r3, r7, #7
 8001398:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800139a:	1dfb      	adds	r3, r7, #7
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b7f      	cmp	r3, #127	; 0x7f
 80013a0:	d828      	bhi.n	80013f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013a2:	4a2f      	ldr	r2, [pc, #188]	; (8001460 <__NVIC_SetPriority+0xd4>)
 80013a4:	1dfb      	adds	r3, r7, #7
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b25b      	sxtb	r3, r3
 80013aa:	089b      	lsrs	r3, r3, #2
 80013ac:	33c0      	adds	r3, #192	; 0xc0
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	589b      	ldr	r3, [r3, r2]
 80013b2:	1dfa      	adds	r2, r7, #7
 80013b4:	7812      	ldrb	r2, [r2, #0]
 80013b6:	0011      	movs	r1, r2
 80013b8:	2203      	movs	r2, #3
 80013ba:	400a      	ands	r2, r1
 80013bc:	00d2      	lsls	r2, r2, #3
 80013be:	21ff      	movs	r1, #255	; 0xff
 80013c0:	4091      	lsls	r1, r2
 80013c2:	000a      	movs	r2, r1
 80013c4:	43d2      	mvns	r2, r2
 80013c6:	401a      	ands	r2, r3
 80013c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	019b      	lsls	r3, r3, #6
 80013ce:	22ff      	movs	r2, #255	; 0xff
 80013d0:	401a      	ands	r2, r3
 80013d2:	1dfb      	adds	r3, r7, #7
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	0018      	movs	r0, r3
 80013d8:	2303      	movs	r3, #3
 80013da:	4003      	ands	r3, r0
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013e0:	481f      	ldr	r0, [pc, #124]	; (8001460 <__NVIC_SetPriority+0xd4>)
 80013e2:	1dfb      	adds	r3, r7, #7
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	b25b      	sxtb	r3, r3
 80013e8:	089b      	lsrs	r3, r3, #2
 80013ea:	430a      	orrs	r2, r1
 80013ec:	33c0      	adds	r3, #192	; 0xc0
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013f2:	e031      	b.n	8001458 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013f4:	4a1b      	ldr	r2, [pc, #108]	; (8001464 <__NVIC_SetPriority+0xd8>)
 80013f6:	1dfb      	adds	r3, r7, #7
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	0019      	movs	r1, r3
 80013fc:	230f      	movs	r3, #15
 80013fe:	400b      	ands	r3, r1
 8001400:	3b08      	subs	r3, #8
 8001402:	089b      	lsrs	r3, r3, #2
 8001404:	3306      	adds	r3, #6
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	18d3      	adds	r3, r2, r3
 800140a:	3304      	adds	r3, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	1dfa      	adds	r2, r7, #7
 8001410:	7812      	ldrb	r2, [r2, #0]
 8001412:	0011      	movs	r1, r2
 8001414:	2203      	movs	r2, #3
 8001416:	400a      	ands	r2, r1
 8001418:	00d2      	lsls	r2, r2, #3
 800141a:	21ff      	movs	r1, #255	; 0xff
 800141c:	4091      	lsls	r1, r2
 800141e:	000a      	movs	r2, r1
 8001420:	43d2      	mvns	r2, r2
 8001422:	401a      	ands	r2, r3
 8001424:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	019b      	lsls	r3, r3, #6
 800142a:	22ff      	movs	r2, #255	; 0xff
 800142c:	401a      	ands	r2, r3
 800142e:	1dfb      	adds	r3, r7, #7
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	0018      	movs	r0, r3
 8001434:	2303      	movs	r3, #3
 8001436:	4003      	ands	r3, r0
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800143c:	4809      	ldr	r0, [pc, #36]	; (8001464 <__NVIC_SetPriority+0xd8>)
 800143e:	1dfb      	adds	r3, r7, #7
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	001c      	movs	r4, r3
 8001444:	230f      	movs	r3, #15
 8001446:	4023      	ands	r3, r4
 8001448:	3b08      	subs	r3, #8
 800144a:	089b      	lsrs	r3, r3, #2
 800144c:	430a      	orrs	r2, r1
 800144e:	3306      	adds	r3, #6
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	18c3      	adds	r3, r0, r3
 8001454:	3304      	adds	r3, #4
 8001456:	601a      	str	r2, [r3, #0]
}
 8001458:	46c0      	nop			; (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	b003      	add	sp, #12
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	e000e100 	.word	0xe000e100
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	1e5a      	subs	r2, r3, #1
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	045b      	lsls	r3, r3, #17
 8001478:	429a      	cmp	r2, r3
 800147a:	d301      	bcc.n	8001480 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800147c:	2301      	movs	r3, #1
 800147e:	e010      	b.n	80014a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001480:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <SysTick_Config+0x44>)
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	3a01      	subs	r2, #1
 8001486:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001488:	2301      	movs	r3, #1
 800148a:	425b      	negs	r3, r3
 800148c:	2103      	movs	r1, #3
 800148e:	0018      	movs	r0, r3
 8001490:	f7ff ff7c 	bl	800138c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001494:	4b05      	ldr	r3, [pc, #20]	; (80014ac <SysTick_Config+0x44>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149a:	4b04      	ldr	r3, [pc, #16]	; (80014ac <SysTick_Config+0x44>)
 800149c:	2207      	movs	r2, #7
 800149e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b002      	add	sp, #8
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	e000e010 	.word	0xe000e010

080014b0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	210f      	movs	r1, #15
 80014bc:	187b      	adds	r3, r7, r1
 80014be:	1c02      	adds	r2, r0, #0
 80014c0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	187b      	adds	r3, r7, r1
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b25b      	sxtb	r3, r3
 80014ca:	0011      	movs	r1, r2
 80014cc:	0018      	movs	r0, r3
 80014ce:	f7ff ff5d 	bl	800138c <__NVIC_SetPriority>
}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	46bd      	mov	sp, r7
 80014d6:	b004      	add	sp, #16
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b082      	sub	sp, #8
 80014de:	af00      	add	r7, sp, #0
 80014e0:	0002      	movs	r2, r0
 80014e2:	1dfb      	adds	r3, r7, #7
 80014e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014e6:	1dfb      	adds	r3, r7, #7
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	b25b      	sxtb	r3, r3
 80014ec:	0018      	movs	r0, r3
 80014ee:	f7ff ff33 	bl	8001358 <__NVIC_EnableIRQ>
}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b002      	add	sp, #8
 80014f8:	bd80      	pop	{r7, pc}

080014fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	0018      	movs	r0, r3
 8001506:	f7ff ffaf 	bl	8001468 <SysTick_Config>
 800150a:	0003      	movs	r3, r0
}
 800150c:	0018      	movs	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	b002      	add	sp, #8
 8001512:	bd80      	pop	{r7, pc}

08001514 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e050      	b.n	80015c8 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2225      	movs	r2, #37	; 0x25
 800152a:	5c9b      	ldrb	r3, [r3, r2]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d008      	beq.n	8001544 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2204      	movs	r2, #4
 8001536:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2224      	movs	r2, #36	; 0x24
 800153c:	2100      	movs	r1, #0
 800153e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e041      	b.n	80015c8 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	210e      	movs	r1, #14
 8001550:	438a      	bics	r2, r1
 8001552:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155e:	491c      	ldr	r1, [pc, #112]	; (80015d0 <HAL_DMA_Abort+0xbc>)
 8001560:	400a      	ands	r2, r1
 8001562:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2101      	movs	r1, #1
 8001570:	438a      	bics	r2, r1
 8001572:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <HAL_DMA_Abort+0xc0>)
 8001576:	6859      	ldr	r1, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	221c      	movs	r2, #28
 800157e:	4013      	ands	r3, r2
 8001580:	2201      	movs	r2, #1
 8001582:	409a      	lsls	r2, r3
 8001584:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <HAL_DMA_Abort+0xc0>)
 8001586:	430a      	orrs	r2, r1
 8001588:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001592:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001598:	2b00      	cmp	r3, #0
 800159a:	d00c      	beq.n	80015b6 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015a6:	490a      	ldr	r1, [pc, #40]	; (80015d0 <HAL_DMA_Abort+0xbc>)
 80015a8:	400a      	ands	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80015b4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2225      	movs	r2, #37	; 0x25
 80015ba:	2101      	movs	r1, #1
 80015bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2224      	movs	r2, #36	; 0x24
 80015c2:	2100      	movs	r1, #0
 80015c4:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	0018      	movs	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b002      	add	sp, #8
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	fffffeff 	.word	0xfffffeff
 80015d4:	40020000 	.word	0x40020000

080015d8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015e0:	210f      	movs	r1, #15
 80015e2:	187b      	adds	r3, r7, r1
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2225      	movs	r2, #37	; 0x25
 80015ec:	5c9b      	ldrb	r3, [r3, r2]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d006      	beq.n	8001602 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2204      	movs	r2, #4
 80015f8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80015fa:	187b      	adds	r3, r7, r1
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
 8001600:	e049      	b.n	8001696 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	210e      	movs	r1, #14
 800160e:	438a      	bics	r2, r1
 8001610:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2101      	movs	r1, #1
 800161e:	438a      	bics	r2, r1
 8001620:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162c:	491d      	ldr	r1, [pc, #116]	; (80016a4 <HAL_DMA_Abort_IT+0xcc>)
 800162e:	400a      	ands	r2, r1
 8001630:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <HAL_DMA_Abort_IT+0xd0>)
 8001634:	6859      	ldr	r1, [r3, #4]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	221c      	movs	r2, #28
 800163c:	4013      	ands	r3, r2
 800163e:	2201      	movs	r2, #1
 8001640:	409a      	lsls	r2, r3
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <HAL_DMA_Abort_IT+0xd0>)
 8001644:	430a      	orrs	r2, r1
 8001646:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001650:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001656:	2b00      	cmp	r3, #0
 8001658:	d00c      	beq.n	8001674 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001664:	490f      	ldr	r1, [pc, #60]	; (80016a4 <HAL_DMA_Abort_IT+0xcc>)
 8001666:	400a      	ands	r2, r1
 8001668:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001672:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2225      	movs	r2, #37	; 0x25
 8001678:	2101      	movs	r1, #1
 800167a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2224      	movs	r2, #36	; 0x24
 8001680:	2100      	movs	r1, #0
 8001682:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001688:	2b00      	cmp	r3, #0
 800168a:	d004      	beq.n	8001696 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	0010      	movs	r0, r2
 8001694:	4798      	blx	r3
    }
  }
  return status;
 8001696:	230f      	movs	r3, #15
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	781b      	ldrb	r3, [r3, #0]
}
 800169c:	0018      	movs	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	b004      	add	sp, #16
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	fffffeff 	.word	0xfffffeff
 80016a8:	40020000 	.word	0x40020000

080016ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ba:	e147      	b.n	800194c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2101      	movs	r1, #1
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	4091      	lsls	r1, r2
 80016c6:	000a      	movs	r2, r1
 80016c8:	4013      	ands	r3, r2
 80016ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d100      	bne.n	80016d4 <HAL_GPIO_Init+0x28>
 80016d2:	e138      	b.n	8001946 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2203      	movs	r2, #3
 80016da:	4013      	ands	r3, r2
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d005      	beq.n	80016ec <HAL_GPIO_Init+0x40>
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2203      	movs	r2, #3
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d130      	bne.n	800174e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	2203      	movs	r2, #3
 80016f8:	409a      	lsls	r2, r3
 80016fa:	0013      	movs	r3, r2
 80016fc:	43da      	mvns	r2, r3
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	4013      	ands	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	68da      	ldr	r2, [r3, #12]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	409a      	lsls	r2, r3
 800170e:	0013      	movs	r3, r2
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	4313      	orrs	r3, r2
 8001714:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001722:	2201      	movs	r2, #1
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	409a      	lsls	r2, r3
 8001728:	0013      	movs	r3, r2
 800172a:	43da      	mvns	r2, r3
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	4013      	ands	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	091b      	lsrs	r3, r3, #4
 8001738:	2201      	movs	r2, #1
 800173a:	401a      	ands	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	409a      	lsls	r2, r3
 8001740:	0013      	movs	r3, r2
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	4313      	orrs	r3, r2
 8001746:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2203      	movs	r2, #3
 8001754:	4013      	ands	r3, r2
 8001756:	2b03      	cmp	r3, #3
 8001758:	d017      	beq.n	800178a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	2203      	movs	r2, #3
 8001766:	409a      	lsls	r2, r3
 8001768:	0013      	movs	r3, r2
 800176a:	43da      	mvns	r2, r3
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	4013      	ands	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	409a      	lsls	r2, r3
 800177c:	0013      	movs	r3, r2
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	4313      	orrs	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2203      	movs	r2, #3
 8001790:	4013      	ands	r3, r2
 8001792:	2b02      	cmp	r3, #2
 8001794:	d123      	bne.n	80017de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	08da      	lsrs	r2, r3, #3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	3208      	adds	r2, #8
 800179e:	0092      	lsls	r2, r2, #2
 80017a0:	58d3      	ldr	r3, [r2, r3]
 80017a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	2207      	movs	r2, #7
 80017a8:	4013      	ands	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	220f      	movs	r2, #15
 80017ae:	409a      	lsls	r2, r3
 80017b0:	0013      	movs	r3, r2
 80017b2:	43da      	mvns	r2, r3
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	4013      	ands	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	691a      	ldr	r2, [r3, #16]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	2107      	movs	r1, #7
 80017c2:	400b      	ands	r3, r1
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	409a      	lsls	r2, r3
 80017c8:	0013      	movs	r3, r2
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	08da      	lsrs	r2, r3, #3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3208      	adds	r2, #8
 80017d8:	0092      	lsls	r2, r2, #2
 80017da:	6939      	ldr	r1, [r7, #16]
 80017dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	2203      	movs	r2, #3
 80017ea:	409a      	lsls	r2, r3
 80017ec:	0013      	movs	r3, r2
 80017ee:	43da      	mvns	r2, r3
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2203      	movs	r2, #3
 80017fc:	401a      	ands	r2, r3
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	409a      	lsls	r2, r3
 8001804:	0013      	movs	r3, r2
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	23c0      	movs	r3, #192	; 0xc0
 8001818:	029b      	lsls	r3, r3, #10
 800181a:	4013      	ands	r3, r2
 800181c:	d100      	bne.n	8001820 <HAL_GPIO_Init+0x174>
 800181e:	e092      	b.n	8001946 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001820:	4a50      	ldr	r2, [pc, #320]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	089b      	lsrs	r3, r3, #2
 8001826:	3318      	adds	r3, #24
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	589b      	ldr	r3, [r3, r2]
 800182c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	2203      	movs	r2, #3
 8001832:	4013      	ands	r3, r2
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	220f      	movs	r2, #15
 8001838:	409a      	lsls	r2, r3
 800183a:	0013      	movs	r3, r2
 800183c:	43da      	mvns	r2, r3
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	4013      	ands	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	23a0      	movs	r3, #160	; 0xa0
 8001848:	05db      	lsls	r3, r3, #23
 800184a:	429a      	cmp	r2, r3
 800184c:	d013      	beq.n	8001876 <HAL_GPIO_Init+0x1ca>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a45      	ldr	r2, [pc, #276]	; (8001968 <HAL_GPIO_Init+0x2bc>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d00d      	beq.n	8001872 <HAL_GPIO_Init+0x1c6>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a44      	ldr	r2, [pc, #272]	; (800196c <HAL_GPIO_Init+0x2c0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d007      	beq.n	800186e <HAL_GPIO_Init+0x1c2>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a43      	ldr	r2, [pc, #268]	; (8001970 <HAL_GPIO_Init+0x2c4>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d101      	bne.n	800186a <HAL_GPIO_Init+0x1be>
 8001866:	2303      	movs	r3, #3
 8001868:	e006      	b.n	8001878 <HAL_GPIO_Init+0x1cc>
 800186a:	2305      	movs	r3, #5
 800186c:	e004      	b.n	8001878 <HAL_GPIO_Init+0x1cc>
 800186e:	2302      	movs	r3, #2
 8001870:	e002      	b.n	8001878 <HAL_GPIO_Init+0x1cc>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <HAL_GPIO_Init+0x1cc>
 8001876:	2300      	movs	r3, #0
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	2103      	movs	r1, #3
 800187c:	400a      	ands	r2, r1
 800187e:	00d2      	lsls	r2, r2, #3
 8001880:	4093      	lsls	r3, r2
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	4313      	orrs	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001888:	4936      	ldr	r1, [pc, #216]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	089b      	lsrs	r3, r3, #2
 800188e:	3318      	adds	r3, #24
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001896:	4b33      	ldr	r3, [pc, #204]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	43da      	mvns	r2, r3
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	4013      	ands	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685a      	ldr	r2, [r3, #4]
 80018aa:	2380      	movs	r3, #128	; 0x80
 80018ac:	035b      	lsls	r3, r3, #13
 80018ae:	4013      	ands	r3, r2
 80018b0:	d003      	beq.n	80018ba <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018ba:	4b2a      	ldr	r3, [pc, #168]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80018c0:	4b28      	ldr	r3, [pc, #160]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	43da      	mvns	r2, r3
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	4013      	ands	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	2380      	movs	r3, #128	; 0x80
 80018d6:	039b      	lsls	r3, r3, #14
 80018d8:	4013      	ands	r3, r2
 80018da:	d003      	beq.n	80018e4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018e4:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018ea:	4a1e      	ldr	r2, [pc, #120]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 80018ec:	2384      	movs	r3, #132	; 0x84
 80018ee:	58d3      	ldr	r3, [r2, r3]
 80018f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	43da      	mvns	r2, r3
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	4013      	ands	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	029b      	lsls	r3, r3, #10
 8001904:	4013      	ands	r3, r2
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	4313      	orrs	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001910:	4914      	ldr	r1, [pc, #80]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 8001912:	2284      	movs	r2, #132	; 0x84
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001918:	4a12      	ldr	r2, [pc, #72]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	58d3      	ldr	r3, [r2, r3]
 800191e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	43da      	mvns	r2, r3
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	4013      	ands	r3, r2
 8001928:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	2380      	movs	r3, #128	; 0x80
 8001930:	025b      	lsls	r3, r3, #9
 8001932:	4013      	ands	r3, r2
 8001934:	d003      	beq.n	800193e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800193e:	4909      	ldr	r1, [pc, #36]	; (8001964 <HAL_GPIO_Init+0x2b8>)
 8001940:	2280      	movs	r2, #128	; 0x80
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	3301      	adds	r3, #1
 800194a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	40da      	lsrs	r2, r3
 8001954:	1e13      	subs	r3, r2, #0
 8001956:	d000      	beq.n	800195a <HAL_GPIO_Init+0x2ae>
 8001958:	e6b0      	b.n	80016bc <HAL_GPIO_Init+0x10>
  }
}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	46c0      	nop			; (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	b006      	add	sp, #24
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40021800 	.word	0x40021800
 8001968:	50000400 	.word	0x50000400
 800196c:	50000800 	.word	0x50000800
 8001970:	50000c00 	.word	0x50000c00

08001974 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	0008      	movs	r0, r1
 800197e:	0011      	movs	r1, r2
 8001980:	1cbb      	adds	r3, r7, #2
 8001982:	1c02      	adds	r2, r0, #0
 8001984:	801a      	strh	r2, [r3, #0]
 8001986:	1c7b      	adds	r3, r7, #1
 8001988:	1c0a      	adds	r2, r1, #0
 800198a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800198c:	1c7b      	adds	r3, r7, #1
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d004      	beq.n	800199e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001994:	1cbb      	adds	r3, r7, #2
 8001996:	881a      	ldrh	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800199c:	e003      	b.n	80019a6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800199e:	1cbb      	adds	r3, r7, #2
 80019a0:	881a      	ldrh	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	46bd      	mov	sp, r7
 80019aa:	b002      	add	sp, #8
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80019b8:	4b19      	ldr	r3, [pc, #100]	; (8001a20 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a19      	ldr	r2, [pc, #100]	; (8001a24 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80019be:	4013      	ands	r3, r2
 80019c0:	0019      	movs	r1, r3
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	430a      	orrs	r2, r1
 80019c8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	2380      	movs	r3, #128	; 0x80
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d11f      	bne.n	8001a14 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80019d4:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	0013      	movs	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	189b      	adds	r3, r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4912      	ldr	r1, [pc, #72]	; (8001a2c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80019e2:	0018      	movs	r0, r3
 80019e4:	f7fe fba0 	bl	8000128 <__udivsi3>
 80019e8:	0003      	movs	r3, r0
 80019ea:	3301      	adds	r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019ee:	e008      	b.n	8001a02 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	e001      	b.n	8001a02 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e009      	b.n	8001a16 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001a04:	695a      	ldr	r2, [r3, #20]
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	401a      	ands	r2, r3
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d0ed      	beq.n	80019f0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	0018      	movs	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b004      	add	sp, #16
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	40007000 	.word	0x40007000
 8001a24:	fffff9ff 	.word	0xfffff9ff
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	000f4240 	.word	0x000f4240

08001a30 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001a34:	4b03      	ldr	r3, [pc, #12]	; (8001a44 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	23e0      	movs	r3, #224	; 0xe0
 8001a3a:	01db      	lsls	r3, r3, #7
 8001a3c:	4013      	ands	r3, r2
}
 8001a3e:	0018      	movs	r0, r3
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40021000 	.word	0x40021000

08001a48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e2fe      	b.n	8002058 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	4013      	ands	r3, r2
 8001a62:	d100      	bne.n	8001a66 <HAL_RCC_OscConfig+0x1e>
 8001a64:	e07c      	b.n	8001b60 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a66:	4bc3      	ldr	r3, [pc, #780]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2238      	movs	r2, #56	; 0x38
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a70:	4bc0      	ldr	r3, [pc, #768]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	2203      	movs	r2, #3
 8001a76:	4013      	ands	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	2b10      	cmp	r3, #16
 8001a7e:	d102      	bne.n	8001a86 <HAL_RCC_OscConfig+0x3e>
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	d002      	beq.n	8001a8c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d10b      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a8c:	4bb9      	ldr	r3, [pc, #740]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	029b      	lsls	r3, r3, #10
 8001a94:	4013      	ands	r3, r2
 8001a96:	d062      	beq.n	8001b5e <HAL_RCC_OscConfig+0x116>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d15e      	bne.n	8001b5e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e2d9      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	2380      	movs	r3, #128	; 0x80
 8001aaa:	025b      	lsls	r3, r3, #9
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x78>
 8001ab0:	4bb0      	ldr	r3, [pc, #704]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4baf      	ldr	r3, [pc, #700]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	2180      	movs	r1, #128	; 0x80
 8001ab8:	0249      	lsls	r1, r1, #9
 8001aba:	430a      	orrs	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	e020      	b.n	8001b02 <HAL_RCC_OscConfig+0xba>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	23a0      	movs	r3, #160	; 0xa0
 8001ac6:	02db      	lsls	r3, r3, #11
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10e      	bne.n	8001aea <HAL_RCC_OscConfig+0xa2>
 8001acc:	4ba9      	ldr	r3, [pc, #676]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4ba8      	ldr	r3, [pc, #672]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	2180      	movs	r1, #128	; 0x80
 8001ad4:	02c9      	lsls	r1, r1, #11
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	4ba6      	ldr	r3, [pc, #664]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4ba5      	ldr	r3, [pc, #660]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001ae0:	2180      	movs	r1, #128	; 0x80
 8001ae2:	0249      	lsls	r1, r1, #9
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	e00b      	b.n	8001b02 <HAL_RCC_OscConfig+0xba>
 8001aea:	4ba2      	ldr	r3, [pc, #648]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	4ba1      	ldr	r3, [pc, #644]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001af0:	49a1      	ldr	r1, [pc, #644]	; (8001d78 <HAL_RCC_OscConfig+0x330>)
 8001af2:	400a      	ands	r2, r1
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	4b9f      	ldr	r3, [pc, #636]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	4b9e      	ldr	r3, [pc, #632]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001afc:	499f      	ldr	r1, [pc, #636]	; (8001d7c <HAL_RCC_OscConfig+0x334>)
 8001afe:	400a      	ands	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d014      	beq.n	8001b34 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0a:	f7ff fbe1 	bl	80012d0 <HAL_GetTick>
 8001b0e:	0003      	movs	r3, r0
 8001b10:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b14:	f7ff fbdc 	bl	80012d0 <HAL_GetTick>
 8001b18:	0002      	movs	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b64      	cmp	r3, #100	; 0x64
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e298      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b26:	4b93      	ldr	r3, [pc, #588]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	2380      	movs	r3, #128	; 0x80
 8001b2c:	029b      	lsls	r3, r3, #10
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d0f0      	beq.n	8001b14 <HAL_RCC_OscConfig+0xcc>
 8001b32:	e015      	b.n	8001b60 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b34:	f7ff fbcc 	bl	80012d0 <HAL_GetTick>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b3e:	f7ff fbc7 	bl	80012d0 <HAL_GetTick>
 8001b42:	0002      	movs	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b64      	cmp	r3, #100	; 0x64
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e283      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b50:	4b88      	ldr	r3, [pc, #544]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2380      	movs	r3, #128	; 0x80
 8001b56:	029b      	lsls	r3, r3, #10
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d1f0      	bne.n	8001b3e <HAL_RCC_OscConfig+0xf6>
 8001b5c:	e000      	b.n	8001b60 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2202      	movs	r2, #2
 8001b66:	4013      	ands	r3, r2
 8001b68:	d100      	bne.n	8001b6c <HAL_RCC_OscConfig+0x124>
 8001b6a:	e099      	b.n	8001ca0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b6c:	4b81      	ldr	r3, [pc, #516]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	2238      	movs	r2, #56	; 0x38
 8001b72:	4013      	ands	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b76:	4b7f      	ldr	r3, [pc, #508]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2203      	movs	r2, #3
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	2b10      	cmp	r3, #16
 8001b84:	d102      	bne.n	8001b8c <HAL_RCC_OscConfig+0x144>
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d002      	beq.n	8001b92 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d135      	bne.n	8001bfe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b92:	4b78      	ldr	r3, [pc, #480]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	2380      	movs	r3, #128	; 0x80
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d005      	beq.n	8001baa <HAL_RCC_OscConfig+0x162>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e256      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001baa:	4b72      	ldr	r3, [pc, #456]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	4a74      	ldr	r2, [pc, #464]	; (8001d80 <HAL_RCC_OscConfig+0x338>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	695b      	ldr	r3, [r3, #20]
 8001bb8:	021a      	lsls	r2, r3, #8
 8001bba:	4b6e      	ldr	r3, [pc, #440]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d112      	bne.n	8001bec <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001bc6:	4b6b      	ldr	r3, [pc, #428]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a6e      	ldr	r2, [pc, #440]	; (8001d84 <HAL_RCC_OscConfig+0x33c>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	0019      	movs	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	4b67      	ldr	r3, [pc, #412]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001bda:	4b66      	ldr	r3, [pc, #408]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	0adb      	lsrs	r3, r3, #11
 8001be0:	2207      	movs	r2, #7
 8001be2:	4013      	ands	r3, r2
 8001be4:	4a68      	ldr	r2, [pc, #416]	; (8001d88 <HAL_RCC_OscConfig+0x340>)
 8001be6:	40da      	lsrs	r2, r3
 8001be8:	4b68      	ldr	r3, [pc, #416]	; (8001d8c <HAL_RCC_OscConfig+0x344>)
 8001bea:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001bec:	4b68      	ldr	r3, [pc, #416]	; (8001d90 <HAL_RCC_OscConfig+0x348>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f7ff fb11 	bl	8001218 <HAL_InitTick>
 8001bf6:	1e03      	subs	r3, r0, #0
 8001bf8:	d051      	beq.n	8001c9e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e22c      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d030      	beq.n	8001c68 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c06:	4b5b      	ldr	r3, [pc, #364]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a5e      	ldr	r2, [pc, #376]	; (8001d84 <HAL_RCC_OscConfig+0x33c>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	0019      	movs	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	4b57      	ldr	r3, [pc, #348]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c16:	430a      	orrs	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001c1a:	4b56      	ldr	r3, [pc, #344]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	4b55      	ldr	r3, [pc, #340]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c20:	2180      	movs	r1, #128	; 0x80
 8001c22:	0049      	lsls	r1, r1, #1
 8001c24:	430a      	orrs	r2, r1
 8001c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c28:	f7ff fb52 	bl	80012d0 <HAL_GetTick>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c32:	f7ff fb4d 	bl	80012d0 <HAL_GetTick>
 8001c36:	0002      	movs	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e209      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c44:	4b4b      	ldr	r3, [pc, #300]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c50:	4b48      	ldr	r3, [pc, #288]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	4a4a      	ldr	r2, [pc, #296]	; (8001d80 <HAL_RCC_OscConfig+0x338>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	0019      	movs	r1, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	021a      	lsls	r2, r3, #8
 8001c60:	4b44      	ldr	r3, [pc, #272]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c62:	430a      	orrs	r2, r1
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	e01b      	b.n	8001ca0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001c68:	4b42      	ldr	r3, [pc, #264]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b41      	ldr	r3, [pc, #260]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	4949      	ldr	r1, [pc, #292]	; (8001d94 <HAL_RCC_OscConfig+0x34c>)
 8001c70:	400a      	ands	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c74:	f7ff fb2c 	bl	80012d0 <HAL_GetTick>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7e:	f7ff fb27 	bl	80012d0 <HAL_GetTick>
 8001c82:	0002      	movs	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e1e3      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c90:	4b38      	ldr	r3, [pc, #224]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	2380      	movs	r3, #128	; 0x80
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d1f0      	bne.n	8001c7e <HAL_RCC_OscConfig+0x236>
 8001c9c:	e000      	b.n	8001ca0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c9e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2208      	movs	r2, #8
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d047      	beq.n	8001d3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001caa:	4b32      	ldr	r3, [pc, #200]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2238      	movs	r2, #56	; 0x38
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b18      	cmp	r3, #24
 8001cb4:	d10a      	bne.n	8001ccc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001cb6:	4b2f      	ldr	r3, [pc, #188]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cba:	2202      	movs	r2, #2
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d03c      	beq.n	8001d3a <HAL_RCC_OscConfig+0x2f2>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d138      	bne.n	8001d3a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e1c5      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d019      	beq.n	8001d08 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001cd4:	4b27      	ldr	r3, [pc, #156]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001cd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001cd8:	4b26      	ldr	r3, [pc, #152]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001cda:	2101      	movs	r1, #1
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff faf6 	bl	80012d0 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cea:	f7ff faf1 	bl	80012d0 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e1ad      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cfc:	4b1d      	ldr	r3, [pc, #116]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001cfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d00:	2202      	movs	r2, #2
 8001d02:	4013      	ands	r3, r2
 8001d04:	d0f1      	beq.n	8001cea <HAL_RCC_OscConfig+0x2a2>
 8001d06:	e018      	b.n	8001d3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001d08:	4b1a      	ldr	r3, [pc, #104]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001d0a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d0c:	4b19      	ldr	r3, [pc, #100]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001d0e:	2101      	movs	r1, #1
 8001d10:	438a      	bics	r2, r1
 8001d12:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7ff fadc 	bl	80012d0 <HAL_GetTick>
 8001d18:	0003      	movs	r3, r0
 8001d1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1e:	f7ff fad7 	bl	80012d0 <HAL_GetTick>
 8001d22:	0002      	movs	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e193      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d30:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d34:	2202      	movs	r2, #2
 8001d36:	4013      	ands	r3, r2
 8001d38:	d1f1      	bne.n	8001d1e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2204      	movs	r2, #4
 8001d40:	4013      	ands	r3, r2
 8001d42:	d100      	bne.n	8001d46 <HAL_RCC_OscConfig+0x2fe>
 8001d44:	e0c6      	b.n	8001ed4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d46:	231f      	movs	r3, #31
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	2238      	movs	r2, #56	; 0x38
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b20      	cmp	r3, #32
 8001d58:	d11e      	bne.n	8001d98 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001d5a:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_RCC_OscConfig+0x32c>)
 8001d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d5e:	2202      	movs	r2, #2
 8001d60:	4013      	ands	r3, r2
 8001d62:	d100      	bne.n	8001d66 <HAL_RCC_OscConfig+0x31e>
 8001d64:	e0b6      	b.n	8001ed4 <HAL_RCC_OscConfig+0x48c>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d000      	beq.n	8001d70 <HAL_RCC_OscConfig+0x328>
 8001d6e:	e0b1      	b.n	8001ed4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e171      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
 8001d74:	40021000 	.word	0x40021000
 8001d78:	fffeffff 	.word	0xfffeffff
 8001d7c:	fffbffff 	.word	0xfffbffff
 8001d80:	ffff80ff 	.word	0xffff80ff
 8001d84:	ffffc7ff 	.word	0xffffc7ff
 8001d88:	00f42400 	.word	0x00f42400
 8001d8c:	20000000 	.word	0x20000000
 8001d90:	20000004 	.word	0x20000004
 8001d94:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d98:	4bb1      	ldr	r3, [pc, #708]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001d9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d9c:	2380      	movs	r3, #128	; 0x80
 8001d9e:	055b      	lsls	r3, r3, #21
 8001da0:	4013      	ands	r3, r2
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_OscConfig+0x360>
 8001da4:	2301      	movs	r3, #1
 8001da6:	e000      	b.n	8001daa <HAL_RCC_OscConfig+0x362>
 8001da8:	2300      	movs	r3, #0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d011      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4bac      	ldr	r3, [pc, #688]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001db0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001db2:	4bab      	ldr	r3, [pc, #684]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001db4:	2180      	movs	r1, #128	; 0x80
 8001db6:	0549      	lsls	r1, r1, #21
 8001db8:	430a      	orrs	r2, r1
 8001dba:	63da      	str	r2, [r3, #60]	; 0x3c
 8001dbc:	4ba8      	ldr	r3, [pc, #672]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001dbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	055b      	lsls	r3, r3, #21
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001dca:	231f      	movs	r3, #31
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	2201      	movs	r2, #1
 8001dd0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dd2:	4ba4      	ldr	r3, [pc, #656]	; (8002064 <HAL_RCC_OscConfig+0x61c>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	2380      	movs	r3, #128	; 0x80
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d11a      	bne.n	8001e14 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dde:	4ba1      	ldr	r3, [pc, #644]	; (8002064 <HAL_RCC_OscConfig+0x61c>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	4ba0      	ldr	r3, [pc, #640]	; (8002064 <HAL_RCC_OscConfig+0x61c>)
 8001de4:	2180      	movs	r1, #128	; 0x80
 8001de6:	0049      	lsls	r1, r1, #1
 8001de8:	430a      	orrs	r2, r1
 8001dea:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001dec:	f7ff fa70 	bl	80012d0 <HAL_GetTick>
 8001df0:	0003      	movs	r3, r0
 8001df2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df6:	f7ff fa6b 	bl	80012d0 <HAL_GetTick>
 8001dfa:	0002      	movs	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e127      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e08:	4b96      	ldr	r3, [pc, #600]	; (8002064 <HAL_RCC_OscConfig+0x61c>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	2380      	movs	r3, #128	; 0x80
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	4013      	ands	r3, r2
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d106      	bne.n	8001e2a <HAL_RCC_OscConfig+0x3e2>
 8001e1c:	4b90      	ldr	r3, [pc, #576]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001e20:	4b8f      	ldr	r3, [pc, #572]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e22:	2101      	movs	r1, #1
 8001e24:	430a      	orrs	r2, r1
 8001e26:	65da      	str	r2, [r3, #92]	; 0x5c
 8001e28:	e01c      	b.n	8001e64 <HAL_RCC_OscConfig+0x41c>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b05      	cmp	r3, #5
 8001e30:	d10c      	bne.n	8001e4c <HAL_RCC_OscConfig+0x404>
 8001e32:	4b8b      	ldr	r3, [pc, #556]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001e36:	4b8a      	ldr	r3, [pc, #552]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e38:	2104      	movs	r1, #4
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001e3e:	4b88      	ldr	r3, [pc, #544]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001e42:	4b87      	ldr	r3, [pc, #540]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e44:	2101      	movs	r1, #1
 8001e46:	430a      	orrs	r2, r1
 8001e48:	65da      	str	r2, [r3, #92]	; 0x5c
 8001e4a:	e00b      	b.n	8001e64 <HAL_RCC_OscConfig+0x41c>
 8001e4c:	4b84      	ldr	r3, [pc, #528]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001e50:	4b83      	ldr	r3, [pc, #524]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e52:	2101      	movs	r1, #1
 8001e54:	438a      	bics	r2, r1
 8001e56:	65da      	str	r2, [r3, #92]	; 0x5c
 8001e58:	4b81      	ldr	r3, [pc, #516]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001e5c:	4b80      	ldr	r3, [pc, #512]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e5e:	2104      	movs	r1, #4
 8001e60:	438a      	bics	r2, r1
 8001e62:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d014      	beq.n	8001e96 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e6c:	f7ff fa30 	bl	80012d0 <HAL_GetTick>
 8001e70:	0003      	movs	r3, r0
 8001e72:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e74:	e009      	b.n	8001e8a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e76:	f7ff fa2b 	bl	80012d0 <HAL_GetTick>
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	4a79      	ldr	r2, [pc, #484]	; (8002068 <HAL_RCC_OscConfig+0x620>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e0e6      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e8a:	4b75      	ldr	r3, [pc, #468]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e8e:	2202      	movs	r2, #2
 8001e90:	4013      	ands	r3, r2
 8001e92:	d0f0      	beq.n	8001e76 <HAL_RCC_OscConfig+0x42e>
 8001e94:	e013      	b.n	8001ebe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e96:	f7ff fa1b 	bl	80012d0 <HAL_GetTick>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e9e:	e009      	b.n	8001eb4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea0:	f7ff fa16 	bl	80012d0 <HAL_GetTick>
 8001ea4:	0002      	movs	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	4a6f      	ldr	r2, [pc, #444]	; (8002068 <HAL_RCC_OscConfig+0x620>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e0d1      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eb4:	4b6a      	ldr	r3, [pc, #424]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb8:	2202      	movs	r2, #2
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001ebe:	231f      	movs	r3, #31
 8001ec0:	18fb      	adds	r3, r7, r3
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d105      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001ec8:	4b65      	ldr	r3, [pc, #404]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001eca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ecc:	4b64      	ldr	r3, [pc, #400]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001ece:	4967      	ldr	r1, [pc, #412]	; (800206c <HAL_RCC_OscConfig+0x624>)
 8001ed0:	400a      	ands	r2, r1
 8001ed2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d100      	bne.n	8001ede <HAL_RCC_OscConfig+0x496>
 8001edc:	e0bb      	b.n	8002056 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ede:	4b60      	ldr	r3, [pc, #384]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	2238      	movs	r2, #56	; 0x38
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b10      	cmp	r3, #16
 8001ee8:	d100      	bne.n	8001eec <HAL_RCC_OscConfig+0x4a4>
 8001eea:	e07b      	b.n	8001fe4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d156      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef4:	4b5a      	ldr	r3, [pc, #360]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b59      	ldr	r3, [pc, #356]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001efa:	495d      	ldr	r1, [pc, #372]	; (8002070 <HAL_RCC_OscConfig+0x628>)
 8001efc:	400a      	ands	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f00:	f7ff f9e6 	bl	80012d0 <HAL_GetTick>
 8001f04:	0003      	movs	r3, r0
 8001f06:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f08:	e008      	b.n	8001f1c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0a:	f7ff f9e1 	bl	80012d0 <HAL_GetTick>
 8001f0e:	0002      	movs	r2, r0
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e09d      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f1c:	4b50      	ldr	r3, [pc, #320]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	049b      	lsls	r3, r3, #18
 8001f24:	4013      	ands	r3, r2
 8001f26:	d1f0      	bne.n	8001f0a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f28:	4b4d      	ldr	r3, [pc, #308]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4a51      	ldr	r2, [pc, #324]	; (8002074 <HAL_RCC_OscConfig+0x62c>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	0019      	movs	r1, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a1a      	ldr	r2, [r3, #32]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f54:	431a      	orrs	r2, r3
 8001f56:	4b42      	ldr	r3, [pc, #264]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f5c:	4b40      	ldr	r3, [pc, #256]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b3f      	ldr	r3, [pc, #252]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f62:	2180      	movs	r1, #128	; 0x80
 8001f64:	0449      	lsls	r1, r1, #17
 8001f66:	430a      	orrs	r2, r1
 8001f68:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001f6a:	4b3d      	ldr	r3, [pc, #244]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	4b3c      	ldr	r3, [pc, #240]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f70:	2180      	movs	r1, #128	; 0x80
 8001f72:	0549      	lsls	r1, r1, #21
 8001f74:	430a      	orrs	r2, r1
 8001f76:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7ff f9aa 	bl	80012d0 <HAL_GetTick>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f80:	e008      	b.n	8001f94 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f82:	f7ff f9a5 	bl	80012d0 <HAL_GetTick>
 8001f86:	0002      	movs	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e061      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f94:	4b32      	ldr	r3, [pc, #200]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	2380      	movs	r3, #128	; 0x80
 8001f9a:	049b      	lsls	r3, r3, #18
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d0f0      	beq.n	8001f82 <HAL_RCC_OscConfig+0x53a>
 8001fa0:	e059      	b.n	8002056 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa2:	4b2f      	ldr	r3, [pc, #188]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	4b2e      	ldr	r3, [pc, #184]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001fa8:	4931      	ldr	r1, [pc, #196]	; (8002070 <HAL_RCC_OscConfig+0x628>)
 8001faa:	400a      	ands	r2, r1
 8001fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fae:	f7ff f98f 	bl	80012d0 <HAL_GetTick>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb8:	f7ff f98a 	bl	80012d0 <HAL_GetTick>
 8001fbc:	0002      	movs	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e046      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fca:	4b25      	ldr	r3, [pc, #148]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	049b      	lsls	r3, r3, #18
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d1f0      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001fd6:	4b22      	ldr	r3, [pc, #136]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001fd8:	68da      	ldr	r2, [r3, #12]
 8001fda:	4b21      	ldr	r3, [pc, #132]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001fdc:	4926      	ldr	r1, [pc, #152]	; (8002078 <HAL_RCC_OscConfig+0x630>)
 8001fde:	400a      	ands	r2, r1
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	e038      	b.n	8002056 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d101      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e033      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ff0:	4b1b      	ldr	r3, [pc, #108]	; (8002060 <HAL_RCC_OscConfig+0x618>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	401a      	ands	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	429a      	cmp	r2, r3
 8002002:	d126      	bne.n	8002052 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2270      	movs	r2, #112	; 0x70
 8002008:	401a      	ands	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200e:	429a      	cmp	r2, r3
 8002010:	d11f      	bne.n	8002052 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	23fe      	movs	r3, #254	; 0xfe
 8002016:	01db      	lsls	r3, r3, #7
 8002018:	401a      	ands	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002020:	429a      	cmp	r2, r3
 8002022:	d116      	bne.n	8002052 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002024:	697a      	ldr	r2, [r7, #20]
 8002026:	23f8      	movs	r3, #248	; 0xf8
 8002028:	039b      	lsls	r3, r3, #14
 800202a:	401a      	ands	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002030:	429a      	cmp	r2, r3
 8002032:	d10e      	bne.n	8002052 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	23e0      	movs	r3, #224	; 0xe0
 8002038:	051b      	lsls	r3, r3, #20
 800203a:	401a      	ands	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002040:	429a      	cmp	r2, r3
 8002042:	d106      	bne.n	8002052 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	0f5b      	lsrs	r3, r3, #29
 8002048:	075a      	lsls	r2, r3, #29
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800204e:	429a      	cmp	r2, r3
 8002050:	d001      	beq.n	8002056 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	0018      	movs	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	b008      	add	sp, #32
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021000 	.word	0x40021000
 8002064:	40007000 	.word	0x40007000
 8002068:	00001388 	.word	0x00001388
 800206c:	efffffff 	.word	0xefffffff
 8002070:	feffffff 	.word	0xfeffffff
 8002074:	11c1808c 	.word	0x11c1808c
 8002078:	eefefffc 	.word	0xeefefffc

0800207c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0e9      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002090:	4b76      	ldr	r3, [pc, #472]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2207      	movs	r2, #7
 8002096:	4013      	ands	r3, r2
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d91e      	bls.n	80020dc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209e:	4b73      	ldr	r3, [pc, #460]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2207      	movs	r2, #7
 80020a4:	4393      	bics	r3, r2
 80020a6:	0019      	movs	r1, r3
 80020a8:	4b70      	ldr	r3, [pc, #448]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020b0:	f7ff f90e 	bl	80012d0 <HAL_GetTick>
 80020b4:	0003      	movs	r3, r0
 80020b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020b8:	e009      	b.n	80020ce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ba:	f7ff f909 	bl	80012d0 <HAL_GetTick>
 80020be:	0002      	movs	r2, r0
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	4a6a      	ldr	r2, [pc, #424]	; (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e0ca      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020ce:	4b67      	ldr	r3, [pc, #412]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2207      	movs	r2, #7
 80020d4:	4013      	ands	r3, r2
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d1ee      	bne.n	80020ba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2202      	movs	r2, #2
 80020e2:	4013      	ands	r3, r2
 80020e4:	d015      	beq.n	8002112 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2204      	movs	r2, #4
 80020ec:	4013      	ands	r3, r2
 80020ee:	d006      	beq.n	80020fe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020f0:	4b60      	ldr	r3, [pc, #384]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	4b5f      	ldr	r3, [pc, #380]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 80020f6:	21e0      	movs	r1, #224	; 0xe0
 80020f8:	01c9      	lsls	r1, r1, #7
 80020fa:	430a      	orrs	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020fe:	4b5d      	ldr	r3, [pc, #372]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	4a5d      	ldr	r2, [pc, #372]	; (8002278 <HAL_RCC_ClockConfig+0x1fc>)
 8002104:	4013      	ands	r3, r2
 8002106:	0019      	movs	r1, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	4b59      	ldr	r3, [pc, #356]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800210e:	430a      	orrs	r2, r1
 8002110:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2201      	movs	r2, #1
 8002118:	4013      	ands	r3, r2
 800211a:	d057      	beq.n	80021cc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d107      	bne.n	8002134 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002124:	4b53      	ldr	r3, [pc, #332]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	029b      	lsls	r3, r3, #10
 800212c:	4013      	ands	r3, r2
 800212e:	d12b      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e097      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d107      	bne.n	800214c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	049b      	lsls	r3, r3, #18
 8002144:	4013      	ands	r3, r2
 8002146:	d11f      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e08b      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d107      	bne.n	8002164 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002154:	4b47      	ldr	r3, [pc, #284]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	4013      	ands	r3, r2
 800215e:	d113      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e07f      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b03      	cmp	r3, #3
 800216a:	d106      	bne.n	800217a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800216c:	4b41      	ldr	r3, [pc, #260]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800216e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002170:	2202      	movs	r2, #2
 8002172:	4013      	ands	r3, r2
 8002174:	d108      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e074      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800217a:	4b3e      	ldr	r3, [pc, #248]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800217c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800217e:	2202      	movs	r2, #2
 8002180:	4013      	ands	r3, r2
 8002182:	d101      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e06d      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002188:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2207      	movs	r2, #7
 800218e:	4393      	bics	r3, r2
 8002190:	0019      	movs	r1, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	4b37      	ldr	r3, [pc, #220]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002198:	430a      	orrs	r2, r1
 800219a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800219c:	f7ff f898 	bl	80012d0 <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a4:	e009      	b.n	80021ba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a6:	f7ff f893 	bl	80012d0 <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	4a2f      	ldr	r2, [pc, #188]	; (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e054      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ba:	4b2e      	ldr	r3, [pc, #184]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2238      	movs	r2, #56	; 0x38
 80021c0:	401a      	ands	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d1ec      	bne.n	80021a6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021cc:	4b27      	ldr	r3, [pc, #156]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2207      	movs	r2, #7
 80021d2:	4013      	ands	r3, r2
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d21e      	bcs.n	8002218 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021da:	4b24      	ldr	r3, [pc, #144]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2207      	movs	r2, #7
 80021e0:	4393      	bics	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	4b21      	ldr	r3, [pc, #132]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021ec:	f7ff f870 	bl	80012d0 <HAL_GetTick>
 80021f0:	0003      	movs	r3, r0
 80021f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021f4:	e009      	b.n	800220a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f6:	f7ff f86b 	bl	80012d0 <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	4a1b      	ldr	r2, [pc, #108]	; (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d901      	bls.n	800220a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e02c      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800220a:	4b18      	ldr	r3, [pc, #96]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2207      	movs	r2, #7
 8002210:	4013      	ands	r3, r2
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d1ee      	bne.n	80021f6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2204      	movs	r2, #4
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	4a15      	ldr	r2, [pc, #84]	; (800227c <HAL_RCC_ClockConfig+0x200>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	4b10      	ldr	r3, [pc, #64]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002232:	430a      	orrs	r2, r1
 8002234:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002236:	f000 f829 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800223a:	0001      	movs	r1, r0
 800223c:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	0a1b      	lsrs	r3, r3, #8
 8002242:	220f      	movs	r2, #15
 8002244:	401a      	ands	r2, r3
 8002246:	4b0e      	ldr	r3, [pc, #56]	; (8002280 <HAL_RCC_ClockConfig+0x204>)
 8002248:	0092      	lsls	r2, r2, #2
 800224a:	58d3      	ldr	r3, [r2, r3]
 800224c:	221f      	movs	r2, #31
 800224e:	4013      	ands	r3, r2
 8002250:	000a      	movs	r2, r1
 8002252:	40da      	lsrs	r2, r3
 8002254:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <HAL_RCC_ClockConfig+0x208>)
 8002256:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_ClockConfig+0x20c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	0018      	movs	r0, r3
 800225e:	f7fe ffdb 	bl	8001218 <HAL_InitTick>
 8002262:	0003      	movs	r3, r0
}
 8002264:	0018      	movs	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	b004      	add	sp, #16
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40022000 	.word	0x40022000
 8002270:	00001388 	.word	0x00001388
 8002274:	40021000 	.word	0x40021000
 8002278:	fffff0ff 	.word	0xfffff0ff
 800227c:	ffff8fff 	.word	0xffff8fff
 8002280:	080053d0 	.word	0x080053d0
 8002284:	20000000 	.word	0x20000000
 8002288:	20000004 	.word	0x20000004

0800228c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002292:	4b3c      	ldr	r3, [pc, #240]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	2238      	movs	r2, #56	; 0x38
 8002298:	4013      	ands	r3, r2
 800229a:	d10f      	bne.n	80022bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800229c:	4b39      	ldr	r3, [pc, #228]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	0adb      	lsrs	r3, r3, #11
 80022a2:	2207      	movs	r2, #7
 80022a4:	4013      	ands	r3, r2
 80022a6:	2201      	movs	r2, #1
 80022a8:	409a      	lsls	r2, r3
 80022aa:	0013      	movs	r3, r2
 80022ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80022ae:	6839      	ldr	r1, [r7, #0]
 80022b0:	4835      	ldr	r0, [pc, #212]	; (8002388 <HAL_RCC_GetSysClockFreq+0xfc>)
 80022b2:	f7fd ff39 	bl	8000128 <__udivsi3>
 80022b6:	0003      	movs	r3, r0
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	e05d      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022bc:	4b31      	ldr	r3, [pc, #196]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2238      	movs	r2, #56	; 0x38
 80022c2:	4013      	ands	r3, r2
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d102      	bne.n	80022ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022c8:	4b30      	ldr	r3, [pc, #192]	; (800238c <HAL_RCC_GetSysClockFreq+0x100>)
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	e054      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ce:	4b2d      	ldr	r3, [pc, #180]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2238      	movs	r2, #56	; 0x38
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b10      	cmp	r3, #16
 80022d8:	d138      	bne.n	800234c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80022da:	4b2a      	ldr	r3, [pc, #168]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2203      	movs	r2, #3
 80022e0:	4013      	ands	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022e4:	4b27      	ldr	r3, [pc, #156]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	2207      	movs	r2, #7
 80022ec:	4013      	ands	r3, r2
 80022ee:	3301      	adds	r3, #1
 80022f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	d10d      	bne.n	8002314 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022f8:	68b9      	ldr	r1, [r7, #8]
 80022fa:	4824      	ldr	r0, [pc, #144]	; (800238c <HAL_RCC_GetSysClockFreq+0x100>)
 80022fc:	f7fd ff14 	bl	8000128 <__udivsi3>
 8002300:	0003      	movs	r3, r0
 8002302:	0019      	movs	r1, r3
 8002304:	4b1f      	ldr	r3, [pc, #124]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	0a1b      	lsrs	r3, r3, #8
 800230a:	227f      	movs	r2, #127	; 0x7f
 800230c:	4013      	ands	r3, r2
 800230e:	434b      	muls	r3, r1
 8002310:	617b      	str	r3, [r7, #20]
        break;
 8002312:	e00d      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	481c      	ldr	r0, [pc, #112]	; (8002388 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002318:	f7fd ff06 	bl	8000128 <__udivsi3>
 800231c:	0003      	movs	r3, r0
 800231e:	0019      	movs	r1, r3
 8002320:	4b18      	ldr	r3, [pc, #96]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	227f      	movs	r2, #127	; 0x7f
 8002328:	4013      	ands	r3, r2
 800232a:	434b      	muls	r3, r1
 800232c:	617b      	str	r3, [r7, #20]
        break;
 800232e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002330:	4b14      	ldr	r3, [pc, #80]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	0f5b      	lsrs	r3, r3, #29
 8002336:	2207      	movs	r2, #7
 8002338:	4013      	ands	r3, r2
 800233a:	3301      	adds	r3, #1
 800233c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	6978      	ldr	r0, [r7, #20]
 8002342:	f7fd fef1 	bl	8000128 <__udivsi3>
 8002346:	0003      	movs	r3, r0
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	e015      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2238      	movs	r2, #56	; 0x38
 8002352:	4013      	ands	r3, r2
 8002354:	2b20      	cmp	r3, #32
 8002356:	d103      	bne.n	8002360 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	021b      	lsls	r3, r3, #8
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	e00b      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002360:	4b08      	ldr	r3, [pc, #32]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2238      	movs	r2, #56	; 0x38
 8002366:	4013      	ands	r3, r2
 8002368:	2b18      	cmp	r3, #24
 800236a:	d103      	bne.n	8002374 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800236c:	23fa      	movs	r3, #250	; 0xfa
 800236e:	01db      	lsls	r3, r3, #7
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	e001      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002378:	693b      	ldr	r3, [r7, #16]
}
 800237a:	0018      	movs	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	b006      	add	sp, #24
 8002380:	bd80      	pop	{r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	40021000 	.word	0x40021000
 8002388:	00f42400 	.word	0x00f42400
 800238c:	007a1200 	.word	0x007a1200

08002390 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002394:	4b02      	ldr	r3, [pc, #8]	; (80023a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	20000000 	.word	0x20000000

080023a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a4:	b5b0      	push	{r4, r5, r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80023a8:	f7ff fff2 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023ac:	0004      	movs	r4, r0
 80023ae:	f7ff fb3f 	bl	8001a30 <LL_RCC_GetAPB1Prescaler>
 80023b2:	0003      	movs	r3, r0
 80023b4:	0b1a      	lsrs	r2, r3, #12
 80023b6:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80023b8:	0092      	lsls	r2, r2, #2
 80023ba:	58d3      	ldr	r3, [r2, r3]
 80023bc:	221f      	movs	r2, #31
 80023be:	4013      	ands	r3, r2
 80023c0:	40dc      	lsrs	r4, r3
 80023c2:	0023      	movs	r3, r4
}
 80023c4:	0018      	movs	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bdb0      	pop	{r4, r5, r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	08005410 	.word	0x08005410

080023d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80023d8:	2313      	movs	r3, #19
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023e0:	2312      	movs	r3, #18
 80023e2:	18fb      	adds	r3, r7, r3
 80023e4:	2200      	movs	r2, #0
 80023e6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	029b      	lsls	r3, r3, #10
 80023f0:	4013      	ands	r3, r2
 80023f2:	d100      	bne.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80023f4:	e0a3      	b.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023f6:	2011      	movs	r0, #17
 80023f8:	183b      	adds	r3, r7, r0
 80023fa:	2200      	movs	r2, #0
 80023fc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023fe:	4bc3      	ldr	r3, [pc, #780]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002400:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002402:	2380      	movs	r3, #128	; 0x80
 8002404:	055b      	lsls	r3, r3, #21
 8002406:	4013      	ands	r3, r2
 8002408:	d110      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	4bc0      	ldr	r3, [pc, #768]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800240c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800240e:	4bbf      	ldr	r3, [pc, #764]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002410:	2180      	movs	r1, #128	; 0x80
 8002412:	0549      	lsls	r1, r1, #21
 8002414:	430a      	orrs	r2, r1
 8002416:	63da      	str	r2, [r3, #60]	; 0x3c
 8002418:	4bbc      	ldr	r3, [pc, #752]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800241a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	4013      	ands	r3, r2
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002426:	183b      	adds	r3, r7, r0
 8002428:	2201      	movs	r2, #1
 800242a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800242c:	4bb8      	ldr	r3, [pc, #736]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4bb7      	ldr	r3, [pc, #732]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002432:	2180      	movs	r1, #128	; 0x80
 8002434:	0049      	lsls	r1, r1, #1
 8002436:	430a      	orrs	r2, r1
 8002438:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800243a:	f7fe ff49 	bl	80012d0 <HAL_GetTick>
 800243e:	0003      	movs	r3, r0
 8002440:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002442:	e00b      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002444:	f7fe ff44 	bl	80012d0 <HAL_GetTick>
 8002448:	0002      	movs	r2, r0
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d904      	bls.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002452:	2313      	movs	r3, #19
 8002454:	18fb      	adds	r3, r7, r3
 8002456:	2203      	movs	r2, #3
 8002458:	701a      	strb	r2, [r3, #0]
        break;
 800245a:	e005      	b.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800245c:	4bac      	ldr	r3, [pc, #688]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4013      	ands	r3, r2
 8002466:	d0ed      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002468:	2313      	movs	r3, #19
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d154      	bne.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002472:	4ba6      	ldr	r3, [pc, #664]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002474:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002476:	23c0      	movs	r3, #192	; 0xc0
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	4013      	ands	r3, r2
 800247c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d019      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	429a      	cmp	r2, r3
 800248c:	d014      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800248e:	4b9f      	ldr	r3, [pc, #636]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	4aa0      	ldr	r2, [pc, #640]	; (8002714 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002494:	4013      	ands	r3, r2
 8002496:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002498:	4b9c      	ldr	r3, [pc, #624]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800249a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800249c:	4b9b      	ldr	r3, [pc, #620]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800249e:	2180      	movs	r1, #128	; 0x80
 80024a0:	0249      	lsls	r1, r1, #9
 80024a2:	430a      	orrs	r2, r1
 80024a4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024a6:	4b99      	ldr	r3, [pc, #612]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024aa:	4b98      	ldr	r3, [pc, #608]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024ac:	499a      	ldr	r1, [pc, #616]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80024ae:	400a      	ands	r2, r1
 80024b0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80024b2:	4b96      	ldr	r3, [pc, #600]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	2201      	movs	r2, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	d016      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7fe ff06 	bl	80012d0 <HAL_GetTick>
 80024c4:	0003      	movs	r3, r0
 80024c6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024c8:	e00c      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7fe ff01 	bl	80012d0 <HAL_GetTick>
 80024ce:	0002      	movs	r2, r0
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	4a91      	ldr	r2, [pc, #580]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d904      	bls.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80024da:	2313      	movs	r3, #19
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	2203      	movs	r2, #3
 80024e0:	701a      	strb	r2, [r3, #0]
            break;
 80024e2:	e004      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e4:	4b89      	ldr	r3, [pc, #548]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e8:	2202      	movs	r2, #2
 80024ea:	4013      	ands	r3, r2
 80024ec:	d0ed      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80024ee:	2313      	movs	r3, #19
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10a      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024f8:	4b84      	ldr	r3, [pc, #528]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fc:	4a85      	ldr	r2, [pc, #532]	; (8002714 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024fe:	4013      	ands	r3, r2
 8002500:	0019      	movs	r1, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002506:	4b81      	ldr	r3, [pc, #516]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002508:	430a      	orrs	r2, r1
 800250a:	65da      	str	r2, [r3, #92]	; 0x5c
 800250c:	e00c      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800250e:	2312      	movs	r3, #18
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2213      	movs	r2, #19
 8002514:	18ba      	adds	r2, r7, r2
 8002516:	7812      	ldrb	r2, [r2, #0]
 8002518:	701a      	strb	r2, [r3, #0]
 800251a:	e005      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800251c:	2312      	movs	r3, #18
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	2213      	movs	r2, #19
 8002522:	18ba      	adds	r2, r7, r2
 8002524:	7812      	ldrb	r2, [r2, #0]
 8002526:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002528:	2311      	movs	r3, #17
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d105      	bne.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002532:	4b76      	ldr	r3, [pc, #472]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002534:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002536:	4b75      	ldr	r3, [pc, #468]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002538:	4979      	ldr	r1, [pc, #484]	; (8002720 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800253a:	400a      	ands	r2, r1
 800253c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2201      	movs	r2, #1
 8002544:	4013      	ands	r3, r2
 8002546:	d009      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002548:	4b70      	ldr	r3, [pc, #448]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800254a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254c:	2203      	movs	r2, #3
 800254e:	4393      	bics	r3, r2
 8002550:	0019      	movs	r1, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	4b6d      	ldr	r3, [pc, #436]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002558:	430a      	orrs	r2, r1
 800255a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2202      	movs	r2, #2
 8002562:	4013      	ands	r3, r2
 8002564:	d009      	beq.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002566:	4b69      	ldr	r3, [pc, #420]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800256a:	220c      	movs	r2, #12
 800256c:	4393      	bics	r3, r2
 800256e:	0019      	movs	r1, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	4b65      	ldr	r3, [pc, #404]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002576:	430a      	orrs	r2, r1
 8002578:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2210      	movs	r2, #16
 8002580:	4013      	ands	r3, r2
 8002582:	d009      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002584:	4b61      	ldr	r3, [pc, #388]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002588:	4a66      	ldr	r2, [pc, #408]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800258a:	4013      	ands	r3, r2
 800258c:	0019      	movs	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	4b5e      	ldr	r3, [pc, #376]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002594:	430a      	orrs	r2, r1
 8002596:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	2380      	movs	r3, #128	; 0x80
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4013      	ands	r3, r2
 80025a2:	d009      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80025a4:	4b59      	ldr	r3, [pc, #356]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a8:	4a5f      	ldr	r2, [pc, #380]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80025aa:	4013      	ands	r3, r2
 80025ac:	0019      	movs	r1, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699a      	ldr	r2, [r3, #24]
 80025b2:	4b56      	ldr	r3, [pc, #344]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025b4:	430a      	orrs	r2, r1
 80025b6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	4013      	ands	r3, r2
 80025c2:	d009      	beq.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025c4:	4b51      	ldr	r3, [pc, #324]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c8:	4a58      	ldr	r2, [pc, #352]	; (800272c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	0019      	movs	r1, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69da      	ldr	r2, [r3, #28]
 80025d2:	4b4e      	ldr	r3, [pc, #312]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025d4:	430a      	orrs	r2, r1
 80025d6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2220      	movs	r2, #32
 80025de:	4013      	ands	r3, r2
 80025e0:	d009      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025e2:	4b4a      	ldr	r3, [pc, #296]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025e6:	4a52      	ldr	r2, [pc, #328]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80025e8:	4013      	ands	r3, r2
 80025ea:	0019      	movs	r1, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691a      	ldr	r2, [r3, #16]
 80025f0:	4b46      	ldr	r3, [pc, #280]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025f2:	430a      	orrs	r2, r1
 80025f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	01db      	lsls	r3, r3, #7
 80025fe:	4013      	ands	r3, r2
 8002600:	d015      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002602:	4b42      	ldr	r3, [pc, #264]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	0899      	lsrs	r1, r3, #2
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1a      	ldr	r2, [r3, #32]
 800260e:	4b3f      	ldr	r3, [pc, #252]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002610:	430a      	orrs	r2, r1
 8002612:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a1a      	ldr	r2, [r3, #32]
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	05db      	lsls	r3, r3, #23
 800261c:	429a      	cmp	r2, r3
 800261e:	d106      	bne.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002620:	4b3a      	ldr	r3, [pc, #232]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	4b39      	ldr	r3, [pc, #228]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002626:	2180      	movs	r1, #128	; 0x80
 8002628:	0249      	lsls	r1, r1, #9
 800262a:	430a      	orrs	r2, r1
 800262c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	2380      	movs	r3, #128	; 0x80
 8002634:	031b      	lsls	r3, r3, #12
 8002636:	4013      	ands	r3, r2
 8002638:	d009      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800263a:	4b34      	ldr	r3, [pc, #208]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800263c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263e:	2240      	movs	r2, #64	; 0x40
 8002640:	4393      	bics	r3, r2
 8002642:	0019      	movs	r1, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002648:	4b30      	ldr	r3, [pc, #192]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800264a:	430a      	orrs	r2, r1
 800264c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	2380      	movs	r3, #128	; 0x80
 8002654:	039b      	lsls	r3, r3, #14
 8002656:	4013      	ands	r3, r2
 8002658:	d016      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800265a:	4b2c      	ldr	r3, [pc, #176]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800265c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800265e:	4a35      	ldr	r2, [pc, #212]	; (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002660:	4013      	ands	r3, r2
 8002662:	0019      	movs	r1, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002668:	4b28      	ldr	r3, [pc, #160]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800266a:	430a      	orrs	r2, r1
 800266c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	03db      	lsls	r3, r3, #15
 8002676:	429a      	cmp	r2, r3
 8002678:	d106      	bne.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800267a:	4b24      	ldr	r3, [pc, #144]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	4b23      	ldr	r3, [pc, #140]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002680:	2180      	movs	r1, #128	; 0x80
 8002682:	0449      	lsls	r1, r1, #17
 8002684:	430a      	orrs	r2, r1
 8002686:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	2380      	movs	r3, #128	; 0x80
 800268e:	03db      	lsls	r3, r3, #15
 8002690:	4013      	ands	r3, r2
 8002692:	d016      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002694:	4b1d      	ldr	r3, [pc, #116]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002698:	4a27      	ldr	r2, [pc, #156]	; (8002738 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800269a:	4013      	ands	r3, r2
 800269c:	0019      	movs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a2:	4b1a      	ldr	r3, [pc, #104]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026a4:	430a      	orrs	r2, r1
 80026a6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	045b      	lsls	r3, r3, #17
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d106      	bne.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80026b4:	4b15      	ldr	r3, [pc, #84]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	4b14      	ldr	r3, [pc, #80]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	0449      	lsls	r1, r1, #17
 80026be:	430a      	orrs	r2, r1
 80026c0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	2380      	movs	r3, #128	; 0x80
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	4013      	ands	r3, r2
 80026cc:	d016      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80026ce:	4b0f      	ldr	r3, [pc, #60]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d2:	4a1a      	ldr	r2, [pc, #104]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	0019      	movs	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	695a      	ldr	r2, [r3, #20]
 80026dc:	4b0b      	ldr	r3, [pc, #44]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026de:	430a      	orrs	r2, r1
 80026e0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695a      	ldr	r2, [r3, #20]
 80026e6:	2380      	movs	r3, #128	; 0x80
 80026e8:	01db      	lsls	r3, r3, #7
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d106      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026ee:	4b07      	ldr	r3, [pc, #28]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	4b06      	ldr	r3, [pc, #24]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026f4:	2180      	movs	r1, #128	; 0x80
 80026f6:	0249      	lsls	r1, r1, #9
 80026f8:	430a      	orrs	r2, r1
 80026fa:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80026fc:	2312      	movs	r3, #18
 80026fe:	18fb      	adds	r3, r7, r3
 8002700:	781b      	ldrb	r3, [r3, #0]
}
 8002702:	0018      	movs	r0, r3
 8002704:	46bd      	mov	sp, r7
 8002706:	b006      	add	sp, #24
 8002708:	bd80      	pop	{r7, pc}
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	40021000 	.word	0x40021000
 8002710:	40007000 	.word	0x40007000
 8002714:	fffffcff 	.word	0xfffffcff
 8002718:	fffeffff 	.word	0xfffeffff
 800271c:	00001388 	.word	0x00001388
 8002720:	efffffff 	.word	0xefffffff
 8002724:	fffff3ff 	.word	0xfffff3ff
 8002728:	fff3ffff 	.word	0xfff3ffff
 800272c:	ffcfffff 	.word	0xffcfffff
 8002730:	ffffcfff 	.word	0xffffcfff
 8002734:	ffbfffff 	.word	0xffbfffff
 8002738:	feffffff 	.word	0xfeffffff
 800273c:	ffff3fff 	.word	0xffff3fff

08002740 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e046      	b.n	80027e0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2288      	movs	r2, #136	; 0x88
 8002756:	589b      	ldr	r3, [r3, r2]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d107      	bne.n	800276c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2284      	movs	r2, #132	; 0x84
 8002760:	2100      	movs	r1, #0
 8002762:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	0018      	movs	r0, r3
 8002768:	f7fe fc32 	bl	8000fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2288      	movs	r2, #136	; 0x88
 8002770:	2124      	movs	r1, #36	; 0x24
 8002772:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2101      	movs	r1, #1
 8002780:	438a      	bics	r2, r1
 8002782:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	0018      	movs	r0, r3
 8002790:	f000 ff36 	bl	8003600 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	0018      	movs	r0, r3
 8002798:	f000 fc74 	bl	8003084 <UART_SetConfig>
 800279c:	0003      	movs	r3, r0
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e01c      	b.n	80027e0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	490d      	ldr	r1, [pc, #52]	; (80027e8 <HAL_UART_Init+0xa8>)
 80027b2:	400a      	ands	r2, r1
 80027b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	212a      	movs	r1, #42	; 0x2a
 80027c2:	438a      	bics	r2, r1
 80027c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2101      	movs	r1, #1
 80027d2:	430a      	orrs	r2, r1
 80027d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	0018      	movs	r0, r3
 80027da:	f000 ffc5 	bl	8003768 <UART_CheckIdleState>
 80027de:	0003      	movs	r3, r0
}
 80027e0:	0018      	movs	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b002      	add	sp, #8
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	ffffb7ff 	.word	0xffffb7ff

080027ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	603b      	str	r3, [r7, #0]
 80027f8:	1dbb      	adds	r3, r7, #6
 80027fa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2288      	movs	r2, #136	; 0x88
 8002800:	589b      	ldr	r3, [r3, r2]
 8002802:	2b20      	cmp	r3, #32
 8002804:	d000      	beq.n	8002808 <HAL_UART_Transmit+0x1c>
 8002806:	e090      	b.n	800292a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_UART_Transmit+0x2a>
 800280e:	1dbb      	adds	r3, r7, #6
 8002810:	881b      	ldrh	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e088      	b.n	800292c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	2380      	movs	r3, #128	; 0x80
 8002820:	015b      	lsls	r3, r3, #5
 8002822:	429a      	cmp	r2, r3
 8002824:	d109      	bne.n	800283a <HAL_UART_Transmit+0x4e>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d105      	bne.n	800283a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	2201      	movs	r2, #1
 8002832:	4013      	ands	r3, r2
 8002834:	d001      	beq.n	800283a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e078      	b.n	800292c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2290      	movs	r2, #144	; 0x90
 800283e:	2100      	movs	r1, #0
 8002840:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2288      	movs	r2, #136	; 0x88
 8002846:	2121      	movs	r1, #33	; 0x21
 8002848:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800284a:	f7fe fd41 	bl	80012d0 <HAL_GetTick>
 800284e:	0003      	movs	r3, r0
 8002850:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	1dba      	adds	r2, r7, #6
 8002856:	2154      	movs	r1, #84	; 0x54
 8002858:	8812      	ldrh	r2, [r2, #0]
 800285a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	1dba      	adds	r2, r7, #6
 8002860:	2156      	movs	r1, #86	; 0x56
 8002862:	8812      	ldrh	r2, [r2, #0]
 8002864:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	2380      	movs	r3, #128	; 0x80
 800286c:	015b      	lsls	r3, r3, #5
 800286e:	429a      	cmp	r2, r3
 8002870:	d108      	bne.n	8002884 <HAL_UART_Transmit+0x98>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d104      	bne.n	8002884 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	61bb      	str	r3, [r7, #24]
 8002882:	e003      	b.n	800288c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002888:	2300      	movs	r3, #0
 800288a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800288c:	e030      	b.n	80028f0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	0013      	movs	r3, r2
 8002898:	2200      	movs	r2, #0
 800289a:	2180      	movs	r1, #128	; 0x80
 800289c:	f001 f80e 	bl	80038bc <UART_WaitOnFlagUntilTimeout>
 80028a0:	1e03      	subs	r3, r0, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2288      	movs	r2, #136	; 0x88
 80028a8:	2120      	movs	r1, #32
 80028aa:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e03d      	b.n	800292c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10b      	bne.n	80028ce <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	881b      	ldrh	r3, [r3, #0]
 80028ba:	001a      	movs	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	05d2      	lsls	r2, r2, #23
 80028c2:	0dd2      	lsrs	r2, r2, #23
 80028c4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	3302      	adds	r3, #2
 80028ca:	61bb      	str	r3, [r7, #24]
 80028cc:	e007      	b.n	80028de <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	781a      	ldrb	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	3301      	adds	r3, #1
 80028dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2256      	movs	r2, #86	; 0x56
 80028e2:	5a9b      	ldrh	r3, [r3, r2]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	3b01      	subs	r3, #1
 80028e8:	b299      	uxth	r1, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2256      	movs	r2, #86	; 0x56
 80028ee:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2256      	movs	r2, #86	; 0x56
 80028f4:	5a9b      	ldrh	r3, [r3, r2]
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1c8      	bne.n	800288e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	0013      	movs	r3, r2
 8002906:	2200      	movs	r2, #0
 8002908:	2140      	movs	r1, #64	; 0x40
 800290a:	f000 ffd7 	bl	80038bc <UART_WaitOnFlagUntilTimeout>
 800290e:	1e03      	subs	r3, r0, #0
 8002910:	d005      	beq.n	800291e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2288      	movs	r2, #136	; 0x88
 8002916:	2120      	movs	r1, #32
 8002918:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e006      	b.n	800292c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2288      	movs	r2, #136	; 0x88
 8002922:	2120      	movs	r1, #32
 8002924:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	e000      	b.n	800292c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800292a:	2302      	movs	r3, #2
  }
}
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b008      	add	sp, #32
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	1dbb      	adds	r3, r7, #6
 8002940:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	228c      	movs	r2, #140	; 0x8c
 8002946:	589b      	ldr	r3, [r3, r2]
 8002948:	2b20      	cmp	r3, #32
 800294a:	d14a      	bne.n	80029e2 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_UART_Receive_IT+0x26>
 8002952:	1dbb      	adds	r3, r7, #6
 8002954:	881b      	ldrh	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e042      	b.n	80029e4 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	015b      	lsls	r3, r3, #5
 8002966:	429a      	cmp	r2, r3
 8002968:	d109      	bne.n	800297e <HAL_UART_Receive_IT+0x4a>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d105      	bne.n	800297e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2201      	movs	r2, #1
 8002976:	4013      	ands	r3, r2
 8002978:	d001      	beq.n	800297e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e032      	b.n	80029e4 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a18      	ldr	r2, [pc, #96]	; (80029ec <HAL_UART_Receive_IT+0xb8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d020      	beq.n	80029d0 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	2380      	movs	r3, #128	; 0x80
 8002996:	041b      	lsls	r3, r3, #16
 8002998:	4013      	ands	r3, r2
 800299a:	d019      	beq.n	80029d0 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800299c:	f3ef 8310 	mrs	r3, PRIMASK
 80029a0:	613b      	str	r3, [r7, #16]
  return(result);
 80029a2:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80029a4:	61fb      	str	r3, [r7, #28]
 80029a6:	2301      	movs	r3, #1
 80029a8:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f383 8810 	msr	PRIMASK, r3
}
 80029b0:	46c0      	nop			; (mov r8, r8)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2180      	movs	r1, #128	; 0x80
 80029be:	04c9      	lsls	r1, r1, #19
 80029c0:	430a      	orrs	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	f383 8810 	msr	PRIMASK, r3
}
 80029ce:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80029d0:	1dbb      	adds	r3, r7, #6
 80029d2:	881a      	ldrh	r2, [r3, #0]
 80029d4:	68b9      	ldr	r1, [r7, #8]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 ffdf 	bl	800399c <UART_Start_Receive_IT>
 80029de:	0003      	movs	r3, r0
 80029e0:	e000      	b.n	80029e4 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 80029e2:	2302      	movs	r3, #2
  }
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b008      	add	sp, #32
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40008000 	.word	0x40008000

080029f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029f0:	b5b0      	push	{r4, r5, r7, lr}
 80029f2:	b0aa      	sub	sp, #168	; 0xa8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	22a4      	movs	r2, #164	; 0xa4
 8002a00:	18b9      	adds	r1, r7, r2
 8002a02:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	20a0      	movs	r0, #160	; 0xa0
 8002a0c:	1839      	adds	r1, r7, r0
 8002a0e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	249c      	movs	r4, #156	; 0x9c
 8002a18:	1939      	adds	r1, r7, r4
 8002a1a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002a1c:	0011      	movs	r1, r2
 8002a1e:	18bb      	adds	r3, r7, r2
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4aa2      	ldr	r2, [pc, #648]	; (8002cac <HAL_UART_IRQHandler+0x2bc>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	2298      	movs	r2, #152	; 0x98
 8002a28:	18bd      	adds	r5, r7, r2
 8002a2a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002a2c:	18bb      	adds	r3, r7, r2
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d11a      	bne.n	8002a6a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002a34:	187b      	adds	r3, r7, r1
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d015      	beq.n	8002a6a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002a3e:	183b      	adds	r3, r7, r0
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2220      	movs	r2, #32
 8002a44:	4013      	ands	r3, r2
 8002a46:	d105      	bne.n	8002a54 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002a48:	193b      	adds	r3, r7, r4
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	055b      	lsls	r3, r3, #21
 8002a50:	4013      	ands	r3, r2
 8002a52:	d00a      	beq.n	8002a6a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d100      	bne.n	8002a5e <HAL_UART_IRQHandler+0x6e>
 8002a5c:	e2dc      	b.n	8003018 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	0010      	movs	r0, r2
 8002a66:	4798      	blx	r3
      }
      return;
 8002a68:	e2d6      	b.n	8003018 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002a6a:	2398      	movs	r3, #152	; 0x98
 8002a6c:	18fb      	adds	r3, r7, r3
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d100      	bne.n	8002a76 <HAL_UART_IRQHandler+0x86>
 8002a74:	e122      	b.n	8002cbc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002a76:	239c      	movs	r3, #156	; 0x9c
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a8c      	ldr	r2, [pc, #560]	; (8002cb0 <HAL_UART_IRQHandler+0x2c0>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d106      	bne.n	8002a90 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002a82:	23a0      	movs	r3, #160	; 0xa0
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a8a      	ldr	r2, [pc, #552]	; (8002cb4 <HAL_UART_IRQHandler+0x2c4>)
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d100      	bne.n	8002a90 <HAL_UART_IRQHandler+0xa0>
 8002a8e:	e115      	b.n	8002cbc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002a90:	23a4      	movs	r3, #164	; 0xa4
 8002a92:	18fb      	adds	r3, r7, r3
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2201      	movs	r2, #1
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d012      	beq.n	8002ac2 <HAL_UART_IRQHandler+0xd2>
 8002a9c:	23a0      	movs	r3, #160	; 0xa0
 8002a9e:	18fb      	adds	r3, r7, r3
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	2380      	movs	r3, #128	; 0x80
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	d00b      	beq.n	8002ac2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2290      	movs	r2, #144	; 0x90
 8002ab6:	589b      	ldr	r3, [r3, r2]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2190      	movs	r1, #144	; 0x90
 8002ac0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ac2:	23a4      	movs	r3, #164	; 0xa4
 8002ac4:	18fb      	adds	r3, r7, r3
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	4013      	ands	r3, r2
 8002acc:	d011      	beq.n	8002af2 <HAL_UART_IRQHandler+0x102>
 8002ace:	239c      	movs	r3, #156	; 0x9c
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d00b      	beq.n	8002af2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2290      	movs	r2, #144	; 0x90
 8002ae6:	589b      	ldr	r3, [r3, r2]
 8002ae8:	2204      	movs	r2, #4
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2190      	movs	r1, #144	; 0x90
 8002af0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002af2:	23a4      	movs	r3, #164	; 0xa4
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2204      	movs	r2, #4
 8002afa:	4013      	ands	r3, r2
 8002afc:	d011      	beq.n	8002b22 <HAL_UART_IRQHandler+0x132>
 8002afe:	239c      	movs	r3, #156	; 0x9c
 8002b00:	18fb      	adds	r3, r7, r3
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2201      	movs	r2, #1
 8002b06:	4013      	ands	r3, r2
 8002b08:	d00b      	beq.n	8002b22 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2204      	movs	r2, #4
 8002b10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2290      	movs	r2, #144	; 0x90
 8002b16:	589b      	ldr	r3, [r3, r2]
 8002b18:	2202      	movs	r2, #2
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2190      	movs	r1, #144	; 0x90
 8002b20:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b22:	23a4      	movs	r3, #164	; 0xa4
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2208      	movs	r2, #8
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d017      	beq.n	8002b5e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002b2e:	23a0      	movs	r3, #160	; 0xa0
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2220      	movs	r2, #32
 8002b36:	4013      	ands	r3, r2
 8002b38:	d105      	bne.n	8002b46 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002b3a:	239c      	movs	r3, #156	; 0x9c
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a5b      	ldr	r2, [pc, #364]	; (8002cb0 <HAL_UART_IRQHandler+0x2c0>)
 8002b42:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002b44:	d00b      	beq.n	8002b5e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2208      	movs	r2, #8
 8002b4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2290      	movs	r2, #144	; 0x90
 8002b52:	589b      	ldr	r3, [r3, r2]
 8002b54:	2208      	movs	r2, #8
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2190      	movs	r1, #144	; 0x90
 8002b5c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b5e:	23a4      	movs	r3, #164	; 0xa4
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d013      	beq.n	8002b94 <HAL_UART_IRQHandler+0x1a4>
 8002b6c:	23a0      	movs	r3, #160	; 0xa0
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	2380      	movs	r3, #128	; 0x80
 8002b74:	04db      	lsls	r3, r3, #19
 8002b76:	4013      	ands	r3, r2
 8002b78:	d00c      	beq.n	8002b94 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2280      	movs	r2, #128	; 0x80
 8002b80:	0112      	lsls	r2, r2, #4
 8002b82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2290      	movs	r2, #144	; 0x90
 8002b88:	589b      	ldr	r3, [r3, r2]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2190      	movs	r1, #144	; 0x90
 8002b92:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2290      	movs	r2, #144	; 0x90
 8002b98:	589b      	ldr	r3, [r3, r2]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d100      	bne.n	8002ba0 <HAL_UART_IRQHandler+0x1b0>
 8002b9e:	e23d      	b.n	800301c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002ba0:	23a4      	movs	r3, #164	; 0xa4
 8002ba2:	18fb      	adds	r3, r7, r3
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	4013      	ands	r3, r2
 8002baa:	d015      	beq.n	8002bd8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002bac:	23a0      	movs	r3, #160	; 0xa0
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d106      	bne.n	8002bc6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002bb8:	239c      	movs	r3, #156	; 0x9c
 8002bba:	18fb      	adds	r3, r7, r3
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	2380      	movs	r3, #128	; 0x80
 8002bc0:	055b      	lsls	r3, r3, #21
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d008      	beq.n	8002bd8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d004      	beq.n	8002bd8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	0010      	movs	r0, r2
 8002bd6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2290      	movs	r2, #144	; 0x90
 8002bdc:	589b      	ldr	r3, [r3, r2]
 8002bde:	2194      	movs	r1, #148	; 0x94
 8002be0:	187a      	adds	r2, r7, r1
 8002be2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2240      	movs	r2, #64	; 0x40
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b40      	cmp	r3, #64	; 0x40
 8002bf0:	d004      	beq.n	8002bfc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2228      	movs	r2, #40	; 0x28
 8002bf8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bfa:	d04c      	beq.n	8002c96 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f000 fff0 	bl	8003be4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	2240      	movs	r2, #64	; 0x40
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	2b40      	cmp	r3, #64	; 0x40
 8002c10:	d13c      	bne.n	8002c8c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c12:	f3ef 8310 	mrs	r3, PRIMASK
 8002c16:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002c18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c1a:	2090      	movs	r0, #144	; 0x90
 8002c1c:	183a      	adds	r2, r7, r0
 8002c1e:	6013      	str	r3, [r2, #0]
 8002c20:	2301      	movs	r3, #1
 8002c22:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c26:	f383 8810 	msr	PRIMASK, r3
}
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2140      	movs	r1, #64	; 0x40
 8002c38:	438a      	bics	r2, r1
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	183b      	adds	r3, r7, r0
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c44:	f383 8810 	msr	PRIMASK, r3
}
 8002c48:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2280      	movs	r2, #128	; 0x80
 8002c4e:	589b      	ldr	r3, [r3, r2]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d016      	beq.n	8002c82 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2280      	movs	r2, #128	; 0x80
 8002c58:	589b      	ldr	r3, [r3, r2]
 8002c5a:	4a17      	ldr	r2, [pc, #92]	; (8002cb8 <HAL_UART_IRQHandler+0x2c8>)
 8002c5c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2280      	movs	r2, #128	; 0x80
 8002c62:	589b      	ldr	r3, [r3, r2]
 8002c64:	0018      	movs	r0, r3
 8002c66:	f7fe fcb7 	bl	80015d8 <HAL_DMA_Abort_IT>
 8002c6a:	1e03      	subs	r3, r0, #0
 8002c6c:	d01c      	beq.n	8002ca8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2280      	movs	r2, #128	; 0x80
 8002c72:	589b      	ldr	r3, [r3, r2]
 8002c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	2180      	movs	r1, #128	; 0x80
 8002c7a:	5852      	ldr	r2, [r2, r1]
 8002c7c:	0010      	movs	r0, r2
 8002c7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c80:	e012      	b.n	8002ca8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	0018      	movs	r0, r3
 8002c86:	f000 f9e9 	bl	800305c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c8a:	e00d      	b.n	8002ca8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f000 f9e4 	bl	800305c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c94:	e008      	b.n	8002ca8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f000 f9df 	bl	800305c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2290      	movs	r2, #144	; 0x90
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002ca6:	e1b9      	b.n	800301c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca8:	46c0      	nop			; (mov r8, r8)
    return;
 8002caa:	e1b7      	b.n	800301c <HAL_UART_IRQHandler+0x62c>
 8002cac:	0000080f 	.word	0x0000080f
 8002cb0:	10000001 	.word	0x10000001
 8002cb4:	04000120 	.word	0x04000120
 8002cb8:	08003cb1 	.word	0x08003cb1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d000      	beq.n	8002cc6 <HAL_UART_IRQHandler+0x2d6>
 8002cc4:	e13e      	b.n	8002f44 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002cc6:	23a4      	movs	r3, #164	; 0xa4
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2210      	movs	r2, #16
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d100      	bne.n	8002cd4 <HAL_UART_IRQHandler+0x2e4>
 8002cd2:	e137      	b.n	8002f44 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002cd4:	23a0      	movs	r3, #160	; 0xa0
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2210      	movs	r2, #16
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d100      	bne.n	8002ce2 <HAL_UART_IRQHandler+0x2f2>
 8002ce0:	e130      	b.n	8002f44 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2210      	movs	r2, #16
 8002ce8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2240      	movs	r2, #64	; 0x40
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	2b40      	cmp	r3, #64	; 0x40
 8002cf6:	d000      	beq.n	8002cfa <HAL_UART_IRQHandler+0x30a>
 8002cf8:	e0a4      	b.n	8002e44 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	589b      	ldr	r3, [r3, r2]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	217e      	movs	r1, #126	; 0x7e
 8002d06:	187b      	adds	r3, r7, r1
 8002d08:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d100      	bne.n	8002d14 <HAL_UART_IRQHandler+0x324>
 8002d12:	e185      	b.n	8003020 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	225c      	movs	r2, #92	; 0x5c
 8002d18:	5a9b      	ldrh	r3, [r3, r2]
 8002d1a:	187a      	adds	r2, r7, r1
 8002d1c:	8812      	ldrh	r2, [r2, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d300      	bcc.n	8002d24 <HAL_UART_IRQHandler+0x334>
 8002d22:	e17d      	b.n	8003020 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	187a      	adds	r2, r7, r1
 8002d28:	215e      	movs	r1, #94	; 0x5e
 8002d2a:	8812      	ldrh	r2, [r2, #0]
 8002d2c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2280      	movs	r2, #128	; 0x80
 8002d32:	589b      	ldr	r3, [r3, r2]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d170      	bne.n	8002e20 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d42:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d46:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d48:	2301      	movs	r3, #1
 8002d4a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4e:	f383 8810 	msr	PRIMASK, r3
}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	49b4      	ldr	r1, [pc, #720]	; (8003030 <HAL_UART_IRQHandler+0x640>)
 8002d60:	400a      	ands	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d66:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d6a:	f383 8810 	msr	PRIMASK, r3
}
 8002d6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d70:	f3ef 8310 	mrs	r3, PRIMASK
 8002d74:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d78:	677b      	str	r3, [r7, #116]	; 0x74
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d80:	f383 8810 	msr	PRIMASK, r3
}
 8002d84:	46c0      	nop			; (mov r8, r8)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2101      	movs	r1, #1
 8002d92:	438a      	bics	r2, r1
 8002d94:	609a      	str	r2, [r3, #8]
 8002d96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d98:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d9c:	f383 8810 	msr	PRIMASK, r3
}
 8002da0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002da2:	f3ef 8310 	mrs	r3, PRIMASK
 8002da6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002da8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002daa:	673b      	str	r3, [r7, #112]	; 0x70
 8002dac:	2301      	movs	r3, #1
 8002dae:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002db2:	f383 8810 	msr	PRIMASK, r3
}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2140      	movs	r1, #64	; 0x40
 8002dc4:	438a      	bics	r2, r1
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002dca:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dce:	f383 8810 	msr	PRIMASK, r3
}
 8002dd2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	228c      	movs	r2, #140	; 0x8c
 8002dd8:	2120      	movs	r1, #32
 8002dda:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de2:	f3ef 8310 	mrs	r3, PRIMASK
 8002de6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002de8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002dec:	2301      	movs	r3, #1
 8002dee:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002df2:	f383 8810 	msr	PRIMASK, r3
}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2110      	movs	r1, #16
 8002e04:	438a      	bics	r2, r1
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e0a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e0e:	f383 8810 	msr	PRIMASK, r3
}
 8002e12:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2280      	movs	r2, #128	; 0x80
 8002e18:	589b      	ldr	r3, [r3, r2]
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f7fe fb7a 	bl	8001514 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2202      	movs	r2, #2
 8002e24:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	225c      	movs	r2, #92	; 0x5c
 8002e2a:	5a9a      	ldrh	r2, [r3, r2]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	215e      	movs	r1, #94	; 0x5e
 8002e30:	5a5b      	ldrh	r3, [r3, r1]
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	0011      	movs	r1, r2
 8002e3c:	0018      	movs	r0, r3
 8002e3e:	f000 f915 	bl	800306c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e42:	e0ed      	b.n	8003020 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	225c      	movs	r2, #92	; 0x5c
 8002e48:	5a99      	ldrh	r1, [r3, r2]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	225e      	movs	r2, #94	; 0x5e
 8002e4e:	5a9b      	ldrh	r3, [r3, r2]
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	208e      	movs	r0, #142	; 0x8e
 8002e54:	183b      	adds	r3, r7, r0
 8002e56:	1a8a      	subs	r2, r1, r2
 8002e58:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	225e      	movs	r2, #94	; 0x5e
 8002e5e:	5a9b      	ldrh	r3, [r3, r2]
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d100      	bne.n	8002e68 <HAL_UART_IRQHandler+0x478>
 8002e66:	e0dd      	b.n	8003024 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8002e68:	183b      	adds	r3, r7, r0
 8002e6a:	881b      	ldrh	r3, [r3, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d100      	bne.n	8002e72 <HAL_UART_IRQHandler+0x482>
 8002e70:	e0d8      	b.n	8003024 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e72:	f3ef 8310 	mrs	r3, PRIMASK
 8002e76:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e78:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e7a:	2488      	movs	r4, #136	; 0x88
 8002e7c:	193a      	adds	r2, r7, r4
 8002e7e:	6013      	str	r3, [r2, #0]
 8002e80:	2301      	movs	r3, #1
 8002e82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f383 8810 	msr	PRIMASK, r3
}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4967      	ldr	r1, [pc, #412]	; (8003034 <HAL_UART_IRQHandler+0x644>)
 8002e98:	400a      	ands	r2, r1
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	193b      	adds	r3, r7, r4
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f383 8810 	msr	PRIMASK, r3
}
 8002ea8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8002eae:	61bb      	str	r3, [r7, #24]
  return(result);
 8002eb0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002eb2:	2484      	movs	r4, #132	; 0x84
 8002eb4:	193a      	adds	r2, r7, r4
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	2301      	movs	r3, #1
 8002eba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f383 8810 	msr	PRIMASK, r3
}
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	495a      	ldr	r1, [pc, #360]	; (8003038 <HAL_UART_IRQHandler+0x648>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	193b      	adds	r3, r7, r4
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	f383 8810 	msr	PRIMASK, r3
}
 8002ee0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	228c      	movs	r2, #140	; 0x8c
 8002ee6:	2120      	movs	r1, #32
 8002ee8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8002efa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efe:	2480      	movs	r4, #128	; 0x80
 8002f00:	193a      	adds	r2, r7, r4
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	2301      	movs	r3, #1
 8002f06:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0a:	f383 8810 	msr	PRIMASK, r3
}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2110      	movs	r1, #16
 8002f1c:	438a      	bics	r2, r1
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	193b      	adds	r3, r7, r4
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f28:	f383 8810 	msr	PRIMASK, r3
}
 8002f2c:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2202      	movs	r2, #2
 8002f32:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f34:	183b      	adds	r3, r7, r0
 8002f36:	881a      	ldrh	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	0011      	movs	r1, r2
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f000 f895 	bl	800306c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f42:	e06f      	b.n	8003024 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002f44:	23a4      	movs	r3, #164	; 0xa4
 8002f46:	18fb      	adds	r3, r7, r3
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	2380      	movs	r3, #128	; 0x80
 8002f4c:	035b      	lsls	r3, r3, #13
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d010      	beq.n	8002f74 <HAL_UART_IRQHandler+0x584>
 8002f52:	239c      	movs	r3, #156	; 0x9c
 8002f54:	18fb      	adds	r3, r7, r3
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	2380      	movs	r3, #128	; 0x80
 8002f5a:	03db      	lsls	r3, r3, #15
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d009      	beq.n	8002f74 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2280      	movs	r2, #128	; 0x80
 8002f66:	0352      	lsls	r2, r2, #13
 8002f68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f001 fbf3 	bl	8004758 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002f72:	e05a      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002f74:	23a4      	movs	r3, #164	; 0xa4
 8002f76:	18fb      	adds	r3, r7, r3
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2280      	movs	r2, #128	; 0x80
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d016      	beq.n	8002fae <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002f80:	23a0      	movs	r3, #160	; 0xa0
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2280      	movs	r2, #128	; 0x80
 8002f88:	4013      	ands	r3, r2
 8002f8a:	d106      	bne.n	8002f9a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002f8c:	239c      	movs	r3, #156	; 0x9c
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	2380      	movs	r3, #128	; 0x80
 8002f94:	041b      	lsls	r3, r3, #16
 8002f96:	4013      	ands	r3, r2
 8002f98:	d009      	beq.n	8002fae <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d042      	beq.n	8003028 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	0010      	movs	r0, r2
 8002faa:	4798      	blx	r3
    }
    return;
 8002fac:	e03c      	b.n	8003028 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002fae:	23a4      	movs	r3, #164	; 0xa4
 8002fb0:	18fb      	adds	r3, r7, r3
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2240      	movs	r2, #64	; 0x40
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_UART_IRQHandler+0x5e0>
 8002fba:	23a0      	movs	r3, #160	; 0xa0
 8002fbc:	18fb      	adds	r3, r7, r3
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2240      	movs	r2, #64	; 0x40
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d004      	beq.n	8002fd0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f000 fe88 	bl	8003cde <UART_EndTransmit_IT>
    return;
 8002fce:	e02c      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002fd0:	23a4      	movs	r3, #164	; 0xa4
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	2380      	movs	r3, #128	; 0x80
 8002fd8:	041b      	lsls	r3, r3, #16
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d00b      	beq.n	8002ff6 <HAL_UART_IRQHandler+0x606>
 8002fde:	23a0      	movs	r3, #160	; 0xa0
 8002fe0:	18fb      	adds	r3, r7, r3
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	2380      	movs	r3, #128	; 0x80
 8002fe6:	05db      	lsls	r3, r3, #23
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d004      	beq.n	8002ff6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f001 fbc2 	bl	8004778 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002ff4:	e019      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002ff6:	23a4      	movs	r3, #164	; 0xa4
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	2380      	movs	r3, #128	; 0x80
 8002ffe:	045b      	lsls	r3, r3, #17
 8003000:	4013      	ands	r3, r2
 8003002:	d012      	beq.n	800302a <HAL_UART_IRQHandler+0x63a>
 8003004:	23a0      	movs	r3, #160	; 0xa0
 8003006:	18fb      	adds	r3, r7, r3
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	da0d      	bge.n	800302a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0018      	movs	r0, r3
 8003012:	f001 fba9 	bl	8004768 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003016:	e008      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
      return;
 8003018:	46c0      	nop			; (mov r8, r8)
 800301a:	e006      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
    return;
 800301c:	46c0      	nop			; (mov r8, r8)
 800301e:	e004      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
      return;
 8003020:	46c0      	nop			; (mov r8, r8)
 8003022:	e002      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
      return;
 8003024:	46c0      	nop			; (mov r8, r8)
 8003026:	e000      	b.n	800302a <HAL_UART_IRQHandler+0x63a>
    return;
 8003028:	46c0      	nop			; (mov r8, r8)
  }
}
 800302a:	46bd      	mov	sp, r7
 800302c:	b02a      	add	sp, #168	; 0xa8
 800302e:	bdb0      	pop	{r4, r5, r7, pc}
 8003030:	fffffeff 	.word	0xfffffeff
 8003034:	fffffedf 	.word	0xfffffedf
 8003038:	effffffe 	.word	0xeffffffe

0800303c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003044:	46c0      	nop			; (mov r8, r8)
 8003046:	46bd      	mov	sp, r7
 8003048:	b002      	add	sp, #8
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003054:	46c0      	nop			; (mov r8, r8)
 8003056:	46bd      	mov	sp, r7
 8003058:	b002      	add	sp, #8
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003064:	46c0      	nop			; (mov r8, r8)
 8003066:	46bd      	mov	sp, r7
 8003068:	b002      	add	sp, #8
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	000a      	movs	r2, r1
 8003076:	1cbb      	adds	r3, r7, #2
 8003078:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800307a:	46c0      	nop			; (mov r8, r8)
 800307c:	46bd      	mov	sp, r7
 800307e:	b002      	add	sp, #8
 8003080:	bd80      	pop	{r7, pc}
	...

08003084 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003084:	b5b0      	push	{r4, r5, r7, lr}
 8003086:	b090      	sub	sp, #64	; 0x40
 8003088:	af00      	add	r7, sp, #0
 800308a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800308c:	231a      	movs	r3, #26
 800308e:	2220      	movs	r2, #32
 8003090:	189b      	adds	r3, r3, r2
 8003092:	19db      	adds	r3, r3, r7
 8003094:	2200      	movs	r2, #0
 8003096:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	431a      	orrs	r2, r3
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	431a      	orrs	r2, r3
 80030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4aaf      	ldr	r2, [pc, #700]	; (8003374 <UART_SetConfig+0x2f0>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030c2:	430b      	orrs	r3, r1
 80030c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	4aaa      	ldr	r2, [pc, #680]	; (8003378 <UART_SetConfig+0x2f4>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	0018      	movs	r0, r3
 80030d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d4:	68d9      	ldr	r1, [r3, #12]
 80030d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	0003      	movs	r3, r0
 80030dc:	430b      	orrs	r3, r1
 80030de:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4aa4      	ldr	r2, [pc, #656]	; (800337c <UART_SetConfig+0x2f8>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d004      	beq.n	80030fa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030f6:	4313      	orrs	r3, r2
 80030f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	4a9f      	ldr	r2, [pc, #636]	; (8003380 <UART_SetConfig+0x2fc>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800310c:	430b      	orrs	r3, r1
 800310e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	220f      	movs	r2, #15
 8003118:	4393      	bics	r3, r2
 800311a:	0018      	movs	r0, r3
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	0003      	movs	r3, r0
 8003126:	430b      	orrs	r3, r1
 8003128:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a95      	ldr	r2, [pc, #596]	; (8003384 <UART_SetConfig+0x300>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d131      	bne.n	8003198 <UART_SetConfig+0x114>
 8003134:	4b94      	ldr	r3, [pc, #592]	; (8003388 <UART_SetConfig+0x304>)
 8003136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003138:	2203      	movs	r2, #3
 800313a:	4013      	ands	r3, r2
 800313c:	2b03      	cmp	r3, #3
 800313e:	d01d      	beq.n	800317c <UART_SetConfig+0xf8>
 8003140:	d823      	bhi.n	800318a <UART_SetConfig+0x106>
 8003142:	2b02      	cmp	r3, #2
 8003144:	d00c      	beq.n	8003160 <UART_SetConfig+0xdc>
 8003146:	d820      	bhi.n	800318a <UART_SetConfig+0x106>
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <UART_SetConfig+0xce>
 800314c:	2b01      	cmp	r3, #1
 800314e:	d00e      	beq.n	800316e <UART_SetConfig+0xea>
 8003150:	e01b      	b.n	800318a <UART_SetConfig+0x106>
 8003152:	231b      	movs	r3, #27
 8003154:	2220      	movs	r2, #32
 8003156:	189b      	adds	r3, r3, r2
 8003158:	19db      	adds	r3, r3, r7
 800315a:	2200      	movs	r2, #0
 800315c:	701a      	strb	r2, [r3, #0]
 800315e:	e0b4      	b.n	80032ca <UART_SetConfig+0x246>
 8003160:	231b      	movs	r3, #27
 8003162:	2220      	movs	r2, #32
 8003164:	189b      	adds	r3, r3, r2
 8003166:	19db      	adds	r3, r3, r7
 8003168:	2202      	movs	r2, #2
 800316a:	701a      	strb	r2, [r3, #0]
 800316c:	e0ad      	b.n	80032ca <UART_SetConfig+0x246>
 800316e:	231b      	movs	r3, #27
 8003170:	2220      	movs	r2, #32
 8003172:	189b      	adds	r3, r3, r2
 8003174:	19db      	adds	r3, r3, r7
 8003176:	2204      	movs	r2, #4
 8003178:	701a      	strb	r2, [r3, #0]
 800317a:	e0a6      	b.n	80032ca <UART_SetConfig+0x246>
 800317c:	231b      	movs	r3, #27
 800317e:	2220      	movs	r2, #32
 8003180:	189b      	adds	r3, r3, r2
 8003182:	19db      	adds	r3, r3, r7
 8003184:	2208      	movs	r2, #8
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e09f      	b.n	80032ca <UART_SetConfig+0x246>
 800318a:	231b      	movs	r3, #27
 800318c:	2220      	movs	r2, #32
 800318e:	189b      	adds	r3, r3, r2
 8003190:	19db      	adds	r3, r3, r7
 8003192:	2210      	movs	r2, #16
 8003194:	701a      	strb	r2, [r3, #0]
 8003196:	e098      	b.n	80032ca <UART_SetConfig+0x246>
 8003198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a7b      	ldr	r2, [pc, #492]	; (800338c <UART_SetConfig+0x308>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d131      	bne.n	8003206 <UART_SetConfig+0x182>
 80031a2:	4b79      	ldr	r3, [pc, #484]	; (8003388 <UART_SetConfig+0x304>)
 80031a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a6:	220c      	movs	r2, #12
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b0c      	cmp	r3, #12
 80031ac:	d01d      	beq.n	80031ea <UART_SetConfig+0x166>
 80031ae:	d823      	bhi.n	80031f8 <UART_SetConfig+0x174>
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d00c      	beq.n	80031ce <UART_SetConfig+0x14a>
 80031b4:	d820      	bhi.n	80031f8 <UART_SetConfig+0x174>
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d002      	beq.n	80031c0 <UART_SetConfig+0x13c>
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d00e      	beq.n	80031dc <UART_SetConfig+0x158>
 80031be:	e01b      	b.n	80031f8 <UART_SetConfig+0x174>
 80031c0:	231b      	movs	r3, #27
 80031c2:	2220      	movs	r2, #32
 80031c4:	189b      	adds	r3, r3, r2
 80031c6:	19db      	adds	r3, r3, r7
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e07d      	b.n	80032ca <UART_SetConfig+0x246>
 80031ce:	231b      	movs	r3, #27
 80031d0:	2220      	movs	r2, #32
 80031d2:	189b      	adds	r3, r3, r2
 80031d4:	19db      	adds	r3, r3, r7
 80031d6:	2202      	movs	r2, #2
 80031d8:	701a      	strb	r2, [r3, #0]
 80031da:	e076      	b.n	80032ca <UART_SetConfig+0x246>
 80031dc:	231b      	movs	r3, #27
 80031de:	2220      	movs	r2, #32
 80031e0:	189b      	adds	r3, r3, r2
 80031e2:	19db      	adds	r3, r3, r7
 80031e4:	2204      	movs	r2, #4
 80031e6:	701a      	strb	r2, [r3, #0]
 80031e8:	e06f      	b.n	80032ca <UART_SetConfig+0x246>
 80031ea:	231b      	movs	r3, #27
 80031ec:	2220      	movs	r2, #32
 80031ee:	189b      	adds	r3, r3, r2
 80031f0:	19db      	adds	r3, r3, r7
 80031f2:	2208      	movs	r2, #8
 80031f4:	701a      	strb	r2, [r3, #0]
 80031f6:	e068      	b.n	80032ca <UART_SetConfig+0x246>
 80031f8:	231b      	movs	r3, #27
 80031fa:	2220      	movs	r2, #32
 80031fc:	189b      	adds	r3, r3, r2
 80031fe:	19db      	adds	r3, r3, r7
 8003200:	2210      	movs	r2, #16
 8003202:	701a      	strb	r2, [r3, #0]
 8003204:	e061      	b.n	80032ca <UART_SetConfig+0x246>
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a61      	ldr	r2, [pc, #388]	; (8003390 <UART_SetConfig+0x30c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d106      	bne.n	800321e <UART_SetConfig+0x19a>
 8003210:	231b      	movs	r3, #27
 8003212:	2220      	movs	r2, #32
 8003214:	189b      	adds	r3, r3, r2
 8003216:	19db      	adds	r3, r3, r7
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
 800321c:	e055      	b.n	80032ca <UART_SetConfig+0x246>
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a5c      	ldr	r2, [pc, #368]	; (8003394 <UART_SetConfig+0x310>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d106      	bne.n	8003236 <UART_SetConfig+0x1b2>
 8003228:	231b      	movs	r3, #27
 800322a:	2220      	movs	r2, #32
 800322c:	189b      	adds	r3, r3, r2
 800322e:	19db      	adds	r3, r3, r7
 8003230:	2200      	movs	r2, #0
 8003232:	701a      	strb	r2, [r3, #0]
 8003234:	e049      	b.n	80032ca <UART_SetConfig+0x246>
 8003236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a50      	ldr	r2, [pc, #320]	; (800337c <UART_SetConfig+0x2f8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d13e      	bne.n	80032be <UART_SetConfig+0x23a>
 8003240:	4b51      	ldr	r3, [pc, #324]	; (8003388 <UART_SetConfig+0x304>)
 8003242:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003244:	23c0      	movs	r3, #192	; 0xc0
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	4013      	ands	r3, r2
 800324a:	22c0      	movs	r2, #192	; 0xc0
 800324c:	0112      	lsls	r2, r2, #4
 800324e:	4293      	cmp	r3, r2
 8003250:	d027      	beq.n	80032a2 <UART_SetConfig+0x21e>
 8003252:	22c0      	movs	r2, #192	; 0xc0
 8003254:	0112      	lsls	r2, r2, #4
 8003256:	4293      	cmp	r3, r2
 8003258:	d82a      	bhi.n	80032b0 <UART_SetConfig+0x22c>
 800325a:	2280      	movs	r2, #128	; 0x80
 800325c:	0112      	lsls	r2, r2, #4
 800325e:	4293      	cmp	r3, r2
 8003260:	d011      	beq.n	8003286 <UART_SetConfig+0x202>
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	0112      	lsls	r2, r2, #4
 8003266:	4293      	cmp	r3, r2
 8003268:	d822      	bhi.n	80032b0 <UART_SetConfig+0x22c>
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <UART_SetConfig+0x1f4>
 800326e:	2280      	movs	r2, #128	; 0x80
 8003270:	00d2      	lsls	r2, r2, #3
 8003272:	4293      	cmp	r3, r2
 8003274:	d00e      	beq.n	8003294 <UART_SetConfig+0x210>
 8003276:	e01b      	b.n	80032b0 <UART_SetConfig+0x22c>
 8003278:	231b      	movs	r3, #27
 800327a:	2220      	movs	r2, #32
 800327c:	189b      	adds	r3, r3, r2
 800327e:	19db      	adds	r3, r3, r7
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
 8003284:	e021      	b.n	80032ca <UART_SetConfig+0x246>
 8003286:	231b      	movs	r3, #27
 8003288:	2220      	movs	r2, #32
 800328a:	189b      	adds	r3, r3, r2
 800328c:	19db      	adds	r3, r3, r7
 800328e:	2202      	movs	r2, #2
 8003290:	701a      	strb	r2, [r3, #0]
 8003292:	e01a      	b.n	80032ca <UART_SetConfig+0x246>
 8003294:	231b      	movs	r3, #27
 8003296:	2220      	movs	r2, #32
 8003298:	189b      	adds	r3, r3, r2
 800329a:	19db      	adds	r3, r3, r7
 800329c:	2204      	movs	r2, #4
 800329e:	701a      	strb	r2, [r3, #0]
 80032a0:	e013      	b.n	80032ca <UART_SetConfig+0x246>
 80032a2:	231b      	movs	r3, #27
 80032a4:	2220      	movs	r2, #32
 80032a6:	189b      	adds	r3, r3, r2
 80032a8:	19db      	adds	r3, r3, r7
 80032aa:	2208      	movs	r2, #8
 80032ac:	701a      	strb	r2, [r3, #0]
 80032ae:	e00c      	b.n	80032ca <UART_SetConfig+0x246>
 80032b0:	231b      	movs	r3, #27
 80032b2:	2220      	movs	r2, #32
 80032b4:	189b      	adds	r3, r3, r2
 80032b6:	19db      	adds	r3, r3, r7
 80032b8:	2210      	movs	r2, #16
 80032ba:	701a      	strb	r2, [r3, #0]
 80032bc:	e005      	b.n	80032ca <UART_SetConfig+0x246>
 80032be:	231b      	movs	r3, #27
 80032c0:	2220      	movs	r2, #32
 80032c2:	189b      	adds	r3, r3, r2
 80032c4:	19db      	adds	r3, r3, r7
 80032c6:	2210      	movs	r2, #16
 80032c8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a2b      	ldr	r2, [pc, #172]	; (800337c <UART_SetConfig+0x2f8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d000      	beq.n	80032d6 <UART_SetConfig+0x252>
 80032d4:	e0a9      	b.n	800342a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032d6:	231b      	movs	r3, #27
 80032d8:	2220      	movs	r2, #32
 80032da:	189b      	adds	r3, r3, r2
 80032dc:	19db      	adds	r3, r3, r7
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d015      	beq.n	8003310 <UART_SetConfig+0x28c>
 80032e4:	dc18      	bgt.n	8003318 <UART_SetConfig+0x294>
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d00d      	beq.n	8003306 <UART_SetConfig+0x282>
 80032ea:	dc15      	bgt.n	8003318 <UART_SetConfig+0x294>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d002      	beq.n	80032f6 <UART_SetConfig+0x272>
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d005      	beq.n	8003300 <UART_SetConfig+0x27c>
 80032f4:	e010      	b.n	8003318 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032f6:	f7ff f855 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 80032fa:	0003      	movs	r3, r0
 80032fc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032fe:	e014      	b.n	800332a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003300:	4b25      	ldr	r3, [pc, #148]	; (8003398 <UART_SetConfig+0x314>)
 8003302:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003304:	e011      	b.n	800332a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003306:	f7fe ffc1 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800330a:	0003      	movs	r3, r0
 800330c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800330e:	e00c      	b.n	800332a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003310:	2380      	movs	r3, #128	; 0x80
 8003312:	021b      	lsls	r3, r3, #8
 8003314:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003316:	e008      	b.n	800332a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800331c:	231a      	movs	r3, #26
 800331e:	2220      	movs	r2, #32
 8003320:	189b      	adds	r3, r3, r2
 8003322:	19db      	adds	r3, r3, r7
 8003324:	2201      	movs	r2, #1
 8003326:	701a      	strb	r2, [r3, #0]
        break;
 8003328:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800332a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800332c:	2b00      	cmp	r3, #0
 800332e:	d100      	bne.n	8003332 <UART_SetConfig+0x2ae>
 8003330:	e14b      	b.n	80035ca <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003336:	4b19      	ldr	r3, [pc, #100]	; (800339c <UART_SetConfig+0x318>)
 8003338:	0052      	lsls	r2, r2, #1
 800333a:	5ad3      	ldrh	r3, [r2, r3]
 800333c:	0019      	movs	r1, r3
 800333e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003340:	f7fc fef2 	bl	8000128 <__udivsi3>
 8003344:	0003      	movs	r3, r0
 8003346:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	0013      	movs	r3, r2
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	189b      	adds	r3, r3, r2
 8003352:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003354:	429a      	cmp	r2, r3
 8003356:	d305      	bcc.n	8003364 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800335e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003360:	429a      	cmp	r2, r3
 8003362:	d91d      	bls.n	80033a0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003364:	231a      	movs	r3, #26
 8003366:	2220      	movs	r2, #32
 8003368:	189b      	adds	r3, r3, r2
 800336a:	19db      	adds	r3, r3, r7
 800336c:	2201      	movs	r2, #1
 800336e:	701a      	strb	r2, [r3, #0]
 8003370:	e12b      	b.n	80035ca <UART_SetConfig+0x546>
 8003372:	46c0      	nop			; (mov r8, r8)
 8003374:	cfff69f3 	.word	0xcfff69f3
 8003378:	ffffcfff 	.word	0xffffcfff
 800337c:	40008000 	.word	0x40008000
 8003380:	11fff4ff 	.word	0x11fff4ff
 8003384:	40013800 	.word	0x40013800
 8003388:	40021000 	.word	0x40021000
 800338c:	40004400 	.word	0x40004400
 8003390:	40004800 	.word	0x40004800
 8003394:	40004c00 	.word	0x40004c00
 8003398:	00f42400 	.word	0x00f42400
 800339c:	08005430 	.word	0x08005430
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033ac:	4b92      	ldr	r3, [pc, #584]	; (80035f8 <UART_SetConfig+0x574>)
 80033ae:	0052      	lsls	r2, r2, #1
 80033b0:	5ad3      	ldrh	r3, [r2, r3]
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	693a      	ldr	r2, [r7, #16]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	69b8      	ldr	r0, [r7, #24]
 80033be:	69f9      	ldr	r1, [r7, #28]
 80033c0:	f7fd f828 	bl	8000414 <__aeabi_uldivmod>
 80033c4:	0002      	movs	r2, r0
 80033c6:	000b      	movs	r3, r1
 80033c8:	0e11      	lsrs	r1, r2, #24
 80033ca:	021d      	lsls	r5, r3, #8
 80033cc:	430d      	orrs	r5, r1
 80033ce:	0214      	lsls	r4, r2, #8
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	085b      	lsrs	r3, r3, #1
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	2300      	movs	r3, #0
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	68b8      	ldr	r0, [r7, #8]
 80033de:	68f9      	ldr	r1, [r7, #12]
 80033e0:	1900      	adds	r0, r0, r4
 80033e2:	4169      	adcs	r1, r5
 80033e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	603b      	str	r3, [r7, #0]
 80033ea:	2300      	movs	r3, #0
 80033ec:	607b      	str	r3, [r7, #4]
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f7fd f80f 	bl	8000414 <__aeabi_uldivmod>
 80033f6:	0002      	movs	r2, r0
 80033f8:	000b      	movs	r3, r1
 80033fa:	0013      	movs	r3, r2
 80033fc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003400:	23c0      	movs	r3, #192	; 0xc0
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	429a      	cmp	r2, r3
 8003406:	d309      	bcc.n	800341c <UART_SetConfig+0x398>
 8003408:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800340a:	2380      	movs	r3, #128	; 0x80
 800340c:	035b      	lsls	r3, r3, #13
 800340e:	429a      	cmp	r2, r3
 8003410:	d204      	bcs.n	800341c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003418:	60da      	str	r2, [r3, #12]
 800341a:	e0d6      	b.n	80035ca <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800341c:	231a      	movs	r3, #26
 800341e:	2220      	movs	r2, #32
 8003420:	189b      	adds	r3, r3, r2
 8003422:	19db      	adds	r3, r3, r7
 8003424:	2201      	movs	r2, #1
 8003426:	701a      	strb	r2, [r3, #0]
 8003428:	e0cf      	b.n	80035ca <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342c:	69da      	ldr	r2, [r3, #28]
 800342e:	2380      	movs	r3, #128	; 0x80
 8003430:	021b      	lsls	r3, r3, #8
 8003432:	429a      	cmp	r2, r3
 8003434:	d000      	beq.n	8003438 <UART_SetConfig+0x3b4>
 8003436:	e070      	b.n	800351a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003438:	231b      	movs	r3, #27
 800343a:	2220      	movs	r2, #32
 800343c:	189b      	adds	r3, r3, r2
 800343e:	19db      	adds	r3, r3, r7
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b08      	cmp	r3, #8
 8003444:	d015      	beq.n	8003472 <UART_SetConfig+0x3ee>
 8003446:	dc18      	bgt.n	800347a <UART_SetConfig+0x3f6>
 8003448:	2b04      	cmp	r3, #4
 800344a:	d00d      	beq.n	8003468 <UART_SetConfig+0x3e4>
 800344c:	dc15      	bgt.n	800347a <UART_SetConfig+0x3f6>
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <UART_SetConfig+0x3d4>
 8003452:	2b02      	cmp	r3, #2
 8003454:	d005      	beq.n	8003462 <UART_SetConfig+0x3de>
 8003456:	e010      	b.n	800347a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003458:	f7fe ffa4 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 800345c:	0003      	movs	r3, r0
 800345e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003460:	e014      	b.n	800348c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003462:	4b66      	ldr	r3, [pc, #408]	; (80035fc <UART_SetConfig+0x578>)
 8003464:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003466:	e011      	b.n	800348c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003468:	f7fe ff10 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800346c:	0003      	movs	r3, r0
 800346e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003470:	e00c      	b.n	800348c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003472:	2380      	movs	r3, #128	; 0x80
 8003474:	021b      	lsls	r3, r3, #8
 8003476:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003478:	e008      	b.n	800348c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800347a:	2300      	movs	r3, #0
 800347c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800347e:	231a      	movs	r3, #26
 8003480:	2220      	movs	r2, #32
 8003482:	189b      	adds	r3, r3, r2
 8003484:	19db      	adds	r3, r3, r7
 8003486:	2201      	movs	r2, #1
 8003488:	701a      	strb	r2, [r3, #0]
        break;
 800348a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800348c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800348e:	2b00      	cmp	r3, #0
 8003490:	d100      	bne.n	8003494 <UART_SetConfig+0x410>
 8003492:	e09a      	b.n	80035ca <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003498:	4b57      	ldr	r3, [pc, #348]	; (80035f8 <UART_SetConfig+0x574>)
 800349a:	0052      	lsls	r2, r2, #1
 800349c:	5ad3      	ldrh	r3, [r2, r3]
 800349e:	0019      	movs	r1, r3
 80034a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80034a2:	f7fc fe41 	bl	8000128 <__udivsi3>
 80034a6:	0003      	movs	r3, r0
 80034a8:	005a      	lsls	r2, r3, #1
 80034aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	085b      	lsrs	r3, r3, #1
 80034b0:	18d2      	adds	r2, r2, r3
 80034b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	0019      	movs	r1, r3
 80034b8:	0010      	movs	r0, r2
 80034ba:	f7fc fe35 	bl	8000128 <__udivsi3>
 80034be:	0003      	movs	r3, r0
 80034c0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c4:	2b0f      	cmp	r3, #15
 80034c6:	d921      	bls.n	800350c <UART_SetConfig+0x488>
 80034c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ca:	2380      	movs	r3, #128	; 0x80
 80034cc:	025b      	lsls	r3, r3, #9
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d21c      	bcs.n	800350c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	200e      	movs	r0, #14
 80034d8:	2420      	movs	r4, #32
 80034da:	1903      	adds	r3, r0, r4
 80034dc:	19db      	adds	r3, r3, r7
 80034de:	210f      	movs	r1, #15
 80034e0:	438a      	bics	r2, r1
 80034e2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e6:	085b      	lsrs	r3, r3, #1
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	2207      	movs	r2, #7
 80034ec:	4013      	ands	r3, r2
 80034ee:	b299      	uxth	r1, r3
 80034f0:	1903      	adds	r3, r0, r4
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	1902      	adds	r2, r0, r4
 80034f6:	19d2      	adds	r2, r2, r7
 80034f8:	8812      	ldrh	r2, [r2, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80034fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	1902      	adds	r2, r0, r4
 8003504:	19d2      	adds	r2, r2, r7
 8003506:	8812      	ldrh	r2, [r2, #0]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	e05e      	b.n	80035ca <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800350c:	231a      	movs	r3, #26
 800350e:	2220      	movs	r2, #32
 8003510:	189b      	adds	r3, r3, r2
 8003512:	19db      	adds	r3, r3, r7
 8003514:	2201      	movs	r2, #1
 8003516:	701a      	strb	r2, [r3, #0]
 8003518:	e057      	b.n	80035ca <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800351a:	231b      	movs	r3, #27
 800351c:	2220      	movs	r2, #32
 800351e:	189b      	adds	r3, r3, r2
 8003520:	19db      	adds	r3, r3, r7
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b08      	cmp	r3, #8
 8003526:	d015      	beq.n	8003554 <UART_SetConfig+0x4d0>
 8003528:	dc18      	bgt.n	800355c <UART_SetConfig+0x4d8>
 800352a:	2b04      	cmp	r3, #4
 800352c:	d00d      	beq.n	800354a <UART_SetConfig+0x4c6>
 800352e:	dc15      	bgt.n	800355c <UART_SetConfig+0x4d8>
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <UART_SetConfig+0x4b6>
 8003534:	2b02      	cmp	r3, #2
 8003536:	d005      	beq.n	8003544 <UART_SetConfig+0x4c0>
 8003538:	e010      	b.n	800355c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800353a:	f7fe ff33 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 800353e:	0003      	movs	r3, r0
 8003540:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003542:	e014      	b.n	800356e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003544:	4b2d      	ldr	r3, [pc, #180]	; (80035fc <UART_SetConfig+0x578>)
 8003546:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003548:	e011      	b.n	800356e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800354a:	f7fe fe9f 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800354e:	0003      	movs	r3, r0
 8003550:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003552:	e00c      	b.n	800356e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800355a:	e008      	b.n	800356e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003560:	231a      	movs	r3, #26
 8003562:	2220      	movs	r2, #32
 8003564:	189b      	adds	r3, r3, r2
 8003566:	19db      	adds	r3, r3, r7
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
        break;
 800356c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800356e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003570:	2b00      	cmp	r3, #0
 8003572:	d02a      	beq.n	80035ca <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003576:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003578:	4b1f      	ldr	r3, [pc, #124]	; (80035f8 <UART_SetConfig+0x574>)
 800357a:	0052      	lsls	r2, r2, #1
 800357c:	5ad3      	ldrh	r3, [r2, r3]
 800357e:	0019      	movs	r1, r3
 8003580:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003582:	f7fc fdd1 	bl	8000128 <__udivsi3>
 8003586:	0003      	movs	r3, r0
 8003588:	001a      	movs	r2, r3
 800358a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	085b      	lsrs	r3, r3, #1
 8003590:	18d2      	adds	r2, r2, r3
 8003592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	0019      	movs	r1, r3
 8003598:	0010      	movs	r0, r2
 800359a:	f7fc fdc5 	bl	8000128 <__udivsi3>
 800359e:	0003      	movs	r3, r0
 80035a0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a4:	2b0f      	cmp	r3, #15
 80035a6:	d90a      	bls.n	80035be <UART_SetConfig+0x53a>
 80035a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035aa:	2380      	movs	r3, #128	; 0x80
 80035ac:	025b      	lsls	r3, r3, #9
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d205      	bcs.n	80035be <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	60da      	str	r2, [r3, #12]
 80035bc:	e005      	b.n	80035ca <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80035be:	231a      	movs	r3, #26
 80035c0:	2220      	movs	r2, #32
 80035c2:	189b      	adds	r3, r3, r2
 80035c4:	19db      	adds	r3, r3, r7
 80035c6:	2201      	movs	r2, #1
 80035c8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	226a      	movs	r2, #106	; 0x6a
 80035ce:	2101      	movs	r1, #1
 80035d0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	2268      	movs	r2, #104	; 0x68
 80035d6:	2101      	movs	r1, #1
 80035d8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	2200      	movs	r2, #0
 80035de:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	2200      	movs	r2, #0
 80035e4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80035e6:	231a      	movs	r3, #26
 80035e8:	2220      	movs	r2, #32
 80035ea:	189b      	adds	r3, r3, r2
 80035ec:	19db      	adds	r3, r3, r7
 80035ee:	781b      	ldrb	r3, [r3, #0]
}
 80035f0:	0018      	movs	r0, r3
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b010      	add	sp, #64	; 0x40
 80035f6:	bdb0      	pop	{r4, r5, r7, pc}
 80035f8:	08005430 	.word	0x08005430
 80035fc:	00f42400 	.word	0x00f42400

08003600 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360c:	2208      	movs	r2, #8
 800360e:	4013      	ands	r3, r2
 8003610:	d00b      	beq.n	800362a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	4a4a      	ldr	r2, [pc, #296]	; (8003744 <UART_AdvFeatureConfig+0x144>)
 800361a:	4013      	ands	r3, r2
 800361c:	0019      	movs	r1, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	2201      	movs	r2, #1
 8003630:	4013      	ands	r3, r2
 8003632:	d00b      	beq.n	800364c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	4a43      	ldr	r2, [pc, #268]	; (8003748 <UART_AdvFeatureConfig+0x148>)
 800363c:	4013      	ands	r3, r2
 800363e:	0019      	movs	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003650:	2202      	movs	r2, #2
 8003652:	4013      	ands	r3, r2
 8003654:	d00b      	beq.n	800366e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	4a3b      	ldr	r2, [pc, #236]	; (800374c <UART_AdvFeatureConfig+0x14c>)
 800365e:	4013      	ands	r3, r2
 8003660:	0019      	movs	r1, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003672:	2204      	movs	r2, #4
 8003674:	4013      	ands	r3, r2
 8003676:	d00b      	beq.n	8003690 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4a34      	ldr	r2, [pc, #208]	; (8003750 <UART_AdvFeatureConfig+0x150>)
 8003680:	4013      	ands	r3, r2
 8003682:	0019      	movs	r1, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003694:	2210      	movs	r2, #16
 8003696:	4013      	ands	r3, r2
 8003698:	d00b      	beq.n	80036b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	4a2c      	ldr	r2, [pc, #176]	; (8003754 <UART_AdvFeatureConfig+0x154>)
 80036a2:	4013      	ands	r3, r2
 80036a4:	0019      	movs	r1, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	2220      	movs	r2, #32
 80036b8:	4013      	ands	r3, r2
 80036ba:	d00b      	beq.n	80036d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	4a25      	ldr	r2, [pc, #148]	; (8003758 <UART_AdvFeatureConfig+0x158>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	0019      	movs	r1, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	2240      	movs	r2, #64	; 0x40
 80036da:	4013      	ands	r3, r2
 80036dc:	d01d      	beq.n	800371a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	4a1d      	ldr	r2, [pc, #116]	; (800375c <UART_AdvFeatureConfig+0x15c>)
 80036e6:	4013      	ands	r3, r2
 80036e8:	0019      	movs	r1, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	035b      	lsls	r3, r3, #13
 80036fe:	429a      	cmp	r2, r3
 8003700:	d10b      	bne.n	800371a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	4a15      	ldr	r2, [pc, #84]	; (8003760 <UART_AdvFeatureConfig+0x160>)
 800370a:	4013      	ands	r3, r2
 800370c:	0019      	movs	r1, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371e:	2280      	movs	r2, #128	; 0x80
 8003720:	4013      	ands	r3, r2
 8003722:	d00b      	beq.n	800373c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	4a0e      	ldr	r2, [pc, #56]	; (8003764 <UART_AdvFeatureConfig+0x164>)
 800372c:	4013      	ands	r3, r2
 800372e:	0019      	movs	r1, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	605a      	str	r2, [r3, #4]
  }
}
 800373c:	46c0      	nop			; (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	b002      	add	sp, #8
 8003742:	bd80      	pop	{r7, pc}
 8003744:	ffff7fff 	.word	0xffff7fff
 8003748:	fffdffff 	.word	0xfffdffff
 800374c:	fffeffff 	.word	0xfffeffff
 8003750:	fffbffff 	.word	0xfffbffff
 8003754:	ffffefff 	.word	0xffffefff
 8003758:	ffffdfff 	.word	0xffffdfff
 800375c:	ffefffff 	.word	0xffefffff
 8003760:	ff9fffff 	.word	0xff9fffff
 8003764:	fff7ffff 	.word	0xfff7ffff

08003768 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b092      	sub	sp, #72	; 0x48
 800376c:	af02      	add	r7, sp, #8
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2290      	movs	r2, #144	; 0x90
 8003774:	2100      	movs	r1, #0
 8003776:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003778:	f7fd fdaa 	bl	80012d0 <HAL_GetTick>
 800377c:	0003      	movs	r3, r0
 800377e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2208      	movs	r2, #8
 8003788:	4013      	ands	r3, r2
 800378a:	2b08      	cmp	r3, #8
 800378c:	d12d      	bne.n	80037ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800378e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003790:	2280      	movs	r2, #128	; 0x80
 8003792:	0391      	lsls	r1, r2, #14
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	4a47      	ldr	r2, [pc, #284]	; (80038b4 <UART_CheckIdleState+0x14c>)
 8003798:	9200      	str	r2, [sp, #0]
 800379a:	2200      	movs	r2, #0
 800379c:	f000 f88e 	bl	80038bc <UART_WaitOnFlagUntilTimeout>
 80037a0:	1e03      	subs	r3, r0, #0
 80037a2:	d022      	beq.n	80037ea <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a4:	f3ef 8310 	mrs	r3, PRIMASK
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80037ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80037ae:	2301      	movs	r3, #1
 80037b0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b4:	f383 8810 	msr	PRIMASK, r3
}
 80037b8:	46c0      	nop			; (mov r8, r8)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2180      	movs	r1, #128	; 0x80
 80037c6:	438a      	bics	r2, r1
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d0:	f383 8810 	msr	PRIMASK, r3
}
 80037d4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2288      	movs	r2, #136	; 0x88
 80037da:	2120      	movs	r1, #32
 80037dc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2284      	movs	r2, #132	; 0x84
 80037e2:	2100      	movs	r1, #0
 80037e4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e060      	b.n	80038ac <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2204      	movs	r2, #4
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d146      	bne.n	8003886 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037fa:	2280      	movs	r2, #128	; 0x80
 80037fc:	03d1      	lsls	r1, r2, #15
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	4a2c      	ldr	r2, [pc, #176]	; (80038b4 <UART_CheckIdleState+0x14c>)
 8003802:	9200      	str	r2, [sp, #0]
 8003804:	2200      	movs	r2, #0
 8003806:	f000 f859 	bl	80038bc <UART_WaitOnFlagUntilTimeout>
 800380a:	1e03      	subs	r3, r0, #0
 800380c:	d03b      	beq.n	8003886 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800380e:	f3ef 8310 	mrs	r3, PRIMASK
 8003812:	60fb      	str	r3, [r7, #12]
  return(result);
 8003814:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003816:	637b      	str	r3, [r7, #52]	; 0x34
 8003818:	2301      	movs	r3, #1
 800381a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	f383 8810 	msr	PRIMASK, r3
}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4922      	ldr	r1, [pc, #136]	; (80038b8 <UART_CheckIdleState+0x150>)
 8003830:	400a      	ands	r2, r1
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003836:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f383 8810 	msr	PRIMASK, r3
}
 800383e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003840:	f3ef 8310 	mrs	r3, PRIMASK
 8003844:	61bb      	str	r3, [r7, #24]
  return(result);
 8003846:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003848:	633b      	str	r3, [r7, #48]	; 0x30
 800384a:	2301      	movs	r3, #1
 800384c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	f383 8810 	msr	PRIMASK, r3
}
 8003854:	46c0      	nop			; (mov r8, r8)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2101      	movs	r1, #1
 8003862:	438a      	bics	r2, r1
 8003864:	609a      	str	r2, [r3, #8]
 8003866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003868:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386a:	6a3b      	ldr	r3, [r7, #32]
 800386c:	f383 8810 	msr	PRIMASK, r3
}
 8003870:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	228c      	movs	r2, #140	; 0x8c
 8003876:	2120      	movs	r1, #32
 8003878:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2284      	movs	r2, #132	; 0x84
 800387e:	2100      	movs	r1, #0
 8003880:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e012      	b.n	80038ac <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2288      	movs	r2, #136	; 0x88
 800388a:	2120      	movs	r1, #32
 800388c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	228c      	movs	r2, #140	; 0x8c
 8003892:	2120      	movs	r1, #32
 8003894:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2284      	movs	r2, #132	; 0x84
 80038a6:	2100      	movs	r1, #0
 80038a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	0018      	movs	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	b010      	add	sp, #64	; 0x40
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	01ffffff 	.word	0x01ffffff
 80038b8:	fffffedf 	.word	0xfffffedf

080038bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	603b      	str	r3, [r7, #0]
 80038c8:	1dfb      	adds	r3, r7, #7
 80038ca:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038cc:	e051      	b.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	3301      	adds	r3, #1
 80038d2:	d04e      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d4:	f7fd fcfc 	bl	80012d0 <HAL_GetTick>
 80038d8:	0002      	movs	r2, r0
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d302      	bcc.n	80038ea <UART_WaitOnFlagUntilTimeout+0x2e>
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e051      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2204      	movs	r2, #4
 80038f6:	4013      	ands	r3, r2
 80038f8:	d03b      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb6>
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	2b80      	cmp	r3, #128	; 0x80
 80038fe:	d038      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b40      	cmp	r3, #64	; 0x40
 8003904:	d035      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	2208      	movs	r2, #8
 800390e:	4013      	ands	r3, r2
 8003910:	2b08      	cmp	r3, #8
 8003912:	d111      	bne.n	8003938 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2208      	movs	r2, #8
 800391a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	0018      	movs	r0, r3
 8003920:	f000 f960 	bl	8003be4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2290      	movs	r2, #144	; 0x90
 8003928:	2108      	movs	r1, #8
 800392a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2284      	movs	r2, #132	; 0x84
 8003930:	2100      	movs	r1, #0
 8003932:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e02c      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	69da      	ldr	r2, [r3, #28]
 800393e:	2380      	movs	r3, #128	; 0x80
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	401a      	ands	r2, r3
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	429a      	cmp	r2, r3
 800394a:	d112      	bne.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2280      	movs	r2, #128	; 0x80
 8003952:	0112      	lsls	r2, r2, #4
 8003954:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	0018      	movs	r0, r3
 800395a:	f000 f943 	bl	8003be4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2290      	movs	r2, #144	; 0x90
 8003962:	2120      	movs	r1, #32
 8003964:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2284      	movs	r2, #132	; 0x84
 800396a:	2100      	movs	r1, #0
 800396c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e00f      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	4013      	ands	r3, r2
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	425a      	negs	r2, r3
 8003982:	4153      	adcs	r3, r2
 8003984:	b2db      	uxtb	r3, r3
 8003986:	001a      	movs	r2, r3
 8003988:	1dfb      	adds	r3, r7, #7
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	429a      	cmp	r2, r3
 800398e:	d09e      	beq.n	80038ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	0018      	movs	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	b004      	add	sp, #16
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b098      	sub	sp, #96	; 0x60
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	1dbb      	adds	r3, r7, #6
 80039a8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	1dba      	adds	r2, r7, #6
 80039b4:	215c      	movs	r1, #92	; 0x5c
 80039b6:	8812      	ldrh	r2, [r2, #0]
 80039b8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1dba      	adds	r2, r7, #6
 80039be:	215e      	movs	r1, #94	; 0x5e
 80039c0:	8812      	ldrh	r2, [r2, #0]
 80039c2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	2380      	movs	r3, #128	; 0x80
 80039d0:	015b      	lsls	r3, r3, #5
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d10d      	bne.n	80039f2 <UART_Start_Receive_IT+0x56>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d104      	bne.n	80039e8 <UART_Start_Receive_IT+0x4c>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2260      	movs	r2, #96	; 0x60
 80039e2:	497b      	ldr	r1, [pc, #492]	; (8003bd0 <UART_Start_Receive_IT+0x234>)
 80039e4:	5299      	strh	r1, [r3, r2]
 80039e6:	e02e      	b.n	8003a46 <UART_Start_Receive_IT+0xaa>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2260      	movs	r2, #96	; 0x60
 80039ec:	21ff      	movs	r1, #255	; 0xff
 80039ee:	5299      	strh	r1, [r3, r2]
 80039f0:	e029      	b.n	8003a46 <UART_Start_Receive_IT+0xaa>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10d      	bne.n	8003a16 <UART_Start_Receive_IT+0x7a>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d104      	bne.n	8003a0c <UART_Start_Receive_IT+0x70>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2260      	movs	r2, #96	; 0x60
 8003a06:	21ff      	movs	r1, #255	; 0xff
 8003a08:	5299      	strh	r1, [r3, r2]
 8003a0a:	e01c      	b.n	8003a46 <UART_Start_Receive_IT+0xaa>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2260      	movs	r2, #96	; 0x60
 8003a10:	217f      	movs	r1, #127	; 0x7f
 8003a12:	5299      	strh	r1, [r3, r2]
 8003a14:	e017      	b.n	8003a46 <UART_Start_Receive_IT+0xaa>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	2380      	movs	r3, #128	; 0x80
 8003a1c:	055b      	lsls	r3, r3, #21
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d10d      	bne.n	8003a3e <UART_Start_Receive_IT+0xa2>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d104      	bne.n	8003a34 <UART_Start_Receive_IT+0x98>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2260      	movs	r2, #96	; 0x60
 8003a2e:	217f      	movs	r1, #127	; 0x7f
 8003a30:	5299      	strh	r1, [r3, r2]
 8003a32:	e008      	b.n	8003a46 <UART_Start_Receive_IT+0xaa>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2260      	movs	r2, #96	; 0x60
 8003a38:	213f      	movs	r1, #63	; 0x3f
 8003a3a:	5299      	strh	r1, [r3, r2]
 8003a3c:	e003      	b.n	8003a46 <UART_Start_Receive_IT+0xaa>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2260      	movs	r2, #96	; 0x60
 8003a42:	2100      	movs	r1, #0
 8003a44:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2290      	movs	r2, #144	; 0x90
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	228c      	movs	r2, #140	; 0x8c
 8003a52:	2122      	movs	r1, #34	; 0x22
 8003a54:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a56:	f3ef 8310 	mrs	r3, PRIMASK
 8003a5a:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8003a5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a60:	2301      	movs	r3, #1
 8003a62:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a66:	f383 8810 	msr	PRIMASK, r3
}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2101      	movs	r1, #1
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	609a      	str	r2, [r3, #8]
 8003a7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a82:	f383 8810 	msr	PRIMASK, r3
}
 8003a86:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003a8c:	2380      	movs	r3, #128	; 0x80
 8003a8e:	059b      	lsls	r3, r3, #22
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d150      	bne.n	8003b36 <UART_Start_Receive_IT+0x19a>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2268      	movs	r2, #104	; 0x68
 8003a98:	5a9b      	ldrh	r3, [r3, r2]
 8003a9a:	1dba      	adds	r2, r7, #6
 8003a9c:	8812      	ldrh	r2, [r2, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d349      	bcc.n	8003b36 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	2380      	movs	r3, #128	; 0x80
 8003aa8:	015b      	lsls	r3, r3, #5
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d107      	bne.n	8003abe <UART_Start_Receive_IT+0x122>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d103      	bne.n	8003abe <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4a46      	ldr	r2, [pc, #280]	; (8003bd4 <UART_Start_Receive_IT+0x238>)
 8003aba:	675a      	str	r2, [r3, #116]	; 0x74
 8003abc:	e002      	b.n	8003ac4 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	4a45      	ldr	r2, [pc, #276]	; (8003bd8 <UART_Start_Receive_IT+0x23c>)
 8003ac2:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d019      	beq.n	8003b00 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003acc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ad0:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ad4:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003adc:	f383 8810 	msr	PRIMASK, r3
}
 8003ae0:	46c0      	nop			; (mov r8, r8)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2180      	movs	r1, #128	; 0x80
 8003aee:	0049      	lsls	r1, r1, #1
 8003af0:	430a      	orrs	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003afa:	f383 8810 	msr	PRIMASK, r3
}
 8003afe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b00:	f3ef 8310 	mrs	r3, PRIMASK
 8003b04:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003b08:	657b      	str	r3, [r7, #84]	; 0x54
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b10:	f383 8810 	msr	PRIMASK, r3
}
 8003b14:	46c0      	nop			; (mov r8, r8)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2180      	movs	r1, #128	; 0x80
 8003b22:	0549      	lsls	r1, r1, #21
 8003b24:	430a      	orrs	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]
 8003b28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b2a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2e:	f383 8810 	msr	PRIMASK, r3
}
 8003b32:	46c0      	nop			; (mov r8, r8)
 8003b34:	e047      	b.n	8003bc6 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	689a      	ldr	r2, [r3, #8]
 8003b3a:	2380      	movs	r3, #128	; 0x80
 8003b3c:	015b      	lsls	r3, r3, #5
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d107      	bne.n	8003b52 <UART_Start_Receive_IT+0x1b6>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d103      	bne.n	8003b52 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	4a23      	ldr	r2, [pc, #140]	; (8003bdc <UART_Start_Receive_IT+0x240>)
 8003b4e:	675a      	str	r2, [r3, #116]	; 0x74
 8003b50:	e002      	b.n	8003b58 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4a22      	ldr	r2, [pc, #136]	; (8003be0 <UART_Start_Receive_IT+0x244>)
 8003b56:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d019      	beq.n	8003b94 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b60:	f3ef 8310 	mrs	r3, PRIMASK
 8003b64:	61fb      	str	r3, [r7, #28]
  return(result);
 8003b66:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003b68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	f383 8810 	msr	PRIMASK, r3
}
 8003b74:	46c0      	nop			; (mov r8, r8)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2190      	movs	r1, #144	; 0x90
 8003b82:	0049      	lsls	r1, r1, #1
 8003b84:	430a      	orrs	r2, r1
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	f383 8810 	msr	PRIMASK, r3
}
 8003b92:	e018      	b.n	8003bc6 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b94:	f3ef 8310 	mrs	r3, PRIMASK
 8003b98:	613b      	str	r3, [r7, #16]
  return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003b9c:	653b      	str	r3, [r7, #80]	; 0x50
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f383 8810 	msr	PRIMASK, r3
}
 8003ba8:	46c0      	nop			; (mov r8, r8)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2120      	movs	r1, #32
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bbc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	f383 8810 	msr	PRIMASK, r3
}
 8003bc4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	0018      	movs	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	b018      	add	sp, #96	; 0x60
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	000001ff 	.word	0x000001ff
 8003bd4:	08004401 	.word	0x08004401
 8003bd8:	080040c1 	.word	0x080040c1
 8003bdc:	08003efd 	.word	0x08003efd
 8003be0:	08003d39 	.word	0x08003d39

08003be4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08e      	sub	sp, #56	; 0x38
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bec:	f3ef 8310 	mrs	r3, PRIMASK
 8003bf0:	617b      	str	r3, [r7, #20]
  return(result);
 8003bf2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003bf4:	637b      	str	r3, [r7, #52]	; 0x34
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	f383 8810 	msr	PRIMASK, r3
}
 8003c00:	46c0      	nop			; (mov r8, r8)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4926      	ldr	r1, [pc, #152]	; (8003ca8 <UART_EndRxTransfer+0xc4>)
 8003c0e:	400a      	ands	r2, r1
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	f383 8810 	msr	PRIMASK, r3
}
 8003c1c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8003c22:	623b      	str	r3, [r7, #32]
  return(result);
 8003c24:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c26:	633b      	str	r3, [r7, #48]	; 0x30
 8003c28:	2301      	movs	r3, #1
 8003c2a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	f383 8810 	msr	PRIMASK, r3
}
 8003c32:	46c0      	nop			; (mov r8, r8)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	491b      	ldr	r1, [pc, #108]	; (8003cac <UART_EndRxTransfer+0xc8>)
 8003c40:	400a      	ands	r2, r1
 8003c42:	609a      	str	r2, [r3, #8]
 8003c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c46:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4a:	f383 8810 	msr	PRIMASK, r3
}
 8003c4e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d118      	bne.n	8003c8a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c58:	f3ef 8310 	mrs	r3, PRIMASK
 8003c5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c5e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c62:	2301      	movs	r3, #1
 8003c64:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f383 8810 	msr	PRIMASK, r3
}
 8003c6c:	46c0      	nop			; (mov r8, r8)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2110      	movs	r1, #16
 8003c7a:	438a      	bics	r2, r1
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f383 8810 	msr	PRIMASK, r3
}
 8003c88:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	228c      	movs	r2, #140	; 0x8c
 8003c8e:	2120      	movs	r1, #32
 8003c90:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003c9e:	46c0      	nop			; (mov r8, r8)
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b00e      	add	sp, #56	; 0x38
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	fffffedf 	.word	0xfffffedf
 8003cac:	effffffe 	.word	0xeffffffe

08003cb0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	225e      	movs	r2, #94	; 0x5e
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2256      	movs	r2, #86	; 0x56
 8003cca:	2100      	movs	r1, #0
 8003ccc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	f7ff f9c3 	bl	800305c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cd6:	46c0      	nop			; (mov r8, r8)
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b004      	add	sp, #16
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b086      	sub	sp, #24
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ce6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cea:	60bb      	str	r3, [r7, #8]
  return(result);
 8003cec:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003cee:	617b      	str	r3, [r7, #20]
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f383 8810 	msr	PRIMASK, r3
}
 8003cfa:	46c0      	nop			; (mov r8, r8)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2140      	movs	r1, #64	; 0x40
 8003d08:	438a      	bics	r2, r1
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f383 8810 	msr	PRIMASK, r3
}
 8003d16:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2288      	movs	r2, #136	; 0x88
 8003d1c:	2120      	movs	r1, #32
 8003d1e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f7ff f987 	bl	800303c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d2e:	46c0      	nop			; (mov r8, r8)
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b006      	add	sp, #24
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b094      	sub	sp, #80	; 0x50
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003d40:	204e      	movs	r0, #78	; 0x4e
 8003d42:	183b      	adds	r3, r7, r0
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	2160      	movs	r1, #96	; 0x60
 8003d48:	5a52      	ldrh	r2, [r2, r1]
 8003d4a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	228c      	movs	r2, #140	; 0x8c
 8003d50:	589b      	ldr	r3, [r3, r2]
 8003d52:	2b22      	cmp	r3, #34	; 0x22
 8003d54:	d000      	beq.n	8003d58 <UART_RxISR_8BIT+0x20>
 8003d56:	e0bf      	b.n	8003ed8 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d5e:	214c      	movs	r1, #76	; 0x4c
 8003d60:	187b      	adds	r3, r7, r1
 8003d62:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003d64:	187b      	adds	r3, r7, r1
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	183b      	adds	r3, r7, r0
 8003d6c:	881b      	ldrh	r3, [r3, #0]
 8003d6e:	b2d9      	uxtb	r1, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d74:	400a      	ands	r2, r1
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d7e:	1c5a      	adds	r2, r3, #1
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	225e      	movs	r2, #94	; 0x5e
 8003d88:	5a9b      	ldrh	r3, [r3, r2]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b299      	uxth	r1, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	225e      	movs	r2, #94	; 0x5e
 8003d94:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	225e      	movs	r2, #94	; 0x5e
 8003d9a:	5a9b      	ldrh	r3, [r3, r2]
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d000      	beq.n	8003da4 <UART_RxISR_8BIT+0x6c>
 8003da2:	e0a1      	b.n	8003ee8 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003da4:	f3ef 8310 	mrs	r3, PRIMASK
 8003da8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003dac:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dae:	2301      	movs	r3, #1
 8003db0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db4:	f383 8810 	msr	PRIMASK, r3
}
 8003db8:	46c0      	nop			; (mov r8, r8)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	494a      	ldr	r1, [pc, #296]	; (8003ef0 <UART_RxISR_8BIT+0x1b8>)
 8003dc6:	400a      	ands	r2, r1
 8003dc8:	601a      	str	r2, [r3, #0]
 8003dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd0:	f383 8810 	msr	PRIMASK, r3
}
 8003dd4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003dda:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dde:	647b      	str	r3, [r7, #68]	; 0x44
 8003de0:	2301      	movs	r3, #1
 8003de2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de6:	f383 8810 	msr	PRIMASK, r3
}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2101      	movs	r1, #1
 8003df8:	438a      	bics	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e02:	f383 8810 	msr	PRIMASK, r3
}
 8003e06:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	228c      	movs	r2, #140	; 0x8c
 8003e0c:	2120      	movs	r1, #32
 8003e0e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a34      	ldr	r2, [pc, #208]	; (8003ef4 <UART_RxISR_8BIT+0x1bc>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d01f      	beq.n	8003e66 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	2380      	movs	r3, #128	; 0x80
 8003e2e:	041b      	lsls	r3, r3, #16
 8003e30:	4013      	ands	r3, r2
 8003e32:	d018      	beq.n	8003e66 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e34:	f3ef 8310 	mrs	r3, PRIMASK
 8003e38:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e3a:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e3c:	643b      	str	r3, [r7, #64]	; 0x40
 8003e3e:	2301      	movs	r3, #1
 8003e40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	f383 8810 	msr	PRIMASK, r3
}
 8003e48:	46c0      	nop			; (mov r8, r8)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4928      	ldr	r1, [pc, #160]	; (8003ef8 <UART_RxISR_8BIT+0x1c0>)
 8003e56:	400a      	ands	r2, r1
 8003e58:	601a      	str	r2, [r3, #0]
 8003e5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e5c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	f383 8810 	msr	PRIMASK, r3
}
 8003e64:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d12f      	bne.n	8003ece <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e74:	f3ef 8310 	mrs	r3, PRIMASK
 8003e78:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e7a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e7e:	2301      	movs	r3, #1
 8003e80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f383 8810 	msr	PRIMASK, r3
}
 8003e88:	46c0      	nop			; (mov r8, r8)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2110      	movs	r1, #16
 8003e96:	438a      	bics	r2, r1
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f383 8810 	msr	PRIMASK, r3
}
 8003ea4:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	2210      	movs	r2, #16
 8003eae:	4013      	ands	r3, r2
 8003eb0:	2b10      	cmp	r3, #16
 8003eb2:	d103      	bne.n	8003ebc <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2210      	movs	r2, #16
 8003eba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	225c      	movs	r2, #92	; 0x5c
 8003ec0:	5a9a      	ldrh	r2, [r3, r2]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	0011      	movs	r1, r2
 8003ec6:	0018      	movs	r0, r3
 8003ec8:	f7ff f8d0 	bl	800306c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ecc:	e00c      	b.n	8003ee8 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f7ff f8bb 	bl	800304c <HAL_UART_RxCpltCallback>
}
 8003ed6:	e007      	b.n	8003ee8 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	699a      	ldr	r2, [r3, #24]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2108      	movs	r1, #8
 8003ee4:	430a      	orrs	r2, r1
 8003ee6:	619a      	str	r2, [r3, #24]
}
 8003ee8:	46c0      	nop			; (mov r8, r8)
 8003eea:	46bd      	mov	sp, r7
 8003eec:	b014      	add	sp, #80	; 0x50
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	fffffedf 	.word	0xfffffedf
 8003ef4:	40008000 	.word	0x40008000
 8003ef8:	fbffffff 	.word	0xfbffffff

08003efc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b094      	sub	sp, #80	; 0x50
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003f04:	204e      	movs	r0, #78	; 0x4e
 8003f06:	183b      	adds	r3, r7, r0
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	2160      	movs	r1, #96	; 0x60
 8003f0c:	5a52      	ldrh	r2, [r2, r1]
 8003f0e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	228c      	movs	r2, #140	; 0x8c
 8003f14:	589b      	ldr	r3, [r3, r2]
 8003f16:	2b22      	cmp	r3, #34	; 0x22
 8003f18:	d000      	beq.n	8003f1c <UART_RxISR_16BIT+0x20>
 8003f1a:	e0bf      	b.n	800409c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f22:	214c      	movs	r1, #76	; 0x4c
 8003f24:	187b      	adds	r3, r7, r1
 8003f26:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f2c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003f2e:	187b      	adds	r3, r7, r1
 8003f30:	183a      	adds	r2, r7, r0
 8003f32:	881b      	ldrh	r3, [r3, #0]
 8003f34:	8812      	ldrh	r2, [r2, #0]
 8003f36:	4013      	ands	r3, r2
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f3c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f42:	1c9a      	adds	r2, r3, #2
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	225e      	movs	r2, #94	; 0x5e
 8003f4c:	5a9b      	ldrh	r3, [r3, r2]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	3b01      	subs	r3, #1
 8003f52:	b299      	uxth	r1, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	225e      	movs	r2, #94	; 0x5e
 8003f58:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	225e      	movs	r2, #94	; 0x5e
 8003f5e:	5a9b      	ldrh	r3, [r3, r2]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d000      	beq.n	8003f68 <UART_RxISR_16BIT+0x6c>
 8003f66:	e0a1      	b.n	80040ac <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f68:	f3ef 8310 	mrs	r3, PRIMASK
 8003f6c:	623b      	str	r3, [r7, #32]
  return(result);
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f70:	647b      	str	r3, [r7, #68]	; 0x44
 8003f72:	2301      	movs	r3, #1
 8003f74:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	f383 8810 	msr	PRIMASK, r3
}
 8003f7c:	46c0      	nop			; (mov r8, r8)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	494a      	ldr	r1, [pc, #296]	; (80040b4 <UART_RxISR_16BIT+0x1b8>)
 8003f8a:	400a      	ands	r2, r1
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f90:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f94:	f383 8810 	msr	PRIMASK, r3
}
 8003f98:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f9a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa2:	643b      	str	r3, [r7, #64]	; 0x40
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003faa:	f383 8810 	msr	PRIMASK, r3
}
 8003fae:	46c0      	nop			; (mov r8, r8)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2101      	movs	r1, #1
 8003fbc:	438a      	bics	r2, r1
 8003fbe:	609a      	str	r2, [r3, #8]
 8003fc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fc2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fc6:	f383 8810 	msr	PRIMASK, r3
}
 8003fca:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	228c      	movs	r2, #140	; 0x8c
 8003fd0:	2120      	movs	r1, #32
 8003fd2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a34      	ldr	r2, [pc, #208]	; (80040b8 <UART_RxISR_16BIT+0x1bc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d01f      	beq.n	800402a <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	2380      	movs	r3, #128	; 0x80
 8003ff2:	041b      	lsls	r3, r3, #16
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	d018      	beq.n	800402a <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8003ffc:	617b      	str	r3, [r7, #20]
  return(result);
 8003ffe:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004000:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004002:	2301      	movs	r3, #1
 8004004:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	f383 8810 	msr	PRIMASK, r3
}
 800400c:	46c0      	nop			; (mov r8, r8)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4928      	ldr	r1, [pc, #160]	; (80040bc <UART_RxISR_16BIT+0x1c0>)
 800401a:	400a      	ands	r2, r1
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004020:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	f383 8810 	msr	PRIMASK, r3
}
 8004028:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800402e:	2b01      	cmp	r3, #1
 8004030:	d12f      	bne.n	8004092 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004038:	f3ef 8310 	mrs	r3, PRIMASK
 800403c:	60bb      	str	r3, [r7, #8]
  return(result);
 800403e:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004040:	63bb      	str	r3, [r7, #56]	; 0x38
 8004042:	2301      	movs	r3, #1
 8004044:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f383 8810 	msr	PRIMASK, r3
}
 800404c:	46c0      	nop			; (mov r8, r8)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2110      	movs	r1, #16
 800405a:	438a      	bics	r2, r1
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004060:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f383 8810 	msr	PRIMASK, r3
}
 8004068:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	2210      	movs	r2, #16
 8004072:	4013      	ands	r3, r2
 8004074:	2b10      	cmp	r3, #16
 8004076:	d103      	bne.n	8004080 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2210      	movs	r2, #16
 800407e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	225c      	movs	r2, #92	; 0x5c
 8004084:	5a9a      	ldrh	r2, [r3, r2]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	0011      	movs	r1, r2
 800408a:	0018      	movs	r0, r3
 800408c:	f7fe ffee 	bl	800306c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004090:	e00c      	b.n	80040ac <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	0018      	movs	r0, r3
 8004096:	f7fe ffd9 	bl	800304c <HAL_UART_RxCpltCallback>
}
 800409a:	e007      	b.n	80040ac <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699a      	ldr	r2, [r3, #24]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2108      	movs	r1, #8
 80040a8:	430a      	orrs	r2, r1
 80040aa:	619a      	str	r2, [r3, #24]
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b014      	add	sp, #80	; 0x50
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	fffffedf 	.word	0xfffffedf
 80040b8:	40008000 	.word	0x40008000
 80040bc:	fbffffff 	.word	0xfbffffff

080040c0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b0a0      	sub	sp, #128	; 0x80
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80040c8:	237a      	movs	r3, #122	; 0x7a
 80040ca:	18fb      	adds	r3, r7, r3
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	2160      	movs	r1, #96	; 0x60
 80040d0:	5a52      	ldrh	r2, [r2, r1]
 80040d2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	673b      	str	r3, [r7, #112]	; 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	228c      	movs	r2, #140	; 0x8c
 80040f0:	589b      	ldr	r3, [r3, r2]
 80040f2:	2b22      	cmp	r3, #34	; 0x22
 80040f4:	d000      	beq.n	80040f8 <UART_RxISR_8BIT_FIFOEN+0x38>
 80040f6:	e16a      	b.n	80043ce <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80040f8:	236e      	movs	r3, #110	; 0x6e
 80040fa:	18fb      	adds	r3, r7, r3
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	2168      	movs	r1, #104	; 0x68
 8004100:	5a52      	ldrh	r2, [r2, r1]
 8004102:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004104:	e111      	b.n	800432a <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800410c:	216c      	movs	r1, #108	; 0x6c
 800410e:	187b      	adds	r3, r7, r1
 8004110:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004112:	187b      	adds	r3, r7, r1
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	b2da      	uxtb	r2, r3
 8004118:	237a      	movs	r3, #122	; 0x7a
 800411a:	18fb      	adds	r3, r7, r3
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	b2d9      	uxtb	r1, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004124:	400a      	ands	r2, r1
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	1c5a      	adds	r2, r3, #1
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	225e      	movs	r2, #94	; 0x5e
 8004138:	5a9b      	ldrh	r3, [r3, r2]
 800413a:	b29b      	uxth	r3, r3
 800413c:	3b01      	subs	r3, #1
 800413e:	b299      	uxth	r1, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	225e      	movs	r2, #94	; 0x5e
 8004144:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	67fb      	str	r3, [r7, #124]	; 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800414e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004150:	2207      	movs	r2, #7
 8004152:	4013      	ands	r3, r2
 8004154:	d049      	beq.n	80041ea <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004156:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004158:	2201      	movs	r2, #1
 800415a:	4013      	ands	r3, r2
 800415c:	d010      	beq.n	8004180 <UART_RxISR_8BIT_FIFOEN+0xc0>
 800415e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004160:	2380      	movs	r3, #128	; 0x80
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	4013      	ands	r3, r2
 8004166:	d00b      	beq.n	8004180 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2201      	movs	r2, #1
 800416e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2290      	movs	r2, #144	; 0x90
 8004174:	589b      	ldr	r3, [r3, r2]
 8004176:	2201      	movs	r2, #1
 8004178:	431a      	orrs	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2190      	movs	r1, #144	; 0x90
 800417e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004180:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004182:	2202      	movs	r2, #2
 8004184:	4013      	ands	r3, r2
 8004186:	d00f      	beq.n	80041a8 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8004188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800418a:	2201      	movs	r2, #1
 800418c:	4013      	ands	r3, r2
 800418e:	d00b      	beq.n	80041a8 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2202      	movs	r2, #2
 8004196:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2290      	movs	r2, #144	; 0x90
 800419c:	589b      	ldr	r3, [r3, r2]
 800419e:	2204      	movs	r2, #4
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2190      	movs	r1, #144	; 0x90
 80041a6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041aa:	2204      	movs	r2, #4
 80041ac:	4013      	ands	r3, r2
 80041ae:	d00f      	beq.n	80041d0 <UART_RxISR_8BIT_FIFOEN+0x110>
 80041b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041b2:	2201      	movs	r2, #1
 80041b4:	4013      	ands	r3, r2
 80041b6:	d00b      	beq.n	80041d0 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2204      	movs	r2, #4
 80041be:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2290      	movs	r2, #144	; 0x90
 80041c4:	589b      	ldr	r3, [r3, r2]
 80041c6:	2202      	movs	r2, #2
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2190      	movs	r1, #144	; 0x90
 80041ce:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2290      	movs	r2, #144	; 0x90
 80041d4:	589b      	ldr	r3, [r3, r2]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d007      	beq.n	80041ea <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	0018      	movs	r0, r3
 80041de:	f7fe ff3d 	bl	800305c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2290      	movs	r2, #144	; 0x90
 80041e6:	2100      	movs	r1, #0
 80041e8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	225e      	movs	r2, #94	; 0x5e
 80041ee:	5a9b      	ldrh	r3, [r3, r2]
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d000      	beq.n	80041f8 <UART_RxISR_8BIT_FIFOEN+0x138>
 80041f6:	e098      	b.n	800432a <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041f8:	f3ef 8310 	mrs	r3, PRIMASK
 80041fc:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 80041fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004200:	66bb      	str	r3, [r7, #104]	; 0x68
 8004202:	2301      	movs	r3, #1
 8004204:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004208:	f383 8810 	msr	PRIMASK, r3
}
 800420c:	46c0      	nop			; (mov r8, r8)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4973      	ldr	r1, [pc, #460]	; (80043e8 <UART_RxISR_8BIT_FIFOEN+0x328>)
 800421a:	400a      	ands	r2, r1
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004220:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004224:	f383 8810 	msr	PRIMASK, r3
}
 8004228:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800422a:	f3ef 8310 	mrs	r3, PRIMASK
 800422e:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8004230:	6c7b      	ldr	r3, [r7, #68]	; 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004232:	667b      	str	r3, [r7, #100]	; 0x64
 8004234:	2301      	movs	r3, #1
 8004236:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004238:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800423a:	f383 8810 	msr	PRIMASK, r3
}
 800423e:	46c0      	nop			; (mov r8, r8)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4968      	ldr	r1, [pc, #416]	; (80043ec <UART_RxISR_8BIT_FIFOEN+0x32c>)
 800424c:	400a      	ands	r2, r1
 800424e:	609a      	str	r2, [r3, #8]
 8004250:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004252:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004256:	f383 8810 	msr	PRIMASK, r3
}
 800425a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	228c      	movs	r2, #140	; 0x8c
 8004260:	2120      	movs	r1, #32
 8004262:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a5e      	ldr	r2, [pc, #376]	; (80043f0 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d01f      	beq.n	80042ba <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	2380      	movs	r3, #128	; 0x80
 8004282:	041b      	lsls	r3, r3, #16
 8004284:	4013      	ands	r3, r2
 8004286:	d018      	beq.n	80042ba <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004288:	f3ef 8310 	mrs	r3, PRIMASK
 800428c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800428e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004290:	663b      	str	r3, [r7, #96]	; 0x60
 8004292:	2301      	movs	r3, #1
 8004294:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004298:	f383 8810 	msr	PRIMASK, r3
}
 800429c:	46c0      	nop			; (mov r8, r8)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4952      	ldr	r1, [pc, #328]	; (80043f4 <UART_RxISR_8BIT_FIFOEN+0x334>)
 80042aa:	400a      	ands	r2, r1
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042b0:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b4:	f383 8810 	msr	PRIMASK, r3
}
 80042b8:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d12f      	bne.n	8004322 <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042c8:	f3ef 8310 	mrs	r3, PRIMASK
 80042cc:	623b      	str	r3, [r7, #32]
  return(result);
 80042ce:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042d2:	2301      	movs	r3, #1
 80042d4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	f383 8810 	msr	PRIMASK, r3
}
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2110      	movs	r1, #16
 80042ea:	438a      	bics	r2, r1
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f4:	f383 8810 	msr	PRIMASK, r3
}
 80042f8:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	2210      	movs	r2, #16
 8004302:	4013      	ands	r3, r2
 8004304:	2b10      	cmp	r3, #16
 8004306:	d103      	bne.n	8004310 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2210      	movs	r2, #16
 800430e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	225c      	movs	r2, #92	; 0x5c
 8004314:	5a9a      	ldrh	r2, [r3, r2]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	0011      	movs	r1, r2
 800431a:	0018      	movs	r0, r3
 800431c:	f7fe fea6 	bl	800306c <HAL_UARTEx_RxEventCallback>
 8004320:	e003      	b.n	800432a <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	0018      	movs	r0, r3
 8004326:	f7fe fe91 	bl	800304c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800432a:	236e      	movs	r3, #110	; 0x6e
 800432c:	18fb      	adds	r3, r7, r3
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d004      	beq.n	800433e <UART_RxISR_8BIT_FIFOEN+0x27e>
 8004334:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004336:	2220      	movs	r2, #32
 8004338:	4013      	ands	r3, r2
 800433a:	d000      	beq.n	800433e <UART_RxISR_8BIT_FIFOEN+0x27e>
 800433c:	e6e3      	b.n	8004106 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800433e:	205a      	movs	r0, #90	; 0x5a
 8004340:	183b      	adds	r3, r7, r0
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	215e      	movs	r1, #94	; 0x5e
 8004346:	5a52      	ldrh	r2, [r2, r1]
 8004348:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800434a:	0001      	movs	r1, r0
 800434c:	187b      	adds	r3, r7, r1
 800434e:	881b      	ldrh	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d044      	beq.n	80043de <UART_RxISR_8BIT_FIFOEN+0x31e>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2268      	movs	r2, #104	; 0x68
 8004358:	5a9b      	ldrh	r3, [r3, r2]
 800435a:	187a      	adds	r2, r7, r1
 800435c:	8812      	ldrh	r2, [r2, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d23d      	bcs.n	80043de <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004362:	f3ef 8310 	mrs	r3, PRIMASK
 8004366:	60bb      	str	r3, [r7, #8]
  return(result);
 8004368:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800436a:	657b      	str	r3, [r7, #84]	; 0x54
 800436c:	2301      	movs	r3, #1
 800436e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f383 8810 	msr	PRIMASK, r3
}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	491d      	ldr	r1, [pc, #116]	; (80043f8 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8004384:	400a      	ands	r2, r1
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800438a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	f383 8810 	msr	PRIMASK, r3
}
 8004392:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a19      	ldr	r2, [pc, #100]	; (80043fc <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8004398:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800439a:	f3ef 8310 	mrs	r3, PRIMASK
 800439e:	617b      	str	r3, [r7, #20]
  return(result);
 80043a0:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80043a2:	653b      	str	r3, [r7, #80]	; 0x50
 80043a4:	2301      	movs	r3, #1
 80043a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	f383 8810 	msr	PRIMASK, r3
}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2120      	movs	r1, #32
 80043bc:	430a      	orrs	r2, r1
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	f383 8810 	msr	PRIMASK, r3
}
 80043ca:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043cc:	e007      	b.n	80043de <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699a      	ldr	r2, [r3, #24]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2108      	movs	r1, #8
 80043da:	430a      	orrs	r2, r1
 80043dc:	619a      	str	r2, [r3, #24]
}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	46bd      	mov	sp, r7
 80043e2:	b020      	add	sp, #128	; 0x80
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	fffffeff 	.word	0xfffffeff
 80043ec:	effffffe 	.word	0xeffffffe
 80043f0:	40008000 	.word	0x40008000
 80043f4:	fbffffff 	.word	0xfbffffff
 80043f8:	efffffff 	.word	0xefffffff
 80043fc:	08003d39 	.word	0x08003d39

08004400 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b0a2      	sub	sp, #136	; 0x88
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004408:	2382      	movs	r3, #130	; 0x82
 800440a:	18fb      	adds	r3, r7, r3
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	2160      	movs	r1, #96	; 0x60
 8004410:	5a52      	ldrh	r2, [r2, r1]
 8004412:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	2284      	movs	r2, #132	; 0x84
 800441c:	18ba      	adds	r2, r7, r2
 800441e:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	228c      	movs	r2, #140	; 0x8c
 8004434:	589b      	ldr	r3, [r3, r2]
 8004436:	2b22      	cmp	r3, #34	; 0x22
 8004438:	d000      	beq.n	800443c <UART_RxISR_16BIT_FIFOEN+0x3c>
 800443a:	e174      	b.n	8004726 <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800443c:	2376      	movs	r3, #118	; 0x76
 800443e:	18fb      	adds	r3, r7, r3
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	2168      	movs	r1, #104	; 0x68
 8004444:	5a52      	ldrh	r2, [r2, r1]
 8004446:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004448:	e119      	b.n	800467e <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004450:	2174      	movs	r1, #116	; 0x74
 8004452:	187b      	adds	r3, r7, r1
 8004454:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800445a:	673b      	str	r3, [r7, #112]	; 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 800445c:	187b      	adds	r3, r7, r1
 800445e:	2282      	movs	r2, #130	; 0x82
 8004460:	18ba      	adds	r2, r7, r2
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	8812      	ldrh	r2, [r2, #0]
 8004466:	4013      	ands	r3, r2
 8004468:	b29a      	uxth	r2, r3
 800446a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800446c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004472:	1c9a      	adds	r2, r3, #2
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	225e      	movs	r2, #94	; 0x5e
 800447c:	5a9b      	ldrh	r3, [r3, r2]
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b299      	uxth	r1, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	225e      	movs	r2, #94	; 0x5e
 8004488:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69db      	ldr	r3, [r3, #28]
 8004490:	2184      	movs	r1, #132	; 0x84
 8004492:	187a      	adds	r2, r7, r1
 8004494:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004496:	187b      	adds	r3, r7, r1
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2207      	movs	r2, #7
 800449c:	4013      	ands	r3, r2
 800449e:	d04e      	beq.n	800453e <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80044a0:	187b      	adds	r3, r7, r1
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2201      	movs	r2, #1
 80044a6:	4013      	ands	r3, r2
 80044a8:	d010      	beq.n	80044cc <UART_RxISR_16BIT_FIFOEN+0xcc>
 80044aa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80044ac:	2380      	movs	r3, #128	; 0x80
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	4013      	ands	r3, r2
 80044b2:	d00b      	beq.n	80044cc <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2201      	movs	r2, #1
 80044ba:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2290      	movs	r2, #144	; 0x90
 80044c0:	589b      	ldr	r3, [r3, r2]
 80044c2:	2201      	movs	r2, #1
 80044c4:	431a      	orrs	r2, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2190      	movs	r1, #144	; 0x90
 80044ca:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044cc:	2384      	movs	r3, #132	; 0x84
 80044ce:	18fb      	adds	r3, r7, r3
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2202      	movs	r2, #2
 80044d4:	4013      	ands	r3, r2
 80044d6:	d00f      	beq.n	80044f8 <UART_RxISR_16BIT_FIFOEN+0xf8>
 80044d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044da:	2201      	movs	r2, #1
 80044dc:	4013      	ands	r3, r2
 80044de:	d00b      	beq.n	80044f8 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2202      	movs	r2, #2
 80044e6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2290      	movs	r2, #144	; 0x90
 80044ec:	589b      	ldr	r3, [r3, r2]
 80044ee:	2204      	movs	r2, #4
 80044f0:	431a      	orrs	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2190      	movs	r1, #144	; 0x90
 80044f6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044f8:	2384      	movs	r3, #132	; 0x84
 80044fa:	18fb      	adds	r3, r7, r3
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2204      	movs	r2, #4
 8004500:	4013      	ands	r3, r2
 8004502:	d00f      	beq.n	8004524 <UART_RxISR_16BIT_FIFOEN+0x124>
 8004504:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004506:	2201      	movs	r2, #1
 8004508:	4013      	ands	r3, r2
 800450a:	d00b      	beq.n	8004524 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2204      	movs	r2, #4
 8004512:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2290      	movs	r2, #144	; 0x90
 8004518:	589b      	ldr	r3, [r3, r2]
 800451a:	2202      	movs	r2, #2
 800451c:	431a      	orrs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2190      	movs	r1, #144	; 0x90
 8004522:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2290      	movs	r2, #144	; 0x90
 8004528:	589b      	ldr	r3, [r3, r2]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	0018      	movs	r0, r3
 8004532:	f7fe fd93 	bl	800305c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2290      	movs	r2, #144	; 0x90
 800453a:	2100      	movs	r1, #0
 800453c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	225e      	movs	r2, #94	; 0x5e
 8004542:	5a9b      	ldrh	r3, [r3, r2]
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d000      	beq.n	800454c <UART_RxISR_16BIT_FIFOEN+0x14c>
 800454a:	e098      	b.n	800467e <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800454c:	f3ef 8310 	mrs	r3, PRIMASK
 8004550:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004552:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004554:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004556:	2301      	movs	r3, #1
 8004558:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800455c:	f383 8810 	msr	PRIMASK, r3
}
 8004560:	46c0      	nop			; (mov r8, r8)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4974      	ldr	r1, [pc, #464]	; (8004740 <UART_RxISR_16BIT_FIFOEN+0x340>)
 800456e:	400a      	ands	r2, r1
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004574:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004578:	f383 8810 	msr	PRIMASK, r3
}
 800457c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457e:	f3ef 8310 	mrs	r3, PRIMASK
 8004582:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004584:	6cbb      	ldr	r3, [r7, #72]	; 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004586:	66bb      	str	r3, [r7, #104]	; 0x68
 8004588:	2301      	movs	r3, #1
 800458a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800458c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800458e:	f383 8810 	msr	PRIMASK, r3
}
 8004592:	46c0      	nop			; (mov r8, r8)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4969      	ldr	r1, [pc, #420]	; (8004744 <UART_RxISR_16BIT_FIFOEN+0x344>)
 80045a0:	400a      	ands	r2, r1
 80045a2:	609a      	str	r2, [r3, #8]
 80045a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80045a6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045aa:	f383 8810 	msr	PRIMASK, r3
}
 80045ae:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	228c      	movs	r2, #140	; 0x8c
 80045b4:	2120      	movs	r1, #32
 80045b6:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a5f      	ldr	r2, [pc, #380]	; (8004748 <UART_RxISR_16BIT_FIFOEN+0x348>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d01f      	beq.n	800460e <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	041b      	lsls	r3, r3, #16
 80045d8:	4013      	ands	r3, r2
 80045da:	d018      	beq.n	800460e <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045dc:	f3ef 8310 	mrs	r3, PRIMASK
 80045e0:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80045e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80045e4:	667b      	str	r3, [r7, #100]	; 0x64
 80045e6:	2301      	movs	r3, #1
 80045e8:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ec:	f383 8810 	msr	PRIMASK, r3
}
 80045f0:	46c0      	nop			; (mov r8, r8)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4953      	ldr	r1, [pc, #332]	; (800474c <UART_RxISR_16BIT_FIFOEN+0x34c>)
 80045fe:	400a      	ands	r2, r1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004604:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004608:	f383 8810 	msr	PRIMASK, r3
}
 800460c:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004612:	2b01      	cmp	r3, #1
 8004614:	d12f      	bne.n	8004676 <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800461c:	f3ef 8310 	mrs	r3, PRIMASK
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004622:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004624:	663b      	str	r3, [r7, #96]	; 0x60
 8004626:	2301      	movs	r3, #1
 8004628:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800462a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462c:	f383 8810 	msr	PRIMASK, r3
}
 8004630:	46c0      	nop			; (mov r8, r8)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2110      	movs	r1, #16
 800463e:	438a      	bics	r2, r1
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004644:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004648:	f383 8810 	msr	PRIMASK, r3
}
 800464c:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	2210      	movs	r2, #16
 8004656:	4013      	ands	r3, r2
 8004658:	2b10      	cmp	r3, #16
 800465a:	d103      	bne.n	8004664 <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2210      	movs	r2, #16
 8004662:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	225c      	movs	r2, #92	; 0x5c
 8004668:	5a9a      	ldrh	r2, [r3, r2]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	0011      	movs	r1, r2
 800466e:	0018      	movs	r0, r3
 8004670:	f7fe fcfc 	bl	800306c <HAL_UARTEx_RxEventCallback>
 8004674:	e003      	b.n	800467e <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	0018      	movs	r0, r3
 800467a:	f7fe fce7 	bl	800304c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800467e:	2376      	movs	r3, #118	; 0x76
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d006      	beq.n	8004696 <UART_RxISR_16BIT_FIFOEN+0x296>
 8004688:	2384      	movs	r3, #132	; 0x84
 800468a:	18fb      	adds	r3, r7, r3
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2220      	movs	r2, #32
 8004690:	4013      	ands	r3, r2
 8004692:	d000      	beq.n	8004696 <UART_RxISR_16BIT_FIFOEN+0x296>
 8004694:	e6d9      	b.n	800444a <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004696:	205e      	movs	r0, #94	; 0x5e
 8004698:	183b      	adds	r3, r7, r0
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	215e      	movs	r1, #94	; 0x5e
 800469e:	5a52      	ldrh	r2, [r2, r1]
 80046a0:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80046a2:	0001      	movs	r1, r0
 80046a4:	187b      	adds	r3, r7, r1
 80046a6:	881b      	ldrh	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d044      	beq.n	8004736 <UART_RxISR_16BIT_FIFOEN+0x336>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2268      	movs	r2, #104	; 0x68
 80046b0:	5a9b      	ldrh	r3, [r3, r2]
 80046b2:	187a      	adds	r2, r7, r1
 80046b4:	8812      	ldrh	r2, [r2, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d23d      	bcs.n	8004736 <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046ba:	f3ef 8310 	mrs	r3, PRIMASK
 80046be:	60fb      	str	r3, [r7, #12]
  return(result);
 80046c0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80046c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80046c4:	2301      	movs	r3, #1
 80046c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f383 8810 	msr	PRIMASK, r3
}
 80046ce:	46c0      	nop			; (mov r8, r8)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	491d      	ldr	r1, [pc, #116]	; (8004750 <UART_RxISR_16BIT_FIFOEN+0x350>)
 80046dc:	400a      	ands	r2, r1
 80046de:	609a      	str	r2, [r3, #8]
 80046e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80046e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f383 8810 	msr	PRIMASK, r3
}
 80046ea:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a19      	ldr	r2, [pc, #100]	; (8004754 <UART_RxISR_16BIT_FIFOEN+0x354>)
 80046f0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046f2:	f3ef 8310 	mrs	r3, PRIMASK
 80046f6:	61bb      	str	r3, [r7, #24]
  return(result);
 80046f8:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80046fa:	657b      	str	r3, [r7, #84]	; 0x54
 80046fc:	2301      	movs	r3, #1
 80046fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	f383 8810 	msr	PRIMASK, r3
}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2120      	movs	r1, #32
 8004714:	430a      	orrs	r2, r1
 8004716:	601a      	str	r2, [r3, #0]
 8004718:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800471a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800471c:	6a3b      	ldr	r3, [r7, #32]
 800471e:	f383 8810 	msr	PRIMASK, r3
}
 8004722:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004724:	e007      	b.n	8004736 <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699a      	ldr	r2, [r3, #24]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2108      	movs	r1, #8
 8004732:	430a      	orrs	r2, r1
 8004734:	619a      	str	r2, [r3, #24]
}
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	46bd      	mov	sp, r7
 800473a:	b022      	add	sp, #136	; 0x88
 800473c:	bd80      	pop	{r7, pc}
 800473e:	46c0      	nop			; (mov r8, r8)
 8004740:	fffffeff 	.word	0xfffffeff
 8004744:	effffffe 	.word	0xeffffffe
 8004748:	40008000 	.word	0x40008000
 800474c:	fbffffff 	.word	0xfbffffff
 8004750:	efffffff 	.word	0xefffffff
 8004754:	08003efd 	.word	0x08003efd

08004758 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004760:	46c0      	nop			; (mov r8, r8)
 8004762:	46bd      	mov	sp, r7
 8004764:	b002      	add	sp, #8
 8004766:	bd80      	pop	{r7, pc}

08004768 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004770:	46c0      	nop			; (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b002      	add	sp, #8
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004780:	46c0      	nop			; (mov r8, r8)
 8004782:	46bd      	mov	sp, r7
 8004784:	b002      	add	sp, #8
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2284      	movs	r2, #132	; 0x84
 8004794:	5c9b      	ldrb	r3, [r3, r2]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d101      	bne.n	800479e <HAL_UARTEx_DisableFifoMode+0x16>
 800479a:	2302      	movs	r3, #2
 800479c:	e027      	b.n	80047ee <HAL_UARTEx_DisableFifoMode+0x66>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2284      	movs	r2, #132	; 0x84
 80047a2:	2101      	movs	r1, #1
 80047a4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2288      	movs	r2, #136	; 0x88
 80047aa:	2124      	movs	r1, #36	; 0x24
 80047ac:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2101      	movs	r1, #1
 80047c2:	438a      	bics	r2, r1
 80047c4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	4a0b      	ldr	r2, [pc, #44]	; (80047f8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80047ca:	4013      	ands	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2288      	movs	r2, #136	; 0x88
 80047e0:	2120      	movs	r1, #32
 80047e2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2284      	movs	r2, #132	; 0x84
 80047e8:	2100      	movs	r1, #0
 80047ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	0018      	movs	r0, r3
 80047f0:	46bd      	mov	sp, r7
 80047f2:	b004      	add	sp, #16
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	dfffffff 	.word	0xdfffffff

080047fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2284      	movs	r2, #132	; 0x84
 800480a:	5c9b      	ldrb	r3, [r3, r2]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004810:	2302      	movs	r3, #2
 8004812:	e02e      	b.n	8004872 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2284      	movs	r2, #132	; 0x84
 8004818:	2101      	movs	r1, #1
 800481a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2288      	movs	r2, #136	; 0x88
 8004820:	2124      	movs	r1, #36	; 0x24
 8004822:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2101      	movs	r1, #1
 8004838:	438a      	bics	r2, r1
 800483a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	08d9      	lsrs	r1, r3, #3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	0018      	movs	r0, r3
 8004854:	f000 f854 	bl	8004900 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2288      	movs	r2, #136	; 0x88
 8004864:	2120      	movs	r1, #32
 8004866:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2284      	movs	r2, #132	; 0x84
 800486c:	2100      	movs	r1, #0
 800486e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	0018      	movs	r0, r3
 8004874:	46bd      	mov	sp, r7
 8004876:	b004      	add	sp, #16
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2284      	movs	r2, #132	; 0x84
 800488a:	5c9b      	ldrb	r3, [r3, r2]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004890:	2302      	movs	r3, #2
 8004892:	e02f      	b.n	80048f4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2284      	movs	r2, #132	; 0x84
 8004898:	2101      	movs	r1, #1
 800489a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2288      	movs	r2, #136	; 0x88
 80048a0:	2124      	movs	r1, #36	; 0x24
 80048a2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2101      	movs	r1, #1
 80048b8:	438a      	bics	r2, r1
 80048ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	4a0e      	ldr	r2, [pc, #56]	; (80048fc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	0019      	movs	r1, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	0018      	movs	r0, r3
 80048d6:	f000 f813 	bl	8004900 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2288      	movs	r2, #136	; 0x88
 80048e6:	2120      	movs	r1, #32
 80048e8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2284      	movs	r2, #132	; 0x84
 80048ee:	2100      	movs	r1, #0
 80048f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	0018      	movs	r0, r3
 80048f6:	46bd      	mov	sp, r7
 80048f8:	b004      	add	sp, #16
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	f1ffffff 	.word	0xf1ffffff

08004900 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800490c:	2b00      	cmp	r3, #0
 800490e:	d108      	bne.n	8004922 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	226a      	movs	r2, #106	; 0x6a
 8004914:	2101      	movs	r1, #1
 8004916:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2268      	movs	r2, #104	; 0x68
 800491c:	2101      	movs	r1, #1
 800491e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004920:	e043      	b.n	80049aa <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004922:	260f      	movs	r6, #15
 8004924:	19bb      	adds	r3, r7, r6
 8004926:	2208      	movs	r2, #8
 8004928:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800492a:	200e      	movs	r0, #14
 800492c:	183b      	adds	r3, r7, r0
 800492e:	2208      	movs	r2, #8
 8004930:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	0e5b      	lsrs	r3, r3, #25
 800493a:	b2da      	uxtb	r2, r3
 800493c:	240d      	movs	r4, #13
 800493e:	193b      	adds	r3, r7, r4
 8004940:	2107      	movs	r1, #7
 8004942:	400a      	ands	r2, r1
 8004944:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	0f5b      	lsrs	r3, r3, #29
 800494e:	b2da      	uxtb	r2, r3
 8004950:	250c      	movs	r5, #12
 8004952:	197b      	adds	r3, r7, r5
 8004954:	2107      	movs	r1, #7
 8004956:	400a      	ands	r2, r1
 8004958:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800495a:	183b      	adds	r3, r7, r0
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	197a      	adds	r2, r7, r5
 8004960:	7812      	ldrb	r2, [r2, #0]
 8004962:	4914      	ldr	r1, [pc, #80]	; (80049b4 <UARTEx_SetNbDataToProcess+0xb4>)
 8004964:	5c8a      	ldrb	r2, [r1, r2]
 8004966:	435a      	muls	r2, r3
 8004968:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800496a:	197b      	adds	r3, r7, r5
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	4a12      	ldr	r2, [pc, #72]	; (80049b8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004970:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004972:	0019      	movs	r1, r3
 8004974:	f7fb fc62 	bl	800023c <__divsi3>
 8004978:	0003      	movs	r3, r0
 800497a:	b299      	uxth	r1, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	226a      	movs	r2, #106	; 0x6a
 8004980:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004982:	19bb      	adds	r3, r7, r6
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	193a      	adds	r2, r7, r4
 8004988:	7812      	ldrb	r2, [r2, #0]
 800498a:	490a      	ldr	r1, [pc, #40]	; (80049b4 <UARTEx_SetNbDataToProcess+0xb4>)
 800498c:	5c8a      	ldrb	r2, [r1, r2]
 800498e:	435a      	muls	r2, r3
 8004990:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004992:	193b      	adds	r3, r7, r4
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	4a08      	ldr	r2, [pc, #32]	; (80049b8 <UARTEx_SetNbDataToProcess+0xb8>)
 8004998:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800499a:	0019      	movs	r1, r3
 800499c:	f7fb fc4e 	bl	800023c <__divsi3>
 80049a0:	0003      	movs	r3, r0
 80049a2:	b299      	uxth	r1, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2268      	movs	r2, #104	; 0x68
 80049a8:	5299      	strh	r1, [r3, r2]
}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b005      	add	sp, #20
 80049b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049b2:	46c0      	nop			; (mov r8, r8)
 80049b4:	08005448 	.word	0x08005448
 80049b8:	08005450 	.word	0x08005450

080049bc <siprintf>:
 80049bc:	b40e      	push	{r1, r2, r3}
 80049be:	b500      	push	{lr}
 80049c0:	490b      	ldr	r1, [pc, #44]	; (80049f0 <siprintf+0x34>)
 80049c2:	b09c      	sub	sp, #112	; 0x70
 80049c4:	ab1d      	add	r3, sp, #116	; 0x74
 80049c6:	9002      	str	r0, [sp, #8]
 80049c8:	9006      	str	r0, [sp, #24]
 80049ca:	9107      	str	r1, [sp, #28]
 80049cc:	9104      	str	r1, [sp, #16]
 80049ce:	4809      	ldr	r0, [pc, #36]	; (80049f4 <siprintf+0x38>)
 80049d0:	4909      	ldr	r1, [pc, #36]	; (80049f8 <siprintf+0x3c>)
 80049d2:	cb04      	ldmia	r3!, {r2}
 80049d4:	9105      	str	r1, [sp, #20]
 80049d6:	6800      	ldr	r0, [r0, #0]
 80049d8:	a902      	add	r1, sp, #8
 80049da:	9301      	str	r3, [sp, #4]
 80049dc:	f000 f9b4 	bl	8004d48 <_svfiprintf_r>
 80049e0:	2200      	movs	r2, #0
 80049e2:	9b02      	ldr	r3, [sp, #8]
 80049e4:	701a      	strb	r2, [r3, #0]
 80049e6:	b01c      	add	sp, #112	; 0x70
 80049e8:	bc08      	pop	{r3}
 80049ea:	b003      	add	sp, #12
 80049ec:	4718      	bx	r3
 80049ee:	46c0      	nop			; (mov r8, r8)
 80049f0:	7fffffff 	.word	0x7fffffff
 80049f4:	20000058 	.word	0x20000058
 80049f8:	ffff0208 	.word	0xffff0208

080049fc <memset>:
 80049fc:	0003      	movs	r3, r0
 80049fe:	1882      	adds	r2, r0, r2
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d100      	bne.n	8004a06 <memset+0xa>
 8004a04:	4770      	bx	lr
 8004a06:	7019      	strb	r1, [r3, #0]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	e7f9      	b.n	8004a00 <memset+0x4>

08004a0c <strncmp>:
 8004a0c:	b530      	push	{r4, r5, lr}
 8004a0e:	0005      	movs	r5, r0
 8004a10:	1e10      	subs	r0, r2, #0
 8004a12:	d00b      	beq.n	8004a2c <strncmp+0x20>
 8004a14:	2400      	movs	r4, #0
 8004a16:	3a01      	subs	r2, #1
 8004a18:	5d2b      	ldrb	r3, [r5, r4]
 8004a1a:	5d08      	ldrb	r0, [r1, r4]
 8004a1c:	4283      	cmp	r3, r0
 8004a1e:	d104      	bne.n	8004a2a <strncmp+0x1e>
 8004a20:	42a2      	cmp	r2, r4
 8004a22:	d002      	beq.n	8004a2a <strncmp+0x1e>
 8004a24:	3401      	adds	r4, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1f6      	bne.n	8004a18 <strncmp+0xc>
 8004a2a:	1a18      	subs	r0, r3, r0
 8004a2c:	bd30      	pop	{r4, r5, pc}
	...

08004a30 <__errno>:
 8004a30:	4b01      	ldr	r3, [pc, #4]	; (8004a38 <__errno+0x8>)
 8004a32:	6818      	ldr	r0, [r3, #0]
 8004a34:	4770      	bx	lr
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	20000058 	.word	0x20000058

08004a3c <__libc_init_array>:
 8004a3c:	b570      	push	{r4, r5, r6, lr}
 8004a3e:	2600      	movs	r6, #0
 8004a40:	4c0c      	ldr	r4, [pc, #48]	; (8004a74 <__libc_init_array+0x38>)
 8004a42:	4d0d      	ldr	r5, [pc, #52]	; (8004a78 <__libc_init_array+0x3c>)
 8004a44:	1b64      	subs	r4, r4, r5
 8004a46:	10a4      	asrs	r4, r4, #2
 8004a48:	42a6      	cmp	r6, r4
 8004a4a:	d109      	bne.n	8004a60 <__libc_init_array+0x24>
 8004a4c:	2600      	movs	r6, #0
 8004a4e:	f000 fc6d 	bl	800532c <_init>
 8004a52:	4c0a      	ldr	r4, [pc, #40]	; (8004a7c <__libc_init_array+0x40>)
 8004a54:	4d0a      	ldr	r5, [pc, #40]	; (8004a80 <__libc_init_array+0x44>)
 8004a56:	1b64      	subs	r4, r4, r5
 8004a58:	10a4      	asrs	r4, r4, #2
 8004a5a:	42a6      	cmp	r6, r4
 8004a5c:	d105      	bne.n	8004a6a <__libc_init_array+0x2e>
 8004a5e:	bd70      	pop	{r4, r5, r6, pc}
 8004a60:	00b3      	lsls	r3, r6, #2
 8004a62:	58eb      	ldr	r3, [r5, r3]
 8004a64:	4798      	blx	r3
 8004a66:	3601      	adds	r6, #1
 8004a68:	e7ee      	b.n	8004a48 <__libc_init_array+0xc>
 8004a6a:	00b3      	lsls	r3, r6, #2
 8004a6c:	58eb      	ldr	r3, [r5, r3]
 8004a6e:	4798      	blx	r3
 8004a70:	3601      	adds	r6, #1
 8004a72:	e7f2      	b.n	8004a5a <__libc_init_array+0x1e>
 8004a74:	08005494 	.word	0x08005494
 8004a78:	08005494 	.word	0x08005494
 8004a7c:	08005498 	.word	0x08005498
 8004a80:	08005494 	.word	0x08005494

08004a84 <__retarget_lock_acquire_recursive>:
 8004a84:	4770      	bx	lr

08004a86 <__retarget_lock_release_recursive>:
 8004a86:	4770      	bx	lr

08004a88 <_free_r>:
 8004a88:	b570      	push	{r4, r5, r6, lr}
 8004a8a:	0005      	movs	r5, r0
 8004a8c:	2900      	cmp	r1, #0
 8004a8e:	d010      	beq.n	8004ab2 <_free_r+0x2a>
 8004a90:	1f0c      	subs	r4, r1, #4
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	da00      	bge.n	8004a9a <_free_r+0x12>
 8004a98:	18e4      	adds	r4, r4, r3
 8004a9a:	0028      	movs	r0, r5
 8004a9c:	f000 f8e2 	bl	8004c64 <__malloc_lock>
 8004aa0:	4a1d      	ldr	r2, [pc, #116]	; (8004b18 <_free_r+0x90>)
 8004aa2:	6813      	ldr	r3, [r2, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d105      	bne.n	8004ab4 <_free_r+0x2c>
 8004aa8:	6063      	str	r3, [r4, #4]
 8004aaa:	6014      	str	r4, [r2, #0]
 8004aac:	0028      	movs	r0, r5
 8004aae:	f000 f8e1 	bl	8004c74 <__malloc_unlock>
 8004ab2:	bd70      	pop	{r4, r5, r6, pc}
 8004ab4:	42a3      	cmp	r3, r4
 8004ab6:	d908      	bls.n	8004aca <_free_r+0x42>
 8004ab8:	6820      	ldr	r0, [r4, #0]
 8004aba:	1821      	adds	r1, r4, r0
 8004abc:	428b      	cmp	r3, r1
 8004abe:	d1f3      	bne.n	8004aa8 <_free_r+0x20>
 8004ac0:	6819      	ldr	r1, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	1809      	adds	r1, r1, r0
 8004ac6:	6021      	str	r1, [r4, #0]
 8004ac8:	e7ee      	b.n	8004aa8 <_free_r+0x20>
 8004aca:	001a      	movs	r2, r3
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <_free_r+0x4e>
 8004ad2:	42a3      	cmp	r3, r4
 8004ad4:	d9f9      	bls.n	8004aca <_free_r+0x42>
 8004ad6:	6811      	ldr	r1, [r2, #0]
 8004ad8:	1850      	adds	r0, r2, r1
 8004ada:	42a0      	cmp	r0, r4
 8004adc:	d10b      	bne.n	8004af6 <_free_r+0x6e>
 8004ade:	6820      	ldr	r0, [r4, #0]
 8004ae0:	1809      	adds	r1, r1, r0
 8004ae2:	1850      	adds	r0, r2, r1
 8004ae4:	6011      	str	r1, [r2, #0]
 8004ae6:	4283      	cmp	r3, r0
 8004ae8:	d1e0      	bne.n	8004aac <_free_r+0x24>
 8004aea:	6818      	ldr	r0, [r3, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	1841      	adds	r1, r0, r1
 8004af0:	6011      	str	r1, [r2, #0]
 8004af2:	6053      	str	r3, [r2, #4]
 8004af4:	e7da      	b.n	8004aac <_free_r+0x24>
 8004af6:	42a0      	cmp	r0, r4
 8004af8:	d902      	bls.n	8004b00 <_free_r+0x78>
 8004afa:	230c      	movs	r3, #12
 8004afc:	602b      	str	r3, [r5, #0]
 8004afe:	e7d5      	b.n	8004aac <_free_r+0x24>
 8004b00:	6820      	ldr	r0, [r4, #0]
 8004b02:	1821      	adds	r1, r4, r0
 8004b04:	428b      	cmp	r3, r1
 8004b06:	d103      	bne.n	8004b10 <_free_r+0x88>
 8004b08:	6819      	ldr	r1, [r3, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	1809      	adds	r1, r1, r0
 8004b0e:	6021      	str	r1, [r4, #0]
 8004b10:	6063      	str	r3, [r4, #4]
 8004b12:	6054      	str	r4, [r2, #4]
 8004b14:	e7ca      	b.n	8004aac <_free_r+0x24>
 8004b16:	46c0      	nop			; (mov r8, r8)
 8004b18:	20000a60 	.word	0x20000a60

08004b1c <sbrk_aligned>:
 8004b1c:	b570      	push	{r4, r5, r6, lr}
 8004b1e:	4e0f      	ldr	r6, [pc, #60]	; (8004b5c <sbrk_aligned+0x40>)
 8004b20:	000d      	movs	r5, r1
 8004b22:	6831      	ldr	r1, [r6, #0]
 8004b24:	0004      	movs	r4, r0
 8004b26:	2900      	cmp	r1, #0
 8004b28:	d102      	bne.n	8004b30 <sbrk_aligned+0x14>
 8004b2a:	f000 fba1 	bl	8005270 <_sbrk_r>
 8004b2e:	6030      	str	r0, [r6, #0]
 8004b30:	0029      	movs	r1, r5
 8004b32:	0020      	movs	r0, r4
 8004b34:	f000 fb9c 	bl	8005270 <_sbrk_r>
 8004b38:	1c43      	adds	r3, r0, #1
 8004b3a:	d00a      	beq.n	8004b52 <sbrk_aligned+0x36>
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	1cc5      	adds	r5, r0, #3
 8004b40:	439d      	bics	r5, r3
 8004b42:	42a8      	cmp	r0, r5
 8004b44:	d007      	beq.n	8004b56 <sbrk_aligned+0x3a>
 8004b46:	1a29      	subs	r1, r5, r0
 8004b48:	0020      	movs	r0, r4
 8004b4a:	f000 fb91 	bl	8005270 <_sbrk_r>
 8004b4e:	3001      	adds	r0, #1
 8004b50:	d101      	bne.n	8004b56 <sbrk_aligned+0x3a>
 8004b52:	2501      	movs	r5, #1
 8004b54:	426d      	negs	r5, r5
 8004b56:	0028      	movs	r0, r5
 8004b58:	bd70      	pop	{r4, r5, r6, pc}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	20000a64 	.word	0x20000a64

08004b60 <_malloc_r>:
 8004b60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b62:	2203      	movs	r2, #3
 8004b64:	1ccb      	adds	r3, r1, #3
 8004b66:	4393      	bics	r3, r2
 8004b68:	3308      	adds	r3, #8
 8004b6a:	0006      	movs	r6, r0
 8004b6c:	001f      	movs	r7, r3
 8004b6e:	2b0c      	cmp	r3, #12
 8004b70:	d238      	bcs.n	8004be4 <_malloc_r+0x84>
 8004b72:	270c      	movs	r7, #12
 8004b74:	42b9      	cmp	r1, r7
 8004b76:	d837      	bhi.n	8004be8 <_malloc_r+0x88>
 8004b78:	0030      	movs	r0, r6
 8004b7a:	f000 f873 	bl	8004c64 <__malloc_lock>
 8004b7e:	4b38      	ldr	r3, [pc, #224]	; (8004c60 <_malloc_r+0x100>)
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	001c      	movs	r4, r3
 8004b86:	2c00      	cmp	r4, #0
 8004b88:	d133      	bne.n	8004bf2 <_malloc_r+0x92>
 8004b8a:	0039      	movs	r1, r7
 8004b8c:	0030      	movs	r0, r6
 8004b8e:	f7ff ffc5 	bl	8004b1c <sbrk_aligned>
 8004b92:	0004      	movs	r4, r0
 8004b94:	1c43      	adds	r3, r0, #1
 8004b96:	d15e      	bne.n	8004c56 <_malloc_r+0xf6>
 8004b98:	9b00      	ldr	r3, [sp, #0]
 8004b9a:	681c      	ldr	r4, [r3, #0]
 8004b9c:	0025      	movs	r5, r4
 8004b9e:	2d00      	cmp	r5, #0
 8004ba0:	d14e      	bne.n	8004c40 <_malloc_r+0xe0>
 8004ba2:	2c00      	cmp	r4, #0
 8004ba4:	d051      	beq.n	8004c4a <_malloc_r+0xea>
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	0029      	movs	r1, r5
 8004baa:	18e3      	adds	r3, r4, r3
 8004bac:	0030      	movs	r0, r6
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	f000 fb5e 	bl	8005270 <_sbrk_r>
 8004bb4:	9b01      	ldr	r3, [sp, #4]
 8004bb6:	4283      	cmp	r3, r0
 8004bb8:	d147      	bne.n	8004c4a <_malloc_r+0xea>
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	0030      	movs	r0, r6
 8004bbe:	1aff      	subs	r7, r7, r3
 8004bc0:	0039      	movs	r1, r7
 8004bc2:	f7ff ffab 	bl	8004b1c <sbrk_aligned>
 8004bc6:	3001      	adds	r0, #1
 8004bc8:	d03f      	beq.n	8004c4a <_malloc_r+0xea>
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	19db      	adds	r3, r3, r7
 8004bce:	6023      	str	r3, [r4, #0]
 8004bd0:	9b00      	ldr	r3, [sp, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d040      	beq.n	8004c5a <_malloc_r+0xfa>
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	42a2      	cmp	r2, r4
 8004bdc:	d133      	bne.n	8004c46 <_malloc_r+0xe6>
 8004bde:	2200      	movs	r2, #0
 8004be0:	605a      	str	r2, [r3, #4]
 8004be2:	e014      	b.n	8004c0e <_malloc_r+0xae>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	dac5      	bge.n	8004b74 <_malloc_r+0x14>
 8004be8:	230c      	movs	r3, #12
 8004bea:	2500      	movs	r5, #0
 8004bec:	6033      	str	r3, [r6, #0]
 8004bee:	0028      	movs	r0, r5
 8004bf0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bf2:	6821      	ldr	r1, [r4, #0]
 8004bf4:	1bc9      	subs	r1, r1, r7
 8004bf6:	d420      	bmi.n	8004c3a <_malloc_r+0xda>
 8004bf8:	290b      	cmp	r1, #11
 8004bfa:	d918      	bls.n	8004c2e <_malloc_r+0xce>
 8004bfc:	19e2      	adds	r2, r4, r7
 8004bfe:	6027      	str	r7, [r4, #0]
 8004c00:	42a3      	cmp	r3, r4
 8004c02:	d112      	bne.n	8004c2a <_malloc_r+0xca>
 8004c04:	9b00      	ldr	r3, [sp, #0]
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	6863      	ldr	r3, [r4, #4]
 8004c0a:	6011      	str	r1, [r2, #0]
 8004c0c:	6053      	str	r3, [r2, #4]
 8004c0e:	0030      	movs	r0, r6
 8004c10:	0025      	movs	r5, r4
 8004c12:	f000 f82f 	bl	8004c74 <__malloc_unlock>
 8004c16:	2207      	movs	r2, #7
 8004c18:	350b      	adds	r5, #11
 8004c1a:	1d23      	adds	r3, r4, #4
 8004c1c:	4395      	bics	r5, r2
 8004c1e:	1aea      	subs	r2, r5, r3
 8004c20:	429d      	cmp	r5, r3
 8004c22:	d0e4      	beq.n	8004bee <_malloc_r+0x8e>
 8004c24:	1b5b      	subs	r3, r3, r5
 8004c26:	50a3      	str	r3, [r4, r2]
 8004c28:	e7e1      	b.n	8004bee <_malloc_r+0x8e>
 8004c2a:	605a      	str	r2, [r3, #4]
 8004c2c:	e7ec      	b.n	8004c08 <_malloc_r+0xa8>
 8004c2e:	6862      	ldr	r2, [r4, #4]
 8004c30:	42a3      	cmp	r3, r4
 8004c32:	d1d5      	bne.n	8004be0 <_malloc_r+0x80>
 8004c34:	9b00      	ldr	r3, [sp, #0]
 8004c36:	601a      	str	r2, [r3, #0]
 8004c38:	e7e9      	b.n	8004c0e <_malloc_r+0xae>
 8004c3a:	0023      	movs	r3, r4
 8004c3c:	6864      	ldr	r4, [r4, #4]
 8004c3e:	e7a2      	b.n	8004b86 <_malloc_r+0x26>
 8004c40:	002c      	movs	r4, r5
 8004c42:	686d      	ldr	r5, [r5, #4]
 8004c44:	e7ab      	b.n	8004b9e <_malloc_r+0x3e>
 8004c46:	0013      	movs	r3, r2
 8004c48:	e7c4      	b.n	8004bd4 <_malloc_r+0x74>
 8004c4a:	230c      	movs	r3, #12
 8004c4c:	0030      	movs	r0, r6
 8004c4e:	6033      	str	r3, [r6, #0]
 8004c50:	f000 f810 	bl	8004c74 <__malloc_unlock>
 8004c54:	e7cb      	b.n	8004bee <_malloc_r+0x8e>
 8004c56:	6027      	str	r7, [r4, #0]
 8004c58:	e7d9      	b.n	8004c0e <_malloc_r+0xae>
 8004c5a:	605b      	str	r3, [r3, #4]
 8004c5c:	deff      	udf	#255	; 0xff
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	20000a60 	.word	0x20000a60

08004c64 <__malloc_lock>:
 8004c64:	b510      	push	{r4, lr}
 8004c66:	4802      	ldr	r0, [pc, #8]	; (8004c70 <__malloc_lock+0xc>)
 8004c68:	f7ff ff0c 	bl	8004a84 <__retarget_lock_acquire_recursive>
 8004c6c:	bd10      	pop	{r4, pc}
 8004c6e:	46c0      	nop			; (mov r8, r8)
 8004c70:	20000a5c 	.word	0x20000a5c

08004c74 <__malloc_unlock>:
 8004c74:	b510      	push	{r4, lr}
 8004c76:	4802      	ldr	r0, [pc, #8]	; (8004c80 <__malloc_unlock+0xc>)
 8004c78:	f7ff ff05 	bl	8004a86 <__retarget_lock_release_recursive>
 8004c7c:	bd10      	pop	{r4, pc}
 8004c7e:	46c0      	nop			; (mov r8, r8)
 8004c80:	20000a5c 	.word	0x20000a5c

08004c84 <__ssputs_r>:
 8004c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c86:	b085      	sub	sp, #20
 8004c88:	9301      	str	r3, [sp, #4]
 8004c8a:	9203      	str	r2, [sp, #12]
 8004c8c:	688e      	ldr	r6, [r1, #8]
 8004c8e:	9a01      	ldr	r2, [sp, #4]
 8004c90:	0007      	movs	r7, r0
 8004c92:	000c      	movs	r4, r1
 8004c94:	680b      	ldr	r3, [r1, #0]
 8004c96:	4296      	cmp	r6, r2
 8004c98:	d831      	bhi.n	8004cfe <__ssputs_r+0x7a>
 8004c9a:	898a      	ldrh	r2, [r1, #12]
 8004c9c:	2190      	movs	r1, #144	; 0x90
 8004c9e:	00c9      	lsls	r1, r1, #3
 8004ca0:	420a      	tst	r2, r1
 8004ca2:	d029      	beq.n	8004cf8 <__ssputs_r+0x74>
 8004ca4:	2003      	movs	r0, #3
 8004ca6:	6921      	ldr	r1, [r4, #16]
 8004ca8:	1a5b      	subs	r3, r3, r1
 8004caa:	9302      	str	r3, [sp, #8]
 8004cac:	6963      	ldr	r3, [r4, #20]
 8004cae:	4343      	muls	r3, r0
 8004cb0:	0fdd      	lsrs	r5, r3, #31
 8004cb2:	18ed      	adds	r5, r5, r3
 8004cb4:	9b01      	ldr	r3, [sp, #4]
 8004cb6:	9802      	ldr	r0, [sp, #8]
 8004cb8:	3301      	adds	r3, #1
 8004cba:	181b      	adds	r3, r3, r0
 8004cbc:	106d      	asrs	r5, r5, #1
 8004cbe:	42ab      	cmp	r3, r5
 8004cc0:	d900      	bls.n	8004cc4 <__ssputs_r+0x40>
 8004cc2:	001d      	movs	r5, r3
 8004cc4:	0552      	lsls	r2, r2, #21
 8004cc6:	d529      	bpl.n	8004d1c <__ssputs_r+0x98>
 8004cc8:	0029      	movs	r1, r5
 8004cca:	0038      	movs	r0, r7
 8004ccc:	f7ff ff48 	bl	8004b60 <_malloc_r>
 8004cd0:	1e06      	subs	r6, r0, #0
 8004cd2:	d02d      	beq.n	8004d30 <__ssputs_r+0xac>
 8004cd4:	9a02      	ldr	r2, [sp, #8]
 8004cd6:	6921      	ldr	r1, [r4, #16]
 8004cd8:	f000 fae7 	bl	80052aa <memcpy>
 8004cdc:	89a2      	ldrh	r2, [r4, #12]
 8004cde:	4b19      	ldr	r3, [pc, #100]	; (8004d44 <__ssputs_r+0xc0>)
 8004ce0:	401a      	ands	r2, r3
 8004ce2:	2380      	movs	r3, #128	; 0x80
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	81a3      	strh	r3, [r4, #12]
 8004ce8:	9b02      	ldr	r3, [sp, #8]
 8004cea:	6126      	str	r6, [r4, #16]
 8004cec:	18f6      	adds	r6, r6, r3
 8004cee:	6026      	str	r6, [r4, #0]
 8004cf0:	6165      	str	r5, [r4, #20]
 8004cf2:	9e01      	ldr	r6, [sp, #4]
 8004cf4:	1aed      	subs	r5, r5, r3
 8004cf6:	60a5      	str	r5, [r4, #8]
 8004cf8:	9b01      	ldr	r3, [sp, #4]
 8004cfa:	429e      	cmp	r6, r3
 8004cfc:	d900      	bls.n	8004d00 <__ssputs_r+0x7c>
 8004cfe:	9e01      	ldr	r6, [sp, #4]
 8004d00:	0032      	movs	r2, r6
 8004d02:	9903      	ldr	r1, [sp, #12]
 8004d04:	6820      	ldr	r0, [r4, #0]
 8004d06:	f000 fa9f 	bl	8005248 <memmove>
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	68a3      	ldr	r3, [r4, #8]
 8004d0e:	1b9b      	subs	r3, r3, r6
 8004d10:	60a3      	str	r3, [r4, #8]
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	199b      	adds	r3, r3, r6
 8004d16:	6023      	str	r3, [r4, #0]
 8004d18:	b005      	add	sp, #20
 8004d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d1c:	002a      	movs	r2, r5
 8004d1e:	0038      	movs	r0, r7
 8004d20:	f000 facc 	bl	80052bc <_realloc_r>
 8004d24:	1e06      	subs	r6, r0, #0
 8004d26:	d1df      	bne.n	8004ce8 <__ssputs_r+0x64>
 8004d28:	0038      	movs	r0, r7
 8004d2a:	6921      	ldr	r1, [r4, #16]
 8004d2c:	f7ff feac 	bl	8004a88 <_free_r>
 8004d30:	230c      	movs	r3, #12
 8004d32:	2001      	movs	r0, #1
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	89a2      	ldrh	r2, [r4, #12]
 8004d38:	3334      	adds	r3, #52	; 0x34
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	81a3      	strh	r3, [r4, #12]
 8004d3e:	4240      	negs	r0, r0
 8004d40:	e7ea      	b.n	8004d18 <__ssputs_r+0x94>
 8004d42:	46c0      	nop			; (mov r8, r8)
 8004d44:	fffffb7f 	.word	0xfffffb7f

08004d48 <_svfiprintf_r>:
 8004d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d4a:	b0a1      	sub	sp, #132	; 0x84
 8004d4c:	9003      	str	r0, [sp, #12]
 8004d4e:	001d      	movs	r5, r3
 8004d50:	898b      	ldrh	r3, [r1, #12]
 8004d52:	000f      	movs	r7, r1
 8004d54:	0016      	movs	r6, r2
 8004d56:	061b      	lsls	r3, r3, #24
 8004d58:	d511      	bpl.n	8004d7e <_svfiprintf_r+0x36>
 8004d5a:	690b      	ldr	r3, [r1, #16]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10e      	bne.n	8004d7e <_svfiprintf_r+0x36>
 8004d60:	2140      	movs	r1, #64	; 0x40
 8004d62:	f7ff fefd 	bl	8004b60 <_malloc_r>
 8004d66:	6038      	str	r0, [r7, #0]
 8004d68:	6138      	str	r0, [r7, #16]
 8004d6a:	2800      	cmp	r0, #0
 8004d6c:	d105      	bne.n	8004d7a <_svfiprintf_r+0x32>
 8004d6e:	230c      	movs	r3, #12
 8004d70:	9a03      	ldr	r2, [sp, #12]
 8004d72:	3801      	subs	r0, #1
 8004d74:	6013      	str	r3, [r2, #0]
 8004d76:	b021      	add	sp, #132	; 0x84
 8004d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d7a:	2340      	movs	r3, #64	; 0x40
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	2300      	movs	r3, #0
 8004d80:	ac08      	add	r4, sp, #32
 8004d82:	6163      	str	r3, [r4, #20]
 8004d84:	3320      	adds	r3, #32
 8004d86:	7663      	strb	r3, [r4, #25]
 8004d88:	3310      	adds	r3, #16
 8004d8a:	76a3      	strb	r3, [r4, #26]
 8004d8c:	9507      	str	r5, [sp, #28]
 8004d8e:	0035      	movs	r5, r6
 8004d90:	782b      	ldrb	r3, [r5, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <_svfiprintf_r+0x52>
 8004d96:	2b25      	cmp	r3, #37	; 0x25
 8004d98:	d148      	bne.n	8004e2c <_svfiprintf_r+0xe4>
 8004d9a:	1bab      	subs	r3, r5, r6
 8004d9c:	9305      	str	r3, [sp, #20]
 8004d9e:	42b5      	cmp	r5, r6
 8004da0:	d00b      	beq.n	8004dba <_svfiprintf_r+0x72>
 8004da2:	0032      	movs	r2, r6
 8004da4:	0039      	movs	r1, r7
 8004da6:	9803      	ldr	r0, [sp, #12]
 8004da8:	f7ff ff6c 	bl	8004c84 <__ssputs_r>
 8004dac:	3001      	adds	r0, #1
 8004dae:	d100      	bne.n	8004db2 <_svfiprintf_r+0x6a>
 8004db0:	e0af      	b.n	8004f12 <_svfiprintf_r+0x1ca>
 8004db2:	6963      	ldr	r3, [r4, #20]
 8004db4:	9a05      	ldr	r2, [sp, #20]
 8004db6:	189b      	adds	r3, r3, r2
 8004db8:	6163      	str	r3, [r4, #20]
 8004dba:	782b      	ldrb	r3, [r5, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d100      	bne.n	8004dc2 <_svfiprintf_r+0x7a>
 8004dc0:	e0a7      	b.n	8004f12 <_svfiprintf_r+0x1ca>
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	4252      	negs	r2, r2
 8004dc8:	6062      	str	r2, [r4, #4]
 8004dca:	a904      	add	r1, sp, #16
 8004dcc:	3254      	adds	r2, #84	; 0x54
 8004dce:	1852      	adds	r2, r2, r1
 8004dd0:	1c6e      	adds	r6, r5, #1
 8004dd2:	6023      	str	r3, [r4, #0]
 8004dd4:	60e3      	str	r3, [r4, #12]
 8004dd6:	60a3      	str	r3, [r4, #8]
 8004dd8:	7013      	strb	r3, [r2, #0]
 8004dda:	65a3      	str	r3, [r4, #88]	; 0x58
 8004ddc:	4b55      	ldr	r3, [pc, #340]	; (8004f34 <_svfiprintf_r+0x1ec>)
 8004dde:	2205      	movs	r2, #5
 8004de0:	0018      	movs	r0, r3
 8004de2:	7831      	ldrb	r1, [r6, #0]
 8004de4:	9305      	str	r3, [sp, #20]
 8004de6:	f000 fa55 	bl	8005294 <memchr>
 8004dea:	1c75      	adds	r5, r6, #1
 8004dec:	2800      	cmp	r0, #0
 8004dee:	d11f      	bne.n	8004e30 <_svfiprintf_r+0xe8>
 8004df0:	6822      	ldr	r2, [r4, #0]
 8004df2:	06d3      	lsls	r3, r2, #27
 8004df4:	d504      	bpl.n	8004e00 <_svfiprintf_r+0xb8>
 8004df6:	2353      	movs	r3, #83	; 0x53
 8004df8:	a904      	add	r1, sp, #16
 8004dfa:	185b      	adds	r3, r3, r1
 8004dfc:	2120      	movs	r1, #32
 8004dfe:	7019      	strb	r1, [r3, #0]
 8004e00:	0713      	lsls	r3, r2, #28
 8004e02:	d504      	bpl.n	8004e0e <_svfiprintf_r+0xc6>
 8004e04:	2353      	movs	r3, #83	; 0x53
 8004e06:	a904      	add	r1, sp, #16
 8004e08:	185b      	adds	r3, r3, r1
 8004e0a:	212b      	movs	r1, #43	; 0x2b
 8004e0c:	7019      	strb	r1, [r3, #0]
 8004e0e:	7833      	ldrb	r3, [r6, #0]
 8004e10:	2b2a      	cmp	r3, #42	; 0x2a
 8004e12:	d016      	beq.n	8004e42 <_svfiprintf_r+0xfa>
 8004e14:	0035      	movs	r5, r6
 8004e16:	2100      	movs	r1, #0
 8004e18:	200a      	movs	r0, #10
 8004e1a:	68e3      	ldr	r3, [r4, #12]
 8004e1c:	782a      	ldrb	r2, [r5, #0]
 8004e1e:	1c6e      	adds	r6, r5, #1
 8004e20:	3a30      	subs	r2, #48	; 0x30
 8004e22:	2a09      	cmp	r2, #9
 8004e24:	d94e      	bls.n	8004ec4 <_svfiprintf_r+0x17c>
 8004e26:	2900      	cmp	r1, #0
 8004e28:	d111      	bne.n	8004e4e <_svfiprintf_r+0x106>
 8004e2a:	e017      	b.n	8004e5c <_svfiprintf_r+0x114>
 8004e2c:	3501      	adds	r5, #1
 8004e2e:	e7af      	b.n	8004d90 <_svfiprintf_r+0x48>
 8004e30:	9b05      	ldr	r3, [sp, #20]
 8004e32:	6822      	ldr	r2, [r4, #0]
 8004e34:	1ac0      	subs	r0, r0, r3
 8004e36:	2301      	movs	r3, #1
 8004e38:	4083      	lsls	r3, r0
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	002e      	movs	r6, r5
 8004e3e:	6023      	str	r3, [r4, #0]
 8004e40:	e7cc      	b.n	8004ddc <_svfiprintf_r+0x94>
 8004e42:	9b07      	ldr	r3, [sp, #28]
 8004e44:	1d19      	adds	r1, r3, #4
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	9107      	str	r1, [sp, #28]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	db01      	blt.n	8004e52 <_svfiprintf_r+0x10a>
 8004e4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e50:	e004      	b.n	8004e5c <_svfiprintf_r+0x114>
 8004e52:	425b      	negs	r3, r3
 8004e54:	60e3      	str	r3, [r4, #12]
 8004e56:	2302      	movs	r3, #2
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	6023      	str	r3, [r4, #0]
 8004e5c:	782b      	ldrb	r3, [r5, #0]
 8004e5e:	2b2e      	cmp	r3, #46	; 0x2e
 8004e60:	d10a      	bne.n	8004e78 <_svfiprintf_r+0x130>
 8004e62:	786b      	ldrb	r3, [r5, #1]
 8004e64:	2b2a      	cmp	r3, #42	; 0x2a
 8004e66:	d135      	bne.n	8004ed4 <_svfiprintf_r+0x18c>
 8004e68:	9b07      	ldr	r3, [sp, #28]
 8004e6a:	3502      	adds	r5, #2
 8004e6c:	1d1a      	adds	r2, r3, #4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	9207      	str	r2, [sp, #28]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	db2b      	blt.n	8004ece <_svfiprintf_r+0x186>
 8004e76:	9309      	str	r3, [sp, #36]	; 0x24
 8004e78:	4e2f      	ldr	r6, [pc, #188]	; (8004f38 <_svfiprintf_r+0x1f0>)
 8004e7a:	2203      	movs	r2, #3
 8004e7c:	0030      	movs	r0, r6
 8004e7e:	7829      	ldrb	r1, [r5, #0]
 8004e80:	f000 fa08 	bl	8005294 <memchr>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	d006      	beq.n	8004e96 <_svfiprintf_r+0x14e>
 8004e88:	2340      	movs	r3, #64	; 0x40
 8004e8a:	1b80      	subs	r0, r0, r6
 8004e8c:	4083      	lsls	r3, r0
 8004e8e:	6822      	ldr	r2, [r4, #0]
 8004e90:	3501      	adds	r5, #1
 8004e92:	4313      	orrs	r3, r2
 8004e94:	6023      	str	r3, [r4, #0]
 8004e96:	7829      	ldrb	r1, [r5, #0]
 8004e98:	2206      	movs	r2, #6
 8004e9a:	4828      	ldr	r0, [pc, #160]	; (8004f3c <_svfiprintf_r+0x1f4>)
 8004e9c:	1c6e      	adds	r6, r5, #1
 8004e9e:	7621      	strb	r1, [r4, #24]
 8004ea0:	f000 f9f8 	bl	8005294 <memchr>
 8004ea4:	2800      	cmp	r0, #0
 8004ea6:	d03c      	beq.n	8004f22 <_svfiprintf_r+0x1da>
 8004ea8:	4b25      	ldr	r3, [pc, #148]	; (8004f40 <_svfiprintf_r+0x1f8>)
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d125      	bne.n	8004efa <_svfiprintf_r+0x1b2>
 8004eae:	2207      	movs	r2, #7
 8004eb0:	9b07      	ldr	r3, [sp, #28]
 8004eb2:	3307      	adds	r3, #7
 8004eb4:	4393      	bics	r3, r2
 8004eb6:	3308      	adds	r3, #8
 8004eb8:	9307      	str	r3, [sp, #28]
 8004eba:	6963      	ldr	r3, [r4, #20]
 8004ebc:	9a04      	ldr	r2, [sp, #16]
 8004ebe:	189b      	adds	r3, r3, r2
 8004ec0:	6163      	str	r3, [r4, #20]
 8004ec2:	e764      	b.n	8004d8e <_svfiprintf_r+0x46>
 8004ec4:	4343      	muls	r3, r0
 8004ec6:	0035      	movs	r5, r6
 8004ec8:	2101      	movs	r1, #1
 8004eca:	189b      	adds	r3, r3, r2
 8004ecc:	e7a6      	b.n	8004e1c <_svfiprintf_r+0xd4>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	425b      	negs	r3, r3
 8004ed2:	e7d0      	b.n	8004e76 <_svfiprintf_r+0x12e>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	200a      	movs	r0, #10
 8004ed8:	001a      	movs	r2, r3
 8004eda:	3501      	adds	r5, #1
 8004edc:	6063      	str	r3, [r4, #4]
 8004ede:	7829      	ldrb	r1, [r5, #0]
 8004ee0:	1c6e      	adds	r6, r5, #1
 8004ee2:	3930      	subs	r1, #48	; 0x30
 8004ee4:	2909      	cmp	r1, #9
 8004ee6:	d903      	bls.n	8004ef0 <_svfiprintf_r+0x1a8>
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0c5      	beq.n	8004e78 <_svfiprintf_r+0x130>
 8004eec:	9209      	str	r2, [sp, #36]	; 0x24
 8004eee:	e7c3      	b.n	8004e78 <_svfiprintf_r+0x130>
 8004ef0:	4342      	muls	r2, r0
 8004ef2:	0035      	movs	r5, r6
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	1852      	adds	r2, r2, r1
 8004ef8:	e7f1      	b.n	8004ede <_svfiprintf_r+0x196>
 8004efa:	aa07      	add	r2, sp, #28
 8004efc:	9200      	str	r2, [sp, #0]
 8004efe:	0021      	movs	r1, r4
 8004f00:	003a      	movs	r2, r7
 8004f02:	4b10      	ldr	r3, [pc, #64]	; (8004f44 <_svfiprintf_r+0x1fc>)
 8004f04:	9803      	ldr	r0, [sp, #12]
 8004f06:	e000      	b.n	8004f0a <_svfiprintf_r+0x1c2>
 8004f08:	bf00      	nop
 8004f0a:	9004      	str	r0, [sp, #16]
 8004f0c:	9b04      	ldr	r3, [sp, #16]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	d1d3      	bne.n	8004eba <_svfiprintf_r+0x172>
 8004f12:	89bb      	ldrh	r3, [r7, #12]
 8004f14:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004f16:	065b      	lsls	r3, r3, #25
 8004f18:	d400      	bmi.n	8004f1c <_svfiprintf_r+0x1d4>
 8004f1a:	e72c      	b.n	8004d76 <_svfiprintf_r+0x2e>
 8004f1c:	2001      	movs	r0, #1
 8004f1e:	4240      	negs	r0, r0
 8004f20:	e729      	b.n	8004d76 <_svfiprintf_r+0x2e>
 8004f22:	aa07      	add	r2, sp, #28
 8004f24:	9200      	str	r2, [sp, #0]
 8004f26:	0021      	movs	r1, r4
 8004f28:	003a      	movs	r2, r7
 8004f2a:	4b06      	ldr	r3, [pc, #24]	; (8004f44 <_svfiprintf_r+0x1fc>)
 8004f2c:	9803      	ldr	r0, [sp, #12]
 8004f2e:	f000 f87b 	bl	8005028 <_printf_i>
 8004f32:	e7ea      	b.n	8004f0a <_svfiprintf_r+0x1c2>
 8004f34:	08005458 	.word	0x08005458
 8004f38:	0800545e 	.word	0x0800545e
 8004f3c:	08005462 	.word	0x08005462
 8004f40:	00000000 	.word	0x00000000
 8004f44:	08004c85 	.word	0x08004c85

08004f48 <_printf_common>:
 8004f48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f4a:	0016      	movs	r6, r2
 8004f4c:	9301      	str	r3, [sp, #4]
 8004f4e:	688a      	ldr	r2, [r1, #8]
 8004f50:	690b      	ldr	r3, [r1, #16]
 8004f52:	000c      	movs	r4, r1
 8004f54:	9000      	str	r0, [sp, #0]
 8004f56:	4293      	cmp	r3, r2
 8004f58:	da00      	bge.n	8004f5c <_printf_common+0x14>
 8004f5a:	0013      	movs	r3, r2
 8004f5c:	0022      	movs	r2, r4
 8004f5e:	6033      	str	r3, [r6, #0]
 8004f60:	3243      	adds	r2, #67	; 0x43
 8004f62:	7812      	ldrb	r2, [r2, #0]
 8004f64:	2a00      	cmp	r2, #0
 8004f66:	d001      	beq.n	8004f6c <_printf_common+0x24>
 8004f68:	3301      	adds	r3, #1
 8004f6a:	6033      	str	r3, [r6, #0]
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	069b      	lsls	r3, r3, #26
 8004f70:	d502      	bpl.n	8004f78 <_printf_common+0x30>
 8004f72:	6833      	ldr	r3, [r6, #0]
 8004f74:	3302      	adds	r3, #2
 8004f76:	6033      	str	r3, [r6, #0]
 8004f78:	6822      	ldr	r2, [r4, #0]
 8004f7a:	2306      	movs	r3, #6
 8004f7c:	0015      	movs	r5, r2
 8004f7e:	401d      	ands	r5, r3
 8004f80:	421a      	tst	r2, r3
 8004f82:	d027      	beq.n	8004fd4 <_printf_common+0x8c>
 8004f84:	0023      	movs	r3, r4
 8004f86:	3343      	adds	r3, #67	; 0x43
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	1e5a      	subs	r2, r3, #1
 8004f8c:	4193      	sbcs	r3, r2
 8004f8e:	6822      	ldr	r2, [r4, #0]
 8004f90:	0692      	lsls	r2, r2, #26
 8004f92:	d430      	bmi.n	8004ff6 <_printf_common+0xae>
 8004f94:	0022      	movs	r2, r4
 8004f96:	9901      	ldr	r1, [sp, #4]
 8004f98:	9800      	ldr	r0, [sp, #0]
 8004f9a:	9d08      	ldr	r5, [sp, #32]
 8004f9c:	3243      	adds	r2, #67	; 0x43
 8004f9e:	47a8      	blx	r5
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	d025      	beq.n	8004ff0 <_printf_common+0xa8>
 8004fa4:	2206      	movs	r2, #6
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	2500      	movs	r5, #0
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d105      	bne.n	8004fbc <_printf_common+0x74>
 8004fb0:	6833      	ldr	r3, [r6, #0]
 8004fb2:	68e5      	ldr	r5, [r4, #12]
 8004fb4:	1aed      	subs	r5, r5, r3
 8004fb6:	43eb      	mvns	r3, r5
 8004fb8:	17db      	asrs	r3, r3, #31
 8004fba:	401d      	ands	r5, r3
 8004fbc:	68a3      	ldr	r3, [r4, #8]
 8004fbe:	6922      	ldr	r2, [r4, #16]
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	dd01      	ble.n	8004fc8 <_printf_common+0x80>
 8004fc4:	1a9b      	subs	r3, r3, r2
 8004fc6:	18ed      	adds	r5, r5, r3
 8004fc8:	2600      	movs	r6, #0
 8004fca:	42b5      	cmp	r5, r6
 8004fcc:	d120      	bne.n	8005010 <_printf_common+0xc8>
 8004fce:	2000      	movs	r0, #0
 8004fd0:	e010      	b.n	8004ff4 <_printf_common+0xac>
 8004fd2:	3501      	adds	r5, #1
 8004fd4:	68e3      	ldr	r3, [r4, #12]
 8004fd6:	6832      	ldr	r2, [r6, #0]
 8004fd8:	1a9b      	subs	r3, r3, r2
 8004fda:	42ab      	cmp	r3, r5
 8004fdc:	ddd2      	ble.n	8004f84 <_printf_common+0x3c>
 8004fde:	0022      	movs	r2, r4
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	9901      	ldr	r1, [sp, #4]
 8004fe4:	9800      	ldr	r0, [sp, #0]
 8004fe6:	9f08      	ldr	r7, [sp, #32]
 8004fe8:	3219      	adds	r2, #25
 8004fea:	47b8      	blx	r7
 8004fec:	3001      	adds	r0, #1
 8004fee:	d1f0      	bne.n	8004fd2 <_printf_common+0x8a>
 8004ff0:	2001      	movs	r0, #1
 8004ff2:	4240      	negs	r0, r0
 8004ff4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ff6:	2030      	movs	r0, #48	; 0x30
 8004ff8:	18e1      	adds	r1, r4, r3
 8004ffa:	3143      	adds	r1, #67	; 0x43
 8004ffc:	7008      	strb	r0, [r1, #0]
 8004ffe:	0021      	movs	r1, r4
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	3145      	adds	r1, #69	; 0x45
 8005004:	7809      	ldrb	r1, [r1, #0]
 8005006:	18a2      	adds	r2, r4, r2
 8005008:	3243      	adds	r2, #67	; 0x43
 800500a:	3302      	adds	r3, #2
 800500c:	7011      	strb	r1, [r2, #0]
 800500e:	e7c1      	b.n	8004f94 <_printf_common+0x4c>
 8005010:	0022      	movs	r2, r4
 8005012:	2301      	movs	r3, #1
 8005014:	9901      	ldr	r1, [sp, #4]
 8005016:	9800      	ldr	r0, [sp, #0]
 8005018:	9f08      	ldr	r7, [sp, #32]
 800501a:	321a      	adds	r2, #26
 800501c:	47b8      	blx	r7
 800501e:	3001      	adds	r0, #1
 8005020:	d0e6      	beq.n	8004ff0 <_printf_common+0xa8>
 8005022:	3601      	adds	r6, #1
 8005024:	e7d1      	b.n	8004fca <_printf_common+0x82>
	...

08005028 <_printf_i>:
 8005028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800502a:	b08b      	sub	sp, #44	; 0x2c
 800502c:	9206      	str	r2, [sp, #24]
 800502e:	000a      	movs	r2, r1
 8005030:	3243      	adds	r2, #67	; 0x43
 8005032:	9307      	str	r3, [sp, #28]
 8005034:	9005      	str	r0, [sp, #20]
 8005036:	9204      	str	r2, [sp, #16]
 8005038:	7e0a      	ldrb	r2, [r1, #24]
 800503a:	000c      	movs	r4, r1
 800503c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800503e:	2a78      	cmp	r2, #120	; 0x78
 8005040:	d809      	bhi.n	8005056 <_printf_i+0x2e>
 8005042:	2a62      	cmp	r2, #98	; 0x62
 8005044:	d80b      	bhi.n	800505e <_printf_i+0x36>
 8005046:	2a00      	cmp	r2, #0
 8005048:	d100      	bne.n	800504c <_printf_i+0x24>
 800504a:	e0be      	b.n	80051ca <_printf_i+0x1a2>
 800504c:	497c      	ldr	r1, [pc, #496]	; (8005240 <_printf_i+0x218>)
 800504e:	9103      	str	r1, [sp, #12]
 8005050:	2a58      	cmp	r2, #88	; 0x58
 8005052:	d100      	bne.n	8005056 <_printf_i+0x2e>
 8005054:	e093      	b.n	800517e <_printf_i+0x156>
 8005056:	0026      	movs	r6, r4
 8005058:	3642      	adds	r6, #66	; 0x42
 800505a:	7032      	strb	r2, [r6, #0]
 800505c:	e022      	b.n	80050a4 <_printf_i+0x7c>
 800505e:	0010      	movs	r0, r2
 8005060:	3863      	subs	r0, #99	; 0x63
 8005062:	2815      	cmp	r0, #21
 8005064:	d8f7      	bhi.n	8005056 <_printf_i+0x2e>
 8005066:	f7fb f855 	bl	8000114 <__gnu_thumb1_case_shi>
 800506a:	0016      	.short	0x0016
 800506c:	fff6001f 	.word	0xfff6001f
 8005070:	fff6fff6 	.word	0xfff6fff6
 8005074:	001ffff6 	.word	0x001ffff6
 8005078:	fff6fff6 	.word	0xfff6fff6
 800507c:	fff6fff6 	.word	0xfff6fff6
 8005080:	003600a3 	.word	0x003600a3
 8005084:	fff60083 	.word	0xfff60083
 8005088:	00b4fff6 	.word	0x00b4fff6
 800508c:	0036fff6 	.word	0x0036fff6
 8005090:	fff6fff6 	.word	0xfff6fff6
 8005094:	0087      	.short	0x0087
 8005096:	0026      	movs	r6, r4
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	3642      	adds	r6, #66	; 0x42
 800509c:	1d11      	adds	r1, r2, #4
 800509e:	6019      	str	r1, [r3, #0]
 80050a0:	6813      	ldr	r3, [r2, #0]
 80050a2:	7033      	strb	r3, [r6, #0]
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0a2      	b.n	80051ee <_printf_i+0x1c6>
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	6809      	ldr	r1, [r1, #0]
 80050ac:	1d02      	adds	r2, r0, #4
 80050ae:	060d      	lsls	r5, r1, #24
 80050b0:	d50b      	bpl.n	80050ca <_printf_i+0xa2>
 80050b2:	6805      	ldr	r5, [r0, #0]
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	2d00      	cmp	r5, #0
 80050b8:	da03      	bge.n	80050c2 <_printf_i+0x9a>
 80050ba:	232d      	movs	r3, #45	; 0x2d
 80050bc:	9a04      	ldr	r2, [sp, #16]
 80050be:	426d      	negs	r5, r5
 80050c0:	7013      	strb	r3, [r2, #0]
 80050c2:	4b5f      	ldr	r3, [pc, #380]	; (8005240 <_printf_i+0x218>)
 80050c4:	270a      	movs	r7, #10
 80050c6:	9303      	str	r3, [sp, #12]
 80050c8:	e01b      	b.n	8005102 <_printf_i+0xda>
 80050ca:	6805      	ldr	r5, [r0, #0]
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	0649      	lsls	r1, r1, #25
 80050d0:	d5f1      	bpl.n	80050b6 <_printf_i+0x8e>
 80050d2:	b22d      	sxth	r5, r5
 80050d4:	e7ef      	b.n	80050b6 <_printf_i+0x8e>
 80050d6:	680d      	ldr	r5, [r1, #0]
 80050d8:	6819      	ldr	r1, [r3, #0]
 80050da:	1d08      	adds	r0, r1, #4
 80050dc:	6018      	str	r0, [r3, #0]
 80050de:	062e      	lsls	r6, r5, #24
 80050e0:	d501      	bpl.n	80050e6 <_printf_i+0xbe>
 80050e2:	680d      	ldr	r5, [r1, #0]
 80050e4:	e003      	b.n	80050ee <_printf_i+0xc6>
 80050e6:	066d      	lsls	r5, r5, #25
 80050e8:	d5fb      	bpl.n	80050e2 <_printf_i+0xba>
 80050ea:	680d      	ldr	r5, [r1, #0]
 80050ec:	b2ad      	uxth	r5, r5
 80050ee:	4b54      	ldr	r3, [pc, #336]	; (8005240 <_printf_i+0x218>)
 80050f0:	2708      	movs	r7, #8
 80050f2:	9303      	str	r3, [sp, #12]
 80050f4:	2a6f      	cmp	r2, #111	; 0x6f
 80050f6:	d000      	beq.n	80050fa <_printf_i+0xd2>
 80050f8:	3702      	adds	r7, #2
 80050fa:	0023      	movs	r3, r4
 80050fc:	2200      	movs	r2, #0
 80050fe:	3343      	adds	r3, #67	; 0x43
 8005100:	701a      	strb	r2, [r3, #0]
 8005102:	6863      	ldr	r3, [r4, #4]
 8005104:	60a3      	str	r3, [r4, #8]
 8005106:	2b00      	cmp	r3, #0
 8005108:	db03      	blt.n	8005112 <_printf_i+0xea>
 800510a:	2104      	movs	r1, #4
 800510c:	6822      	ldr	r2, [r4, #0]
 800510e:	438a      	bics	r2, r1
 8005110:	6022      	str	r2, [r4, #0]
 8005112:	2d00      	cmp	r5, #0
 8005114:	d102      	bne.n	800511c <_printf_i+0xf4>
 8005116:	9e04      	ldr	r6, [sp, #16]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00c      	beq.n	8005136 <_printf_i+0x10e>
 800511c:	9e04      	ldr	r6, [sp, #16]
 800511e:	0028      	movs	r0, r5
 8005120:	0039      	movs	r1, r7
 8005122:	f7fb f887 	bl	8000234 <__aeabi_uidivmod>
 8005126:	9b03      	ldr	r3, [sp, #12]
 8005128:	3e01      	subs	r6, #1
 800512a:	5c5b      	ldrb	r3, [r3, r1]
 800512c:	7033      	strb	r3, [r6, #0]
 800512e:	002b      	movs	r3, r5
 8005130:	0005      	movs	r5, r0
 8005132:	429f      	cmp	r7, r3
 8005134:	d9f3      	bls.n	800511e <_printf_i+0xf6>
 8005136:	2f08      	cmp	r7, #8
 8005138:	d109      	bne.n	800514e <_printf_i+0x126>
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	07db      	lsls	r3, r3, #31
 800513e:	d506      	bpl.n	800514e <_printf_i+0x126>
 8005140:	6862      	ldr	r2, [r4, #4]
 8005142:	6923      	ldr	r3, [r4, #16]
 8005144:	429a      	cmp	r2, r3
 8005146:	dc02      	bgt.n	800514e <_printf_i+0x126>
 8005148:	2330      	movs	r3, #48	; 0x30
 800514a:	3e01      	subs	r6, #1
 800514c:	7033      	strb	r3, [r6, #0]
 800514e:	9b04      	ldr	r3, [sp, #16]
 8005150:	1b9b      	subs	r3, r3, r6
 8005152:	6123      	str	r3, [r4, #16]
 8005154:	9b07      	ldr	r3, [sp, #28]
 8005156:	0021      	movs	r1, r4
 8005158:	9300      	str	r3, [sp, #0]
 800515a:	9805      	ldr	r0, [sp, #20]
 800515c:	9b06      	ldr	r3, [sp, #24]
 800515e:	aa09      	add	r2, sp, #36	; 0x24
 8005160:	f7ff fef2 	bl	8004f48 <_printf_common>
 8005164:	3001      	adds	r0, #1
 8005166:	d147      	bne.n	80051f8 <_printf_i+0x1d0>
 8005168:	2001      	movs	r0, #1
 800516a:	4240      	negs	r0, r0
 800516c:	b00b      	add	sp, #44	; 0x2c
 800516e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005170:	2220      	movs	r2, #32
 8005172:	6809      	ldr	r1, [r1, #0]
 8005174:	430a      	orrs	r2, r1
 8005176:	6022      	str	r2, [r4, #0]
 8005178:	2278      	movs	r2, #120	; 0x78
 800517a:	4932      	ldr	r1, [pc, #200]	; (8005244 <_printf_i+0x21c>)
 800517c:	9103      	str	r1, [sp, #12]
 800517e:	0021      	movs	r1, r4
 8005180:	3145      	adds	r1, #69	; 0x45
 8005182:	700a      	strb	r2, [r1, #0]
 8005184:	6819      	ldr	r1, [r3, #0]
 8005186:	6822      	ldr	r2, [r4, #0]
 8005188:	c920      	ldmia	r1!, {r5}
 800518a:	0610      	lsls	r0, r2, #24
 800518c:	d402      	bmi.n	8005194 <_printf_i+0x16c>
 800518e:	0650      	lsls	r0, r2, #25
 8005190:	d500      	bpl.n	8005194 <_printf_i+0x16c>
 8005192:	b2ad      	uxth	r5, r5
 8005194:	6019      	str	r1, [r3, #0]
 8005196:	07d3      	lsls	r3, r2, #31
 8005198:	d502      	bpl.n	80051a0 <_printf_i+0x178>
 800519a:	2320      	movs	r3, #32
 800519c:	4313      	orrs	r3, r2
 800519e:	6023      	str	r3, [r4, #0]
 80051a0:	2710      	movs	r7, #16
 80051a2:	2d00      	cmp	r5, #0
 80051a4:	d1a9      	bne.n	80050fa <_printf_i+0xd2>
 80051a6:	2220      	movs	r2, #32
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	4393      	bics	r3, r2
 80051ac:	6023      	str	r3, [r4, #0]
 80051ae:	e7a4      	b.n	80050fa <_printf_i+0xd2>
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	680d      	ldr	r5, [r1, #0]
 80051b4:	1d10      	adds	r0, r2, #4
 80051b6:	6949      	ldr	r1, [r1, #20]
 80051b8:	6018      	str	r0, [r3, #0]
 80051ba:	6813      	ldr	r3, [r2, #0]
 80051bc:	062e      	lsls	r6, r5, #24
 80051be:	d501      	bpl.n	80051c4 <_printf_i+0x19c>
 80051c0:	6019      	str	r1, [r3, #0]
 80051c2:	e002      	b.n	80051ca <_printf_i+0x1a2>
 80051c4:	066d      	lsls	r5, r5, #25
 80051c6:	d5fb      	bpl.n	80051c0 <_printf_i+0x198>
 80051c8:	8019      	strh	r1, [r3, #0]
 80051ca:	2300      	movs	r3, #0
 80051cc:	9e04      	ldr	r6, [sp, #16]
 80051ce:	6123      	str	r3, [r4, #16]
 80051d0:	e7c0      	b.n	8005154 <_printf_i+0x12c>
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	1d11      	adds	r1, r2, #4
 80051d6:	6019      	str	r1, [r3, #0]
 80051d8:	6816      	ldr	r6, [r2, #0]
 80051da:	2100      	movs	r1, #0
 80051dc:	0030      	movs	r0, r6
 80051de:	6862      	ldr	r2, [r4, #4]
 80051e0:	f000 f858 	bl	8005294 <memchr>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d001      	beq.n	80051ec <_printf_i+0x1c4>
 80051e8:	1b80      	subs	r0, r0, r6
 80051ea:	6060      	str	r0, [r4, #4]
 80051ec:	6863      	ldr	r3, [r4, #4]
 80051ee:	6123      	str	r3, [r4, #16]
 80051f0:	2300      	movs	r3, #0
 80051f2:	9a04      	ldr	r2, [sp, #16]
 80051f4:	7013      	strb	r3, [r2, #0]
 80051f6:	e7ad      	b.n	8005154 <_printf_i+0x12c>
 80051f8:	0032      	movs	r2, r6
 80051fa:	6923      	ldr	r3, [r4, #16]
 80051fc:	9906      	ldr	r1, [sp, #24]
 80051fe:	9805      	ldr	r0, [sp, #20]
 8005200:	9d07      	ldr	r5, [sp, #28]
 8005202:	47a8      	blx	r5
 8005204:	3001      	adds	r0, #1
 8005206:	d0af      	beq.n	8005168 <_printf_i+0x140>
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	079b      	lsls	r3, r3, #30
 800520c:	d415      	bmi.n	800523a <_printf_i+0x212>
 800520e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005210:	68e0      	ldr	r0, [r4, #12]
 8005212:	4298      	cmp	r0, r3
 8005214:	daaa      	bge.n	800516c <_printf_i+0x144>
 8005216:	0018      	movs	r0, r3
 8005218:	e7a8      	b.n	800516c <_printf_i+0x144>
 800521a:	0022      	movs	r2, r4
 800521c:	2301      	movs	r3, #1
 800521e:	9906      	ldr	r1, [sp, #24]
 8005220:	9805      	ldr	r0, [sp, #20]
 8005222:	9e07      	ldr	r6, [sp, #28]
 8005224:	3219      	adds	r2, #25
 8005226:	47b0      	blx	r6
 8005228:	3001      	adds	r0, #1
 800522a:	d09d      	beq.n	8005168 <_printf_i+0x140>
 800522c:	3501      	adds	r5, #1
 800522e:	68e3      	ldr	r3, [r4, #12]
 8005230:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005232:	1a9b      	subs	r3, r3, r2
 8005234:	42ab      	cmp	r3, r5
 8005236:	dcf0      	bgt.n	800521a <_printf_i+0x1f2>
 8005238:	e7e9      	b.n	800520e <_printf_i+0x1e6>
 800523a:	2500      	movs	r5, #0
 800523c:	e7f7      	b.n	800522e <_printf_i+0x206>
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	08005469 	.word	0x08005469
 8005244:	0800547a 	.word	0x0800547a

08005248 <memmove>:
 8005248:	b510      	push	{r4, lr}
 800524a:	4288      	cmp	r0, r1
 800524c:	d902      	bls.n	8005254 <memmove+0xc>
 800524e:	188b      	adds	r3, r1, r2
 8005250:	4298      	cmp	r0, r3
 8005252:	d303      	bcc.n	800525c <memmove+0x14>
 8005254:	2300      	movs	r3, #0
 8005256:	e007      	b.n	8005268 <memmove+0x20>
 8005258:	5c8b      	ldrb	r3, [r1, r2]
 800525a:	5483      	strb	r3, [r0, r2]
 800525c:	3a01      	subs	r2, #1
 800525e:	d2fb      	bcs.n	8005258 <memmove+0x10>
 8005260:	bd10      	pop	{r4, pc}
 8005262:	5ccc      	ldrb	r4, [r1, r3]
 8005264:	54c4      	strb	r4, [r0, r3]
 8005266:	3301      	adds	r3, #1
 8005268:	429a      	cmp	r2, r3
 800526a:	d1fa      	bne.n	8005262 <memmove+0x1a>
 800526c:	e7f8      	b.n	8005260 <memmove+0x18>
	...

08005270 <_sbrk_r>:
 8005270:	2300      	movs	r3, #0
 8005272:	b570      	push	{r4, r5, r6, lr}
 8005274:	4d06      	ldr	r5, [pc, #24]	; (8005290 <_sbrk_r+0x20>)
 8005276:	0004      	movs	r4, r0
 8005278:	0008      	movs	r0, r1
 800527a:	602b      	str	r3, [r5, #0]
 800527c:	f7fb ff46 	bl	800110c <_sbrk>
 8005280:	1c43      	adds	r3, r0, #1
 8005282:	d103      	bne.n	800528c <_sbrk_r+0x1c>
 8005284:	682b      	ldr	r3, [r5, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d000      	beq.n	800528c <_sbrk_r+0x1c>
 800528a:	6023      	str	r3, [r4, #0]
 800528c:	bd70      	pop	{r4, r5, r6, pc}
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	20000a58 	.word	0x20000a58

08005294 <memchr>:
 8005294:	b2c9      	uxtb	r1, r1
 8005296:	1882      	adds	r2, r0, r2
 8005298:	4290      	cmp	r0, r2
 800529a:	d101      	bne.n	80052a0 <memchr+0xc>
 800529c:	2000      	movs	r0, #0
 800529e:	4770      	bx	lr
 80052a0:	7803      	ldrb	r3, [r0, #0]
 80052a2:	428b      	cmp	r3, r1
 80052a4:	d0fb      	beq.n	800529e <memchr+0xa>
 80052a6:	3001      	adds	r0, #1
 80052a8:	e7f6      	b.n	8005298 <memchr+0x4>

080052aa <memcpy>:
 80052aa:	2300      	movs	r3, #0
 80052ac:	b510      	push	{r4, lr}
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d100      	bne.n	80052b4 <memcpy+0xa>
 80052b2:	bd10      	pop	{r4, pc}
 80052b4:	5ccc      	ldrb	r4, [r1, r3]
 80052b6:	54c4      	strb	r4, [r0, r3]
 80052b8:	3301      	adds	r3, #1
 80052ba:	e7f8      	b.n	80052ae <memcpy+0x4>

080052bc <_realloc_r>:
 80052bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052be:	0007      	movs	r7, r0
 80052c0:	000e      	movs	r6, r1
 80052c2:	0014      	movs	r4, r2
 80052c4:	2900      	cmp	r1, #0
 80052c6:	d105      	bne.n	80052d4 <_realloc_r+0x18>
 80052c8:	0011      	movs	r1, r2
 80052ca:	f7ff fc49 	bl	8004b60 <_malloc_r>
 80052ce:	0005      	movs	r5, r0
 80052d0:	0028      	movs	r0, r5
 80052d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052d4:	2a00      	cmp	r2, #0
 80052d6:	d103      	bne.n	80052e0 <_realloc_r+0x24>
 80052d8:	f7ff fbd6 	bl	8004a88 <_free_r>
 80052dc:	0025      	movs	r5, r4
 80052de:	e7f7      	b.n	80052d0 <_realloc_r+0x14>
 80052e0:	f000 f81b 	bl	800531a <_malloc_usable_size_r>
 80052e4:	9001      	str	r0, [sp, #4]
 80052e6:	4284      	cmp	r4, r0
 80052e8:	d803      	bhi.n	80052f2 <_realloc_r+0x36>
 80052ea:	0035      	movs	r5, r6
 80052ec:	0843      	lsrs	r3, r0, #1
 80052ee:	42a3      	cmp	r3, r4
 80052f0:	d3ee      	bcc.n	80052d0 <_realloc_r+0x14>
 80052f2:	0021      	movs	r1, r4
 80052f4:	0038      	movs	r0, r7
 80052f6:	f7ff fc33 	bl	8004b60 <_malloc_r>
 80052fa:	1e05      	subs	r5, r0, #0
 80052fc:	d0e8      	beq.n	80052d0 <_realloc_r+0x14>
 80052fe:	9b01      	ldr	r3, [sp, #4]
 8005300:	0022      	movs	r2, r4
 8005302:	429c      	cmp	r4, r3
 8005304:	d900      	bls.n	8005308 <_realloc_r+0x4c>
 8005306:	001a      	movs	r2, r3
 8005308:	0031      	movs	r1, r6
 800530a:	0028      	movs	r0, r5
 800530c:	f7ff ffcd 	bl	80052aa <memcpy>
 8005310:	0031      	movs	r1, r6
 8005312:	0038      	movs	r0, r7
 8005314:	f7ff fbb8 	bl	8004a88 <_free_r>
 8005318:	e7da      	b.n	80052d0 <_realloc_r+0x14>

0800531a <_malloc_usable_size_r>:
 800531a:	1f0b      	subs	r3, r1, #4
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	1f18      	subs	r0, r3, #4
 8005320:	2b00      	cmp	r3, #0
 8005322:	da01      	bge.n	8005328 <_malloc_usable_size_r+0xe>
 8005324:	580b      	ldr	r3, [r1, r0]
 8005326:	18c0      	adds	r0, r0, r3
 8005328:	4770      	bx	lr
	...

0800532c <_init>:
 800532c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005332:	bc08      	pop	{r3}
 8005334:	469e      	mov	lr, r3
 8005336:	4770      	bx	lr

08005338 <_fini>:
 8005338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800533a:	46c0      	nop			; (mov r8, r8)
 800533c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800533e:	bc08      	pop	{r3}
 8005340:	469e      	mov	lr, r3
 8005342:	4770      	bx	lr
