Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\team05\Desktop\dclab\lab2\lab2.qsys --block-symbol-file --output-directory=C:\Users\team05\Desktop\dclab\lab2\DE2_115\qsys --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab2/lab2.qsys
Progress: Reading input file
Progress: Adding Rsa256Wrapper_0 [Rsa256Wrapper 1.0]
Progress: Parameterizing module Rsa256Wrapper_0
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab2.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: lab2.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: lab2.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: lab2.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver
Warning: lab2.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\team05\Desktop\dclab\lab2\lab2.qsys --synthesis=VERILOG --output-directory=C:\Users\team05\Desktop\dclab\lab2\DE2_115\qsys\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab2/lab2.qsys
Progress: Reading input file
Progress: Adding Rsa256Wrapper_0 [Rsa256Wrapper 1.0]
Progress: Parameterizing module Rsa256Wrapper_0
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab2.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: lab2.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: lab2.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: lab2.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver
Warning: lab2.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: lab2: Generating lab2 "lab2" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Rsa256Wrapper_0.avalon_master_0 and slave rs232_0.avalon_rs232_slave because the master has address signal 5 bit wide, but the slave is 1 bit wide.
Info: Interconnect is inserted between master Rsa256Wrapper_0.avalon_master_0 and slave rs232_0.avalon_rs232_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Rsa256Wrapper_0: "lab2" instantiated Rsa256Wrapper "Rsa256Wrapper_0"
Info: altpll_0: "lab2" instantiated altpll "altpll_0"
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "lab2" instantiated altera_up_avalon_rs232 "rs232_0"
Info: mm_interconnect_0: "lab2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "lab2" instantiated altera_reset_controller "rst_controller"
Info: Rsa256Wrapper_0_avalon_master_0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Rsa256Wrapper_0_avalon_master_0_translator"
Info: rs232_0_avalon_rs232_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "rs232_0_avalon_rs232_slave_translator"
Info: lab2: Done "lab2" with 8 modules, 15 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
