<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/alexivanov/Documents/GOWIN/Lab5/Lab5/impl/gwsynthesis/Lab5.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/alexivanov/Documents/GOWIN/Lab5/Lab5/src/Lab5.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 22 19:31:07 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>327</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>334</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>15</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>59</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_clk_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">33.638(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_clk</td>
<td>100.000(MHz)</td>
<td>269.942(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1067.234</td>
<td>56</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-19.728</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-19.720</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-19.697</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-19.697</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-19.685</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-19.685</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-19.673</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-19.640</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-19.630</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-19.630</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-19.625</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-19.602</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-19.601</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.566</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-19.601</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.566</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-19.601</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.566</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-19.555</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-19.555</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-19.515</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-19.462</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.427</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-19.441</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-19.431</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-19.410</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.375</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-19.408</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-19.408</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-19.407</td>
<td>timer_29_s0/Q</td>
<td>display_buffer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.372</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.449</td>
<td>n48_s2/I0</td>
<td>spi_clk_s1/D</td>
<td>spi_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>ms_timer_0_s0/Q</td>
<td>ms_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>ms_timer_7_s0/Q</td>
<td>ms_timer_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>second_timer_2_s0/Q</td>
<td>second_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>second_timer_6_s0/Q</td>
<td>second_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>second_timer_8_s0/Q</td>
<td>second_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>second_timer_12_s0/Q</td>
<td>second_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>second_timer_14_s0/Q</td>
<td>second_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>second_timer_18_s0/Q</td>
<td>second_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>second_timer_20_s0/Q</td>
<td>second_timer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>second_timer_24_s0/Q</td>
<td>second_timer_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>second_timer_26_s0/Q</td>
<td>second_timer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>second_timer_30_s0/Q</td>
<td>second_timer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>spi_timer_0_s0/Q</td>
<td>spi_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>spi_timer_2_s0/Q</td>
<td>spi_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>spi_timer_6_s0/Q</td>
<td>spi_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>spi_timer_8_s0/Q</td>
<td>spi_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>spi_timer_12_s0/Q</td>
<td>spi_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>spi_timer_14_s0/Q</td>
<td>spi_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>spi_timer_18_s0/Q</td>
<td>spi_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>ms_timer_3_s0/Q</td>
<td>ms_timer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>ms_timer_9_s0/Q</td>
<td>ms_timer_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>ms_timer_13_s0/Q</td>
<td>ms_timer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>timer_6_s0/Q</td>
<td>timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>timer_8_s0/Q</td>
<td>timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_35_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_36_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n960_s23/I0</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n960_s23/F</td>
</tr>
<tr>
<td>35.624</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>n972_s117/I3</td>
</tr>
<tr>
<td>36.194</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">n972_s117/F</td>
</tr>
<tr>
<td>36.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">display_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>display_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>display_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.074, 54.135%; route: 13.387, 45.084%; tC2Q: 0.232, 0.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.551</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>n873_s46/I2</td>
</tr>
<tr>
<td>34.121</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">n873_s46/F</td>
</tr>
<tr>
<td>34.301</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n916_s26/I2</td>
</tr>
<tr>
<td>34.672</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n916_s26/F</td>
</tr>
<tr>
<td>35.616</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>n928_s117/I3</td>
</tr>
<tr>
<td>36.186</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">n928_s117/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" font-weight:bold;">display_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>display_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>display_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.557, 52.407%; route: 13.896, 46.812%; tC2Q: 0.232, 0.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.428</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n829_s63/I0</td>
</tr>
<tr>
<td>30.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n829_s63/F</td>
</tr>
<tr>
<td>31.452</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][A]</td>
<td>n963_s16/I1</td>
</tr>
<tr>
<td>31.969</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[3][A]</td>
<td style=" background: #97FFFF;">n963_s16/F</td>
</tr>
<tr>
<td>32.396</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>n917_s45/I1</td>
</tr>
<tr>
<td>32.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">n917_s45/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>n961_s46/I1</td>
</tr>
<tr>
<td>33.947</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C44[0][B]</td>
<td style=" background: #97FFFF;">n961_s46/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>n962_s9/I3</td>
</tr>
<tr>
<td>34.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">n962_s9/F</td>
</tr>
<tr>
<td>35.593</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n972_s112/I1</td>
</tr>
<tr>
<td>36.163</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n972_s112/F</td>
</tr>
<tr>
<td>36.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" font-weight:bold;">display_buffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>display_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>display_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.586, 52.546%; route: 13.844, 46.672%; tC2Q: 0.232, 0.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.428</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n829_s63/I0</td>
</tr>
<tr>
<td>30.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n829_s63/F</td>
</tr>
<tr>
<td>31.452</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][A]</td>
<td>n963_s16/I1</td>
</tr>
<tr>
<td>31.969</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[3][A]</td>
<td style=" background: #97FFFF;">n963_s16/F</td>
</tr>
<tr>
<td>32.396</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>n917_s45/I1</td>
</tr>
<tr>
<td>32.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">n917_s45/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>n961_s46/I1</td>
</tr>
<tr>
<td>33.947</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C44[0][B]</td>
<td style=" background: #97FFFF;">n961_s46/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>n962_s9/I3</td>
</tr>
<tr>
<td>34.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">n962_s9/F</td>
</tr>
<tr>
<td>35.593</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n972_s114/I1</td>
</tr>
<tr>
<td>36.163</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n972_s114/F</td>
</tr>
<tr>
<td>36.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" font-weight:bold;">display_buffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>display_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.586, 52.546%; route: 13.844, 46.672%; tC2Q: 0.232, 0.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.493</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>n829_s126/I2</td>
</tr>
<tr>
<td>24.048</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">n829_s126/F</td>
</tr>
<tr>
<td>24.740</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>n829_s128/I1</td>
</tr>
<tr>
<td>25.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">n829_s128/F</td>
</tr>
<tr>
<td>25.485</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>n829_s109/I1</td>
</tr>
<tr>
<td>26.034</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">n829_s109/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>n829_s118/I0</td>
</tr>
<tr>
<td>26.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s118/F</td>
</tr>
<tr>
<td>27.152</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n829_s92/I3</td>
</tr>
<tr>
<td>27.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s92/F</td>
</tr>
<tr>
<td>27.954</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n829_s87/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n829_s87/F</td>
</tr>
<tr>
<td>28.701</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>n829_s77/I1</td>
</tr>
<tr>
<td>29.256</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s77/F</td>
</tr>
<tr>
<td>29.679</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>n829_s70/I1</td>
</tr>
<tr>
<td>30.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">n829_s70/F</td>
</tr>
<tr>
<td>30.635</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>n785_s49/I3</td>
</tr>
<tr>
<td>31.152</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n785_s49/F</td>
</tr>
<tr>
<td>31.826</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>n785_s57/I3</td>
</tr>
<tr>
<td>32.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">n785_s57/F</td>
</tr>
<tr>
<td>32.397</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>n785_s51/I0</td>
</tr>
<tr>
<td>32.967</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">n785_s51/F</td>
</tr>
<tr>
<td>32.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>n830_s14/I3</td>
</tr>
<tr>
<td>33.423</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">n830_s14/F</td>
</tr>
<tr>
<td>34.117</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>n872_s27/I0</td>
</tr>
<tr>
<td>34.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">n872_s27/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>n884_s113/I3</td>
</tr>
<tr>
<td>36.151</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" background: #97FFFF;">n884_s113/F</td>
</tr>
<tr>
<td>36.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" font-weight:bold;">display_buffer_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>display_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>display_buffer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.542, 55.791%; route: 12.876, 43.426%; tC2Q: 0.232, 0.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.493</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>n829_s126/I2</td>
</tr>
<tr>
<td>24.048</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">n829_s126/F</td>
</tr>
<tr>
<td>24.740</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>n829_s128/I1</td>
</tr>
<tr>
<td>25.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">n829_s128/F</td>
</tr>
<tr>
<td>25.485</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>n829_s109/I1</td>
</tr>
<tr>
<td>26.034</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">n829_s109/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>n829_s118/I0</td>
</tr>
<tr>
<td>26.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s118/F</td>
</tr>
<tr>
<td>27.152</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n829_s92/I3</td>
</tr>
<tr>
<td>27.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s92/F</td>
</tr>
<tr>
<td>27.954</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n829_s87/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n829_s87/F</td>
</tr>
<tr>
<td>28.701</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>n829_s77/I1</td>
</tr>
<tr>
<td>29.256</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s77/F</td>
</tr>
<tr>
<td>29.679</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>n829_s70/I1</td>
</tr>
<tr>
<td>30.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">n829_s70/F</td>
</tr>
<tr>
<td>30.635</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>n785_s49/I3</td>
</tr>
<tr>
<td>31.152</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n785_s49/F</td>
</tr>
<tr>
<td>31.826</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>n785_s57/I3</td>
</tr>
<tr>
<td>32.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">n785_s57/F</td>
</tr>
<tr>
<td>32.397</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>n785_s51/I0</td>
</tr>
<tr>
<td>32.967</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">n785_s51/F</td>
</tr>
<tr>
<td>32.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>n830_s14/I3</td>
</tr>
<tr>
<td>33.423</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">n830_s14/F</td>
</tr>
<tr>
<td>34.117</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>n872_s27/I0</td>
</tr>
<tr>
<td>34.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">n872_s27/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>n884_s115/I3</td>
</tr>
<tr>
<td>36.151</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">n884_s115/F</td>
</tr>
<tr>
<td>36.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">display_buffer_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>display_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>display_buffer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.542, 55.791%; route: 12.876, 43.426%; tC2Q: 0.232, 0.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.493</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>n829_s126/I2</td>
</tr>
<tr>
<td>24.048</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">n829_s126/F</td>
</tr>
<tr>
<td>24.740</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>n829_s128/I1</td>
</tr>
<tr>
<td>25.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">n829_s128/F</td>
</tr>
<tr>
<td>25.485</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>n829_s109/I1</td>
</tr>
<tr>
<td>26.034</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">n829_s109/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>n829_s118/I0</td>
</tr>
<tr>
<td>26.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s118/F</td>
</tr>
<tr>
<td>27.152</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n829_s92/I3</td>
</tr>
<tr>
<td>27.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s92/F</td>
</tr>
<tr>
<td>27.954</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n829_s87/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n829_s87/F</td>
</tr>
<tr>
<td>28.701</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>n829_s77/I1</td>
</tr>
<tr>
<td>29.256</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s77/F</td>
</tr>
<tr>
<td>29.679</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>n829_s70/I1</td>
</tr>
<tr>
<td>30.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">n829_s70/F</td>
</tr>
<tr>
<td>30.635</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>n785_s49/I3</td>
</tr>
<tr>
<td>31.152</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n785_s49/F</td>
</tr>
<tr>
<td>31.826</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>n785_s57/I3</td>
</tr>
<tr>
<td>32.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">n785_s57/F</td>
</tr>
<tr>
<td>32.397</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>n785_s51/I0</td>
</tr>
<tr>
<td>32.967</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">n785_s51/F</td>
</tr>
<tr>
<td>32.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>n830_s14/I3</td>
</tr>
<tr>
<td>33.423</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">n830_s14/F</td>
</tr>
<tr>
<td>34.117</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>n831_s13/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">n831_s13/F</td>
</tr>
<tr>
<td>35.569</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>n840_s114/I2</td>
</tr>
<tr>
<td>36.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">n840_s114/F</td>
</tr>
<tr>
<td>36.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">display_buffer_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>display_buffer_28_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>display_buffer_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.563, 55.884%; route: 12.843, 43.333%; tC2Q: 0.232, 0.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.428</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n829_s63/I0</td>
</tr>
<tr>
<td>30.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n829_s63/F</td>
</tr>
<tr>
<td>31.334</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>n829_s52/I1</td>
</tr>
<tr>
<td>31.796</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">n829_s52/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>n873_s57/I2</td>
</tr>
<tr>
<td>32.434</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n873_s57/F</td>
</tr>
<tr>
<td>32.610</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>n873_s47/I3</td>
</tr>
<tr>
<td>33.063</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">n873_s47/F</td>
</tr>
<tr>
<td>34.201</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>n873_s44/I2</td>
</tr>
<tr>
<td>34.718</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">n873_s44/F</td>
</tr>
<tr>
<td>35.644</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>n884_s111/I0</td>
</tr>
<tr>
<td>36.106</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">n884_s111/F</td>
</tr>
<tr>
<td>36.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">display_buffer_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>display_buffer_23_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>display_buffer_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.330, 51.782%; route: 14.043, 47.434%; tC2Q: 0.232, 0.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n917_s40/I3</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n917_s40/F</td>
</tr>
<tr>
<td>35.634</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td>n928_s114/I0</td>
</tr>
<tr>
<td>36.096</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td style=" background: #97FFFF;">n928_s114/F</td>
</tr>
<tr>
<td>36.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td style=" font-weight:bold;">display_buffer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td>display_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[2][B]</td>
<td>display_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.966, 53.948%; route: 13.397, 45.268%; tC2Q: 0.232, 0.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n917_s40/I3</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n917_s40/F</td>
</tr>
<tr>
<td>35.634</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>n928_s116/I0</td>
</tr>
<tr>
<td>36.096</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">n928_s116/F</td>
</tr>
<tr>
<td>36.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" font-weight:bold;">display_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>display_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>display_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.966, 53.948%; route: 13.397, 45.268%; tC2Q: 0.232, 0.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n917_s40/I3</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n917_s40/F</td>
</tr>
<tr>
<td>35.629</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>n928_s112/I0</td>
</tr>
<tr>
<td>36.091</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">n928_s112/F</td>
</tr>
<tr>
<td>36.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" font-weight:bold;">display_buffer_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>display_buffer_14_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>display_buffer_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.966, 53.958%; route: 13.392, 45.258%; tC2Q: 0.232, 0.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n960_s23/I0</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n960_s23/F</td>
</tr>
<tr>
<td>35.519</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>n972_s116/I3</td>
</tr>
<tr>
<td>36.068</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">n972_s116/F</td>
</tr>
<tr>
<td>36.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">display_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>display_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>display_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.053, 54.294%; route: 13.282, 44.921%; tC2Q: 0.232, 0.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n960_s23/I0</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n960_s23/F</td>
</tr>
<tr>
<td>35.518</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>n972_s111/I3</td>
</tr>
<tr>
<td>36.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">n972_s111/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">display_buffer_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>display_buffer_7_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>display_buffer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.053, 54.295%; route: 13.281, 44.920%; tC2Q: 0.232, 0.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n960_s23/I0</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n960_s23/F</td>
</tr>
<tr>
<td>35.518</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n972_s113/I3</td>
</tr>
<tr>
<td>36.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n972_s113/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">display_buffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>display_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.053, 54.295%; route: 13.281, 44.920%; tC2Q: 0.232, 0.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n960_s23/I0</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n960_s23/F</td>
</tr>
<tr>
<td>35.518</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n972_s115/I3</td>
</tr>
<tr>
<td>36.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n972_s115/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">display_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>display_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>display_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.053, 54.295%; route: 13.281, 44.920%; tC2Q: 0.232, 0.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.551</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>n873_s46/I2</td>
</tr>
<tr>
<td>34.121</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">n873_s46/F</td>
</tr>
<tr>
<td>34.295</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>n875_s13/I1</td>
</tr>
<tr>
<td>34.748</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">n875_s13/F</td>
</tr>
<tr>
<td>35.451</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>n884_s112/I2</td>
</tr>
<tr>
<td>36.021</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">n884_s112/F</td>
</tr>
<tr>
<td>36.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" font-weight:bold;">display_buffer_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>display_buffer_22_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>display_buffer_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.639, 52.979%; route: 13.649, 46.236%; tC2Q: 0.232, 0.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.551</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>n873_s46/I2</td>
</tr>
<tr>
<td>34.121</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">n873_s46/F</td>
</tr>
<tr>
<td>34.295</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>n875_s13/I1</td>
</tr>
<tr>
<td>34.748</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">n875_s13/F</td>
</tr>
<tr>
<td>35.451</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>n884_s114/I2</td>
</tr>
<tr>
<td>36.021</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">n884_s114/F</td>
</tr>
<tr>
<td>36.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" font-weight:bold;">display_buffer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>display_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>display_buffer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.639, 52.979%; route: 13.649, 46.236%; tC2Q: 0.232, 0.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n917_s40/I3</td>
</tr>
<tr>
<td>35.093</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n917_s40/F</td>
</tr>
<tr>
<td>35.519</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>n928_s115/I0</td>
</tr>
<tr>
<td>35.981</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">n928_s115/F</td>
</tr>
<tr>
<td>35.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">display_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>display_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>display_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.966, 54.159%; route: 13.282, 45.054%; tC2Q: 0.232, 0.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.428</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n829_s63/I0</td>
</tr>
<tr>
<td>30.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n829_s63/F</td>
</tr>
<tr>
<td>31.334</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>n829_s52/I1</td>
</tr>
<tr>
<td>31.796</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">n829_s52/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>n873_s57/I2</td>
</tr>
<tr>
<td>32.434</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n873_s57/F</td>
</tr>
<tr>
<td>32.610</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>n873_s47/I3</td>
</tr>
<tr>
<td>33.063</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">n873_s47/F</td>
</tr>
<tr>
<td>33.477</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>n829_s50/I1</td>
</tr>
<tr>
<td>34.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">n829_s50/F</td>
</tr>
<tr>
<td>34.028</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>n829_s47/I2</td>
</tr>
<tr>
<td>34.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">n829_s47/F</td>
</tr>
<tr>
<td>35.358</td>
<td>0.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>n840_s113/I0</td>
</tr>
<tr>
<td>35.928</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">n840_s113/F</td>
</tr>
<tr>
<td>35.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">display_buffer_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>display_buffer_29_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>display_buffer_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.025, 54.457%; route: 13.170, 44.754%; tC2Q: 0.232, 0.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.428</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n829_s63/I0</td>
</tr>
<tr>
<td>30.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n829_s63/F</td>
</tr>
<tr>
<td>31.334</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>n829_s52/I1</td>
</tr>
<tr>
<td>31.796</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">n829_s52/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>n873_s57/I2</td>
</tr>
<tr>
<td>32.434</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n873_s57/F</td>
</tr>
<tr>
<td>32.610</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>n873_s47/I3</td>
</tr>
<tr>
<td>33.063</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">n873_s47/F</td>
</tr>
<tr>
<td>33.477</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>n829_s50/I1</td>
</tr>
<tr>
<td>34.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">n829_s50/F</td>
</tr>
<tr>
<td>34.028</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>n829_s47/I2</td>
</tr>
<tr>
<td>34.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">n829_s47/F</td>
</tr>
<tr>
<td>35.358</td>
<td>0.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>n840_s115/I0</td>
</tr>
<tr>
<td>35.907</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td style=" background: #97FFFF;">n840_s115/F</td>
</tr>
<tr>
<td>35.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td style=" font-weight:bold;">display_buffer_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>display_buffer_27_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>display_buffer_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.004, 54.425%; route: 13.170, 44.786%; tC2Q: 0.232, 0.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.493</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>n829_s126/I2</td>
</tr>
<tr>
<td>24.048</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">n829_s126/F</td>
</tr>
<tr>
<td>24.740</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>n829_s128/I1</td>
</tr>
<tr>
<td>25.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">n829_s128/F</td>
</tr>
<tr>
<td>25.485</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>n829_s109/I1</td>
</tr>
<tr>
<td>26.034</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">n829_s109/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>n829_s118/I0</td>
</tr>
<tr>
<td>26.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s118/F</td>
</tr>
<tr>
<td>27.152</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n829_s92/I3</td>
</tr>
<tr>
<td>27.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s92/F</td>
</tr>
<tr>
<td>27.954</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n829_s87/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n829_s87/F</td>
</tr>
<tr>
<td>28.701</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>n829_s77/I1</td>
</tr>
<tr>
<td>29.256</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s77/F</td>
</tr>
<tr>
<td>29.679</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>n829_s70/I1</td>
</tr>
<tr>
<td>30.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">n829_s70/F</td>
</tr>
<tr>
<td>30.635</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>n785_s49/I3</td>
</tr>
<tr>
<td>31.152</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n785_s49/F</td>
</tr>
<tr>
<td>31.826</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>n785_s57/I3</td>
</tr>
<tr>
<td>32.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">n785_s57/F</td>
</tr>
<tr>
<td>32.397</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>n785_s51/I0</td>
</tr>
<tr>
<td>32.967</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">n785_s51/F</td>
</tr>
<tr>
<td>32.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>n830_s14/I3</td>
</tr>
<tr>
<td>33.423</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">n830_s14/F</td>
</tr>
<tr>
<td>34.117</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>n831_s13/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">n831_s13/F</td>
</tr>
<tr>
<td>35.327</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>n840_s111/I2</td>
</tr>
<tr>
<td>35.897</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td style=" background: #97FFFF;">n840_s111/F</td>
</tr>
<tr>
<td>35.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td style=" font-weight:bold;">display_buffer_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>display_buffer_31_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>display_buffer_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.563, 56.345%; route: 12.601, 42.865%; tC2Q: 0.232, 0.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.493</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>n829_s126/I2</td>
</tr>
<tr>
<td>24.048</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">n829_s126/F</td>
</tr>
<tr>
<td>24.740</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>n829_s128/I1</td>
</tr>
<tr>
<td>25.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">n829_s128/F</td>
</tr>
<tr>
<td>25.485</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>n829_s109/I1</td>
</tr>
<tr>
<td>26.034</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">n829_s109/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>n829_s118/I0</td>
</tr>
<tr>
<td>26.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s118/F</td>
</tr>
<tr>
<td>27.152</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n829_s92/I3</td>
</tr>
<tr>
<td>27.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n829_s92/F</td>
</tr>
<tr>
<td>27.954</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n829_s87/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n829_s87/F</td>
</tr>
<tr>
<td>28.701</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>n829_s77/I1</td>
</tr>
<tr>
<td>29.256</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s77/F</td>
</tr>
<tr>
<td>29.679</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>n829_s70/I1</td>
</tr>
<tr>
<td>30.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">n829_s70/F</td>
</tr>
<tr>
<td>30.635</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>n785_s49/I3</td>
</tr>
<tr>
<td>31.152</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n785_s49/F</td>
</tr>
<tr>
<td>31.826</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>n785_s57/I3</td>
</tr>
<tr>
<td>32.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">n785_s57/F</td>
</tr>
<tr>
<td>32.397</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][A]</td>
<td>n785_s51/I0</td>
</tr>
<tr>
<td>32.967</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C39[3][A]</td>
<td style=" background: #97FFFF;">n785_s51/F</td>
</tr>
<tr>
<td>32.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>n830_s14/I3</td>
</tr>
<tr>
<td>33.423</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">n830_s14/F</td>
</tr>
<tr>
<td>34.117</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>n831_s13/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">n831_s13/F</td>
</tr>
<tr>
<td>35.327</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>n840_s116/I2</td>
</tr>
<tr>
<td>35.876</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">n840_s116/F</td>
</tr>
<tr>
<td>35.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" font-weight:bold;">display_buffer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>display_buffer_26_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>display_buffer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.542, 56.314%; route: 12.601, 42.896%; tC2Q: 0.232, 0.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n917_s40/I3</td>
</tr>
<tr>
<td>35.125</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n917_s40/F</td>
</tr>
<tr>
<td>35.304</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>n928_s111/I0</td>
</tr>
<tr>
<td>35.874</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">n928_s111/F</td>
</tr>
<tr>
<td>35.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">display_buffer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>display_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>display_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.106, 54.832%; route: 13.035, 44.378%; tC2Q: 0.232, 0.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>n829_s80/I0</td>
</tr>
<tr>
<td>31.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">n829_s80/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>n829_s61/I0</td>
</tr>
<tr>
<td>31.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">n829_s61/F</td>
</tr>
<tr>
<td>31.900</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>n873_s55/I2</td>
</tr>
<tr>
<td>32.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">n873_s55/F</td>
</tr>
<tr>
<td>33.385</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n917_s51/I2</td>
</tr>
<tr>
<td>33.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n917_s51/F</td>
</tr>
<tr>
<td>34.003</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n917_s44/I2</td>
</tr>
<tr>
<td>34.573</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n917_s44/F</td>
</tr>
<tr>
<td>34.576</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n917_s40/I3</td>
</tr>
<tr>
<td>35.125</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n917_s40/F</td>
</tr>
<tr>
<td>35.304</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>n928_s113/I0</td>
</tr>
<tr>
<td>35.874</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" background: #97FFFF;">n928_s113/F</td>
</tr>
<tr>
<td>35.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" font-weight:bold;">display_buffer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>display_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>display_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.106, 54.832%; route: 13.035, 44.378%; tC2Q: 0.232, 0.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>timer_29_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R20C39[2][B]</td>
<td style=" font-weight:bold;">timer_29_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>n961_s248/I2</td>
</tr>
<tr>
<td>7.922</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">n961_s248/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>n961_s244/I1</td>
</tr>
<tr>
<td>8.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">n961_s244/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>n961_s229/I2</td>
</tr>
<tr>
<td>9.385</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">n961_s229/F</td>
</tr>
<tr>
<td>9.903</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td>n961_s211/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s211/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>n961_s194/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">n961_s194/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>n961_s204/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">n961_s204/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n961_s191/I1</td>
</tr>
<tr>
<td>13.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n961_s191/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>n961_s169/I1</td>
</tr>
<tr>
<td>14.074</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">n961_s169/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>n961_s180/I2</td>
</tr>
<tr>
<td>15.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">n961_s180/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n961_s155/I3</td>
</tr>
<tr>
<td>15.781</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n961_s155/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>n961_s160/I3</td>
</tr>
<tr>
<td>16.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">n961_s160/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>n741_s127/I2</td>
</tr>
<tr>
<td>17.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">n741_s127/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>n741_s123/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">n741_s123/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n741_s113/I2</td>
</tr>
<tr>
<td>18.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n741_s113/F</td>
</tr>
<tr>
<td>19.351</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>n829_s194/I2</td>
</tr>
<tr>
<td>19.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">n829_s194/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>n829_s197/I3</td>
</tr>
<tr>
<td>20.616</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">n829_s197/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n829_s179/I1</td>
</tr>
<tr>
<td>21.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s179/F</td>
</tr>
<tr>
<td>21.567</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>n829_s176/I1</td>
</tr>
<tr>
<td>22.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">n829_s176/F</td>
</tr>
<tr>
<td>22.788</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>n829_s149/I2</td>
</tr>
<tr>
<td>23.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">n829_s149/F</td>
</tr>
<tr>
<td>23.659</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>n829_s121/I0</td>
</tr>
<tr>
<td>24.176</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">n829_s121/F</td>
</tr>
<tr>
<td>24.423</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>n829_s101/I0</td>
</tr>
<tr>
<td>24.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">n829_s101/F</td>
</tr>
<tr>
<td>25.146</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>n829_s135/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">n829_s135/F</td>
</tr>
<tr>
<td>26.140</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>n829_s113/I3</td>
</tr>
<tr>
<td>26.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">n829_s113/F</td>
</tr>
<tr>
<td>27.354</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>n829_s120/I2</td>
</tr>
<tr>
<td>27.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">n829_s120/F</td>
</tr>
<tr>
<td>28.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>n829_s218/I3</td>
</tr>
<tr>
<td>28.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">n829_s218/F</td>
</tr>
<tr>
<td>29.351</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>n829_s71/I2</td>
</tr>
<tr>
<td>29.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">n829_s71/F</td>
</tr>
<tr>
<td>30.428</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n829_s63/I0</td>
</tr>
<tr>
<td>30.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n829_s63/F</td>
</tr>
<tr>
<td>31.334</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>n829_s52/I1</td>
</tr>
<tr>
<td>31.796</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">n829_s52/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>n873_s57/I2</td>
</tr>
<tr>
<td>32.434</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n873_s57/F</td>
</tr>
<tr>
<td>32.610</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>n873_s47/I3</td>
</tr>
<tr>
<td>33.063</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">n873_s47/F</td>
</tr>
<tr>
<td>34.118</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>n874_s9/I2</td>
</tr>
<tr>
<td>34.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">n874_s9/F</td>
</tr>
<tr>
<td>35.303</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>n884_s116/I1</td>
</tr>
<tr>
<td>35.873</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">n884_s116/F</td>
</tr>
<tr>
<td>35.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" font-weight:bold;">display_buffer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>display_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>display_buffer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.476, 52.691%; route: 13.664, 46.520%; tC2Q: 0.232, 0.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">n48_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">spi_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>ms_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">ms_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>n198_s3/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" background: #97FFFF;">n198_s3/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">ms_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>ms_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>ms_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>ms_timer_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C43[0][A]</td>
<td style=" font-weight:bold;">ms_timer_7_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C43[0][A]</td>
<td>n191_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td style=" background: #97FFFF;">n191_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td style=" font-weight:bold;">ms_timer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>ms_timer_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>ms_timer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C44[1][A]</td>
<td>n80_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td style=" background: #97FFFF;">n80_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>second_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C45[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C45[0][A]</td>
<td>n76_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td style=" background: #97FFFF;">n76_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>second_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C45[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C45[1][A]</td>
<td>n74_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C45[1][A]</td>
<td style=" background: #97FFFF;">n74_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C45[1][A]</td>
<td>second_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[0][A]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" background: #97FFFF;">n70_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>second_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[1][A]</td>
<td>n68_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" background: #97FFFF;">n68_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>second_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C47[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[0][A]</td>
<td>n64_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">n64_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td>n62_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">n62_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>second_timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td>n58_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" background: #97FFFF;">n58_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>second_timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td>n56_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">n56_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>second_timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C49[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[0][A]</td>
<td>n52_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td style=" background: #97FFFF;">n52_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C49[0][A]</td>
<td>second_timer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>n26_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" background: #97FFFF;">n26_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>spi_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C35[1][A]</td>
<td>n24_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">n24_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td>n20_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n20_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n18_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n18_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td>n14_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">n14_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">n12_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C38[0][A]</td>
<td>n8_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">n8_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>ms_timer_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C42[1][A]</td>
<td style=" font-weight:bold;">ms_timer_3_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C42[1][A]</td>
<td>n195_s0/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td style=" background: #97FFFF;">n195_s0/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td style=" font-weight:bold;">ms_timer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>ms_timer_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>ms_timer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>ms_timer_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">ms_timer_9_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C43[1][A]</td>
<td>n189_s1/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" background: #97FFFF;">n189_s1/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">ms_timer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>ms_timer_9_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>ms_timer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>ms_timer_13_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">ms_timer_13_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C44[0][A]</td>
<td>n185_s1/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">n185_s1/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">ms_timer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>ms_timer_13_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>ms_timer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">timer_6_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td>n110_s1/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n110_s1/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">timer_8_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>n108_s1/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">n108_s1/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>176</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>second_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>second_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_35_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_35_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_35_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_36_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_36_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_36_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>176</td>
<td>clk_d</td>
<td>-19.728</td>
<td>2.274</td>
</tr>
<tr>
<td>64</td>
<td>n117_8</td>
<td>3.104</td>
<td>1.791</td>
</tr>
<tr>
<td>39</td>
<td>display_index[0]</td>
<td>7.307</td>
<td>0.735</td>
</tr>
<tr>
<td>24</td>
<td>display_index[1]</td>
<td>7.494</td>
<td>0.846</td>
</tr>
<tr>
<td>22</td>
<td>timer[31]</td>
<td>-19.722</td>
<td>0.981</td>
</tr>
<tr>
<td>21</td>
<td>n320_5</td>
<td>6.529</td>
<td>1.341</td>
</tr>
<tr>
<td>21</td>
<td>timer[29]</td>
<td>-19.728</td>
<td>0.911</td>
</tr>
<tr>
<td>21</td>
<td>n29_8</td>
<td>6.680</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>timer[30]</td>
<td>-19.690</td>
<td>0.958</td>
</tr>
<tr>
<td>18</td>
<td>timer[27]</td>
<td>-19.500</td>
<td>1.130</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C39</td>
<td>84.72%</td>
</tr>
<tr>
<td>R20C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R20C38</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C42</td>
<td>80.56%</td>
</tr>
<tr>
<td>R24C44</td>
<td>80.56%</td>
</tr>
<tr>
<td>R27C48</td>
<td>80.56%</td>
</tr>
<tr>
<td>R29C43</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C36</td>
<td>77.78%</td>
</tr>
<tr>
<td>R23C44</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C47</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
