$date
	Thu May 20 01:13:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module N1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Carry $end
$var wire 1 $ Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1$
1!
#2
1"
0!
#3
1#
0$
1!
#4
