// Seed: 807418266
module module_0 (
    input wire id_0,
    output wand id_1,
    output wand id_2,
    input wand id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wor id_8
    , id_10
);
  localparam id_11 = 1'b0;
  always @(1 or negedge -1'b0) begin : LABEL_0
    id_10 <= id_0 == 1;
  end
  assign module_1.id_3 = 0;
  wire id_12;
  logic [1 'b0 : 1] id_13;
  assign id_12 = id_12;
  localparam id_14 = id_11;
  assign id_13 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    output wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
