0.6
2016.4
Jan 23 2017
19:37:30
D:/code/courses/lab2/project_1/project_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/code/courses/lab2/project_1/project_1.srcs/sources_1/imports/rtl/cordic.v,1702792388,verilog,,,,cordic,,,,,,,,
D:/code/courses/lab2/project_1/project_1.srcs/sources_1/imports/rtl/mac.v,1702793088,verilog,,,,multiply_and_add_unit;unsigned_unit_first_line;unsigned_unit_line;unsigned_unit_second_line,,,,,,,,
D:/code/courses/lab2/project_1/project_1.srcs/sources_1/imports/rtl/subckt.v,1702797050,verilog,,,,add_or_sub_unit;adder_16bit;basic_unit_fa_and;basic_unit_ha_and;fa;ha;lut,,,,,,,,
D:/code/courses/lab2/project_1/project_1.srcs/sources_1/imports/rtl/top_tb.v,1702603690,verilog,,,,top_tb,,,,,,,,
