// Seed: 1560250831
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_2),
      .id_1(1),
      .id_2(1 != -id_2),
      .id_3(1 + id_1),
      .id_4(1),
      .id_5((1'b0)),
      .id_6(id_2),
      .id_7(1 & id_2),
      .id_8(id_2),
      .id_9(1),
      .id_10(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin
    id_3 <= 1'd0;
    id_1 = 1;
  end
  logic [7:0] id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_1
  );
  assign id_4[1] = 1;
endmodule
