
28. Printing statistics.

=== clk_divider ===

   Number of wires:                101
   Number of wire bits:            101
   Number of public wires:          30
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21oi_2        2
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__buf_1          2
     sky130_fd_sc_hd__conb_1        13
     sky130_fd_sc_hd__dfxtp_2       29
     sky130_fd_sc_hd__inv_2         19
     sky130_fd_sc_hd__nand2_2        3
     sky130_fd_sc_hd__nor2_2         2
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o211a_2        6
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o221a_2        3
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__or2_2          6
     sky130_fd_sc_hd__or4_2          5

   Chip area for module '\clk_divider': 1073.529600

