#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x627ee5ccf490 .scope module, "Bit" "Bit" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 1 "out";
o0x779cc3fcf018 .functor BUFZ 1, C4<z>; HiZ drive
v0x627ee5d44e70_0 .net "CLK", 0 0, o0x779cc3fcf018;  0 drivers
o0x779cc3fcf408 .functor BUFZ 1, C4<z>; HiZ drive
v0x627ee5d44f30_0 .net "in", 0 0, o0x779cc3fcf408;  0 drivers
o0x779cc3fcf3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x627ee5d44fd0_0 .net "load", 0 0, o0x779cc3fcf3d8;  0 drivers
v0x627ee5d45070_0 .net "mux_out", 0 0, L_0x627ee5d48ed0;  1 drivers
v0x627ee5d45110_0 .net "out", 0 0, v0x627ee5d3b170_0;  1 drivers
S_0x627ee5d08de0 .scope module, "dff_bit_gate" "DFF" 2 14, 2 18 0, S_0x627ee5ccf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d08fc0_0 .net "CLK", 0 0, o0x779cc3fcf018;  alias, 0 drivers
v0x627ee5d3b0b0_0 .net "in", 0 0, L_0x627ee5d48ed0;  alias, 1 drivers
v0x627ee5d3b170_0 .var "out", 0 0;
E_0x627ee5d10bc0 .event posedge, v0x627ee5d08fc0_0;
S_0x627ee5d3b290 .scope module, "mux_gate" "Mux" 2 9, 3 3 0, S_0x627ee5ccf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x627ee5d44670_0 .net "in_a", 0 0, v0x627ee5d3b170_0;  alias, 1 drivers
v0x627ee5d44710_0 .net "in_b", 0 0, o0x779cc3fcf408;  alias, 0 drivers
v0x627ee5d447d0_0 .net "out", 0 0, L_0x627ee5d48ed0;  alias, 1 drivers
v0x627ee5d44900_0 .net "sel", 0 0, o0x779cc3fcf3d8;  alias, 0 drivers
v0x627ee5d449a0_0 .net "sel_out", 0 0, L_0x627ee5d482b0;  1 drivers
v0x627ee5d44ad0_0 .net "temp_a_out", 0 0, L_0x627ee5d48520;  1 drivers
v0x627ee5d44c80_0 .net "temp_b_out", 0 0, L_0x627ee5d48680;  1 drivers
S_0x627ee5d3b510 .scope module, "and_gate" "And" 3 9, 4 2 0, S_0x627ee5d3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d3c590_0 .net "in_a", 0 0, v0x627ee5d3b170_0;  alias, 1 drivers
v0x627ee5d3c680_0 .net "in_b", 0 0, L_0x627ee5d482b0;  alias, 1 drivers
v0x627ee5d3c740_0 .net "out", 0 0, L_0x627ee5d48520;  alias, 1 drivers
v0x627ee5d3c860_0 .net "temp_out", 0 0, L_0x627ee5d48470;  1 drivers
S_0x627ee5d3b760 .scope module, "nand_gate" "Nand" 4 7, 5 1 0, S_0x627ee5d3b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48470 .functor NAND 1, v0x627ee5d3b170_0, L_0x627ee5d482b0, C4<1>, C4<1>;
v0x627ee5d3b9d0_0 .net "in_a", 0 0, v0x627ee5d3b170_0;  alias, 1 drivers
v0x627ee5d3bac0_0 .net "in_b", 0 0, L_0x627ee5d482b0;  alias, 1 drivers
v0x627ee5d3bb60_0 .net "out", 0 0, L_0x627ee5d48470;  alias, 1 drivers
S_0x627ee5d3bcb0 .scope module, "not_gate" "Not" 4 8, 6 3 0, S_0x627ee5d3b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d3c3e0_0 .net "in_a", 0 0, L_0x627ee5d48470;  alias, 1 drivers
v0x627ee5d3c480_0 .net "out", 0 0, L_0x627ee5d48520;  alias, 1 drivers
S_0x627ee5d3be90 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d3bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48520 .functor NAND 1, L_0x627ee5d48470, L_0x627ee5d48470, C4<1>, C4<1>;
v0x627ee5d3c100_0 .net "in_a", 0 0, L_0x627ee5d48470;  alias, 1 drivers
v0x627ee5d3c1f0_0 .net "in_b", 0 0, L_0x627ee5d48470;  alias, 1 drivers
v0x627ee5d3c2e0_0 .net "out", 0 0, L_0x627ee5d48520;  alias, 1 drivers
S_0x627ee5d3c920 .scope module, "and_gate3" "And" 3 10, 4 2 0, S_0x627ee5d3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d3d910_0 .net "in_a", 0 0, o0x779cc3fcf3d8;  alias, 0 drivers
v0x627ee5d3d9e0_0 .net "in_b", 0 0, o0x779cc3fcf408;  alias, 0 drivers
v0x627ee5d3dab0_0 .net "out", 0 0, L_0x627ee5d48680;  alias, 1 drivers
v0x627ee5d3dbd0_0 .net "temp_out", 0 0, L_0x627ee5d485d0;  1 drivers
S_0x627ee5d3cb00 .scope module, "nand_gate" "Nand" 4 7, 5 1 0, S_0x627ee5d3c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d485d0 .functor NAND 1, o0x779cc3fcf3d8, o0x779cc3fcf408, C4<1>, C4<1>;
v0x627ee5d3cd70_0 .net "in_a", 0 0, o0x779cc3fcf3d8;  alias, 0 drivers
v0x627ee5d3ce50_0 .net "in_b", 0 0, o0x779cc3fcf408;  alias, 0 drivers
v0x627ee5d3cf10_0 .net "out", 0 0, L_0x627ee5d485d0;  alias, 1 drivers
S_0x627ee5d3d030 .scope module, "not_gate" "Not" 4 8, 6 3 0, S_0x627ee5d3c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d3d760_0 .net "in_a", 0 0, L_0x627ee5d485d0;  alias, 1 drivers
v0x627ee5d3d800_0 .net "out", 0 0, L_0x627ee5d48680;  alias, 1 drivers
S_0x627ee5d3d210 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48680 .functor NAND 1, L_0x627ee5d485d0, L_0x627ee5d485d0, C4<1>, C4<1>;
v0x627ee5d3d480_0 .net "in_a", 0 0, L_0x627ee5d485d0;  alias, 1 drivers
v0x627ee5d3d570_0 .net "in_b", 0 0, L_0x627ee5d485d0;  alias, 1 drivers
v0x627ee5d3d660_0 .net "out", 0 0, L_0x627ee5d48680;  alias, 1 drivers
S_0x627ee5d3dd20 .scope module, "not_gate2" "Not" 3 8, 6 3 0, S_0x627ee5d3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d3e400_0 .net "in_a", 0 0, o0x779cc3fcf3d8;  alias, 0 drivers
v0x627ee5d3e530_0 .net "out", 0 0, L_0x627ee5d482b0;  alias, 1 drivers
S_0x627ee5d3deb0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d3dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d482b0 .functor NAND 1, o0x779cc3fcf3d8, o0x779cc3fcf3d8, C4<1>, C4<1>;
v0x627ee5d3e100_0 .net "in_a", 0 0, o0x779cc3fcf3d8;  alias, 0 drivers
v0x627ee5d3e210_0 .net "in_b", 0 0, o0x779cc3fcf3d8;  alias, 0 drivers
v0x627ee5d3e2d0_0 .net "out", 0 0, L_0x627ee5d482b0;  alias, 1 drivers
S_0x627ee5d3e630 .scope module, "or_gate" "Or" 3 11, 7 3 0, S_0x627ee5d3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d43ff0_0 .net "branch1_out", 0 0, L_0x627ee5d48890;  1 drivers
v0x627ee5d44120_0 .net "branch2_out", 0 0, L_0x627ee5d48bb0;  1 drivers
v0x627ee5d44270_0 .net "in_a", 0 0, L_0x627ee5d48520;  alias, 1 drivers
v0x627ee5d44310_0 .net "in_b", 0 0, L_0x627ee5d48680;  alias, 1 drivers
v0x627ee5d443b0_0 .net "out", 0 0, L_0x627ee5d48ed0;  alias, 1 drivers
v0x627ee5d44450_0 .net "temp1_out", 0 0, L_0x627ee5d487e0;  1 drivers
v0x627ee5d444f0_0 .net "temp2_out", 0 0, L_0x627ee5d48b00;  1 drivers
v0x627ee5d44590_0 .net "temp3_out", 0 0, L_0x627ee5d48e20;  1 drivers
S_0x627ee5d3e810 .scope module, "and_gate" "And" 7 9, 4 2 0, S_0x627ee5d3e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d3f890_0 .net "in_a", 0 0, L_0x627ee5d48520;  alias, 1 drivers
v0x627ee5d3f930_0 .net "in_b", 0 0, L_0x627ee5d48520;  alias, 1 drivers
v0x627ee5d3f9f0_0 .net "out", 0 0, L_0x627ee5d487e0;  alias, 1 drivers
v0x627ee5d3fb10_0 .net "temp_out", 0 0, L_0x627ee5d48730;  1 drivers
S_0x627ee5d3ea80 .scope module, "nand_gate" "Nand" 4 7, 5 1 0, S_0x627ee5d3e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48730 .functor NAND 1, L_0x627ee5d48520, L_0x627ee5d48520, C4<1>, C4<1>;
v0x627ee5d3ecf0_0 .net "in_a", 0 0, L_0x627ee5d48520;  alias, 1 drivers
v0x627ee5d3edb0_0 .net "in_b", 0 0, L_0x627ee5d48520;  alias, 1 drivers
v0x627ee5d3ef00_0 .net "out", 0 0, L_0x627ee5d48730;  alias, 1 drivers
S_0x627ee5d3f000 .scope module, "not_gate" "Not" 4 8, 6 3 0, S_0x627ee5d3e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d3f6e0_0 .net "in_a", 0 0, L_0x627ee5d48730;  alias, 1 drivers
v0x627ee5d3f780_0 .net "out", 0 0, L_0x627ee5d487e0;  alias, 1 drivers
S_0x627ee5d3f190 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d3f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d487e0 .functor NAND 1, L_0x627ee5d48730, L_0x627ee5d48730, C4<1>, C4<1>;
v0x627ee5d3f400_0 .net "in_a", 0 0, L_0x627ee5d48730;  alias, 1 drivers
v0x627ee5d3f4f0_0 .net "in_b", 0 0, L_0x627ee5d48730;  alias, 1 drivers
v0x627ee5d3f5e0_0 .net "out", 0 0, L_0x627ee5d487e0;  alias, 1 drivers
S_0x627ee5d3fc80 .scope module, "and_gate2" "And" 7 13, 4 2 0, S_0x627ee5d3e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d40c70_0 .net "in_a", 0 0, L_0x627ee5d48680;  alias, 1 drivers
v0x627ee5d40d10_0 .net "in_b", 0 0, L_0x627ee5d48680;  alias, 1 drivers
v0x627ee5d40dd0_0 .net "out", 0 0, L_0x627ee5d48b00;  alias, 1 drivers
v0x627ee5d40ef0_0 .net "temp_out", 0 0, L_0x627ee5d48a50;  1 drivers
S_0x627ee5d3fe60 .scope module, "nand_gate" "Nand" 4 7, 5 1 0, S_0x627ee5d3fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48a50 .functor NAND 1, L_0x627ee5d48680, L_0x627ee5d48680, C4<1>, C4<1>;
v0x627ee5d400d0_0 .net "in_a", 0 0, L_0x627ee5d48680;  alias, 1 drivers
v0x627ee5d40190_0 .net "in_b", 0 0, L_0x627ee5d48680;  alias, 1 drivers
v0x627ee5d402e0_0 .net "out", 0 0, L_0x627ee5d48a50;  alias, 1 drivers
S_0x627ee5d403e0 .scope module, "not_gate" "Not" 4 8, 6 3 0, S_0x627ee5d3fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d40ac0_0 .net "in_a", 0 0, L_0x627ee5d48a50;  alias, 1 drivers
v0x627ee5d40b60_0 .net "out", 0 0, L_0x627ee5d48b00;  alias, 1 drivers
S_0x627ee5d40570 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d403e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48b00 .functor NAND 1, L_0x627ee5d48a50, L_0x627ee5d48a50, C4<1>, C4<1>;
v0x627ee5d407e0_0 .net "in_a", 0 0, L_0x627ee5d48a50;  alias, 1 drivers
v0x627ee5d408d0_0 .net "in_b", 0 0, L_0x627ee5d48a50;  alias, 1 drivers
v0x627ee5d409c0_0 .net "out", 0 0, L_0x627ee5d48b00;  alias, 1 drivers
S_0x627ee5d41060 .scope module, "and_gate3" "And" 7 17, 4 2 0, S_0x627ee5d3e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x627ee5d420a0_0 .net "in_a", 0 0, L_0x627ee5d48890;  alias, 1 drivers
v0x627ee5d42170_0 .net "in_b", 0 0, L_0x627ee5d48bb0;  alias, 1 drivers
v0x627ee5d42240_0 .net "out", 0 0, L_0x627ee5d48e20;  alias, 1 drivers
v0x627ee5d42360_0 .net "temp_out", 0 0, L_0x627ee5d48d70;  1 drivers
S_0x627ee5d41240 .scope module, "nand_gate" "Nand" 4 7, 5 1 0, S_0x627ee5d41060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48d70 .functor NAND 1, L_0x627ee5d48890, L_0x627ee5d48bb0, C4<1>, C4<1>;
v0x627ee5d41490_0 .net "in_a", 0 0, L_0x627ee5d48890;  alias, 1 drivers
v0x627ee5d41570_0 .net "in_b", 0 0, L_0x627ee5d48bb0;  alias, 1 drivers
v0x627ee5d41630_0 .net "out", 0 0, L_0x627ee5d48d70;  alias, 1 drivers
S_0x627ee5d41780 .scope module, "not_gate" "Not" 4 8, 6 3 0, S_0x627ee5d41060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d41ef0_0 .net "in_a", 0 0, L_0x627ee5d48d70;  alias, 1 drivers
v0x627ee5d41f90_0 .net "out", 0 0, L_0x627ee5d48e20;  alias, 1 drivers
S_0x627ee5d419a0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d41780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48e20 .functor NAND 1, L_0x627ee5d48d70, L_0x627ee5d48d70, C4<1>, C4<1>;
v0x627ee5d41c10_0 .net "in_a", 0 0, L_0x627ee5d48d70;  alias, 1 drivers
v0x627ee5d41d00_0 .net "in_b", 0 0, L_0x627ee5d48d70;  alias, 1 drivers
v0x627ee5d41df0_0 .net "out", 0 0, L_0x627ee5d48e20;  alias, 1 drivers
S_0x627ee5d424b0 .scope module, "not_gate" "Not" 7 10, 6 3 0, S_0x627ee5d3e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d42be0_0 .net "in_a", 0 0, L_0x627ee5d487e0;  alias, 1 drivers
v0x627ee5d42c80_0 .net "out", 0 0, L_0x627ee5d48890;  alias, 1 drivers
S_0x627ee5d42680 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d424b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48890 .functor NAND 1, L_0x627ee5d487e0, L_0x627ee5d487e0, C4<1>, C4<1>;
v0x627ee5d428f0_0 .net "in_a", 0 0, L_0x627ee5d487e0;  alias, 1 drivers
v0x627ee5d429b0_0 .net "in_b", 0 0, L_0x627ee5d487e0;  alias, 1 drivers
v0x627ee5d42b00_0 .net "out", 0 0, L_0x627ee5d48890;  alias, 1 drivers
S_0x627ee5d42d80 .scope module, "not_gate2" "Not" 7 14, 6 3 0, S_0x627ee5d3e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d43550_0 .net "in_a", 0 0, L_0x627ee5d48b00;  alias, 1 drivers
v0x627ee5d435f0_0 .net "out", 0 0, L_0x627ee5d48bb0;  alias, 1 drivers
S_0x627ee5d42ff0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d42d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48bb0 .functor NAND 1, L_0x627ee5d48b00, L_0x627ee5d48b00, C4<1>, C4<1>;
v0x627ee5d43260_0 .net "in_a", 0 0, L_0x627ee5d48b00;  alias, 1 drivers
v0x627ee5d43320_0 .net "in_b", 0 0, L_0x627ee5d48b00;  alias, 1 drivers
v0x627ee5d43470_0 .net "out", 0 0, L_0x627ee5d48bb0;  alias, 1 drivers
S_0x627ee5d436f0 .scope module, "not_gate3" "Not" 7 18, 6 3 0, S_0x627ee5d3e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x627ee5d43e50_0 .net "in_a", 0 0, L_0x627ee5d48e20;  alias, 1 drivers
v0x627ee5d43ef0_0 .net "out", 0 0, L_0x627ee5d48ed0;  alias, 1 drivers
S_0x627ee5d43910 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x627ee5d436f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d48ed0 .functor NAND 1, L_0x627ee5d48e20, L_0x627ee5d48e20, C4<1>, C4<1>;
v0x627ee5d43b80_0 .net "in_a", 0 0, L_0x627ee5d48e20;  alias, 1 drivers
v0x627ee5d43c40_0 .net "in_b", 0 0, L_0x627ee5d48e20;  alias, 1 drivers
v0x627ee5d43d90_0 .net "out", 0 0, L_0x627ee5d48ed0;  alias, 1 drivers
S_0x627ee5ccf690 .scope module, "DFF_NAND" "DFF_NAND" 8 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qp";
o0x779cc3fd0518 .functor BUFZ 1, C4<z>; HiZ drive
v0x627ee5d47a70_0 .net "CLK", 0 0, o0x779cc3fd0518;  0 drivers
o0x779cc3fd0428 .functor BUFZ 1, C4<z>; HiZ drive
v0x627ee5d47b10_0 .net "D", 0 0, o0x779cc3fd0428;  0 drivers
v0x627ee5d47bd0_0 .net "Q", 0 0, L_0x627ee5d49770;  1 drivers
v0x627ee5d47ca0_0 .net "Qp", 0 0, L_0x627ee5d49820;  1 drivers
v0x627ee5d47d70_0 .net "tmp1", 0 0, L_0x627ee5d49090;  1 drivers
v0x627ee5d47e60_0 .net "tmp2", 0 0, L_0x627ee5d49140;  1 drivers
v0x627ee5d47f00_0 .net "tmp3", 0 0, L_0x627ee5d491f0;  1 drivers
v0x627ee5d47ff0_0 .net "tmp4", 0 0, L_0x627ee5d492a0;  1 drivers
v0x627ee5d480e0_0 .net "tmp5", 0 0, L_0x627ee5d49460;  1 drivers
v0x627ee5d48210_0 .net "tmp6", 0 0, L_0x627ee5d49630;  1 drivers
S_0x627ee5d451f0 .scope module, "nand_gate1" "Nand" 8 7, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d49090 .functor NAND 1, o0x779cc3fd0428, o0x779cc3fd0428, C4<1>, C4<1>;
v0x627ee5d45410_0 .net "in_a", 0 0, o0x779cc3fd0428;  alias, 0 drivers
v0x627ee5d454f0_0 .net "in_b", 0 0, o0x779cc3fd0428;  alias, 0 drivers
v0x627ee5d455b0_0 .net "out", 0 0, L_0x627ee5d49090;  alias, 1 drivers
S_0x627ee5d456c0 .scope module, "nand_gate2" "Nand" 8 8, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d49140 .functor NAND 1, o0x779cc3fd0518, o0x779cc3fd0518, C4<1>, C4<1>;
v0x627ee5d458f0_0 .net "in_a", 0 0, o0x779cc3fd0518;  alias, 0 drivers
v0x627ee5d459d0_0 .net "in_b", 0 0, o0x779cc3fd0518;  alias, 0 drivers
v0x627ee5d45ac0_0 .net "out", 0 0, L_0x627ee5d49140;  alias, 1 drivers
S_0x627ee5d45bd0 .scope module, "nand_gate3" "Nand" 8 11, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d491f0 .functor NAND 1, o0x779cc3fd0518, L_0x627ee5d49090, C4<1>, C4<1>;
v0x627ee5d45e30_0 .net "in_a", 0 0, o0x779cc3fd0518;  alias, 0 drivers
v0x627ee5d45f20_0 .net "in_b", 0 0, L_0x627ee5d49090;  alias, 1 drivers
v0x627ee5d45fe0_0 .net "out", 0 0, L_0x627ee5d491f0;  alias, 1 drivers
S_0x627ee5d460f0 .scope module, "nand_gate4" "Nand" 8 12, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d492a0 .functor NAND 1, o0x779cc3fd0428, o0x779cc3fd0518, C4<1>, C4<1>;
v0x627ee5d46320_0 .net "in_a", 0 0, o0x779cc3fd0428;  alias, 0 drivers
v0x627ee5d46430_0 .net "in_b", 0 0, o0x779cc3fd0518;  alias, 0 drivers
v0x627ee5d464f0_0 .net "out", 0 0, L_0x627ee5d492a0;  alias, 1 drivers
S_0x627ee5d465f0 .scope module, "nand_gate5" "Nand" 8 13, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d49460 .functor NAND 1, L_0x627ee5d491f0, L_0x627ee5d49630, C4<1>, C4<1>;
v0x627ee5d46870_0 .net "in_a", 0 0, L_0x627ee5d491f0;  alias, 1 drivers
v0x627ee5d46930_0 .net "in_b", 0 0, L_0x627ee5d49630;  alias, 1 drivers
v0x627ee5d469d0_0 .net "out", 0 0, L_0x627ee5d49460;  alias, 1 drivers
S_0x627ee5d46b20 .scope module, "nand_gate6" "Nand" 8 14, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d49630 .functor NAND 1, L_0x627ee5d492a0, L_0x627ee5d49460, C4<1>, C4<1>;
v0x627ee5d46d50_0 .net "in_a", 0 0, L_0x627ee5d492a0;  alias, 1 drivers
v0x627ee5d46e40_0 .net "in_b", 0 0, L_0x627ee5d49460;  alias, 1 drivers
v0x627ee5d46f10_0 .net "out", 0 0, L_0x627ee5d49630;  alias, 1 drivers
S_0x627ee5d47010 .scope module, "nand_gate7" "Nand" 8 17, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d49770 .functor NAND 1, L_0x627ee5d49460, L_0x627ee5d49140, C4<1>, C4<1>;
v0x627ee5d47240_0 .net "in_a", 0 0, L_0x627ee5d49460;  alias, 1 drivers
v0x627ee5d47350_0 .net "in_b", 0 0, L_0x627ee5d49140;  alias, 1 drivers
v0x627ee5d47410_0 .net "out", 0 0, L_0x627ee5d49770;  alias, 1 drivers
S_0x627ee5d47520 .scope module, "nand_gate8" "Nand" 8 18, 5 1 0, S_0x627ee5ccf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x627ee5d49820 .functor NAND 1, L_0x627ee5d49630, L_0x627ee5d49140, C4<1>, C4<1>;
v0x627ee5d47750_0 .net "in_a", 0 0, L_0x627ee5d49630;  alias, 1 drivers
v0x627ee5d47860_0 .net "in_b", 0 0, L_0x627ee5d49140;  alias, 1 drivers
v0x627ee5d47970_0 .net "out", 0 0, L_0x627ee5d49820;  alias, 1 drivers
    .scope S_0x627ee5d08de0;
T_0 ;
    %wait E_0x627ee5d10bc0;
    %load/vec4 v0x627ee5d3b0b0_0;
    %assign/vec4 v0x627ee5d3b170_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "Bit/src/Bit.vh";
    "Mux/src/Mux.vh";
    "And/src/And.vh";
    "Nand/src/Nand.vh";
    "Not/src/Not.vh";
    "Or/src/Or.vh";
    "DFF/src/DFF.vh";
