/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module ramcard(mclk28, reset_in, addr, ram_addr, we, card_ram_we, card_ram_rd, bank1);
  (* src = "./test.v:15" *)
  wire [2:0] _000_;
  (* src = "./test.v:15" *)
  wire _001_;
  (* src = "./test.v:15" *)
  wire _002_;
  (* src = "./test.v:15" *)
  wire _003_;
  (* src = "./test.v:15" *)
  wire _004_;
  (* src = "./test.v:15" *)
  wire _005_;
  (* src = "./test.v:15" *)
  wire _006_;
  (* src = "./test.v:15" *)
  wire _007_;
  (* src = "./test.v:15" *)
  wire _008_;
  (* src = "./test.v:29" *)
  wire _009_;
  (* src = "./test.v:31" *)
  wire _010_;
  (* src = "./test.v:32" *)
  wire _011_;
  (* src = "./test.v:32" *)
  wire _012_;
  (* src = "./test.v:35" *)
  wire _013_;
  (* src = "./test.v:39" *)
  wire _014_;
  (* src = "./test.v:51" *)
  wire _015_;
  (* src = "./test.v:51" *)
  wire _016_;
  (* src = "./test.v:51" *)
  wire _017_;
  (* src = "./test.v:51" *)
  wire _018_;
  (* src = "./test.v:29" *)
  wire _019_;
  (* src = "./test.v:35" *)
  wire _020_;
  (* src = "./test.v:36" *)
  wire _021_;
  (* src = "./test.v:50" *)
  wire _022_;
  (* src = "./test.v:51" *)
  wire _023_;
  (* src = "./test.v:51" *)
  wire _024_;
  (* src = "./test.v:29" *)
  wire _025_;
  (* src = "./test.v:35" *)
  wire _026_;
  (* src = "./test.v:50" *)
  wire _027_;
  (* src = "./test.v:31" *)
  wire _028_;
  (* src = "./test.v:32" *)
  wire _029_;
  (* src = "./test.v:33" *)
  wire _030_;
  (* src = "./test.v:40" *)
  wire _031_;
  (* src = "./test.v:51" *)
  wire _032_;
  (* src = "./test.v:51" *)
  wire _033_;
  wire [2:0] _034_;
  wire [2:0] _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  (* src = "./test.v:33" *)
  wire _048_;
  (* src = "./test.v:40" *)
  wire _049_;
  (* src = "./test.v:14" *)
  wire DEF;
  (* src = "./test.v:14" *)
  wire Dxxx;
  (* src = "./test.v:5" *)
  input [15:0] addr;
  (* src = "./test.v:13" *)
  reg [15:0] addr2;
  (* src = "./test.v:10" *)
  output bank1;
  reg bank1;
  (* src = "./test.v:12" *)
  reg [2:0] bank16k;
  (* src = "./test.v:11" *)
  reg bankB;
  (* src = "./test.v:9" *)
  output card_ram_rd;
  (* src = "./test.v:8" *)
  output card_ram_we;
  (* src = "./test.v:3" *)
  input mclk28;
  (* src = "./test.v:11" *)
  reg pre_wr_en;
  (* src = "./test.v:6" *)
  output [17:0] ram_addr;
  (* src = "./test.v:11" *)
  reg read_en;
  (* src = "./test.v:4" *)
  input reset_in;
  (* src = "./test.v:11" *)
  reg sat_pre_wr_en;
  (* src = "./test.v:11" *)
  reg sat_read_en;
  (* src = "./test.v:11" *)
  reg sat_write_en;
  (* src = "./test.v:7" *)
  input we;
  (* src = "./test.v:11" *)
  reg write_en;
  assign _009_ = _019_ & (* src = "./test.v:29" *) _025_;
  assign _010_ = addr[0] & (* src = "./test.v:31" *) _028_;
  assign _011_ = addr[0] & (* src = "./test.v:32" *) pre_wr_en;
  assign _012_ = _011_ & (* src = "./test.v:32" *) _029_;
  assign _013_ = _020_ & (* src = "./test.v:35" *) _026_;
  assign _014_ = addr[0] & (* src = "./test.v:39" *) sat_pre_wr_en;
  assign DEF = _022_ & (* src = "./test.v:50" *) _027_;
  assign _015_ = bankB & (* src = "./test.v:51" *) Dxxx;
  assign _016_ = addr[12] & (* src = "./test.v:51" *) _032_;
  assign _017_ = bank1 & (* src = "./test.v:51" *) Dxxx;
  assign _018_ = addr[12] & (* src = "./test.v:51" *) _033_;
  assign _019_ = addr[15:4] == (* src = "./test.v:29" *) 32'd3080;
  assign _020_ = addr[15:4] == (* src = "./test.v:35" *) 32'd3085;
  assign _021_ = addr[2] == (* src = "./test.v:36" *) 32'd0;
  assign Dxxx = addr[15:12] == (* src = "./test.v:49" *) 4'hd;
  assign _022_ = addr[15:14] == (* src = "./test.v:50" *) 2'h3;
  assign _023_ = _024_ && (* src = "./test.v:51" *) DEF;
  assign _024_ = sat_write_en || (* src = "./test.v:51" *) sat_read_en;
  assign _025_ = addr2 != (* src = "./test.v:29" *) addr;
  assign _026_ = addr2 != (* src = "./test.v:35" *) addr;
  assign _027_ = addr[13:12] != (* src = "./test.v:50" *) 2'h0;
  assign _028_ = ~ (* src = "./test.v:31" *) we;
  assign _029_ = ~ (* src = "./test.v:32" *) we;
  assign _030_ = ~ (* src = "./test.v:33" *) _048_;
  assign _031_ = ~ (* src = "./test.v:40" *) _049_;
  assign _032_ = ~ (* src = "./test.v:51" *) _015_;
  assign _033_ = ~ (* src = "./test.v:51" *) _017_;
  assign card_ram_we = write_en | (* src = "./test.v:52" *) sat_write_en;
  assign card_ram_rd = read_en | (* src = "./test.v:53" *) sat_read_en;
  always @(posedge mclk28)
      sat_write_en <= _007_;
  always @(posedge mclk28)
      sat_pre_wr_en <= _005_;
  always @(posedge mclk28)
      bank16k <= _000_;
  always @(posedge mclk28)
      addr2 <= addr;
  always @(posedge mclk28)
      bank1 <= _001_;
  always @(posedge mclk28)
      read_en <= _004_;
  always @(posedge mclk28)
      write_en <= _008_;
  always @(posedge mclk28)
      pre_wr_en <= _003_;
  always @(posedge mclk28)
      bankB <= _002_;
  always @(posedge mclk28)
      sat_read_en <= _006_;
  assign _034_ = _021_ ? (* full_case = 32'd1 *) (* src = "./test.v:36" *) bank16k : { addr[3], addr[1:0] };
  assign _035_ = _013_ ? (* src = "./test.v:35" *) _034_ : bank16k;
  assign _000_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) bank16k : _035_;
  assign _036_ = _021_ ? (* full_case = 32'd1 *) (* src = "./test.v:36" *) addr[0] : sat_pre_wr_en;
  assign _037_ = _013_ ? (* src = "./test.v:35" *) _036_ : sat_pre_wr_en;
  assign _005_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _037_;
  assign _038_ = _021_ ? (* full_case = 32'd1 *) (* src = "./test.v:36" *) _014_ : sat_write_en;
  assign _039_ = _013_ ? (* src = "./test.v:35" *) _038_ : sat_write_en;
  assign _007_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _039_;
  assign _040_ = _021_ ? (* full_case = 32'd1 *) (* src = "./test.v:36" *) _031_ : sat_read_en;
  assign _041_ = _013_ ? (* src = "./test.v:35" *) _040_ : sat_read_en;
  assign _006_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _041_;
  assign _042_ = _021_ ? (* full_case = 32'd1 *) (* src = "./test.v:36" *) addr[3] : bankB;
  assign _043_ = _013_ ? (* src = "./test.v:35" *) _042_ : bankB;
  assign _002_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _043_;
  assign _044_ = _009_ ? (* src = "./test.v:29" *) _010_ : pre_wr_en;
  assign _003_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _044_;
  assign _045_ = _009_ ? (* src = "./test.v:29" *) _012_ : write_en;
  assign _008_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h1 : _045_;
  assign _046_ = _009_ ? (* src = "./test.v:29" *) _030_ : read_en;
  assign _004_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _046_;
  assign _047_ = _009_ ? (* src = "./test.v:29" *) addr[3] : bank1;
  assign _001_ = reset_in ? (* full_case = 32'd1 *) (* src = "./test.v:17" *) 1'h0 : _047_;
  assign ram_addr = _023_ ? (* src = "./test.v:51" *) { 1'h1, bank16k, addr[13], _016_, addr[11:0] } : { 2'h0, addr[15:13], _018_, addr[11:0] };
  assign _048_ = addr[0] ^ (* src = "./test.v:33" *) addr[1];
  assign _049_ = addr[0] ^ (* src = "./test.v:40" *) addr[1];
endmodule
