$date
	Sat Aug 08 20:57:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! YE2T4 $end
$var wire 1 " YE2T3 $end
$var wire 1 # YE2T2 $end
$var wire 1 $ YE2T1 $end
$var wire 1 % YE1T4 $end
$var wire 1 & YE1T3 $end
$var wire 1 ' YE1T2 $end
$var wire 1 ( YE1T1 $end
$var reg 1 ) A11 $end
$var reg 1 * A12 $end
$var reg 1 + A13 $end
$var reg 1 , A14 $end
$var reg 1 - A21 $end
$var reg 1 . A22 $end
$var reg 1 / A23 $end
$var reg 1 0 A24 $end
$var reg 1 1 B11 $end
$var reg 1 2 B12 $end
$var reg 1 3 B13 $end
$var reg 1 4 B14 $end
$var reg 1 5 B21 $end
$var reg 1 6 B22 $end
$var reg 1 7 B23 $end
$var reg 1 8 B24 $end
$var reg 1 9 C11 $end
$var reg 1 : C12 $end
$var reg 1 ; C13 $end
$var reg 1 < C14 $end
$var reg 1 = C21 $end
$var reg 1 > C22 $end
$var reg 1 ? C23 $end
$var reg 1 @ C24 $end
$var reg 1 A D13 $end
$var reg 1 B D14 $end
$var reg 1 C D21 $end
$var reg 1 D D23 $end
$scope module G1 $end
$var wire 1 - A $end
$var wire 1 E A1 $end
$var wire 1 F A2 $end
$var wire 1 G A3 $end
$var wire 1 H A4 $end
$var wire 1 5 B $end
$var wire 1 = C $end
$var wire 1 C D $end
$var wire 1 I NB $end
$var wire 1 J NC $end
$var wire 1 K ND $end
$var wire 1 $ Y $end
$upscope $end
$scope module G2 $end
$var wire 1 . A $end
$var wire 1 6 B $end
$var wire 1 > C $end
$var wire 1 L NB $end
$var wire 1 # Y $end
$upscope $end
$scope module G3 $end
$var wire 1 / A $end
$var wire 1 M A1 $end
$var wire 1 N A2 $end
$var wire 1 7 B $end
$var wire 1 ? C $end
$var wire 1 D D $end
$var wire 1 O NC $end
$var wire 1 " Y $end
$upscope $end
$scope module G4 $end
$var wire 1 0 A $end
$var wire 1 P A1 $end
$var wire 1 8 B $end
$var wire 1 @ C $end
$var wire 1 Q NA $end
$var wire 1 R NC $end
$var wire 1 ! Y $end
$upscope $end
$scope module OP1 $end
$var wire 1 ) A $end
$var wire 1 1 B $end
$var wire 1 9 C $end
$var wire 1 ( Y $end
$upscope $end
$scope module OP2 $end
$var wire 1 * A $end
$var wire 1 2 B $end
$var wire 1 : C $end
$var wire 1 ' Y $end
$upscope $end
$scope module OP3 $end
$var wire 1 + A $end
$var wire 1 3 B $end
$var wire 1 ; C $end
$var wire 1 A D $end
$var wire 1 & Y $end
$upscope $end
$scope module OP4 $end
$var wire 1 , A $end
$var wire 1 4 B $end
$var wire 1 < C $end
$var wire 1 B D $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#3
1$
1H
1K
1J
1I
0E
0F
0G
0C
0=
05
0-
#4
0$
0H
0K
1C
#5
1K
0J
0C
1=
#6
0K
1C
#7
1K
1J
0I
0C
0=
15
#8
0K
1C
#9
1K
0J
0C
1=
#10
0K
1C
#11
1$
1G
1F
1E
1H
1K
1J
1I
0C
0=
05
1-
#12
0G
0H
0K
1C
#13
1G
0F
1K
0J
0C
1=
#14
0G
0K
1C
#15
1G
1F
0E
1K
1J
0I
0C
0=
15
#16
0G
0K
1C
#17
1G
0F
1K
0J
0C
1=
#18
0$
0G
0K
1C
#20
1#
1L
0>
06
0.
#21
1>
#22
0#
0L
0>
16
#23
1#
1>
#24
1L
0>
06
1.
#25
1>
#26
0#
0L
0>
16
#27
1#
1>
#29
0"
0M
1O
0N
0D
0?
07
0/
#30
1"
1M
1D
#31
0"
0M
0O
0D
1?
#32
1D
#33
1O
1"
0D
0?
17
#34
1M
1D
#35
0M
0O
0D
1?
#36
1D
#37
1O
0"
0D
0?
07
1/
#38
1"
1M
1N
1D
#39
0"
0M
0N
0O
0D
1?
#40
1"
1N
1D
#41
0N
1O
0D
0?
17
#42
1M
1N
1D
#43
0M
0N
0O
0D
1?
#44
1N
1D
#45
1!
1P
1R
1Q
0@
08
00
#46
0!
0P
0R
1@
#47
1P
1R
1!
0@
18
#48
0P
0R
1@
#49
1R
0!
0Q
0@
08
10
#50
0R
1@
#51
1R
1!
0@
18
#52
0R
1@
#54
1(
09
01
0)
#55
0(
19
#56
1(
09
11
#57
0(
19
#58
1(
09
01
1)
#59
19
#60
0(
09
11
#61
1(
19
#63
1'
0:
02
0*
#64
1:
#65
0'
0:
12
#66
1:
#67
1'
0:
02
1*
#68
1:
#69
0'
0:
12
#70
1:
#72
1&
0A
0;
03
0+
#73
0&
1A
#74
0A
1;
#75
1&
1A
#76
0&
0A
0;
13
#77
1&
1A
#78
0A
1;
#79
0&
1A
#80
0A
0;
03
1+
#81
1&
1A
#82
0A
1;
#83
0&
1A
#84
1&
0A
0;
13
#85
0&
1A
#86
0A
1;
#87
1&
1A
#89
0%
0B
0<
04
0,
#90
1B
#91
0B
1<
#92
1B
#93
0B
0<
14
#94
1B
#95
0B
1<
#96
1B
#97
1%
0B
0<
04
1,
#98
0%
1B
#99
1%
0B
1<
#100
1B
#101
0B
0<
14
#102
1B
#103
0B
1<
#104
1B
#107
