<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>BaseDesign</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./BaseDesign.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./BaseDesign_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./BaseDesign.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="CCC::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreAHBL::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreAHBL1::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreAHB_APB3::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreGPIO_0::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreTimer0::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreTimer1::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CoreUART_apb::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="Core_APB3::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="GPIO_OUT_0::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="JTAGDebug::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="LSRAM::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="MIV_RV32IMA::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="PF_OSC_0::work" state="GOOD" type="1"/><module file="hdl\reset_synchronizer.v" module_class="HdlModule" name="reset_synchronizer" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>TDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TRSTB</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TDI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TMS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USER_RST</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_IN</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_OUT</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>