// Seed: 4096937972
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  tri1  id_7,
    output tri   id_8
);
  tri0 id_10 = 1;
endmodule
module module_1 (
    output tri1 id_0
    , id_10,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output tri1 id_8
);
  wire id_11 = id_10, id_12, id_13;
  xnor (id_8, id_13, id_6, id_12, id_4);
  module_0(
      id_6, id_8, id_5, id_4, id_6, id_3, id_6, id_5, id_8
  );
endmodule
