# AN IMPROVED LOGIC LEVEL TRANSLATOR CIRCUIT FOR INTEGRATED CIRCUIT SEMICONDUCTOR DEVICES HAVING TRANSISTOR TRANSISTOR LOGIC OUTPUT CIRCUITRY.