This is it
Excellent
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/state/opt/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /state/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mem_top glbl -prj mem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /state/opt/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mem 
Multi-threading is on. Using 78 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/mem.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_mem_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/mem_stored.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_stored_ram'
INFO: [VRFC 10-3107] analyzing entity 'mem_stored'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.mem_stored_ram [\mem_stored_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.mem_stored [mem_stored_default]
Compiling architecture behav of entity xil_defaultlib.mem [mem_default]
Compiling architecture behav of entity xil_defaultlib.apatb_mem_top
Built simulation snapshot mem

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/xsim.dir/mem/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 15:33:05 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mem/xsim_script.tcl
# xsim {mem} -autoloadwcfg -tclbatch {mem.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source mem.tcl
## run all
Note: simulation done!
Time: 235 ns  Iteration: 1  Process: /apatb_mem_top/generate_sim_done_proc  File: /data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/mem.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 235 ns  Iteration: 1  Process: /apatb_mem_top/generate_sim_done_proc  File: /data11/home/marcuscw/Desktop/Mem/solution1/sim/vhdl/mem.autotb.vhd
$finish called at time : 235 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb  5 15:33:14 2020...
This is it
Excellent
