// Seed: 2629145246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wor id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5
    , id_7
);
  id_8 :
  assert property (@(posedge id_3) (-1))
  else $unsigned(77);
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
