{
  "module_name": "smsc911x.h",
  "hash_id": "057c1c29df438dcab0a11d64c65780939935c10a3b171bf0bf2608226cd9ff45",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/smsc/smsc911x.h",
  "human_readable_source": " \n \n#ifndef __SMSC911X_H__\n#define __SMSC911X_H__\n\n \n#define LAN9115\t0x01150000\n#define LAN9116\t0x01160000\n#define LAN9117\t0x01170000\n#define LAN9118\t0x01180000\n#define LAN9215\t0x115A0000\n#define LAN9216\t0x116A0000\n#define LAN9217\t0x117A0000\n#define LAN9218\t0x118A0000\n#define LAN9210\t0x92100000\n#define LAN9211\t0x92110000\n#define LAN9220\t0x92200000\n#define LAN9221\t0x92210000\n#define LAN9250\t0x92500000\n#define LAN89218\t0x218A0000\n\n#define TX_FIFO_LOW_THRESHOLD\t((u32)1600)\n#define SMSC911X_EEPROM_SIZE\t((u32)128)\n#define USE_DEBUG\t\t0\n\n \n#define SMSC_NAPI_WEIGHT\t16\n\n \n#define USE_PHY_WORK_AROUND\n\n#if USE_DEBUG >= 1\n#define SMSC_WARN(pdata, nlevel, fmt, args...)\t\t\t\\\n\tnetif_warn(pdata, nlevel, (pdata)->dev,\t\t\t\\\n\t\t   \"%s: \" fmt \"\\n\", __func__, ##args)\n#else\n#define SMSC_WARN(pdata, nlevel, fmt, args...)\t\t\t\\\n\tno_printk(fmt \"\\n\", ##args)\n#endif\n\n#if USE_DEBUG >= 2\n#define SMSC_TRACE(pdata, nlevel, fmt, args...)\t\t\t\\\n\tnetif_info(pdata, nlevel, pdata->dev, fmt \"\\n\", ##args)\n#else\n#define SMSC_TRACE(pdata, nlevel, fmt, args...)\t\t\t\\\n\tno_printk(fmt \"\\n\", ##args)\n#endif\n\n#ifdef CONFIG_DEBUG_SPINLOCK\n#define SMSC_ASSERT_MAC_LOCK(pdata) \\\n\t\tlockdep_assert_held(&pdata->mac_lock)\n#else\n#define SMSC_ASSERT_MAC_LOCK(pdata) do {} while (0)\n#endif\t\t\t\t \n\n \n#define RX_DATA_FIFO\t\t\t0x00\n\n#define TX_DATA_FIFO\t\t\t0x20\n#define TX_CMD_A_ON_COMP_\t\t0x80000000\n#define TX_CMD_A_BUF_END_ALGN_\t\t0x03000000\n#define TX_CMD_A_4_BYTE_ALGN_\t\t0x00000000\n#define TX_CMD_A_16_BYTE_ALGN_\t\t0x01000000\n#define TX_CMD_A_32_BYTE_ALGN_\t\t0x02000000\n#define TX_CMD_A_DATA_OFFSET_\t\t0x001F0000\n#define TX_CMD_A_FIRST_SEG_\t\t0x00002000\n#define TX_CMD_A_LAST_SEG_\t\t0x00001000\n#define TX_CMD_A_BUF_SIZE_\t\t0x000007FF\n#define TX_CMD_B_PKT_TAG_\t\t0xFFFF0000\n#define TX_CMD_B_ADD_CRC_DISABLE_\t0x00002000\n#define TX_CMD_B_DISABLE_PADDING_\t0x00001000\n#define TX_CMD_B_PKT_BYTE_LENGTH_\t0x000007FF\n\n#define RX_STATUS_FIFO\t\t\t0x40\n#define RX_STS_ES_\t\t\t0x00008000\n#define RX_STS_LENGTH_ERR_\t\t0x00001000\n#define RX_STS_MCAST_\t\t\t0x00000400\n#define RX_STS_FRAME_TYPE_\t\t0x00000020\n#define RX_STS_CRC_ERR_\t\t\t0x00000002\n\n#define RX_STATUS_FIFO_PEEK\t\t0x44\n\n#define TX_STATUS_FIFO\t\t\t0x48\n#define TX_STS_ES_\t\t\t0x00008000\n#define TX_STS_LOST_CARRIER_\t\t0x00000800\n#define TX_STS_NO_CARRIER_\t\t0x00000400\n#define TX_STS_LATE_COL_\t\t0x00000200\n#define TX_STS_EXCESS_COL_\t\t0x00000100\n\n#define TX_STATUS_FIFO_PEEK\t\t0x4C\n\n#define ID_REV\t\t\t\t0x50\n#define ID_REV_CHIP_ID_\t\t\t0xFFFF0000\n#define ID_REV_REV_ID_\t\t\t0x0000FFFF\n\n#define INT_CFG\t\t\t\t0x54\n#define INT_CFG_INT_DEAS_\t\t0xFF000000\n#define INT_CFG_INT_DEAS_CLR_\t\t0x00004000\n#define INT_CFG_INT_DEAS_STS_\t\t0x00002000\n#define INT_CFG_IRQ_INT_\t\t0x00001000\n#define INT_CFG_IRQ_EN_\t\t\t0x00000100\n#define INT_CFG_IRQ_POL_\t\t0x00000010\n#define INT_CFG_IRQ_TYPE_\t\t0x00000001\n\n#define INT_STS\t\t\t\t0x58\n#define INT_STS_SW_INT_\t\t\t0x80000000\n#define INT_STS_TXSTOP_INT_\t\t0x02000000\n#define INT_STS_RXSTOP_INT_\t\t0x01000000\n#define INT_STS_RXDFH_INT_\t\t0x00800000\n#define INT_STS_RXDF_INT_\t\t0x00400000\n#define INT_STS_TX_IOC_\t\t\t0x00200000\n#define INT_STS_RXD_INT_\t\t0x00100000\n#define INT_STS_GPT_INT_\t\t0x00080000\n#define INT_STS_PHY_INT_\t\t0x00040000\n#define INT_STS_PME_INT_\t\t0x00020000\n#define INT_STS_TXSO_\t\t\t0x00010000\n#define INT_STS_RWT_\t\t\t0x00008000\n#define INT_STS_RXE_\t\t\t0x00004000\n#define INT_STS_TXE_\t\t\t0x00002000\n#define INT_STS_TDFU_\t\t\t0x00000800\n#define INT_STS_TDFO_\t\t\t0x00000400\n#define INT_STS_TDFA_\t\t\t0x00000200\n#define INT_STS_TSFF_\t\t\t0x00000100\n#define INT_STS_TSFL_\t\t\t0x00000080\n#define INT_STS_RXDF_\t\t\t0x00000040\n#define INT_STS_RDFL_\t\t\t0x00000020\n#define INT_STS_RSFF_\t\t\t0x00000010\n#define INT_STS_RSFL_\t\t\t0x00000008\n#define INT_STS_GPIO2_INT_\t\t0x00000004\n#define INT_STS_GPIO1_INT_\t\t0x00000002\n#define INT_STS_GPIO0_INT_\t\t0x00000001\n\n#define INT_EN\t\t\t\t0x5C\n#define INT_EN_SW_INT_EN_\t\t0x80000000\n#define INT_EN_TXSTOP_INT_EN_\t\t0x02000000\n#define INT_EN_RXSTOP_INT_EN_\t\t0x01000000\n#define INT_EN_RXDFH_INT_EN_\t\t0x00800000\n#define INT_EN_TIOC_INT_EN_\t\t0x00200000\n#define INT_EN_RXD_INT_EN_\t\t0x00100000\n#define INT_EN_GPT_INT_EN_\t\t0x00080000\n#define INT_EN_PHY_INT_EN_\t\t0x00040000\n#define INT_EN_PME_INT_EN_\t\t0x00020000\n#define INT_EN_TXSO_EN_\t\t\t0x00010000\n#define INT_EN_RWT_EN_\t\t\t0x00008000\n#define INT_EN_RXE_EN_\t\t\t0x00004000\n#define INT_EN_TXE_EN_\t\t\t0x00002000\n#define INT_EN_TDFU_EN_\t\t\t0x00000800\n#define INT_EN_TDFO_EN_\t\t\t0x00000400\n#define INT_EN_TDFA_EN_\t\t\t0x00000200\n#define INT_EN_TSFF_EN_\t\t\t0x00000100\n#define INT_EN_TSFL_EN_\t\t\t0x00000080\n#define INT_EN_RXDF_EN_\t\t\t0x00000040\n#define INT_EN_RDFL_EN_\t\t\t0x00000020\n#define INT_EN_RSFF_EN_\t\t\t0x00000010\n#define INT_EN_RSFL_EN_\t\t\t0x00000008\n#define INT_EN_GPIO2_INT_\t\t0x00000004\n#define INT_EN_GPIO1_INT_\t\t0x00000002\n#define INT_EN_GPIO0_INT_\t\t0x00000001\n\n#define BYTE_TEST\t\t\t0x64\n\n#define FIFO_INT\t\t\t0x68\n#define FIFO_INT_TX_AVAIL_LEVEL_\t0xFF000000\n#define FIFO_INT_TX_STS_LEVEL_\t\t0x00FF0000\n#define FIFO_INT_RX_AVAIL_LEVEL_\t0x0000FF00\n#define FIFO_INT_RX_STS_LEVEL_\t\t0x000000FF\n\n#define RX_CFG\t\t\t\t0x6C\n#define RX_CFG_RX_END_ALGN_\t\t0xC0000000\n#define RX_CFG_RX_END_ALGN4_\t\t0x00000000\n#define RX_CFG_RX_END_ALGN16_\t\t0x40000000\n#define RX_CFG_RX_END_ALGN32_\t\t0x80000000\n#define RX_CFG_RX_DMA_CNT_\t\t0x0FFF0000\n#define RX_CFG_RX_DUMP_\t\t\t0x00008000\n#define RX_CFG_RXDOFF_\t\t\t0x00001F00\n\n#define TX_CFG\t\t\t\t0x70\n#define TX_CFG_TXS_DUMP_\t\t0x00008000\n#define TX_CFG_TXD_DUMP_\t\t0x00004000\n#define TX_CFG_TXSAO_\t\t\t0x00000004\n#define TX_CFG_TX_ON_\t\t\t0x00000002\n#define TX_CFG_STOP_TX_\t\t\t0x00000001\n\n#define HW_CFG\t\t\t\t0x74\n#define HW_CFG_TTM_\t\t\t0x00200000\n#define HW_CFG_SF_\t\t\t0x00100000\n#define HW_CFG_TX_FIF_SZ_\t\t0x000F0000\n#define HW_CFG_TR_\t\t\t0x00003000\n#define HW_CFG_SRST_\t\t\t0x00000001\n\n \n#define HW_CFG_PHY_CLK_SEL_\t\t0x00000060\n#define HW_CFG_PHY_CLK_SEL_INT_PHY_\t0x00000000\n#define HW_CFG_PHY_CLK_SEL_EXT_PHY_\t0x00000020\n#define HW_CFG_PHY_CLK_SEL_CLK_DIS_\t0x00000040\n#define HW_CFG_SMI_SEL_\t\t \t0x00000010\n#define HW_CFG_EXT_PHY_DET_\t\t0x00000008\n#define HW_CFG_EXT_PHY_EN_\t\t0x00000004\n#define HW_CFG_SRST_TO_\t\t\t0x00000002\n\n \n#define HW_CFG_32_16_BIT_MODE_\t\t0x00000004\n\n#define RX_DP_CTRL\t\t\t0x78\n#define RX_DP_CTRL_RX_FFWD_\t\t0x80000000\n\n#define RX_FIFO_INF\t\t\t0x7C\n#define RX_FIFO_INF_RXSUSED_\t\t0x00FF0000\n#define RX_FIFO_INF_RXDUSED_\t\t0x0000FFFF\n\n#define TX_FIFO_INF\t\t\t0x80\n#define TX_FIFO_INF_TSUSED_\t\t0x00FF0000\n#define TX_FIFO_INF_TDFREE_\t\t0x0000FFFF\n\n#define PMT_CTRL\t\t\t0x84\n#define PMT_CTRL_PM_MODE_\t\t0x00003000\n#define PMT_CTRL_PM_MODE_D0_\t\t0x00000000\n#define PMT_CTRL_PM_MODE_D1_\t\t0x00001000\n#define PMT_CTRL_PM_MODE_D2_\t\t0x00002000\n#define PMT_CTRL_PM_MODE_D3_\t\t0x00003000\n#define PMT_CTRL_PHY_RST_\t\t0x00000400\n#define PMT_CTRL_WOL_EN_\t\t0x00000200\n#define PMT_CTRL_ED_EN_\t\t\t0x00000100\n#define PMT_CTRL_PME_TYPE_\t\t0x00000040\n#define PMT_CTRL_WUPS_\t\t\t0x00000030\n#define PMT_CTRL_WUPS_NOWAKE_\t\t0x00000000\n#define PMT_CTRL_WUPS_ED_\t\t0x00000010\n#define PMT_CTRL_WUPS_WOL_\t\t0x00000020\n#define PMT_CTRL_WUPS_MULTI_\t\t0x00000030\n#define PMT_CTRL_PME_IND_\t\t0x00000008\n#define PMT_CTRL_PME_POL_\t\t0x00000004\n#define PMT_CTRL_PME_EN_\t\t0x00000002\n#define PMT_CTRL_READY_\t\t\t0x00000001\n\n#define GPIO_CFG\t\t\t0x88\n#define GPIO_CFG_LED3_EN_\t\t0x40000000\n#define GPIO_CFG_LED2_EN_\t\t0x20000000\n#define GPIO_CFG_LED1_EN_\t\t0x10000000\n#define GPIO_CFG_GPIO2_INT_POL_\t\t0x04000000\n#define GPIO_CFG_GPIO1_INT_POL_\t\t0x02000000\n#define GPIO_CFG_GPIO0_INT_POL_\t\t0x01000000\n#define GPIO_CFG_EEPR_EN_\t\t0x00700000\n#define GPIO_CFG_GPIOBUF2_\t\t0x00040000\n#define GPIO_CFG_GPIOBUF1_\t\t0x00020000\n#define GPIO_CFG_GPIOBUF0_\t\t0x00010000\n#define GPIO_CFG_GPIODIR2_\t\t0x00000400\n#define GPIO_CFG_GPIODIR1_\t\t0x00000200\n#define GPIO_CFG_GPIODIR0_\t\t0x00000100\n#define GPIO_CFG_GPIOD4_\t\t0x00000020\n#define GPIO_CFG_GPIOD3_\t\t0x00000010\n#define GPIO_CFG_GPIOD2_\t\t0x00000004\n#define GPIO_CFG_GPIOD1_\t\t0x00000002\n#define GPIO_CFG_GPIOD0_\t\t0x00000001\n\n#define GPT_CFG\t\t\t\t0x8C\n#define GPT_CFG_TIMER_EN_\t\t0x20000000\n#define GPT_CFG_GPT_LOAD_\t\t0x0000FFFF\n\n#define GPT_CNT\t\t\t\t0x90\n#define GPT_CNT_GPT_CNT_\t\t0x0000FFFF\n\n#define WORD_SWAP\t\t\t0x98\n\n#define FREE_RUN\t\t\t0x9C\n\n#define RX_DROP\t\t\t\t0xA0\n\n#define MAC_CSR_CMD\t\t\t0xA4\n#define MAC_CSR_CMD_CSR_BUSY_\t\t0x80000000\n#define MAC_CSR_CMD_R_NOT_W_\t\t0x40000000\n#define MAC_CSR_CMD_CSR_ADDR_\t\t0x000000FF\n\n#define MAC_CSR_DATA\t\t\t0xA8\n\n#define AFC_CFG\t\t\t\t0xAC\n#define AFC_CFG_AFC_HI_\t\t\t0x00FF0000\n#define AFC_CFG_AFC_LO_\t\t\t0x0000FF00\n#define AFC_CFG_BACK_DUR_\t\t0x000000F0\n#define AFC_CFG_FCMULT_\t\t\t0x00000008\n#define AFC_CFG_FCBRD_\t\t\t0x00000004\n#define AFC_CFG_FCADD_\t\t\t0x00000002\n#define AFC_CFG_FCANY_\t\t\t0x00000001\n\n#define E2P_CMD\t\t\t\t0xB0\n#define E2P_CMD_EPC_BUSY_\t\t0x80000000\n#define E2P_CMD_EPC_CMD_\t\t0x70000000\n#define E2P_CMD_EPC_CMD_READ_\t\t0x00000000\n#define E2P_CMD_EPC_CMD_EWDS_\t\t0x10000000\n#define E2P_CMD_EPC_CMD_EWEN_\t\t0x20000000\n#define E2P_CMD_EPC_CMD_WRITE_\t\t0x30000000\n#define E2P_CMD_EPC_CMD_WRAL_\t\t0x40000000\n#define E2P_CMD_EPC_CMD_ERASE_\t\t0x50000000\n#define E2P_CMD_EPC_CMD_ERAL_\t\t0x60000000\n#define E2P_CMD_EPC_CMD_RELOAD_\t\t0x70000000\n#define E2P_CMD_EPC_TIMEOUT_\t\t0x00000200\n#define E2P_CMD_MAC_ADDR_LOADED_\t0x00000100\n#define E2P_CMD_EPC_ADDR_\t\t0x000000FF\n\n#define E2P_DATA\t\t\t0xB4\n#define E2P_DATA_EEPROM_DATA_\t\t0x000000FF\n#define LAN_REGISTER_EXTENT\t\t0x00000100\n\n#define RESET_CTL\t\t\t0x1F8\n#define RESET_CTL_DIGITAL_RST_\t\t0x00000001\n\n \n#define MAC_CR\t\t\t\t0x01\n#define MAC_CR_RXALL_\t\t\t0x80000000\n#define MAC_CR_HBDIS_\t\t\t0x10000000\n#define MAC_CR_RCVOWN_\t\t\t0x00800000\n#define MAC_CR_LOOPBK_\t\t\t0x00200000\n#define MAC_CR_FDPX_\t\t\t0x00100000\n#define MAC_CR_MCPAS_\t\t\t0x00080000\n#define MAC_CR_PRMS_\t\t\t0x00040000\n#define MAC_CR_INVFILT_\t\t\t0x00020000\n#define MAC_CR_PASSBAD_\t\t\t0x00010000\n#define MAC_CR_HFILT_\t\t\t0x00008000\n#define MAC_CR_HPFILT_\t\t\t0x00002000\n#define MAC_CR_LCOLL_\t\t\t0x00001000\n#define MAC_CR_BCAST_\t\t\t0x00000800\n#define MAC_CR_DISRTY_\t\t\t0x00000400\n#define MAC_CR_PADSTR_\t\t\t0x00000100\n#define MAC_CR_BOLMT_MASK_\t\t0x000000C0\n#define MAC_CR_DFCHK_\t\t\t0x00000020\n#define MAC_CR_TXEN_\t\t\t0x00000008\n#define MAC_CR_RXEN_\t\t\t0x00000004\n\n#define ADDRH\t\t\t\t0x02\n\n#define ADDRL\t\t\t\t0x03\n\n#define HASHH\t\t\t\t0x04\n\n#define HASHL\t\t\t\t0x05\n\n#define MII_ACC\t\t\t\t0x06\n#define MII_ACC_PHY_ADDR_\t\t0x0000F800\n#define MII_ACC_MIIRINDA_\t\t0x000007C0\n#define MII_ACC_MII_WRITE_\t\t0x00000002\n#define MII_ACC_MII_BUSY_\t\t0x00000001\n\n#define MII_DATA\t\t\t0x07\n\n#define FLOW\t\t\t\t0x08\n#define FLOW_FCPT_\t\t\t0xFFFF0000\n#define FLOW_FCPASS_\t\t\t0x00000004\n#define FLOW_FCEN_\t\t\t0x00000002\n#define FLOW_FCBSY_\t\t\t0x00000001\n\n#define VLAN1\t\t\t\t0x09\n\n#define VLAN2\t\t\t\t0x0A\n\n#define WUFF\t\t\t\t0x0B\n\n#define WUCSR\t\t\t\t0x0C\n#define WUCSR_GUE_\t\t\t0x00000200\n#define WUCSR_WUFR_\t\t\t0x00000040\n#define WUCSR_MPR_\t\t\t0x00000020\n#define WUCSR_WAKE_EN_\t\t\t0x00000004\n#define WUCSR_MPEN_\t\t\t0x00000002\n\n \n#define LAN9118_PHY_ID\t\t\t0x00C0001C\n\n#define MII_INTSTS\t\t\t0x1D\n\n#define MII_INTMSK\t\t\t0x1E\n#define PHY_INTMSK_AN_RCV_\t\t(1 << 1)\n#define PHY_INTMSK_PDFAULT_\t\t(1 << 2)\n#define PHY_INTMSK_AN_ACK_\t\t(1 << 3)\n#define PHY_INTMSK_LNKDOWN_\t\t(1 << 4)\n#define PHY_INTMSK_RFAULT_\t\t(1 << 5)\n#define PHY_INTMSK_AN_COMP_\t\t(1 << 6)\n#define PHY_INTMSK_ENERGYON_\t\t(1 << 7)\n#define PHY_INTMSK_DEFAULT_\t\t(PHY_INTMSK_ENERGYON_ | \\\n\t\t\t\t\t PHY_INTMSK_AN_COMP_ | \\\n\t\t\t\t\t PHY_INTMSK_RFAULT_ | \\\n\t\t\t\t\t PHY_INTMSK_LNKDOWN_)\n\n#define ADVERTISE_PAUSE_ALL\t\t(ADVERTISE_PAUSE_CAP | \\\n\t\t\t\t\t ADVERTISE_PAUSE_ASYM)\n\n#define LPA_PAUSE_ALL\t\t\t(LPA_PAUSE_CAP | \\\n\t\t\t\t\t LPA_PAUSE_ASYM)\n\n \n#define SMSC_INITIALIZE()\t\tdo {} while (0)\n#define smsc_get_mac(dev)\t\tsmsc911x_read_mac_address((dev))\n\n#ifdef CONFIG_SMSC911X_ARCH_HOOKS\n#include <asm/smsc911x.h>\n#endif\n\n#include <linux/smscphy.h>\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}