ENOMEM	,	V_17
pmcdev	,	V_2
has_slp_s0_res	,	V_9
"slp_s0_residency_usec"	,	L_2
data	,	V_7
pmc_dev	,	V_1
pmc	,	V_8
pmc_core_adjust_slp_s0_step	,	F_3
dev_dbg	,	F_13
dir	,	V_15
"PMC Core: cpuid mismatch.\n"	,	L_3
pci_read_config_dword	,	F_15
SPT_PMC_SLP_S0_RES_COUNTER_OFFSET	,	V_11
"PMC Core: PWRMBASE is %#x\n"	,	L_6
dev	,	V_23
u32	,	T_1
dbgfs_dir	,	V_13
id	,	V_25
SPT_PMC_SLP_S0_RES_COUNTER_STEP	,	V_6
val	,	V_12
pmc_core_dev_state	,	V_20
S_IRUGO	,	V_19
S_IFREG	,	V_18
base_addr	,	V_34
pci_dev	,	V_22
"PMC Core: failed to enable Power Management Controller.\n"	,	L_4
device	,	V_26
debugfs_remove_recursive	,	F_7
ENODEV	,	V_21
x86_match_cpu	,	F_12
pmc_core_dbgfs_unregister	,	F_6
cpu_id	,	V_29
pmc_core_reg_read	,	F_1
intel_pmc_core_ids	,	V_31
pcim_enable_device	,	F_14
debugfs_create_file	,	F_10
pmc_core_dbgfs_register	,	F_8
pmc_core_dev_state_get	,	F_5
file	,	V_16
debugfs_create_dir	,	F_9
SPT_PMC_BASE_ADDR_OFFSET	,	V_33
SPT_PMC_MMIO_REG_LEN	,	V_35
"pmc_core"	,	L_1
devm_ioremap_nocache	,	F_16
EACCES	,	V_10
ptr_dev	,	V_27
regbase	,	V_4
value	,	V_5
x86_cpu_id	,	V_28
"PMC Core: failed to read PCI config space.\n"	,	L_5
readl	,	F_2
intel_pmc_slp_s0_counter_read	,	F_4
pmc_core_probe	,	F_11
err	,	V_30
"PMC Core: debugfs register failed.\n"	,	L_8
dentry	,	V_14
dev_warn	,	F_17
reg_offset	,	V_3
pci_device_id	,	V_24
EINVAL	,	V_32
u64	,	T_2
"PMC Core: ioremap failed.\n"	,	L_7
