
STM32_ADS1256_DAQ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d8c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08007ea0  08007ea0  00017ea0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082f8  080082f8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080082f8  080082f8  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080082f8  080082f8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082f8  080082f8  000182f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082fc  080082fc  000182fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008300  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  200001d4  080084d4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  080084d4  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011c02  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002630  00000000  00000000  00031e42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001228  00000000  00000000  00034478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e50  00000000  00000000  000356a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019030  00000000  00000000  000364f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000152a3  00000000  00000000  0004f520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094faa  00000000  00000000  000647c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000621c  00000000  00000000  000f9770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000ff98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e84 	.word	0x08007e84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007e84 	.word	0x08007e84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bdc:	f000 fd40 	bl	8001660 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be0:	f000 f81a 	bl	8000c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be4:	f000 f9c4 	bl	8000f70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000be8:	f000 f872 	bl	8000cd0 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000bec:	f000 f8dc 	bl	8000da8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000bf0:	f000 f910 	bl	8000e14 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000bf4:	f000 f992 	bl	8000f1c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000bf8:	f000 f942 	bl	8000e80 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000bfc:	f000 f8a6 	bl	8000d4c <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  setup();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000c00:	2101      	movs	r1, #1
 8000c02:	4804      	ldr	r0, [pc, #16]	; (8000c14 <main+0x3c>)
 8000c04:	f001 fa6e 	bl	80020e4 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000c08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c0c:	f000 fd8a 	bl	8001724 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000c10:	e7f6      	b.n	8000c00 <main+0x28>
 8000c12:	bf00      	nop
 8000c14:	40010c00 	.word	0x40010c00

08000c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b094      	sub	sp, #80	; 0x50
 8000c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c22:	2228      	movs	r2, #40	; 0x28
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f003 fd0b 	bl	8004642 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c56:	2301      	movs	r3, #1
 8000c58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c64:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c68:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 fb96 	bl	80023a0 <HAL_RCC_OscConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c7a:	f000 fa0b 	bl	8001094 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c7e:	230f      	movs	r3, #15
 8000c80:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c82:	2302      	movs	r3, #2
 8000c84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c8e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c90:	2300      	movs	r3, #0
 8000c92:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	2102      	movs	r1, #2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 fe02 	bl	80028a4 <HAL_RCC_ClockConfig>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000ca6:	f000 f9f5 	bl	8001094 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000caa:	2302      	movs	r3, #2
 8000cac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000cae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cb2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f001 ff82 	bl	8002bc0 <HAL_RCCEx_PeriphCLKConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000cc2:	f000 f9e7 	bl	8001094 <Error_Handler>
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	3750      	adds	r7, #80	; 0x50
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ce0:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000ce2:	4a19      	ldr	r2, [pc, #100]	; (8000d48 <MX_ADC1_Init+0x78>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ce6:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cec:	4b15      	ldr	r3, [pc, #84]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cf2:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000cfa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000cfe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d00:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d06:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d0c:	480d      	ldr	r0, [pc, #52]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000d0e:	f000 fd2d 	bl	800176c <HAL_ADC_Init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000d18:	f000 f9bc 	bl	8001094 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d20:	2301      	movs	r3, #1
 8000d22:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4805      	ldr	r0, [pc, #20]	; (8000d44 <MX_ADC1_Init+0x74>)
 8000d2e:	f000 fdf5 	bl	800191c <HAL_ADC_ConfigChannel>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000d38:	f000 f9ac 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	200001f0 	.word	0x200001f0
 8000d48:	40012400 	.word	0x40012400

08000d4c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d50:	4b12      	ldr	r3, [pc, #72]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d52:	4a13      	ldr	r2, [pc, #76]	; (8000da0 <MX_I2C1_Init+0x54>)
 8000d54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d56:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d58:	4a12      	ldr	r2, [pc, #72]	; (8000da4 <MX_I2C1_Init+0x58>)
 8000d5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d6e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d70:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d7c:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d88:	4804      	ldr	r0, [pc, #16]	; (8000d9c <MX_I2C1_Init+0x50>)
 8000d8a:	f001 f9c5 	bl	8002118 <HAL_I2C_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d94:	f000 f97e 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000220 	.word	0x20000220
 8000da0:	40005400 	.word	0x40005400
 8000da4:	000186a0 	.word	0x000186a0

08000da8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000dac:	4b17      	ldr	r3, [pc, #92]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dae:	4a18      	ldr	r2, [pc, #96]	; (8000e10 <MX_SPI1_Init+0x68>)
 8000db0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000db2:	4b16      	ldr	r3, [pc, #88]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000db4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000db8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dba:	4b14      	ldr	r3, [pc, #80]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dc6:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dd2:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dd8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000ddc:	2208      	movs	r2, #8
 8000dde:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000de0:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dec:	4b07      	ldr	r3, [pc, #28]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000df2:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000df4:	220a      	movs	r2, #10
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000df8:	4804      	ldr	r0, [pc, #16]	; (8000e0c <MX_SPI1_Init+0x64>)
 8000dfa:	f001 ff97 	bl	8002d2c <HAL_SPI_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e04:	f000 f946 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000274 	.word	0x20000274
 8000e10:	40013000 	.word	0x40013000

08000e14 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e18:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e1a:	4a18      	ldr	r2, [pc, #96]	; (8000e7c <MX_SPI2_Init+0x68>)
 8000e1c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e1e:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e24:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e26:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e32:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e44:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e46:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e52:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e58:	4b07      	ldr	r3, [pc, #28]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000e5e:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e60:	220a      	movs	r2, #10
 8000e62:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e64:	4804      	ldr	r0, [pc, #16]	; (8000e78 <MX_SPI2_Init+0x64>)
 8000e66:	f001 ff61 	bl	8002d2c <HAL_SPI_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000e70:	f000 f910 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200002cc 	.word	0x200002cc
 8000e7c:	40003800 	.word	0x40003800

08000e80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e94:	463b      	mov	r3, r7
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e9c:	4b1e      	ldr	r3, [pc, #120]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000e9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ea2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8000ea4:	4b1c      	ldr	r3, [pc, #112]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000ea6:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000eaa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eac:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8000eb2:	4b19      	ldr	r3, [pc, #100]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000eb4:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000eb8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eba:	4b17      	ldr	r3, [pc, #92]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ec0:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000ec2:	2280      	movs	r2, #128	; 0x80
 8000ec4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ec6:	4814      	ldr	r0, [pc, #80]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000ec8:	f001 ffb4 	bl	8002e34 <HAL_TIM_Base_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ed2:	f000 f8df 	bl	8001094 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ed6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000edc:	f107 0308 	add.w	r3, r7, #8
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480d      	ldr	r0, [pc, #52]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000ee4:	f002 f8fd 	bl	80030e2 <HAL_TIM_ConfigClockSource>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000eee:	f000 f8d1 	bl	8001094 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000efa:	463b      	mov	r3, r7
 8000efc:	4619      	mov	r1, r3
 8000efe:	4806      	ldr	r0, [pc, #24]	; (8000f18 <MX_TIM2_Init+0x98>)
 8000f00:	f002 fad2 	bl	80034a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f0a:	f000 f8c3 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000324 	.word	0x20000324

08000f1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f22:	4a12      	ldr	r2, [pc, #72]	; (8000f6c <MX_USART1_UART_Init+0x50>)
 8000f24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f26:	4b10      	ldr	r3, [pc, #64]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f40:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f42:	220c      	movs	r2, #12
 8000f44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <MX_USART1_UART_Init+0x4c>)
 8000f54:	f002 fb18 	bl	8003588 <HAL_UART_Init>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f5e:	f000 f899 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2000036c 	.word	0x2000036c
 8000f6c:	40013800 	.word	0x40013800

08000f70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f76:	f107 0310 	add.w	r3, r7, #16
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f84:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <MX_GPIO_Init+0x114>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	4a3e      	ldr	r2, [pc, #248]	; (8001084 <MX_GPIO_Init+0x114>)
 8000f8a:	f043 0310 	orr.w	r3, r3, #16
 8000f8e:	6193      	str	r3, [r2, #24]
 8000f90:	4b3c      	ldr	r3, [pc, #240]	; (8001084 <MX_GPIO_Init+0x114>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	f003 0310 	and.w	r3, r3, #16
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f9c:	4b39      	ldr	r3, [pc, #228]	; (8001084 <MX_GPIO_Init+0x114>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	4a38      	ldr	r2, [pc, #224]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fa2:	f043 0320 	orr.w	r3, r3, #32
 8000fa6:	6193      	str	r3, [r2, #24]
 8000fa8:	4b36      	ldr	r3, [pc, #216]	; (8001084 <MX_GPIO_Init+0x114>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	f003 0320 	and.w	r3, r3, #32
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	4b33      	ldr	r3, [pc, #204]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	4a32      	ldr	r2, [pc, #200]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6193      	str	r3, [r2, #24]
 8000fc0:	4b30      	ldr	r3, [pc, #192]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a2c      	ldr	r2, [pc, #176]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fd2:	f043 0308 	orr.w	r3, r3, #8
 8000fd6:	6193      	str	r3, [r2, #24]
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <MX_GPIO_Init+0x114>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	f003 0308 	and.w	r3, r3, #8
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fea:	4827      	ldr	r0, [pc, #156]	; (8001088 <MX_GPIO_Init+0x118>)
 8000fec:	f001 f862 	bl	80020b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f241 0101 	movw	r1, #4097	; 0x1001
 8000ff6:	4825      	ldr	r0, [pc, #148]	; (800108c <MX_GPIO_Init+0x11c>)
 8000ff8:	f001 f85c 	bl	80020b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001002:	4823      	ldr	r0, [pc, #140]	; (8001090 <MX_GPIO_Init+0x120>)
 8001004:	f001 f856 	bl	80020b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001008:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800100c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100e:	2301      	movs	r3, #1
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001016:	2302      	movs	r3, #2
 8001018:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	4619      	mov	r1, r3
 8001020:	4819      	ldr	r0, [pc, #100]	; (8001088 <MX_GPIO_Init+0x118>)
 8001022:	f000 fec3 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001026:	f241 0301 	movw	r3, #4097	; 0x1001
 800102a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2302      	movs	r3, #2
 8001036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001038:	f107 0310 	add.w	r3, r7, #16
 800103c:	4619      	mov	r1, r3
 800103e:	4813      	ldr	r0, [pc, #76]	; (800108c <MX_GPIO_Init+0x11c>)
 8001040:	f000 feb4 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001044:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001048:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	4619      	mov	r1, r3
 8001058:	480d      	ldr	r0, [pc, #52]	; (8001090 <MX_GPIO_Init+0x120>)
 800105a:	f000 fea7 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800105e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001062:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001064:	2301      	movs	r3, #1
 8001066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2302      	movs	r3, #2
 800106e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4619      	mov	r1, r3
 8001076:	4806      	ldr	r0, [pc, #24]	; (8001090 <MX_GPIO_Init+0x120>)
 8001078:	f000 fe98 	bl	8001dac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800107c:	bf00      	nop
 800107e:	3720      	adds	r7, #32
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40021000 	.word	0x40021000
 8001088:	40011000 	.word	0x40011000
 800108c:	40010c00 	.word	0x40010c00
 8001090:	40010800 	.word	0x40010800

08001094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001098:	b672      	cpsid	i
}
 800109a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800109c:	e7fe      	b.n	800109c <Error_Handler+0x8>
	...

080010a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <HAL_MspInit+0x40>)
 80010a8:	699b      	ldr	r3, [r3, #24]
 80010aa:	4a0d      	ldr	r2, [pc, #52]	; (80010e0 <HAL_MspInit+0x40>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6193      	str	r3, [r2, #24]
 80010b2:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <HAL_MspInit+0x40>)
 80010b4:	699b      	ldr	r3, [r3, #24]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <HAL_MspInit+0x40>)
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	4a07      	ldr	r2, [pc, #28]	; (80010e0 <HAL_MspInit+0x40>)
 80010c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c8:	61d3      	str	r3, [r2, #28]
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <HAL_MspInit+0x40>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr
 80010e0:	40021000 	.word	0x40021000

080010e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0310 	add.w	r3, r7, #16
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a14      	ldr	r2, [pc, #80]	; (8001150 <HAL_ADC_MspInit+0x6c>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d121      	bne.n	8001148 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <HAL_ADC_MspInit+0x70>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a12      	ldr	r2, [pc, #72]	; (8001154 <HAL_ADC_MspInit+0x70>)
 800110a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b10      	ldr	r3, [pc, #64]	; (8001154 <HAL_ADC_MspInit+0x70>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111c:	4b0d      	ldr	r3, [pc, #52]	; (8001154 <HAL_ADC_MspInit+0x70>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	4a0c      	ldr	r2, [pc, #48]	; (8001154 <HAL_ADC_MspInit+0x70>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6193      	str	r3, [r2, #24]
 8001128:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <HAL_ADC_MspInit+0x70>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001134:	2301      	movs	r3, #1
 8001136:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001138:	2303      	movs	r3, #3
 800113a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	4619      	mov	r1, r3
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <HAL_ADC_MspInit+0x74>)
 8001144:	f000 fe32 	bl	8001dac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001148:	bf00      	nop
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40012400 	.word	0x40012400
 8001154:	40021000 	.word	0x40021000
 8001158:	40010800 	.word	0x40010800

0800115c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	; 0x28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a1d      	ldr	r2, [pc, #116]	; (80011ec <HAL_I2C_MspInit+0x90>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d132      	bne.n	80011e2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800117c:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <HAL_I2C_MspInit+0x94>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a1b      	ldr	r2, [pc, #108]	; (80011f0 <HAL_I2C_MspInit+0x94>)
 8001182:	f043 0308 	orr.w	r3, r3, #8
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <HAL_I2C_MspInit+0x94>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0308 	and.w	r3, r3, #8
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001194:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800119a:	2312      	movs	r3, #18
 800119c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	4812      	ldr	r0, [pc, #72]	; (80011f4 <HAL_I2C_MspInit+0x98>)
 80011aa:	f000 fdff 	bl	8001dac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80011ae:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <HAL_I2C_MspInit+0x9c>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
 80011b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
 80011bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011be:	f043 0302 	orr.w	r3, r3, #2
 80011c2:	627b      	str	r3, [r7, #36]	; 0x24
 80011c4:	4a0c      	ldr	r2, [pc, #48]	; (80011f8 <HAL_I2C_MspInit+0x9c>)
 80011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <HAL_I2C_MspInit+0x94>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	4a08      	ldr	r2, [pc, #32]	; (80011f0 <HAL_I2C_MspInit+0x94>)
 80011d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011d4:	61d3      	str	r3, [r2, #28]
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <HAL_I2C_MspInit+0x94>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011e2:	bf00      	nop
 80011e4:	3728      	adds	r7, #40	; 0x28
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40005400 	.word	0x40005400
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40010c00 	.word	0x40010c00
 80011f8:	40010000 	.word	0x40010000

080011fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08c      	sub	sp, #48	; 0x30
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 031c 	add.w	r3, r7, #28
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a3e      	ldr	r2, [pc, #248]	; (8001310 <HAL_SPI_MspInit+0x114>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d13e      	bne.n	800129a <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800121c:	4b3d      	ldr	r3, [pc, #244]	; (8001314 <HAL_SPI_MspInit+0x118>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4a3c      	ldr	r2, [pc, #240]	; (8001314 <HAL_SPI_MspInit+0x118>)
 8001222:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001226:	6193      	str	r3, [r2, #24]
 8001228:	4b3a      	ldr	r3, [pc, #232]	; (8001314 <HAL_SPI_MspInit+0x118>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001230:	61bb      	str	r3, [r7, #24]
 8001232:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001234:	4b37      	ldr	r3, [pc, #220]	; (8001314 <HAL_SPI_MspInit+0x118>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a36      	ldr	r2, [pc, #216]	; (8001314 <HAL_SPI_MspInit+0x118>)
 800123a:	f043 0308 	orr.w	r3, r3, #8
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b34      	ldr	r3, [pc, #208]	; (8001314 <HAL_SPI_MspInit+0x118>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f003 0308 	and.w	r3, r3, #8
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800124c:	2328      	movs	r3, #40	; 0x28
 800124e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001250:	2302      	movs	r3, #2
 8001252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001254:	2303      	movs	r3, #3
 8001256:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	f107 031c 	add.w	r3, r7, #28
 800125c:	4619      	mov	r1, r3
 800125e:	482e      	ldr	r0, [pc, #184]	; (8001318 <HAL_SPI_MspInit+0x11c>)
 8001260:	f000 fda4 	bl	8001dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001264:	2310      	movs	r3, #16
 8001266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001268:	2300      	movs	r3, #0
 800126a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001270:	f107 031c 	add.w	r3, r7, #28
 8001274:	4619      	mov	r1, r3
 8001276:	4828      	ldr	r0, [pc, #160]	; (8001318 <HAL_SPI_MspInit+0x11c>)
 8001278:	f000 fd98 	bl	8001dac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <HAL_SPI_MspInit+0x120>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001284:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001288:	62fb      	str	r3, [r7, #44]	; 0x2c
 800128a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001292:	4a22      	ldr	r2, [pc, #136]	; (800131c <HAL_SPI_MspInit+0x120>)
 8001294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001296:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001298:	e036      	b.n	8001308 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI2)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a20      	ldr	r2, [pc, #128]	; (8001320 <HAL_SPI_MspInit+0x124>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d131      	bne.n	8001308 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012a4:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <HAL_SPI_MspInit+0x118>)
 80012a6:	69db      	ldr	r3, [r3, #28]
 80012a8:	4a1a      	ldr	r2, [pc, #104]	; (8001314 <HAL_SPI_MspInit+0x118>)
 80012aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ae:	61d3      	str	r3, [r2, #28]
 80012b0:	4b18      	ldr	r3, [pc, #96]	; (8001314 <HAL_SPI_MspInit+0x118>)
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012bc:	4b15      	ldr	r3, [pc, #84]	; (8001314 <HAL_SPI_MspInit+0x118>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	4a14      	ldr	r2, [pc, #80]	; (8001314 <HAL_SPI_MspInit+0x118>)
 80012c2:	f043 0308 	orr.w	r3, r3, #8
 80012c6:	6193      	str	r3, [r2, #24]
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_SPI_MspInit+0x118>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	f003 0308 	and.w	r3, r3, #8
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80012d4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80012d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012de:	2303      	movs	r3, #3
 80012e0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	4619      	mov	r1, r3
 80012e8:	480b      	ldr	r0, [pc, #44]	; (8001318 <HAL_SPI_MspInit+0x11c>)
 80012ea:	f000 fd5f 	bl	8001dac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f4:	2300      	movs	r3, #0
 80012f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	4805      	ldr	r0, [pc, #20]	; (8001318 <HAL_SPI_MspInit+0x11c>)
 8001304:	f000 fd52 	bl	8001dac <HAL_GPIO_Init>
}
 8001308:	bf00      	nop
 800130a:	3730      	adds	r7, #48	; 0x30
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40013000 	.word	0x40013000
 8001314:	40021000 	.word	0x40021000
 8001318:	40010c00 	.word	0x40010c00
 800131c:	40010000 	.word	0x40010000
 8001320:	40003800 	.word	0x40003800

08001324 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001334:	d113      	bne.n	800135e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001336:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <HAL_TIM_Base_MspInit+0x44>)
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	4a0b      	ldr	r2, [pc, #44]	; (8001368 <HAL_TIM_Base_MspInit+0x44>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	61d3      	str	r3, [r2, #28]
 8001342:	4b09      	ldr	r3, [pc, #36]	; (8001368 <HAL_TIM_Base_MspInit+0x44>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2100      	movs	r1, #0
 8001352:	201c      	movs	r0, #28
 8001354:	f000 fcf3 	bl	8001d3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001358:	201c      	movs	r0, #28
 800135a:	f000 fd0c 	bl	8001d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000

0800136c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a1c      	ldr	r2, [pc, #112]	; (80013f8 <HAL_UART_MspInit+0x8c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d131      	bne.n	80013f0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <HAL_UART_MspInit+0x90>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a1a      	ldr	r2, [pc, #104]	; (80013fc <HAL_UART_MspInit+0x90>)
 8001392:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b18      	ldr	r3, [pc, #96]	; (80013fc <HAL_UART_MspInit+0x90>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	4b15      	ldr	r3, [pc, #84]	; (80013fc <HAL_UART_MspInit+0x90>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a14      	ldr	r2, [pc, #80]	; (80013fc <HAL_UART_MspInit+0x90>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b12      	ldr	r3, [pc, #72]	; (80013fc <HAL_UART_MspInit+0x90>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c2:	2302      	movs	r3, #2
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c6:	2303      	movs	r3, #3
 80013c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 0310 	add.w	r3, r7, #16
 80013ce:	4619      	mov	r1, r3
 80013d0:	480b      	ldr	r0, [pc, #44]	; (8001400 <HAL_UART_MspInit+0x94>)
 80013d2:	f000 fceb 	bl	8001dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e4:	f107 0310 	add.w	r3, r7, #16
 80013e8:	4619      	mov	r1, r3
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <HAL_UART_MspInit+0x94>)
 80013ec:	f000 fcde 	bl	8001dac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80013f0:	bf00      	nop
 80013f2:	3720      	adds	r7, #32
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40013800 	.word	0x40013800
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010800 	.word	0x40010800

08001404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001408:	e7fe      	b.n	8001408 <NMI_Handler+0x4>

0800140a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800140a:	b480      	push	{r7}
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800140e:	e7fe      	b.n	800140e <HardFault_Handler+0x4>

08001410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001414:	e7fe      	b.n	8001414 <MemManage_Handler+0x4>

08001416 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800141a:	e7fe      	b.n	800141a <BusFault_Handler+0x4>

0800141c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <UsageFault_Handler+0x4>

08001422 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr

0800142e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr

08001446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144a:	f000 f94f 	bl	80016ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001458:	4802      	ldr	r0, [pc, #8]	; (8001464 <TIM2_IRQHandler+0x10>)
 800145a:	f001 fd3a 	bl	8002ed2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000324 	.word	0x20000324

08001468 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return 1;
 800146c:	2301      	movs	r3, #1
}
 800146e:	4618      	mov	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <_kill>:

int _kill(int pid, int sig)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001480:	f003 f932 	bl	80046e8 <__errno>
 8001484:	4603      	mov	r3, r0
 8001486:	2216      	movs	r2, #22
 8001488:	601a      	str	r2, [r3, #0]
  return -1;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <_exit>:

void _exit (int status)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800149e:	f04f 31ff 	mov.w	r1, #4294967295
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ffe7 	bl	8001476 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014a8:	e7fe      	b.n	80014a8 <_exit+0x12>

080014aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b086      	sub	sp, #24
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	e00a      	b.n	80014d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014bc:	f3af 8000 	nop.w
 80014c0:	4601      	mov	r1, r0
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	60ba      	str	r2, [r7, #8]
 80014c8:	b2ca      	uxtb	r2, r1
 80014ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	3301      	adds	r3, #1
 80014d0:	617b      	str	r3, [r7, #20]
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	dbf0      	blt.n	80014bc <_read+0x12>
  }

  return len;
 80014da:	687b      	ldr	r3, [r7, #4]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	e009      	b.n	800150a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	1c5a      	adds	r2, r3, #1
 80014fa:	60ba      	str	r2, [r7, #8]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	3301      	adds	r3, #1
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	429a      	cmp	r2, r3
 8001510:	dbf1      	blt.n	80014f6 <_write+0x12>
  }
  return len;
 8001512:	687b      	ldr	r3, [r7, #4]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <_close>:

int _close(int file)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001524:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001528:	4618      	mov	r0, r3
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr

08001532 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
 800153a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001542:	605a      	str	r2, [r3, #4]
  return 0;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <_isatty>:

int _isatty(int file)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001558:	2301      	movs	r3, #1
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001584:	4a14      	ldr	r2, [pc, #80]	; (80015d8 <_sbrk+0x5c>)
 8001586:	4b15      	ldr	r3, [pc, #84]	; (80015dc <_sbrk+0x60>)
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <_sbrk+0x64>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d102      	bne.n	800159e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001598:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <_sbrk+0x64>)
 800159a:	4a12      	ldr	r2, [pc, #72]	; (80015e4 <_sbrk+0x68>)
 800159c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800159e:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <_sbrk+0x64>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d207      	bcs.n	80015bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015ac:	f003 f89c 	bl	80046e8 <__errno>
 80015b0:	4603      	mov	r3, r0
 80015b2:	220c      	movs	r2, #12
 80015b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ba:	e009      	b.n	80015d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015bc:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <_sbrk+0x64>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015c2:	4b07      	ldr	r3, [pc, #28]	; (80015e0 <_sbrk+0x64>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	4a05      	ldr	r2, [pc, #20]	; (80015e0 <_sbrk+0x64>)
 80015cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ce:	68fb      	ldr	r3, [r7, #12]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20005000 	.word	0x20005000
 80015dc:	00000400 	.word	0x00000400
 80015e0:	200003b4 	.word	0x200003b4
 80015e4:	20000508 	.word	0x20000508

080015e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr

080015f4 <HAL_TIM_PeriodElapsedCallback>:

void loop() {

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80015fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001600:	4803      	ldr	r0, [pc, #12]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001602:	f000 fd6f 	bl	80020e4 <HAL_GPIO_TogglePin>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40011000 	.word	0x40011000

08001614 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001614:	f7ff ffe8 	bl	80015e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001618:	480b      	ldr	r0, [pc, #44]	; (8001648 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800161a:	490c      	ldr	r1, [pc, #48]	; (800164c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800161c:	4a0c      	ldr	r2, [pc, #48]	; (8001650 <LoopFillZerobss+0x16>)
  movs r3, #0
 800161e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001620:	e002      	b.n	8001628 <LoopCopyDataInit>

08001622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001626:	3304      	adds	r3, #4

08001628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800162a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800162c:	d3f9      	bcc.n	8001622 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800162e:	4a09      	ldr	r2, [pc, #36]	; (8001654 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001630:	4c09      	ldr	r4, [pc, #36]	; (8001658 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001634:	e001      	b.n	800163a <LoopFillZerobss>

08001636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001638:	3204      	adds	r2, #4

0800163a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800163a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800163c:	d3fb      	bcc.n	8001636 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800163e:	f003 f859 	bl	80046f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001642:	f7ff fac9 	bl	8000bd8 <main>
  bx lr
 8001646:	4770      	bx	lr
  ldr r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800164c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001650:	08008300 	.word	0x08008300
  ldr r2, =_sbss
 8001654:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001658:	20000508 	.word	0x20000508

0800165c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC1_2_IRQHandler>
	...

08001660 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_Init+0x28>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_Init+0x28>)
 800166a:	f043 0310 	orr.w	r3, r3, #16
 800166e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001670:	2003      	movs	r0, #3
 8001672:	f000 fb59 	bl	8001d28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001676:	200f      	movs	r0, #15
 8001678:	f000 f808 	bl	800168c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800167c:	f7ff fd10 	bl	80010a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40022000 	.word	0x40022000

0800168c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001694:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <HAL_InitTick+0x54>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_InitTick+0x58>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 fb71 	bl	8001d92 <HAL_SYSTICK_Config>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e00e      	b.n	80016d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b0f      	cmp	r3, #15
 80016be:	d80a      	bhi.n	80016d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c0:	2200      	movs	r2, #0
 80016c2:	6879      	ldr	r1, [r7, #4]
 80016c4:	f04f 30ff 	mov.w	r0, #4294967295
 80016c8:	f000 fb39 	bl	8001d3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016cc:	4a06      	ldr	r2, [pc, #24]	; (80016e8 <HAL_InitTick+0x5c>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e000      	b.n	80016d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000000 	.word	0x20000000
 80016e4:	20000008 	.word	0x20000008
 80016e8:	20000004 	.word	0x20000004

080016ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <HAL_IncTick+0x1c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b05      	ldr	r3, [pc, #20]	; (800170c <HAL_IncTick+0x20>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4413      	add	r3, r2
 80016fc:	4a03      	ldr	r2, [pc, #12]	; (800170c <HAL_IncTick+0x20>)
 80016fe:	6013      	str	r3, [r2, #0]
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	20000008 	.word	0x20000008
 800170c:	200003b8 	.word	0x200003b8

08001710 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return uwTick;
 8001714:	4b02      	ldr	r3, [pc, #8]	; (8001720 <HAL_GetTick+0x10>)
 8001716:	681b      	ldr	r3, [r3, #0]
}
 8001718:	4618      	mov	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	200003b8 	.word	0x200003b8

08001724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800172c:	f7ff fff0 	bl	8001710 <HAL_GetTick>
 8001730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173c:	d005      	beq.n	800174a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <HAL_Delay+0x44>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	461a      	mov	r2, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4413      	add	r3, r2
 8001748:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800174a:	bf00      	nop
 800174c:	f7ff ffe0 	bl	8001710 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	429a      	cmp	r2, r3
 800175a:	d8f7      	bhi.n	800174c <HAL_Delay+0x28>
  {
  }
}
 800175c:	bf00      	nop
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000008 	.word	0x20000008

0800176c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001774:	2300      	movs	r3, #0
 8001776:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e0be      	b.n	800190c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001798:	2b00      	cmp	r3, #0
 800179a:	d109      	bne.n	80017b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff fc9a 	bl	80010e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f9ab 	bl	8001b0c <ADC_ConversionStop_Disable>
 80017b6:	4603      	mov	r3, r0
 80017b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f040 8099 	bne.w	80018fa <HAL_ADC_Init+0x18e>
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 8095 	bne.w	80018fa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017d8:	f023 0302 	bic.w	r3, r3, #2
 80017dc:	f043 0202 	orr.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	7b1b      	ldrb	r3, [r3, #12]
 80017f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001804:	d003      	beq.n	800180e <HAL_ADC_Init+0xa2>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d102      	bne.n	8001814 <HAL_ADC_Init+0xa8>
 800180e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001812:	e000      	b.n	8001816 <HAL_ADC_Init+0xaa>
 8001814:	2300      	movs	r3, #0
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	7d1b      	ldrb	r3, [r3, #20]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d119      	bne.n	8001858 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	7b1b      	ldrb	r3, [r3, #12]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d109      	bne.n	8001840 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	3b01      	subs	r3, #1
 8001832:	035a      	lsls	r2, r3, #13
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4313      	orrs	r3, r2
 8001838:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	e00b      	b.n	8001858 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001844:	f043 0220 	orr.w	r2, r3, #32
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001850:	f043 0201 	orr.w	r2, r3, #1
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	430a      	orrs	r2, r1
 800186a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689a      	ldr	r2, [r3, #8]
 8001872:	4b28      	ldr	r3, [pc, #160]	; (8001914 <HAL_ADC_Init+0x1a8>)
 8001874:	4013      	ands	r3, r2
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6812      	ldr	r2, [r2, #0]
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	430b      	orrs	r3, r1
 800187e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001888:	d003      	beq.n	8001892 <HAL_ADC_Init+0x126>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d104      	bne.n	800189c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	691b      	ldr	r3, [r3, #16]
 8001896:	3b01      	subs	r3, #1
 8001898:	051b      	lsls	r3, r3, #20
 800189a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	689a      	ldr	r2, [r3, #8]
 80018b6:	4b18      	ldr	r3, [pc, #96]	; (8001918 <HAL_ADC_Init+0x1ac>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d10b      	bne.n	80018d8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ca:	f023 0303 	bic.w	r3, r3, #3
 80018ce:	f043 0201 	orr.w	r2, r3, #1
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018d6:	e018      	b.n	800190a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018dc:	f023 0312 	bic.w	r3, r3, #18
 80018e0:	f043 0210 	orr.w	r2, r3, #16
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ec:	f043 0201 	orr.w	r2, r3, #1
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018f8:	e007      	b.n	800190a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fe:	f043 0210 	orr.w	r2, r3, #16
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800190a:	7dfb      	ldrb	r3, [r7, #23]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	ffe1f7fd 	.word	0xffe1f7fd
 8001918:	ff1f0efe 	.word	0xff1f0efe

0800191c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001934:	2b01      	cmp	r3, #1
 8001936:	d101      	bne.n	800193c <HAL_ADC_ConfigChannel+0x20>
 8001938:	2302      	movs	r3, #2
 800193a:	e0dc      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x1da>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b06      	cmp	r3, #6
 800194a:	d81c      	bhi.n	8001986 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4413      	add	r3, r2
 800195c:	3b05      	subs	r3, #5
 800195e:	221f      	movs	r2, #31
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	4019      	ands	r1, r3
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	6818      	ldr	r0, [r3, #0]
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685a      	ldr	r2, [r3, #4]
 8001970:	4613      	mov	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	3b05      	subs	r3, #5
 8001978:	fa00 f203 	lsl.w	r2, r0, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	635a      	str	r2, [r3, #52]	; 0x34
 8001984:	e03c      	b.n	8001a00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b0c      	cmp	r3, #12
 800198c:	d81c      	bhi.n	80019c8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	4613      	mov	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	3b23      	subs	r3, #35	; 0x23
 80019a0:	221f      	movs	r2, #31
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	4019      	ands	r1, r3
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	4413      	add	r3, r2
 80019b8:	3b23      	subs	r3, #35	; 0x23
 80019ba:	fa00 f203 	lsl.w	r2, r0, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	430a      	orrs	r2, r1
 80019c4:	631a      	str	r2, [r3, #48]	; 0x30
 80019c6:	e01b      	b.n	8001a00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	3b41      	subs	r3, #65	; 0x41
 80019da:	221f      	movs	r2, #31
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	43db      	mvns	r3, r3
 80019e2:	4019      	ands	r1, r3
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	3b41      	subs	r3, #65	; 0x41
 80019f4:	fa00 f203 	lsl.w	r2, r0, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b09      	cmp	r3, #9
 8001a06:	d91c      	bls.n	8001a42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	68d9      	ldr	r1, [r3, #12]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	4613      	mov	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4413      	add	r3, r2
 8001a18:	3b1e      	subs	r3, #30
 8001a1a:	2207      	movs	r2, #7
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	4019      	ands	r1, r3
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	6898      	ldr	r0, [r3, #8]
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4413      	add	r3, r2
 8001a32:	3b1e      	subs	r3, #30
 8001a34:	fa00 f203 	lsl.w	r2, r0, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	60da      	str	r2, [r3, #12]
 8001a40:	e019      	b.n	8001a76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	6919      	ldr	r1, [r3, #16]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	4413      	add	r3, r2
 8001a52:	2207      	movs	r2, #7
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	4019      	ands	r1, r3
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	6898      	ldr	r0, [r3, #8]
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	430a      	orrs	r2, r1
 8001a74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b10      	cmp	r3, #16
 8001a7c:	d003      	beq.n	8001a86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a82:	2b11      	cmp	r3, #17
 8001a84:	d132      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a1d      	ldr	r2, [pc, #116]	; (8001b00 <HAL_ADC_ConfigChannel+0x1e4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d125      	bne.n	8001adc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d126      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001aac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b10      	cmp	r3, #16
 8001ab4:	d11a      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ab6:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <HAL_ADC_ConfigChannel+0x1e8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a13      	ldr	r2, [pc, #76]	; (8001b08 <HAL_ADC_ConfigChannel+0x1ec>)
 8001abc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac0:	0c9a      	lsrs	r2, r3, #18
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001acc:	e002      	b.n	8001ad4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d1f9      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x1b2>
 8001ada:	e007      	b.n	8001aec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae0:	f043 0220 	orr.w	r2, r3, #32
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	40012400 	.word	0x40012400
 8001b04:	20000000 	.word	0x20000000
 8001b08:	431bde83 	.word	0x431bde83

08001b0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d12e      	bne.n	8001b84 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 0201 	bic.w	r2, r2, #1
 8001b34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b36:	f7ff fdeb 	bl	8001710 <HAL_GetTick>
 8001b3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b3c:	e01b      	b.n	8001b76 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b3e:	f7ff fde7 	bl	8001710 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d914      	bls.n	8001b76 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d10d      	bne.n	8001b76 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5e:	f043 0210 	orr.w	r2, r3, #16
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6a:	f043 0201 	orr.w	r2, r3, #1
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e007      	b.n	8001b86 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 0301 	and.w	r3, r3, #1
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d0dc      	beq.n	8001b3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bac:	4013      	ands	r3, r2
 8001bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc2:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	60d3      	str	r3, [r2, #12]
}
 8001bc8:	bf00      	nop
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bc80      	pop	{r7}
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	0a1b      	lsrs	r3, r3, #8
 8001be2:	f003 0307 	and.w	r3, r3, #7
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	db0b      	blt.n	8001c1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	f003 021f 	and.w	r2, r3, #31
 8001c0c:	4906      	ldr	r1, [pc, #24]	; (8001c28 <__NVIC_EnableIRQ+0x34>)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	095b      	lsrs	r3, r3, #5
 8001c14:	2001      	movs	r0, #1
 8001c16:	fa00 f202 	lsl.w	r2, r0, r2
 8001c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c1e:	bf00      	nop
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	e000e100 	.word	0xe000e100

08001c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	6039      	str	r1, [r7, #0]
 8001c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	db0a      	blt.n	8001c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	490c      	ldr	r1, [pc, #48]	; (8001c78 <__NVIC_SetPriority+0x4c>)
 8001c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4a:	0112      	lsls	r2, r2, #4
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	440b      	add	r3, r1
 8001c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c54:	e00a      	b.n	8001c6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	4908      	ldr	r1, [pc, #32]	; (8001c7c <__NVIC_SetPriority+0x50>)
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	3b04      	subs	r3, #4
 8001c64:	0112      	lsls	r2, r2, #4
 8001c66:	b2d2      	uxtb	r2, r2
 8001c68:	440b      	add	r3, r1
 8001c6a:	761a      	strb	r2, [r3, #24]
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000e100 	.word	0xe000e100
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b089      	sub	sp, #36	; 0x24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f1c3 0307 	rsb	r3, r3, #7
 8001c9a:	2b04      	cmp	r3, #4
 8001c9c:	bf28      	it	cs
 8001c9e:	2304      	movcs	r3, #4
 8001ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	2b06      	cmp	r3, #6
 8001ca8:	d902      	bls.n	8001cb0 <NVIC_EncodePriority+0x30>
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3b03      	subs	r3, #3
 8001cae:	e000      	b.n	8001cb2 <NVIC_EncodePriority+0x32>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	43da      	mvns	r2, r3
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd2:	43d9      	mvns	r1, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd8:	4313      	orrs	r3, r2
         );
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3724      	adds	r7, #36	; 0x24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cf4:	d301      	bcc.n	8001cfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e00f      	b.n	8001d1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <SysTick_Config+0x40>)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d02:	210f      	movs	r1, #15
 8001d04:	f04f 30ff 	mov.w	r0, #4294967295
 8001d08:	f7ff ff90 	bl	8001c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <SysTick_Config+0x40>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d12:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <SysTick_Config+0x40>)
 8001d14:	2207      	movs	r2, #7
 8001d16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	e000e010 	.word	0xe000e010

08001d28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff ff2d 	bl	8001b90 <__NVIC_SetPriorityGrouping>
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b086      	sub	sp, #24
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	4603      	mov	r3, r0
 8001d46:	60b9      	str	r1, [r7, #8]
 8001d48:	607a      	str	r2, [r7, #4]
 8001d4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d50:	f7ff ff42 	bl	8001bd8 <__NVIC_GetPriorityGrouping>
 8001d54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	68b9      	ldr	r1, [r7, #8]
 8001d5a:	6978      	ldr	r0, [r7, #20]
 8001d5c:	f7ff ff90 	bl	8001c80 <NVIC_EncodePriority>
 8001d60:	4602      	mov	r2, r0
 8001d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d66:	4611      	mov	r1, r2
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff ff5f 	bl	8001c2c <__NVIC_SetPriority>
}
 8001d6e:	bf00      	nop
 8001d70:	3718      	adds	r7, #24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b082      	sub	sp, #8
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ff35 	bl	8001bf4 <__NVIC_EnableIRQ>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7ff ffa2 	bl	8001ce4 <SysTick_Config>
 8001da0:	4603      	mov	r3, r0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
	...

08001dac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b08b      	sub	sp, #44	; 0x2c
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001db6:	2300      	movs	r3, #0
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dbe:	e169      	b.n	8002094 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	69fa      	ldr	r2, [r7, #28]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	f040 8158 	bne.w	800208e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4a9a      	ldr	r2, [pc, #616]	; (800204c <HAL_GPIO_Init+0x2a0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d05e      	beq.n	8001ea6 <HAL_GPIO_Init+0xfa>
 8001de8:	4a98      	ldr	r2, [pc, #608]	; (800204c <HAL_GPIO_Init+0x2a0>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d875      	bhi.n	8001eda <HAL_GPIO_Init+0x12e>
 8001dee:	4a98      	ldr	r2, [pc, #608]	; (8002050 <HAL_GPIO_Init+0x2a4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d058      	beq.n	8001ea6 <HAL_GPIO_Init+0xfa>
 8001df4:	4a96      	ldr	r2, [pc, #600]	; (8002050 <HAL_GPIO_Init+0x2a4>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d86f      	bhi.n	8001eda <HAL_GPIO_Init+0x12e>
 8001dfa:	4a96      	ldr	r2, [pc, #600]	; (8002054 <HAL_GPIO_Init+0x2a8>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d052      	beq.n	8001ea6 <HAL_GPIO_Init+0xfa>
 8001e00:	4a94      	ldr	r2, [pc, #592]	; (8002054 <HAL_GPIO_Init+0x2a8>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d869      	bhi.n	8001eda <HAL_GPIO_Init+0x12e>
 8001e06:	4a94      	ldr	r2, [pc, #592]	; (8002058 <HAL_GPIO_Init+0x2ac>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d04c      	beq.n	8001ea6 <HAL_GPIO_Init+0xfa>
 8001e0c:	4a92      	ldr	r2, [pc, #584]	; (8002058 <HAL_GPIO_Init+0x2ac>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d863      	bhi.n	8001eda <HAL_GPIO_Init+0x12e>
 8001e12:	4a92      	ldr	r2, [pc, #584]	; (800205c <HAL_GPIO_Init+0x2b0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d046      	beq.n	8001ea6 <HAL_GPIO_Init+0xfa>
 8001e18:	4a90      	ldr	r2, [pc, #576]	; (800205c <HAL_GPIO_Init+0x2b0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d85d      	bhi.n	8001eda <HAL_GPIO_Init+0x12e>
 8001e1e:	2b12      	cmp	r3, #18
 8001e20:	d82a      	bhi.n	8001e78 <HAL_GPIO_Init+0xcc>
 8001e22:	2b12      	cmp	r3, #18
 8001e24:	d859      	bhi.n	8001eda <HAL_GPIO_Init+0x12e>
 8001e26:	a201      	add	r2, pc, #4	; (adr r2, 8001e2c <HAL_GPIO_Init+0x80>)
 8001e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2c:	08001ea7 	.word	0x08001ea7
 8001e30:	08001e81 	.word	0x08001e81
 8001e34:	08001e93 	.word	0x08001e93
 8001e38:	08001ed5 	.word	0x08001ed5
 8001e3c:	08001edb 	.word	0x08001edb
 8001e40:	08001edb 	.word	0x08001edb
 8001e44:	08001edb 	.word	0x08001edb
 8001e48:	08001edb 	.word	0x08001edb
 8001e4c:	08001edb 	.word	0x08001edb
 8001e50:	08001edb 	.word	0x08001edb
 8001e54:	08001edb 	.word	0x08001edb
 8001e58:	08001edb 	.word	0x08001edb
 8001e5c:	08001edb 	.word	0x08001edb
 8001e60:	08001edb 	.word	0x08001edb
 8001e64:	08001edb 	.word	0x08001edb
 8001e68:	08001edb 	.word	0x08001edb
 8001e6c:	08001edb 	.word	0x08001edb
 8001e70:	08001e89 	.word	0x08001e89
 8001e74:	08001e9d 	.word	0x08001e9d
 8001e78:	4a79      	ldr	r2, [pc, #484]	; (8002060 <HAL_GPIO_Init+0x2b4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d013      	beq.n	8001ea6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e7e:	e02c      	b.n	8001eda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	623b      	str	r3, [r7, #32]
          break;
 8001e86:	e029      	b.n	8001edc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	623b      	str	r3, [r7, #32]
          break;
 8001e90:	e024      	b.n	8001edc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	3308      	adds	r3, #8
 8001e98:	623b      	str	r3, [r7, #32]
          break;
 8001e9a:	e01f      	b.n	8001edc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	330c      	adds	r3, #12
 8001ea2:	623b      	str	r3, [r7, #32]
          break;
 8001ea4:	e01a      	b.n	8001edc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d102      	bne.n	8001eb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eae:	2304      	movs	r3, #4
 8001eb0:	623b      	str	r3, [r7, #32]
          break;
 8001eb2:	e013      	b.n	8001edc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d105      	bne.n	8001ec8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ebc:	2308      	movs	r3, #8
 8001ebe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69fa      	ldr	r2, [r7, #28]
 8001ec4:	611a      	str	r2, [r3, #16]
          break;
 8001ec6:	e009      	b.n	8001edc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ec8:	2308      	movs	r3, #8
 8001eca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	69fa      	ldr	r2, [r7, #28]
 8001ed0:	615a      	str	r2, [r3, #20]
          break;
 8001ed2:	e003      	b.n	8001edc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
          break;
 8001ed8:	e000      	b.n	8001edc <HAL_GPIO_Init+0x130>
          break;
 8001eda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	2bff      	cmp	r3, #255	; 0xff
 8001ee0:	d801      	bhi.n	8001ee6 <HAL_GPIO_Init+0x13a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	e001      	b.n	8001eea <HAL_GPIO_Init+0x13e>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	2bff      	cmp	r3, #255	; 0xff
 8001ef0:	d802      	bhi.n	8001ef8 <HAL_GPIO_Init+0x14c>
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	e002      	b.n	8001efe <HAL_GPIO_Init+0x152>
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efa:	3b08      	subs	r3, #8
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	210f      	movs	r1, #15
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	401a      	ands	r2, r3
 8001f10:	6a39      	ldr	r1, [r7, #32]
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	fa01 f303 	lsl.w	r3, r1, r3
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 80b1 	beq.w	800208e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f2c:	4b4d      	ldr	r3, [pc, #308]	; (8002064 <HAL_GPIO_Init+0x2b8>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	4a4c      	ldr	r2, [pc, #304]	; (8002064 <HAL_GPIO_Init+0x2b8>)
 8001f32:	f043 0301 	orr.w	r3, r3, #1
 8001f36:	6193      	str	r3, [r2, #24]
 8001f38:	4b4a      	ldr	r3, [pc, #296]	; (8002064 <HAL_GPIO_Init+0x2b8>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f44:	4a48      	ldr	r2, [pc, #288]	; (8002068 <HAL_GPIO_Init+0x2bc>)
 8001f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f48:	089b      	lsrs	r3, r3, #2
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	220f      	movs	r2, #15
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	4013      	ands	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a40      	ldr	r2, [pc, #256]	; (800206c <HAL_GPIO_Init+0x2c0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d013      	beq.n	8001f98 <HAL_GPIO_Init+0x1ec>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a3f      	ldr	r2, [pc, #252]	; (8002070 <HAL_GPIO_Init+0x2c4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d00d      	beq.n	8001f94 <HAL_GPIO_Init+0x1e8>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a3e      	ldr	r2, [pc, #248]	; (8002074 <HAL_GPIO_Init+0x2c8>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d007      	beq.n	8001f90 <HAL_GPIO_Init+0x1e4>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a3d      	ldr	r2, [pc, #244]	; (8002078 <HAL_GPIO_Init+0x2cc>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d101      	bne.n	8001f8c <HAL_GPIO_Init+0x1e0>
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e006      	b.n	8001f9a <HAL_GPIO_Init+0x1ee>
 8001f8c:	2304      	movs	r3, #4
 8001f8e:	e004      	b.n	8001f9a <HAL_GPIO_Init+0x1ee>
 8001f90:	2302      	movs	r3, #2
 8001f92:	e002      	b.n	8001f9a <HAL_GPIO_Init+0x1ee>
 8001f94:	2301      	movs	r3, #1
 8001f96:	e000      	b.n	8001f9a <HAL_GPIO_Init+0x1ee>
 8001f98:	2300      	movs	r3, #0
 8001f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f9c:	f002 0203 	and.w	r2, r2, #3
 8001fa0:	0092      	lsls	r2, r2, #2
 8001fa2:	4093      	lsls	r3, r2
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001faa:	492f      	ldr	r1, [pc, #188]	; (8002068 <HAL_GPIO_Init+0x2bc>)
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	089b      	lsrs	r3, r3, #2
 8001fb0:	3302      	adds	r3, #2
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d006      	beq.n	8001fd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fc4:	4b2d      	ldr	r3, [pc, #180]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	492c      	ldr	r1, [pc, #176]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	608b      	str	r3, [r1, #8]
 8001fd0:	e006      	b.n	8001fe0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fd2:	4b2a      	ldr	r3, [pc, #168]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	4928      	ldr	r1, [pc, #160]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001fdc:	4013      	ands	r3, r2
 8001fde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d006      	beq.n	8001ffa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fec:	4b23      	ldr	r3, [pc, #140]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	4922      	ldr	r1, [pc, #136]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	60cb      	str	r3, [r1, #12]
 8001ff8:	e006      	b.n	8002008 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ffa:	4b20      	ldr	r3, [pc, #128]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8001ffc:	68da      	ldr	r2, [r3, #12]
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	43db      	mvns	r3, r3
 8002002:	491e      	ldr	r1, [pc, #120]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8002004:	4013      	ands	r3, r2
 8002006:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d006      	beq.n	8002022 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002014:	4b19      	ldr	r3, [pc, #100]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4918      	ldr	r1, [pc, #96]	; (800207c <HAL_GPIO_Init+0x2d0>)
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	4313      	orrs	r3, r2
 800201e:	604b      	str	r3, [r1, #4]
 8002020:	e006      	b.n	8002030 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002022:	4b16      	ldr	r3, [pc, #88]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	43db      	mvns	r3, r3
 800202a:	4914      	ldr	r1, [pc, #80]	; (800207c <HAL_GPIO_Init+0x2d0>)
 800202c:	4013      	ands	r3, r2
 800202e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d021      	beq.n	8002080 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800203c:	4b0f      	ldr	r3, [pc, #60]	; (800207c <HAL_GPIO_Init+0x2d0>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	490e      	ldr	r1, [pc, #56]	; (800207c <HAL_GPIO_Init+0x2d0>)
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	4313      	orrs	r3, r2
 8002046:	600b      	str	r3, [r1, #0]
 8002048:	e021      	b.n	800208e <HAL_GPIO_Init+0x2e2>
 800204a:	bf00      	nop
 800204c:	10320000 	.word	0x10320000
 8002050:	10310000 	.word	0x10310000
 8002054:	10220000 	.word	0x10220000
 8002058:	10210000 	.word	0x10210000
 800205c:	10120000 	.word	0x10120000
 8002060:	10110000 	.word	0x10110000
 8002064:	40021000 	.word	0x40021000
 8002068:	40010000 	.word	0x40010000
 800206c:	40010800 	.word	0x40010800
 8002070:	40010c00 	.word	0x40010c00
 8002074:	40011000 	.word	0x40011000
 8002078:	40011400 	.word	0x40011400
 800207c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002080:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <HAL_GPIO_Init+0x304>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	43db      	mvns	r3, r3
 8002088:	4909      	ldr	r1, [pc, #36]	; (80020b0 <HAL_GPIO_Init+0x304>)
 800208a:	4013      	ands	r3, r2
 800208c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	3301      	adds	r3, #1
 8002092:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209a:	fa22 f303 	lsr.w	r3, r2, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f47f ae8e 	bne.w	8001dc0 <HAL_GPIO_Init+0x14>
  }
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	372c      	adds	r7, #44	; 0x2c
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	40010400 	.word	0x40010400

080020b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	807b      	strh	r3, [r7, #2]
 80020c0:	4613      	mov	r3, r2
 80020c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020c4:	787b      	ldrb	r3, [r7, #1]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020ca:	887a      	ldrh	r2, [r7, #2]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020d0:	e003      	b.n	80020da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	041a      	lsls	r2, r3, #16
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	611a      	str	r2, [r3, #16]
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	460b      	mov	r3, r1
 80020ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020f6:	887a      	ldrh	r2, [r7, #2]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4013      	ands	r3, r2
 80020fc:	041a      	lsls	r2, r3, #16
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	43d9      	mvns	r1, r3
 8002102:	887b      	ldrh	r3, [r7, #2]
 8002104:	400b      	ands	r3, r1
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	611a      	str	r2, [r3, #16]
}
 800210c:	bf00      	nop
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
	...

08002118 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e12b      	b.n	8002382 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d106      	bne.n	8002144 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff f80c 	bl	800115c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2224      	movs	r2, #36	; 0x24
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0201 	bic.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800216a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800217a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800217c:	f000 fcda 	bl	8002b34 <HAL_RCC_GetPCLK1Freq>
 8002180:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	4a81      	ldr	r2, [pc, #516]	; (800238c <HAL_I2C_Init+0x274>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d807      	bhi.n	800219c <HAL_I2C_Init+0x84>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4a80      	ldr	r2, [pc, #512]	; (8002390 <HAL_I2C_Init+0x278>)
 8002190:	4293      	cmp	r3, r2
 8002192:	bf94      	ite	ls
 8002194:	2301      	movls	r3, #1
 8002196:	2300      	movhi	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	e006      	b.n	80021aa <HAL_I2C_Init+0x92>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4a7d      	ldr	r2, [pc, #500]	; (8002394 <HAL_I2C_Init+0x27c>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	bf94      	ite	ls
 80021a4:	2301      	movls	r3, #1
 80021a6:	2300      	movhi	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e0e7      	b.n	8002382 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	4a78      	ldr	r2, [pc, #480]	; (8002398 <HAL_I2C_Init+0x280>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0c9b      	lsrs	r3, r3, #18
 80021bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	4a6a      	ldr	r2, [pc, #424]	; (800238c <HAL_I2C_Init+0x274>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d802      	bhi.n	80021ec <HAL_I2C_Init+0xd4>
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	3301      	adds	r3, #1
 80021ea:	e009      	b.n	8002200 <HAL_I2C_Init+0xe8>
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80021f2:	fb02 f303 	mul.w	r3, r2, r3
 80021f6:	4a69      	ldr	r2, [pc, #420]	; (800239c <HAL_I2C_Init+0x284>)
 80021f8:	fba2 2303 	umull	r2, r3, r2, r3
 80021fc:	099b      	lsrs	r3, r3, #6
 80021fe:	3301      	adds	r3, #1
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6812      	ldr	r2, [r2, #0]
 8002204:	430b      	orrs	r3, r1
 8002206:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002212:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	495c      	ldr	r1, [pc, #368]	; (800238c <HAL_I2C_Init+0x274>)
 800221c:	428b      	cmp	r3, r1
 800221e:	d819      	bhi.n	8002254 <HAL_I2C_Init+0x13c>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	1e59      	subs	r1, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	fbb1 f3f3 	udiv	r3, r1, r3
 800222e:	1c59      	adds	r1, r3, #1
 8002230:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002234:	400b      	ands	r3, r1
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <HAL_I2C_Init+0x138>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1e59      	subs	r1, r3, #1
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	fbb1 f3f3 	udiv	r3, r1, r3
 8002248:	3301      	adds	r3, #1
 800224a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800224e:	e051      	b.n	80022f4 <HAL_I2C_Init+0x1dc>
 8002250:	2304      	movs	r3, #4
 8002252:	e04f      	b.n	80022f4 <HAL_I2C_Init+0x1dc>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d111      	bne.n	8002280 <HAL_I2C_Init+0x168>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1e58      	subs	r0, r3, #1
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6859      	ldr	r1, [r3, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	440b      	add	r3, r1
 800226a:	fbb0 f3f3 	udiv	r3, r0, r3
 800226e:	3301      	adds	r3, #1
 8002270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002274:	2b00      	cmp	r3, #0
 8002276:	bf0c      	ite	eq
 8002278:	2301      	moveq	r3, #1
 800227a:	2300      	movne	r3, #0
 800227c:	b2db      	uxtb	r3, r3
 800227e:	e012      	b.n	80022a6 <HAL_I2C_Init+0x18e>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1e58      	subs	r0, r3, #1
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6859      	ldr	r1, [r3, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	0099      	lsls	r1, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	fbb0 f3f3 	udiv	r3, r0, r3
 8002296:	3301      	adds	r3, #1
 8002298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800229c:	2b00      	cmp	r3, #0
 800229e:	bf0c      	ite	eq
 80022a0:	2301      	moveq	r3, #1
 80022a2:	2300      	movne	r3, #0
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <HAL_I2C_Init+0x196>
 80022aa:	2301      	movs	r3, #1
 80022ac:	e022      	b.n	80022f4 <HAL_I2C_Init+0x1dc>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10e      	bne.n	80022d4 <HAL_I2C_Init+0x1bc>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	1e58      	subs	r0, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6859      	ldr	r1, [r3, #4]
 80022be:	460b      	mov	r3, r1
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	440b      	add	r3, r1
 80022c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80022c8:	3301      	adds	r3, #1
 80022ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022d2:	e00f      	b.n	80022f4 <HAL_I2C_Init+0x1dc>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	1e58      	subs	r0, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6859      	ldr	r1, [r3, #4]
 80022dc:	460b      	mov	r3, r1
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	0099      	lsls	r1, r3, #2
 80022e4:	440b      	add	r3, r1
 80022e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ea:	3301      	adds	r3, #1
 80022ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	6809      	ldr	r1, [r1, #0]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69da      	ldr	r2, [r3, #28]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002322:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	6911      	ldr	r1, [r2, #16]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	68d2      	ldr	r2, [r2, #12]
 800232e:	4311      	orrs	r1, r2
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	430b      	orrs	r3, r1
 8002336:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	695a      	ldr	r2, [r3, #20]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0201 	orr.w	r2, r2, #1
 8002362:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2220      	movs	r2, #32
 800236e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	000186a0 	.word	0x000186a0
 8002390:	001e847f 	.word	0x001e847f
 8002394:	003d08ff 	.word	0x003d08ff
 8002398:	431bde83 	.word	0x431bde83
 800239c:	10624dd3 	.word	0x10624dd3

080023a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e272      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 8087 	beq.w	80024ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023c0:	4b92      	ldr	r3, [pc, #584]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 030c 	and.w	r3, r3, #12
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d00c      	beq.n	80023e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023cc:	4b8f      	ldr	r3, [pc, #572]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 030c 	and.w	r3, r3, #12
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d112      	bne.n	80023fe <HAL_RCC_OscConfig+0x5e>
 80023d8:	4b8c      	ldr	r3, [pc, #560]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023e4:	d10b      	bne.n	80023fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e6:	4b89      	ldr	r3, [pc, #548]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d06c      	beq.n	80024cc <HAL_RCC_OscConfig+0x12c>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d168      	bne.n	80024cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e24c      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002406:	d106      	bne.n	8002416 <HAL_RCC_OscConfig+0x76>
 8002408:	4b80      	ldr	r3, [pc, #512]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a7f      	ldr	r2, [pc, #508]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 800240e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	e02e      	b.n	8002474 <HAL_RCC_OscConfig+0xd4>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10c      	bne.n	8002438 <HAL_RCC_OscConfig+0x98>
 800241e:	4b7b      	ldr	r3, [pc, #492]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a7a      	ldr	r2, [pc, #488]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	4b78      	ldr	r3, [pc, #480]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a77      	ldr	r2, [pc, #476]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002430:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	e01d      	b.n	8002474 <HAL_RCC_OscConfig+0xd4>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002440:	d10c      	bne.n	800245c <HAL_RCC_OscConfig+0xbc>
 8002442:	4b72      	ldr	r3, [pc, #456]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a71      	ldr	r2, [pc, #452]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	4b6f      	ldr	r3, [pc, #444]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a6e      	ldr	r2, [pc, #440]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	e00b      	b.n	8002474 <HAL_RCC_OscConfig+0xd4>
 800245c:	4b6b      	ldr	r3, [pc, #428]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a6a      	ldr	r2, [pc, #424]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002466:	6013      	str	r3, [r2, #0]
 8002468:	4b68      	ldr	r3, [pc, #416]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a67      	ldr	r2, [pc, #412]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 800246e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002472:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d013      	beq.n	80024a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247c:	f7ff f948 	bl	8001710 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002484:	f7ff f944 	bl	8001710 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b64      	cmp	r3, #100	; 0x64
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e200      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002496:	4b5d      	ldr	r3, [pc, #372]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d0f0      	beq.n	8002484 <HAL_RCC_OscConfig+0xe4>
 80024a2:	e014      	b.n	80024ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a4:	f7ff f934 	bl	8001710 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024ac:	f7ff f930 	bl	8001710 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b64      	cmp	r3, #100	; 0x64
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e1ec      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024be:	4b53      	ldr	r3, [pc, #332]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f0      	bne.n	80024ac <HAL_RCC_OscConfig+0x10c>
 80024ca:	e000      	b.n	80024ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d063      	beq.n	80025a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024da:	4b4c      	ldr	r3, [pc, #304]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f003 030c 	and.w	r3, r3, #12
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d00b      	beq.n	80024fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024e6:	4b49      	ldr	r3, [pc, #292]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 030c 	and.w	r3, r3, #12
 80024ee:	2b08      	cmp	r3, #8
 80024f0:	d11c      	bne.n	800252c <HAL_RCC_OscConfig+0x18c>
 80024f2:	4b46      	ldr	r3, [pc, #280]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d116      	bne.n	800252c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024fe:	4b43      	ldr	r3, [pc, #268]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d005      	beq.n	8002516 <HAL_RCC_OscConfig+0x176>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d001      	beq.n	8002516 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e1c0      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002516:	4b3d      	ldr	r3, [pc, #244]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	4939      	ldr	r1, [pc, #228]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002526:	4313      	orrs	r3, r2
 8002528:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800252a:	e03a      	b.n	80025a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d020      	beq.n	8002576 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002534:	4b36      	ldr	r3, [pc, #216]	; (8002610 <HAL_RCC_OscConfig+0x270>)
 8002536:	2201      	movs	r2, #1
 8002538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253a:	f7ff f8e9 	bl	8001710 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002542:	f7ff f8e5 	bl	8001710 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e1a1      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002554:	4b2d      	ldr	r3, [pc, #180]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d0f0      	beq.n	8002542 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002560:	4b2a      	ldr	r3, [pc, #168]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	4927      	ldr	r1, [pc, #156]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002570:	4313      	orrs	r3, r2
 8002572:	600b      	str	r3, [r1, #0]
 8002574:	e015      	b.n	80025a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002576:	4b26      	ldr	r3, [pc, #152]	; (8002610 <HAL_RCC_OscConfig+0x270>)
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7ff f8c8 	bl	8001710 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002584:	f7ff f8c4 	bl	8001710 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e180      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002596:	4b1d      	ldr	r3, [pc, #116]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0308 	and.w	r3, r3, #8
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d03a      	beq.n	8002624 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d019      	beq.n	80025ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025b6:	4b17      	ldr	r3, [pc, #92]	; (8002614 <HAL_RCC_OscConfig+0x274>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025bc:	f7ff f8a8 	bl	8001710 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c4:	f7ff f8a4 	bl	8001710 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e160      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025d6:	4b0d      	ldr	r3, [pc, #52]	; (800260c <HAL_RCC_OscConfig+0x26c>)
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d0f0      	beq.n	80025c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025e2:	2001      	movs	r0, #1
 80025e4:	f000 face 	bl	8002b84 <RCC_Delay>
 80025e8:	e01c      	b.n	8002624 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025ea:	4b0a      	ldr	r3, [pc, #40]	; (8002614 <HAL_RCC_OscConfig+0x274>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f0:	f7ff f88e 	bl	8001710 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025f6:	e00f      	b.n	8002618 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f8:	f7ff f88a 	bl	8001710 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d908      	bls.n	8002618 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e146      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
 800260a:	bf00      	nop
 800260c:	40021000 	.word	0x40021000
 8002610:	42420000 	.word	0x42420000
 8002614:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002618:	4b92      	ldr	r3, [pc, #584]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 800261a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1e9      	bne.n	80025f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b00      	cmp	r3, #0
 800262e:	f000 80a6 	beq.w	800277e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002636:	4b8b      	ldr	r3, [pc, #556]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10d      	bne.n	800265e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002642:	4b88      	ldr	r3, [pc, #544]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	4a87      	ldr	r2, [pc, #540]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800264c:	61d3      	str	r3, [r2, #28]
 800264e:	4b85      	ldr	r3, [pc, #532]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800265a:	2301      	movs	r3, #1
 800265c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800265e:	4b82      	ldr	r3, [pc, #520]	; (8002868 <HAL_RCC_OscConfig+0x4c8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002666:	2b00      	cmp	r3, #0
 8002668:	d118      	bne.n	800269c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800266a:	4b7f      	ldr	r3, [pc, #508]	; (8002868 <HAL_RCC_OscConfig+0x4c8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a7e      	ldr	r2, [pc, #504]	; (8002868 <HAL_RCC_OscConfig+0x4c8>)
 8002670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002676:	f7ff f84b 	bl	8001710 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800267e:	f7ff f847 	bl	8001710 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b64      	cmp	r3, #100	; 0x64
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e103      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002690:	4b75      	ldr	r3, [pc, #468]	; (8002868 <HAL_RCC_OscConfig+0x4c8>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0f0      	beq.n	800267e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d106      	bne.n	80026b2 <HAL_RCC_OscConfig+0x312>
 80026a4:	4b6f      	ldr	r3, [pc, #444]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	4a6e      	ldr	r2, [pc, #440]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	6213      	str	r3, [r2, #32]
 80026b0:	e02d      	b.n	800270e <HAL_RCC_OscConfig+0x36e>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10c      	bne.n	80026d4 <HAL_RCC_OscConfig+0x334>
 80026ba:	4b6a      	ldr	r3, [pc, #424]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	4a69      	ldr	r2, [pc, #420]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	f023 0301 	bic.w	r3, r3, #1
 80026c4:	6213      	str	r3, [r2, #32]
 80026c6:	4b67      	ldr	r3, [pc, #412]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	4a66      	ldr	r2, [pc, #408]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026cc:	f023 0304 	bic.w	r3, r3, #4
 80026d0:	6213      	str	r3, [r2, #32]
 80026d2:	e01c      	b.n	800270e <HAL_RCC_OscConfig+0x36e>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	2b05      	cmp	r3, #5
 80026da:	d10c      	bne.n	80026f6 <HAL_RCC_OscConfig+0x356>
 80026dc:	4b61      	ldr	r3, [pc, #388]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	4a60      	ldr	r2, [pc, #384]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026e2:	f043 0304 	orr.w	r3, r3, #4
 80026e6:	6213      	str	r3, [r2, #32]
 80026e8:	4b5e      	ldr	r3, [pc, #376]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	4a5d      	ldr	r2, [pc, #372]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	6213      	str	r3, [r2, #32]
 80026f4:	e00b      	b.n	800270e <HAL_RCC_OscConfig+0x36e>
 80026f6:	4b5b      	ldr	r3, [pc, #364]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	4a5a      	ldr	r2, [pc, #360]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	f023 0301 	bic.w	r3, r3, #1
 8002700:	6213      	str	r3, [r2, #32]
 8002702:	4b58      	ldr	r3, [pc, #352]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	4a57      	ldr	r2, [pc, #348]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002708:	f023 0304 	bic.w	r3, r3, #4
 800270c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d015      	beq.n	8002742 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002716:	f7fe fffb 	bl	8001710 <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271e:	f7fe fff7 	bl	8001710 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	f241 3288 	movw	r2, #5000	; 0x1388
 800272c:	4293      	cmp	r3, r2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e0b1      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002734:	4b4b      	ldr	r3, [pc, #300]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0ee      	beq.n	800271e <HAL_RCC_OscConfig+0x37e>
 8002740:	e014      	b.n	800276c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002742:	f7fe ffe5 	bl	8001710 <HAL_GetTick>
 8002746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002748:	e00a      	b.n	8002760 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274a:	f7fe ffe1 	bl	8001710 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	f241 3288 	movw	r2, #5000	; 0x1388
 8002758:	4293      	cmp	r3, r2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e09b      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002760:	4b40      	ldr	r3, [pc, #256]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1ee      	bne.n	800274a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800276c:	7dfb      	ldrb	r3, [r7, #23]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d105      	bne.n	800277e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002772:	4b3c      	ldr	r3, [pc, #240]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	4a3b      	ldr	r2, [pc, #236]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 8002778:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800277c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 8087 	beq.w	8002896 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002788:	4b36      	ldr	r3, [pc, #216]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 030c 	and.w	r3, r3, #12
 8002790:	2b08      	cmp	r3, #8
 8002792:	d061      	beq.n	8002858 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d146      	bne.n	800282a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800279c:	4b33      	ldr	r3, [pc, #204]	; (800286c <HAL_RCC_OscConfig+0x4cc>)
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a2:	f7fe ffb5 	bl	8001710 <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027aa:	f7fe ffb1 	bl	8001710 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e06d      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027bc:	4b29      	ldr	r3, [pc, #164]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1f0      	bne.n	80027aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027d0:	d108      	bne.n	80027e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	4921      	ldr	r1, [pc, #132]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027e4:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a19      	ldr	r1, [r3, #32]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f4:	430b      	orrs	r3, r1
 80027f6:	491b      	ldr	r1, [pc, #108]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027fc:	4b1b      	ldr	r3, [pc, #108]	; (800286c <HAL_RCC_OscConfig+0x4cc>)
 80027fe:	2201      	movs	r2, #1
 8002800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002802:	f7fe ff85 	bl	8001710 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800280a:	f7fe ff81 	bl	8001710 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e03d      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800281c:	4b11      	ldr	r3, [pc, #68]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0f0      	beq.n	800280a <HAL_RCC_OscConfig+0x46a>
 8002828:	e035      	b.n	8002896 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282a:	4b10      	ldr	r3, [pc, #64]	; (800286c <HAL_RCC_OscConfig+0x4cc>)
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002830:	f7fe ff6e 	bl	8001710 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002838:	f7fe ff6a 	bl	8001710 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e026      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800284a:	4b06      	ldr	r3, [pc, #24]	; (8002864 <HAL_RCC_OscConfig+0x4c4>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x498>
 8002856:	e01e      	b.n	8002896 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d107      	bne.n	8002870 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e019      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
 8002864:	40021000 	.word	0x40021000
 8002868:	40007000 	.word	0x40007000
 800286c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002870:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <HAL_RCC_OscConfig+0x500>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	429a      	cmp	r2, r3
 8002882:	d106      	bne.n	8002892 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800288e:	429a      	cmp	r2, r3
 8002890:	d001      	beq.n	8002896 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40021000 	.word	0x40021000

080028a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e0d0      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028b8:	4b6a      	ldr	r3, [pc, #424]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d910      	bls.n	80028e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c6:	4b67      	ldr	r3, [pc, #412]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f023 0207 	bic.w	r2, r3, #7
 80028ce:	4965      	ldr	r1, [pc, #404]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d6:	4b63      	ldr	r3, [pc, #396]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0307 	and.w	r3, r3, #7
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d001      	beq.n	80028e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e0b8      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d020      	beq.n	8002936 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d005      	beq.n	800290c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002900:	4b59      	ldr	r3, [pc, #356]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4a58      	ldr	r2, [pc, #352]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002906:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800290a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0308 	and.w	r3, r3, #8
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002918:	4b53      	ldr	r3, [pc, #332]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	4a52      	ldr	r2, [pc, #328]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 800291e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002922:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002924:	4b50      	ldr	r3, [pc, #320]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	494d      	ldr	r1, [pc, #308]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002932:	4313      	orrs	r3, r2
 8002934:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d040      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d107      	bne.n	800295a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800294a:	4b47      	ldr	r3, [pc, #284]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d115      	bne.n	8002982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e07f      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b02      	cmp	r3, #2
 8002960:	d107      	bne.n	8002972 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002962:	4b41      	ldr	r3, [pc, #260]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d109      	bne.n	8002982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e073      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002972:	4b3d      	ldr	r3, [pc, #244]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e06b      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002982:	4b39      	ldr	r3, [pc, #228]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f023 0203 	bic.w	r2, r3, #3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	4936      	ldr	r1, [pc, #216]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002990:	4313      	orrs	r3, r2
 8002992:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002994:	f7fe febc 	bl	8001710 <HAL_GetTick>
 8002998:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299a:	e00a      	b.n	80029b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800299c:	f7fe feb8 	bl	8001710 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e053      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b2:	4b2d      	ldr	r3, [pc, #180]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f003 020c 	and.w	r2, r3, #12
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d1eb      	bne.n	800299c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029c4:	4b27      	ldr	r3, [pc, #156]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d210      	bcs.n	80029f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d2:	4b24      	ldr	r3, [pc, #144]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 0207 	bic.w	r2, r3, #7
 80029da:	4922      	ldr	r1, [pc, #136]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	4313      	orrs	r3, r2
 80029e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e2:	4b20      	ldr	r3, [pc, #128]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d001      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e032      	b.n	8002a5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d008      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a00:	4b19      	ldr	r3, [pc, #100]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	4916      	ldr	r1, [pc, #88]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d009      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a1e:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	490e      	ldr	r1, [pc, #56]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a32:	f000 f821 	bl	8002a78 <HAL_RCC_GetSysClockFreq>
 8002a36:	4602      	mov	r2, r0
 8002a38:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	490a      	ldr	r1, [pc, #40]	; (8002a6c <HAL_RCC_ClockConfig+0x1c8>)
 8002a44:	5ccb      	ldrb	r3, [r1, r3]
 8002a46:	fa22 f303 	lsr.w	r3, r2, r3
 8002a4a:	4a09      	ldr	r2, [pc, #36]	; (8002a70 <HAL_RCC_ClockConfig+0x1cc>)
 8002a4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a4e:	4b09      	ldr	r3, [pc, #36]	; (8002a74 <HAL_RCC_ClockConfig+0x1d0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7fe fe1a 	bl	800168c <HAL_InitTick>

  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40022000 	.word	0x40022000
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	08007ea0 	.word	0x08007ea0
 8002a70:	20000000 	.word	0x20000000
 8002a74:	20000004 	.word	0x20000004

08002a78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	2300      	movs	r3, #0
 8002a84:	60bb      	str	r3, [r7, #8]
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a92:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <HAL_RCC_GetSysClockFreq+0x94>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d002      	beq.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x30>
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d003      	beq.n	8002aae <HAL_RCC_GetSysClockFreq+0x36>
 8002aa6:	e027      	b.n	8002af8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aa8:	4b19      	ldr	r3, [pc, #100]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002aaa:	613b      	str	r3, [r7, #16]
      break;
 8002aac:	e027      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	0c9b      	lsrs	r3, r3, #18
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	4a17      	ldr	r2, [pc, #92]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ab8:	5cd3      	ldrb	r3, [r2, r3]
 8002aba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d010      	beq.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ac6:	4b11      	ldr	r3, [pc, #68]	; (8002b0c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	0c5b      	lsrs	r3, r3, #17
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	4a11      	ldr	r2, [pc, #68]	; (8002b18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ad2:	5cd3      	ldrb	r3, [r2, r3]
 8002ad4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a0d      	ldr	r2, [pc, #52]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ada:	fb03 f202 	mul.w	r2, r3, r2
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	e004      	b.n	8002af2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a0c      	ldr	r2, [pc, #48]	; (8002b1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002aec:	fb02 f303 	mul.w	r3, r2, r3
 8002af0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	613b      	str	r3, [r7, #16]
      break;
 8002af6:	e002      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002af8:	4b05      	ldr	r3, [pc, #20]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002afa:	613b      	str	r3, [r7, #16]
      break;
 8002afc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002afe:	693b      	ldr	r3, [r7, #16]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	371c      	adds	r7, #28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	007a1200 	.word	0x007a1200
 8002b14:	08007eb8 	.word	0x08007eb8
 8002b18:	08007ec8 	.word	0x08007ec8
 8002b1c:	003d0900 	.word	0x003d0900

08002b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b24:	4b02      	ldr	r3, [pc, #8]	; (8002b30 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b26:	681b      	ldr	r3, [r3, #0]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr
 8002b30:	20000000 	.word	0x20000000

08002b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b38:	f7ff fff2 	bl	8002b20 <HAL_RCC_GetHCLKFreq>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	4903      	ldr	r1, [pc, #12]	; (8002b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b4a:	5ccb      	ldrb	r3, [r1, r3]
 8002b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40021000 	.word	0x40021000
 8002b58:	08007eb0 	.word	0x08007eb0

08002b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b60:	f7ff ffde 	bl	8002b20 <HAL_RCC_GetHCLKFreq>
 8002b64:	4602      	mov	r2, r0
 8002b66:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	0adb      	lsrs	r3, r3, #11
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	4903      	ldr	r1, [pc, #12]	; (8002b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b72:	5ccb      	ldrb	r3, [r1, r3]
 8002b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	08007eb0 	.word	0x08007eb0

08002b84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b8c:	4b0a      	ldr	r3, [pc, #40]	; (8002bb8 <RCC_Delay+0x34>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a0a      	ldr	r2, [pc, #40]	; (8002bbc <RCC_Delay+0x38>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	0a5b      	lsrs	r3, r3, #9
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	fb02 f303 	mul.w	r3, r2, r3
 8002b9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ba0:	bf00      	nop
  }
  while (Delay --);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1e5a      	subs	r2, r3, #1
 8002ba6:	60fa      	str	r2, [r7, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1f9      	bne.n	8002ba0 <RCC_Delay+0x1c>
}
 8002bac:	bf00      	nop
 8002bae:	bf00      	nop
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	10624dd3 	.word	0x10624dd3

08002bc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d07d      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002be0:	4b4f      	ldr	r3, [pc, #316]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10d      	bne.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bec:	4b4c      	ldr	r3, [pc, #304]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	4a4b      	ldr	r2, [pc, #300]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf6:	61d3      	str	r3, [r2, #28]
 8002bf8:	4b49      	ldr	r3, [pc, #292]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c00:	60bb      	str	r3, [r7, #8]
 8002c02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c04:	2301      	movs	r3, #1
 8002c06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c08:	4b46      	ldr	r3, [pc, #280]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d118      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c14:	4b43      	ldr	r3, [pc, #268]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a42      	ldr	r2, [pc, #264]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c20:	f7fe fd76 	bl	8001710 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c26:	e008      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c28:	f7fe fd72 	bl	8001710 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b64      	cmp	r3, #100	; 0x64
 8002c34:	d901      	bls.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e06d      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c3a:	4b3a      	ldr	r3, [pc, #232]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c46:	4b36      	ldr	r3, [pc, #216]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d02e      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d027      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c64:	4b2e      	ldr	r3, [pc, #184]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c6e:	4b2e      	ldr	r3, [pc, #184]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c74:	4b2c      	ldr	r3, [pc, #176]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c7a:	4a29      	ldr	r2, [pc, #164]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d014      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8a:	f7fe fd41 	bl	8001710 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c90:	e00a      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c92:	f7fe fd3d 	bl	8001710 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e036      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca8:	4b1d      	ldr	r3, [pc, #116]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d0ee      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cb4:	4b1a      	ldr	r3, [pc, #104]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	4917      	ldr	r1, [pc, #92]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cc6:	7dfb      	ldrb	r3, [r7, #23]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d105      	bne.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ccc:	4b14      	ldr	r3, [pc, #80]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	4a13      	ldr	r2, [pc, #76]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d008      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ce4:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	490b      	ldr	r1, [pc, #44]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d008      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d02:	4b07      	ldr	r3, [pc, #28]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	4904      	ldr	r1, [pc, #16]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40007000 	.word	0x40007000
 8002d28:	42420440 	.word	0x42420440

08002d2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e076      	b.n	8002e2c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d108      	bne.n	8002d58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d4e:	d009      	beq.n	8002d64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	61da      	str	r2, [r3, #28]
 8002d56:	e005      	b.n	8002d64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fa3c 	bl	80011fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de8:	ea42 0103 	orr.w	r1, r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	0c1a      	lsrs	r2, r3, #16
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f002 0204 	and.w	r2, r2, #4
 8002e0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	69da      	ldr	r2, [r3, #28]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e041      	b.n	8002eca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7fe fa62 	bl	8001324 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3304      	adds	r3, #4
 8002e70:	4619      	mov	r1, r3
 8002e72:	4610      	mov	r0, r2
 8002e74:	f000 fa20 	bl	80032b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b082      	sub	sp, #8
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d122      	bne.n	8002f2e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d11b      	bne.n	8002f2e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f06f 0202 	mvn.w	r2, #2
 8002efe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d003      	beq.n	8002f1c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f9b4 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
 8002f1a:	e005      	b.n	8002f28 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f9a7 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f9b6 	bl	8003294 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d122      	bne.n	8002f82 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d11b      	bne.n	8002f82 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f06f 0204 	mvn.w	r2, #4
 8002f52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2202      	movs	r2, #2
 8002f58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f98a 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
 8002f6e:	e005      	b.n	8002f7c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f97d 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f98c 	bl	8003294 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	f003 0308 	and.w	r3, r3, #8
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d122      	bne.n	8002fd6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d11b      	bne.n	8002fd6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f06f 0208 	mvn.w	r2, #8
 8002fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2204      	movs	r2, #4
 8002fac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	f003 0303 	and.w	r3, r3, #3
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f000 f960 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
 8002fc2:	e005      	b.n	8002fd0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f953 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f962 	bl	8003294 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	f003 0310 	and.w	r3, r3, #16
 8002fe0:	2b10      	cmp	r3, #16
 8002fe2:	d122      	bne.n	800302a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f003 0310 	and.w	r3, r3, #16
 8002fee:	2b10      	cmp	r3, #16
 8002ff0:	d11b      	bne.n	800302a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f06f 0210 	mvn.w	r2, #16
 8002ffa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2208      	movs	r2, #8
 8003000:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f936 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
 8003016:	e005      	b.n	8003024 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f929 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f938 	bl	8003294 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b01      	cmp	r3, #1
 8003036:	d10e      	bne.n	8003056 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b01      	cmp	r3, #1
 8003044:	d107      	bne.n	8003056 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f06f 0201 	mvn.w	r2, #1
 800304e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7fe facf 	bl	80015f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003060:	2b80      	cmp	r3, #128	; 0x80
 8003062:	d10e      	bne.n	8003082 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306e:	2b80      	cmp	r3, #128	; 0x80
 8003070:	d107      	bne.n	8003082 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800307a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 fa7a 	bl	8003576 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308c:	2b40      	cmp	r3, #64	; 0x40
 800308e:	d10e      	bne.n	80030ae <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	d107      	bne.n	80030ae <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 f8fc 	bl	80032a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	f003 0320 	and.w	r3, r3, #32
 80030b8:	2b20      	cmp	r3, #32
 80030ba:	d10e      	bne.n	80030da <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	f003 0320 	and.w	r3, r3, #32
 80030c6:	2b20      	cmp	r3, #32
 80030c8:	d107      	bne.n	80030da <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f06f 0220 	mvn.w	r2, #32
 80030d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 fa45 	bl	8003564 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b084      	sub	sp, #16
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
 80030ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ec:	2300      	movs	r3, #0
 80030ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d101      	bne.n	80030fe <HAL_TIM_ConfigClockSource+0x1c>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e0b4      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x186>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800311c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003124:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003136:	d03e      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0xd4>
 8003138:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800313c:	f200 8087 	bhi.w	800324e <HAL_TIM_ConfigClockSource+0x16c>
 8003140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003144:	f000 8086 	beq.w	8003254 <HAL_TIM_ConfigClockSource+0x172>
 8003148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800314c:	d87f      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 800314e:	2b70      	cmp	r3, #112	; 0x70
 8003150:	d01a      	beq.n	8003188 <HAL_TIM_ConfigClockSource+0xa6>
 8003152:	2b70      	cmp	r3, #112	; 0x70
 8003154:	d87b      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 8003156:	2b60      	cmp	r3, #96	; 0x60
 8003158:	d050      	beq.n	80031fc <HAL_TIM_ConfigClockSource+0x11a>
 800315a:	2b60      	cmp	r3, #96	; 0x60
 800315c:	d877      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 800315e:	2b50      	cmp	r3, #80	; 0x50
 8003160:	d03c      	beq.n	80031dc <HAL_TIM_ConfigClockSource+0xfa>
 8003162:	2b50      	cmp	r3, #80	; 0x50
 8003164:	d873      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 8003166:	2b40      	cmp	r3, #64	; 0x40
 8003168:	d058      	beq.n	800321c <HAL_TIM_ConfigClockSource+0x13a>
 800316a:	2b40      	cmp	r3, #64	; 0x40
 800316c:	d86f      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 800316e:	2b30      	cmp	r3, #48	; 0x30
 8003170:	d064      	beq.n	800323c <HAL_TIM_ConfigClockSource+0x15a>
 8003172:	2b30      	cmp	r3, #48	; 0x30
 8003174:	d86b      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 8003176:	2b20      	cmp	r3, #32
 8003178:	d060      	beq.n	800323c <HAL_TIM_ConfigClockSource+0x15a>
 800317a:	2b20      	cmp	r3, #32
 800317c:	d867      	bhi.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
 800317e:	2b00      	cmp	r3, #0
 8003180:	d05c      	beq.n	800323c <HAL_TIM_ConfigClockSource+0x15a>
 8003182:	2b10      	cmp	r3, #16
 8003184:	d05a      	beq.n	800323c <HAL_TIM_ConfigClockSource+0x15a>
 8003186:	e062      	b.n	800324e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003198:	f000 f967 	bl	800346a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	609a      	str	r2, [r3, #8]
      break;
 80031b4:	e04f      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031c6:	f000 f950 	bl	800346a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031d8:	609a      	str	r2, [r3, #8]
      break;
 80031da:	e03c      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031e8:	461a      	mov	r2, r3
 80031ea:	f000 f8c7 	bl	800337c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2150      	movs	r1, #80	; 0x50
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 f91e 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 80031fa:	e02c      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003208:	461a      	mov	r2, r3
 800320a:	f000 f8e5 	bl	80033d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2160      	movs	r1, #96	; 0x60
 8003214:	4618      	mov	r0, r3
 8003216:	f000 f90e 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 800321a:	e01c      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003228:	461a      	mov	r2, r3
 800322a:	f000 f8a7 	bl	800337c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2140      	movs	r1, #64	; 0x40
 8003234:	4618      	mov	r0, r3
 8003236:	f000 f8fe 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 800323a:	e00c      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4619      	mov	r1, r3
 8003246:	4610      	mov	r0, r2
 8003248:	f000 f8f5 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 800324c:	e003      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	73fb      	strb	r3, [r7, #15]
      break;
 8003252:	e000      	b.n	8003256 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003254:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003266:	7bfb      	ldrb	r3, [r7, #15]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr

08003282 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	bc80      	pop	{r7}
 8003292:	4770      	bx	lr

08003294 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bc80      	pop	{r7}
 80032a4:	4770      	bx	lr

080032a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr

080032b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4a29      	ldr	r2, [pc, #164]	; (8003370 <TIM_Base_SetConfig+0xb8>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d00b      	beq.n	80032e8 <TIM_Base_SetConfig+0x30>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d6:	d007      	beq.n	80032e8 <TIM_Base_SetConfig+0x30>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a26      	ldr	r2, [pc, #152]	; (8003374 <TIM_Base_SetConfig+0xbc>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d003      	beq.n	80032e8 <TIM_Base_SetConfig+0x30>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4a25      	ldr	r2, [pc, #148]	; (8003378 <TIM_Base_SetConfig+0xc0>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d108      	bne.n	80032fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a1c      	ldr	r2, [pc, #112]	; (8003370 <TIM_Base_SetConfig+0xb8>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00b      	beq.n	800331a <TIM_Base_SetConfig+0x62>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003308:	d007      	beq.n	800331a <TIM_Base_SetConfig+0x62>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a19      	ldr	r2, [pc, #100]	; (8003374 <TIM_Base_SetConfig+0xbc>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d003      	beq.n	800331a <TIM_Base_SetConfig+0x62>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a18      	ldr	r2, [pc, #96]	; (8003378 <TIM_Base_SetConfig+0xc0>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d108      	bne.n	800332c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	4313      	orrs	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a07      	ldr	r2, [pc, #28]	; (8003370 <TIM_Base_SetConfig+0xb8>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d103      	bne.n	8003360 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	615a      	str	r2, [r3, #20]
}
 8003366:	bf00      	nop
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr
 8003370:	40012c00 	.word	0x40012c00
 8003374:	40000400 	.word	0x40000400
 8003378:	40000800 	.word	0x40000800

0800337c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	f023 0201 	bic.w	r2, r3, #1
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f023 030a 	bic.w	r3, r3, #10
 80033b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4313      	orrs	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	621a      	str	r2, [r3, #32]
}
 80033ce:	bf00      	nop
 80033d0:	371c      	adds	r7, #28
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bc80      	pop	{r7}
 80033d6:	4770      	bx	lr

080033d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	f023 0210 	bic.w	r2, r3, #16
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003402:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	031b      	lsls	r3, r3, #12
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003414:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	621a      	str	r2, [r3, #32]
}
 800342c:	bf00      	nop
 800342e:	371c      	adds	r7, #28
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr

08003436 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003436:	b480      	push	{r7}
 8003438:	b085      	sub	sp, #20
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800344c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	f043 0307 	orr.w	r3, r3, #7
 8003458:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	609a      	str	r2, [r3, #8]
}
 8003460:	bf00      	nop
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	bc80      	pop	{r7}
 8003468:	4770      	bx	lr

0800346a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800346a:	b480      	push	{r7}
 800346c:	b087      	sub	sp, #28
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
 8003476:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003484:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	021a      	lsls	r2, r3, #8
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	431a      	orrs	r2, r3
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	4313      	orrs	r3, r2
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	4313      	orrs	r3, r2
 8003496:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	609a      	str	r2, [r3, #8]
}
 800349e:	bf00      	nop
 80034a0:	371c      	adds	r7, #28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr

080034a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034bc:	2302      	movs	r3, #2
 80034be:	e046      	b.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a16      	ldr	r2, [pc, #88]	; (8003558 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00e      	beq.n	8003522 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d009      	beq.n	8003522 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a12      	ldr	r2, [pc, #72]	; (800355c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d004      	beq.n	8003522 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a10      	ldr	r2, [pc, #64]	; (8003560 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d10c      	bne.n	800353c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003528:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	4313      	orrs	r3, r2
 8003532:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	bc80      	pop	{r7}
 8003556:	4770      	bx	lr
 8003558:	40012c00 	.word	0x40012c00
 800355c:	40000400 	.word	0x40000400
 8003560:	40000800 	.word	0x40000800

08003564 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr

08003576 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800357e:	bf00      	nop
 8003580:	370c      	adds	r7, #12
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr

08003588 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e042      	b.n	8003620 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d106      	bne.n	80035b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7fd fedc 	bl	800136c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2224      	movs	r2, #36	; 0x24
 80035b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68da      	ldr	r2, [r3, #12]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f82b 	bl	8003628 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695a      	ldr	r2, [r3, #20]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68da      	ldr	r2, [r3, #12]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003600:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2220      	movs	r2, #32
 8003614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3708      	adds	r7, #8
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68da      	ldr	r2, [r3, #12]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	431a      	orrs	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	695b      	ldr	r3, [r3, #20]
 8003654:	4313      	orrs	r3, r2
 8003656:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003662:	f023 030c 	bic.w	r3, r3, #12
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6812      	ldr	r2, [r2, #0]
 800366a:	68b9      	ldr	r1, [r7, #8]
 800366c:	430b      	orrs	r3, r1
 800366e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a2c      	ldr	r2, [pc, #176]	; (800373c <UART_SetConfig+0x114>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d103      	bne.n	8003698 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003690:	f7ff fa64 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003694:	60f8      	str	r0, [r7, #12]
 8003696:	e002      	b.n	800369e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003698:	f7ff fa4c 	bl	8002b34 <HAL_RCC_GetPCLK1Freq>
 800369c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	4613      	mov	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	4413      	add	r3, r2
 80036a6:	009a      	lsls	r2, r3, #2
 80036a8:	441a      	add	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b4:	4a22      	ldr	r2, [pc, #136]	; (8003740 <UART_SetConfig+0x118>)
 80036b6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	0119      	lsls	r1, r3, #4
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	009a      	lsls	r2, r3, #2
 80036c8:	441a      	add	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80036d4:	4b1a      	ldr	r3, [pc, #104]	; (8003740 <UART_SetConfig+0x118>)
 80036d6:	fba3 0302 	umull	r0, r3, r3, r2
 80036da:	095b      	lsrs	r3, r3, #5
 80036dc:	2064      	movs	r0, #100	; 0x64
 80036de:	fb00 f303 	mul.w	r3, r0, r3
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	3332      	adds	r3, #50	; 0x32
 80036e8:	4a15      	ldr	r2, [pc, #84]	; (8003740 <UART_SetConfig+0x118>)
 80036ea:	fba2 2303 	umull	r2, r3, r2, r3
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036f4:	4419      	add	r1, r3
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	009a      	lsls	r2, r3, #2
 8003700:	441a      	add	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	fbb2 f2f3 	udiv	r2, r2, r3
 800370c:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <UART_SetConfig+0x118>)
 800370e:	fba3 0302 	umull	r0, r3, r3, r2
 8003712:	095b      	lsrs	r3, r3, #5
 8003714:	2064      	movs	r0, #100	; 0x64
 8003716:	fb00 f303 	mul.w	r3, r0, r3
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	3332      	adds	r3, #50	; 0x32
 8003720:	4a07      	ldr	r2, [pc, #28]	; (8003740 <UART_SetConfig+0x118>)
 8003722:	fba2 2303 	umull	r2, r3, r2, r3
 8003726:	095b      	lsrs	r3, r3, #5
 8003728:	f003 020f 	and.w	r2, r3, #15
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	440a      	add	r2, r1
 8003732:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003734:	bf00      	nop
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40013800 	.word	0x40013800
 8003740:	51eb851f 	.word	0x51eb851f

08003744 <__cvt>:
 8003744:	2b00      	cmp	r3, #0
 8003746:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800374a:	461f      	mov	r7, r3
 800374c:	bfbb      	ittet	lt
 800374e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003752:	461f      	movlt	r7, r3
 8003754:	2300      	movge	r3, #0
 8003756:	232d      	movlt	r3, #45	; 0x2d
 8003758:	b088      	sub	sp, #32
 800375a:	4614      	mov	r4, r2
 800375c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800375e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003760:	7013      	strb	r3, [r2, #0]
 8003762:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003764:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003768:	f023 0820 	bic.w	r8, r3, #32
 800376c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003770:	d005      	beq.n	800377e <__cvt+0x3a>
 8003772:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003776:	d100      	bne.n	800377a <__cvt+0x36>
 8003778:	3501      	adds	r5, #1
 800377a:	2302      	movs	r3, #2
 800377c:	e000      	b.n	8003780 <__cvt+0x3c>
 800377e:	2303      	movs	r3, #3
 8003780:	aa07      	add	r2, sp, #28
 8003782:	9204      	str	r2, [sp, #16]
 8003784:	aa06      	add	r2, sp, #24
 8003786:	e9cd a202 	strd	sl, r2, [sp, #8]
 800378a:	e9cd 3500 	strd	r3, r5, [sp]
 800378e:	4622      	mov	r2, r4
 8003790:	463b      	mov	r3, r7
 8003792:	f001 f871 	bl	8004878 <_dtoa_r>
 8003796:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800379a:	4606      	mov	r6, r0
 800379c:	d102      	bne.n	80037a4 <__cvt+0x60>
 800379e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037a0:	07db      	lsls	r3, r3, #31
 80037a2:	d522      	bpl.n	80037ea <__cvt+0xa6>
 80037a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80037a8:	eb06 0905 	add.w	r9, r6, r5
 80037ac:	d110      	bne.n	80037d0 <__cvt+0x8c>
 80037ae:	7833      	ldrb	r3, [r6, #0]
 80037b0:	2b30      	cmp	r3, #48	; 0x30
 80037b2:	d10a      	bne.n	80037ca <__cvt+0x86>
 80037b4:	2200      	movs	r2, #0
 80037b6:	2300      	movs	r3, #0
 80037b8:	4620      	mov	r0, r4
 80037ba:	4639      	mov	r1, r7
 80037bc:	f7fd f8f4 	bl	80009a8 <__aeabi_dcmpeq>
 80037c0:	b918      	cbnz	r0, 80037ca <__cvt+0x86>
 80037c2:	f1c5 0501 	rsb	r5, r5, #1
 80037c6:	f8ca 5000 	str.w	r5, [sl]
 80037ca:	f8da 3000 	ldr.w	r3, [sl]
 80037ce:	4499      	add	r9, r3
 80037d0:	2200      	movs	r2, #0
 80037d2:	2300      	movs	r3, #0
 80037d4:	4620      	mov	r0, r4
 80037d6:	4639      	mov	r1, r7
 80037d8:	f7fd f8e6 	bl	80009a8 <__aeabi_dcmpeq>
 80037dc:	b108      	cbz	r0, 80037e2 <__cvt+0x9e>
 80037de:	f8cd 901c 	str.w	r9, [sp, #28]
 80037e2:	2230      	movs	r2, #48	; 0x30
 80037e4:	9b07      	ldr	r3, [sp, #28]
 80037e6:	454b      	cmp	r3, r9
 80037e8:	d307      	bcc.n	80037fa <__cvt+0xb6>
 80037ea:	4630      	mov	r0, r6
 80037ec:	9b07      	ldr	r3, [sp, #28]
 80037ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80037f0:	1b9b      	subs	r3, r3, r6
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	b008      	add	sp, #32
 80037f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037fa:	1c59      	adds	r1, r3, #1
 80037fc:	9107      	str	r1, [sp, #28]
 80037fe:	701a      	strb	r2, [r3, #0]
 8003800:	e7f0      	b.n	80037e4 <__cvt+0xa0>

08003802 <__exponent>:
 8003802:	4603      	mov	r3, r0
 8003804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003806:	2900      	cmp	r1, #0
 8003808:	f803 2b02 	strb.w	r2, [r3], #2
 800380c:	bfb6      	itet	lt
 800380e:	222d      	movlt	r2, #45	; 0x2d
 8003810:	222b      	movge	r2, #43	; 0x2b
 8003812:	4249      	neglt	r1, r1
 8003814:	2909      	cmp	r1, #9
 8003816:	7042      	strb	r2, [r0, #1]
 8003818:	dd2a      	ble.n	8003870 <__exponent+0x6e>
 800381a:	f10d 0207 	add.w	r2, sp, #7
 800381e:	4617      	mov	r7, r2
 8003820:	260a      	movs	r6, #10
 8003822:	fb91 f5f6 	sdiv	r5, r1, r6
 8003826:	4694      	mov	ip, r2
 8003828:	fb06 1415 	mls	r4, r6, r5, r1
 800382c:	3430      	adds	r4, #48	; 0x30
 800382e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003832:	460c      	mov	r4, r1
 8003834:	2c63      	cmp	r4, #99	; 0x63
 8003836:	4629      	mov	r1, r5
 8003838:	f102 32ff 	add.w	r2, r2, #4294967295
 800383c:	dcf1      	bgt.n	8003822 <__exponent+0x20>
 800383e:	3130      	adds	r1, #48	; 0x30
 8003840:	f1ac 0402 	sub.w	r4, ip, #2
 8003844:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003848:	4622      	mov	r2, r4
 800384a:	1c41      	adds	r1, r0, #1
 800384c:	42ba      	cmp	r2, r7
 800384e:	d30a      	bcc.n	8003866 <__exponent+0x64>
 8003850:	f10d 0209 	add.w	r2, sp, #9
 8003854:	eba2 020c 	sub.w	r2, r2, ip
 8003858:	42bc      	cmp	r4, r7
 800385a:	bf88      	it	hi
 800385c:	2200      	movhi	r2, #0
 800385e:	4413      	add	r3, r2
 8003860:	1a18      	subs	r0, r3, r0
 8003862:	b003      	add	sp, #12
 8003864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003866:	f812 5b01 	ldrb.w	r5, [r2], #1
 800386a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800386e:	e7ed      	b.n	800384c <__exponent+0x4a>
 8003870:	2330      	movs	r3, #48	; 0x30
 8003872:	3130      	adds	r1, #48	; 0x30
 8003874:	7083      	strb	r3, [r0, #2]
 8003876:	70c1      	strb	r1, [r0, #3]
 8003878:	1d03      	adds	r3, r0, #4
 800387a:	e7f1      	b.n	8003860 <__exponent+0x5e>

0800387c <_printf_float>:
 800387c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003880:	b091      	sub	sp, #68	; 0x44
 8003882:	460c      	mov	r4, r1
 8003884:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003888:	4616      	mov	r6, r2
 800388a:	461f      	mov	r7, r3
 800388c:	4605      	mov	r5, r0
 800388e:	f000 fee1 	bl	8004654 <_localeconv_r>
 8003892:	6803      	ldr	r3, [r0, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	9309      	str	r3, [sp, #36]	; 0x24
 8003898:	f7fc fc5a 	bl	8000150 <strlen>
 800389c:	2300      	movs	r3, #0
 800389e:	930e      	str	r3, [sp, #56]	; 0x38
 80038a0:	f8d8 3000 	ldr.w	r3, [r8]
 80038a4:	900a      	str	r0, [sp, #40]	; 0x28
 80038a6:	3307      	adds	r3, #7
 80038a8:	f023 0307 	bic.w	r3, r3, #7
 80038ac:	f103 0208 	add.w	r2, r3, #8
 80038b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80038b4:	f8d4 b000 	ldr.w	fp, [r4]
 80038b8:	f8c8 2000 	str.w	r2, [r8]
 80038bc:	e9d3 a800 	ldrd	sl, r8, [r3]
 80038c0:	4652      	mov	r2, sl
 80038c2:	4643      	mov	r3, r8
 80038c4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80038c8:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80038cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80038ce:	f04f 32ff 	mov.w	r2, #4294967295
 80038d2:	4650      	mov	r0, sl
 80038d4:	4b9c      	ldr	r3, [pc, #624]	; (8003b48 <_printf_float+0x2cc>)
 80038d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80038d8:	f7fd f898 	bl	8000a0c <__aeabi_dcmpun>
 80038dc:	bb70      	cbnz	r0, 800393c <_printf_float+0xc0>
 80038de:	f04f 32ff 	mov.w	r2, #4294967295
 80038e2:	4650      	mov	r0, sl
 80038e4:	4b98      	ldr	r3, [pc, #608]	; (8003b48 <_printf_float+0x2cc>)
 80038e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80038e8:	f7fd f872 	bl	80009d0 <__aeabi_dcmple>
 80038ec:	bb30      	cbnz	r0, 800393c <_printf_float+0xc0>
 80038ee:	2200      	movs	r2, #0
 80038f0:	2300      	movs	r3, #0
 80038f2:	4650      	mov	r0, sl
 80038f4:	4641      	mov	r1, r8
 80038f6:	f7fd f861 	bl	80009bc <__aeabi_dcmplt>
 80038fa:	b110      	cbz	r0, 8003902 <_printf_float+0x86>
 80038fc:	232d      	movs	r3, #45	; 0x2d
 80038fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003902:	4a92      	ldr	r2, [pc, #584]	; (8003b4c <_printf_float+0x2d0>)
 8003904:	4b92      	ldr	r3, [pc, #584]	; (8003b50 <_printf_float+0x2d4>)
 8003906:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800390a:	bf94      	ite	ls
 800390c:	4690      	movls	r8, r2
 800390e:	4698      	movhi	r8, r3
 8003910:	2303      	movs	r3, #3
 8003912:	f04f 0a00 	mov.w	sl, #0
 8003916:	6123      	str	r3, [r4, #16]
 8003918:	f02b 0304 	bic.w	r3, fp, #4
 800391c:	6023      	str	r3, [r4, #0]
 800391e:	4633      	mov	r3, r6
 8003920:	4621      	mov	r1, r4
 8003922:	4628      	mov	r0, r5
 8003924:	9700      	str	r7, [sp, #0]
 8003926:	aa0f      	add	r2, sp, #60	; 0x3c
 8003928:	f000 f9d6 	bl	8003cd8 <_printf_common>
 800392c:	3001      	adds	r0, #1
 800392e:	f040 8090 	bne.w	8003a52 <_printf_float+0x1d6>
 8003932:	f04f 30ff 	mov.w	r0, #4294967295
 8003936:	b011      	add	sp, #68	; 0x44
 8003938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800393c:	4652      	mov	r2, sl
 800393e:	4643      	mov	r3, r8
 8003940:	4650      	mov	r0, sl
 8003942:	4641      	mov	r1, r8
 8003944:	f7fd f862 	bl	8000a0c <__aeabi_dcmpun>
 8003948:	b148      	cbz	r0, 800395e <_printf_float+0xe2>
 800394a:	f1b8 0f00 	cmp.w	r8, #0
 800394e:	bfb8      	it	lt
 8003950:	232d      	movlt	r3, #45	; 0x2d
 8003952:	4a80      	ldr	r2, [pc, #512]	; (8003b54 <_printf_float+0x2d8>)
 8003954:	bfb8      	it	lt
 8003956:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800395a:	4b7f      	ldr	r3, [pc, #508]	; (8003b58 <_printf_float+0x2dc>)
 800395c:	e7d3      	b.n	8003906 <_printf_float+0x8a>
 800395e:	6863      	ldr	r3, [r4, #4]
 8003960:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	d142      	bne.n	80039ee <_printf_float+0x172>
 8003968:	2306      	movs	r3, #6
 800396a:	6063      	str	r3, [r4, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	9206      	str	r2, [sp, #24]
 8003970:	aa0e      	add	r2, sp, #56	; 0x38
 8003972:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003976:	aa0d      	add	r2, sp, #52	; 0x34
 8003978:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800397c:	9203      	str	r2, [sp, #12]
 800397e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003982:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003986:	6023      	str	r3, [r4, #0]
 8003988:	6863      	ldr	r3, [r4, #4]
 800398a:	4652      	mov	r2, sl
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	4628      	mov	r0, r5
 8003990:	4643      	mov	r3, r8
 8003992:	910b      	str	r1, [sp, #44]	; 0x2c
 8003994:	f7ff fed6 	bl	8003744 <__cvt>
 8003998:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800399a:	4680      	mov	r8, r0
 800399c:	2947      	cmp	r1, #71	; 0x47
 800399e:	990d      	ldr	r1, [sp, #52]	; 0x34
 80039a0:	d108      	bne.n	80039b4 <_printf_float+0x138>
 80039a2:	1cc8      	adds	r0, r1, #3
 80039a4:	db02      	blt.n	80039ac <_printf_float+0x130>
 80039a6:	6863      	ldr	r3, [r4, #4]
 80039a8:	4299      	cmp	r1, r3
 80039aa:	dd40      	ble.n	8003a2e <_printf_float+0x1b2>
 80039ac:	f1a9 0902 	sub.w	r9, r9, #2
 80039b0:	fa5f f989 	uxtb.w	r9, r9
 80039b4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80039b8:	d81f      	bhi.n	80039fa <_printf_float+0x17e>
 80039ba:	464a      	mov	r2, r9
 80039bc:	3901      	subs	r1, #1
 80039be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80039c2:	910d      	str	r1, [sp, #52]	; 0x34
 80039c4:	f7ff ff1d 	bl	8003802 <__exponent>
 80039c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80039ca:	4682      	mov	sl, r0
 80039cc:	1813      	adds	r3, r2, r0
 80039ce:	2a01      	cmp	r2, #1
 80039d0:	6123      	str	r3, [r4, #16]
 80039d2:	dc02      	bgt.n	80039da <_printf_float+0x15e>
 80039d4:	6822      	ldr	r2, [r4, #0]
 80039d6:	07d2      	lsls	r2, r2, #31
 80039d8:	d501      	bpl.n	80039de <_printf_float+0x162>
 80039da:	3301      	adds	r3, #1
 80039dc:	6123      	str	r3, [r4, #16]
 80039de:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d09b      	beq.n	800391e <_printf_float+0xa2>
 80039e6:	232d      	movs	r3, #45	; 0x2d
 80039e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039ec:	e797      	b.n	800391e <_printf_float+0xa2>
 80039ee:	2947      	cmp	r1, #71	; 0x47
 80039f0:	d1bc      	bne.n	800396c <_printf_float+0xf0>
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1ba      	bne.n	800396c <_printf_float+0xf0>
 80039f6:	2301      	movs	r3, #1
 80039f8:	e7b7      	b.n	800396a <_printf_float+0xee>
 80039fa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80039fe:	d118      	bne.n	8003a32 <_printf_float+0x1b6>
 8003a00:	2900      	cmp	r1, #0
 8003a02:	6863      	ldr	r3, [r4, #4]
 8003a04:	dd0b      	ble.n	8003a1e <_printf_float+0x1a2>
 8003a06:	6121      	str	r1, [r4, #16]
 8003a08:	b913      	cbnz	r3, 8003a10 <_printf_float+0x194>
 8003a0a:	6822      	ldr	r2, [r4, #0]
 8003a0c:	07d0      	lsls	r0, r2, #31
 8003a0e:	d502      	bpl.n	8003a16 <_printf_float+0x19a>
 8003a10:	3301      	adds	r3, #1
 8003a12:	440b      	add	r3, r1
 8003a14:	6123      	str	r3, [r4, #16]
 8003a16:	f04f 0a00 	mov.w	sl, #0
 8003a1a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003a1c:	e7df      	b.n	80039de <_printf_float+0x162>
 8003a1e:	b913      	cbnz	r3, 8003a26 <_printf_float+0x1aa>
 8003a20:	6822      	ldr	r2, [r4, #0]
 8003a22:	07d2      	lsls	r2, r2, #31
 8003a24:	d501      	bpl.n	8003a2a <_printf_float+0x1ae>
 8003a26:	3302      	adds	r3, #2
 8003a28:	e7f4      	b.n	8003a14 <_printf_float+0x198>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e7f2      	b.n	8003a14 <_printf_float+0x198>
 8003a2e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003a32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a34:	4299      	cmp	r1, r3
 8003a36:	db05      	blt.n	8003a44 <_printf_float+0x1c8>
 8003a38:	6823      	ldr	r3, [r4, #0]
 8003a3a:	6121      	str	r1, [r4, #16]
 8003a3c:	07d8      	lsls	r0, r3, #31
 8003a3e:	d5ea      	bpl.n	8003a16 <_printf_float+0x19a>
 8003a40:	1c4b      	adds	r3, r1, #1
 8003a42:	e7e7      	b.n	8003a14 <_printf_float+0x198>
 8003a44:	2900      	cmp	r1, #0
 8003a46:	bfcc      	ite	gt
 8003a48:	2201      	movgt	r2, #1
 8003a4a:	f1c1 0202 	rsble	r2, r1, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	e7e0      	b.n	8003a14 <_printf_float+0x198>
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	055a      	lsls	r2, r3, #21
 8003a56:	d407      	bmi.n	8003a68 <_printf_float+0x1ec>
 8003a58:	6923      	ldr	r3, [r4, #16]
 8003a5a:	4642      	mov	r2, r8
 8003a5c:	4631      	mov	r1, r6
 8003a5e:	4628      	mov	r0, r5
 8003a60:	47b8      	blx	r7
 8003a62:	3001      	adds	r0, #1
 8003a64:	d12b      	bne.n	8003abe <_printf_float+0x242>
 8003a66:	e764      	b.n	8003932 <_printf_float+0xb6>
 8003a68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003a6c:	f240 80dd 	bls.w	8003c2a <_printf_float+0x3ae>
 8003a70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a74:	2200      	movs	r2, #0
 8003a76:	2300      	movs	r3, #0
 8003a78:	f7fc ff96 	bl	80009a8 <__aeabi_dcmpeq>
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d033      	beq.n	8003ae8 <_printf_float+0x26c>
 8003a80:	2301      	movs	r3, #1
 8003a82:	4631      	mov	r1, r6
 8003a84:	4628      	mov	r0, r5
 8003a86:	4a35      	ldr	r2, [pc, #212]	; (8003b5c <_printf_float+0x2e0>)
 8003a88:	47b8      	blx	r7
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	f43f af51 	beq.w	8003932 <_printf_float+0xb6>
 8003a90:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003a94:	429a      	cmp	r2, r3
 8003a96:	db02      	blt.n	8003a9e <_printf_float+0x222>
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	07d8      	lsls	r0, r3, #31
 8003a9c:	d50f      	bpl.n	8003abe <_printf_float+0x242>
 8003a9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	f43f af42 	beq.w	8003932 <_printf_float+0xb6>
 8003aae:	f04f 0800 	mov.w	r8, #0
 8003ab2:	f104 091a 	add.w	r9, r4, #26
 8003ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	4543      	cmp	r3, r8
 8003abc:	dc09      	bgt.n	8003ad2 <_printf_float+0x256>
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	079b      	lsls	r3, r3, #30
 8003ac2:	f100 8104 	bmi.w	8003cce <_printf_float+0x452>
 8003ac6:	68e0      	ldr	r0, [r4, #12]
 8003ac8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003aca:	4298      	cmp	r0, r3
 8003acc:	bfb8      	it	lt
 8003ace:	4618      	movlt	r0, r3
 8003ad0:	e731      	b.n	8003936 <_printf_float+0xba>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	464a      	mov	r2, r9
 8003ad6:	4631      	mov	r1, r6
 8003ad8:	4628      	mov	r0, r5
 8003ada:	47b8      	blx	r7
 8003adc:	3001      	adds	r0, #1
 8003ade:	f43f af28 	beq.w	8003932 <_printf_float+0xb6>
 8003ae2:	f108 0801 	add.w	r8, r8, #1
 8003ae6:	e7e6      	b.n	8003ab6 <_printf_float+0x23a>
 8003ae8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	dc38      	bgt.n	8003b60 <_printf_float+0x2e4>
 8003aee:	2301      	movs	r3, #1
 8003af0:	4631      	mov	r1, r6
 8003af2:	4628      	mov	r0, r5
 8003af4:	4a19      	ldr	r2, [pc, #100]	; (8003b5c <_printf_float+0x2e0>)
 8003af6:	47b8      	blx	r7
 8003af8:	3001      	adds	r0, #1
 8003afa:	f43f af1a 	beq.w	8003932 <_printf_float+0xb6>
 8003afe:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003b02:	4313      	orrs	r3, r2
 8003b04:	d102      	bne.n	8003b0c <_printf_float+0x290>
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	07d9      	lsls	r1, r3, #31
 8003b0a:	d5d8      	bpl.n	8003abe <_printf_float+0x242>
 8003b0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b10:	4631      	mov	r1, r6
 8003b12:	4628      	mov	r0, r5
 8003b14:	47b8      	blx	r7
 8003b16:	3001      	adds	r0, #1
 8003b18:	f43f af0b 	beq.w	8003932 <_printf_float+0xb6>
 8003b1c:	f04f 0900 	mov.w	r9, #0
 8003b20:	f104 0a1a 	add.w	sl, r4, #26
 8003b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b26:	425b      	negs	r3, r3
 8003b28:	454b      	cmp	r3, r9
 8003b2a:	dc01      	bgt.n	8003b30 <_printf_float+0x2b4>
 8003b2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b2e:	e794      	b.n	8003a5a <_printf_float+0x1de>
 8003b30:	2301      	movs	r3, #1
 8003b32:	4652      	mov	r2, sl
 8003b34:	4631      	mov	r1, r6
 8003b36:	4628      	mov	r0, r5
 8003b38:	47b8      	blx	r7
 8003b3a:	3001      	adds	r0, #1
 8003b3c:	f43f aef9 	beq.w	8003932 <_printf_float+0xb6>
 8003b40:	f109 0901 	add.w	r9, r9, #1
 8003b44:	e7ee      	b.n	8003b24 <_printf_float+0x2a8>
 8003b46:	bf00      	nop
 8003b48:	7fefffff 	.word	0x7fefffff
 8003b4c:	08007eca 	.word	0x08007eca
 8003b50:	08007ece 	.word	0x08007ece
 8003b54:	08007ed2 	.word	0x08007ed2
 8003b58:	08007ed6 	.word	0x08007ed6
 8003b5c:	08007eda 	.word	0x08007eda
 8003b60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b64:	429a      	cmp	r2, r3
 8003b66:	bfa8      	it	ge
 8003b68:	461a      	movge	r2, r3
 8003b6a:	2a00      	cmp	r2, #0
 8003b6c:	4691      	mov	r9, r2
 8003b6e:	dc37      	bgt.n	8003be0 <_printf_float+0x364>
 8003b70:	f04f 0b00 	mov.w	fp, #0
 8003b74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b78:	f104 021a 	add.w	r2, r4, #26
 8003b7c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003b80:	ebaa 0309 	sub.w	r3, sl, r9
 8003b84:	455b      	cmp	r3, fp
 8003b86:	dc33      	bgt.n	8003bf0 <_printf_float+0x374>
 8003b88:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	db3b      	blt.n	8003c08 <_printf_float+0x38c>
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	07da      	lsls	r2, r3, #31
 8003b94:	d438      	bmi.n	8003c08 <_printf_float+0x38c>
 8003b96:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003b9a:	eba2 0903 	sub.w	r9, r2, r3
 8003b9e:	eba2 020a 	sub.w	r2, r2, sl
 8003ba2:	4591      	cmp	r9, r2
 8003ba4:	bfa8      	it	ge
 8003ba6:	4691      	movge	r9, r2
 8003ba8:	f1b9 0f00 	cmp.w	r9, #0
 8003bac:	dc34      	bgt.n	8003c18 <_printf_float+0x39c>
 8003bae:	f04f 0800 	mov.w	r8, #0
 8003bb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003bb6:	f104 0a1a 	add.w	sl, r4, #26
 8003bba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003bbe:	1a9b      	subs	r3, r3, r2
 8003bc0:	eba3 0309 	sub.w	r3, r3, r9
 8003bc4:	4543      	cmp	r3, r8
 8003bc6:	f77f af7a 	ble.w	8003abe <_printf_float+0x242>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	4652      	mov	r2, sl
 8003bce:	4631      	mov	r1, r6
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	47b8      	blx	r7
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	f43f aeac 	beq.w	8003932 <_printf_float+0xb6>
 8003bda:	f108 0801 	add.w	r8, r8, #1
 8003bde:	e7ec      	b.n	8003bba <_printf_float+0x33e>
 8003be0:	4613      	mov	r3, r2
 8003be2:	4631      	mov	r1, r6
 8003be4:	4642      	mov	r2, r8
 8003be6:	4628      	mov	r0, r5
 8003be8:	47b8      	blx	r7
 8003bea:	3001      	adds	r0, #1
 8003bec:	d1c0      	bne.n	8003b70 <_printf_float+0x2f4>
 8003bee:	e6a0      	b.n	8003932 <_printf_float+0xb6>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	4631      	mov	r1, r6
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	920b      	str	r2, [sp, #44]	; 0x2c
 8003bf8:	47b8      	blx	r7
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	f43f ae99 	beq.w	8003932 <_printf_float+0xb6>
 8003c00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c02:	f10b 0b01 	add.w	fp, fp, #1
 8003c06:	e7b9      	b.n	8003b7c <_printf_float+0x300>
 8003c08:	4631      	mov	r1, r6
 8003c0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c0e:	4628      	mov	r0, r5
 8003c10:	47b8      	blx	r7
 8003c12:	3001      	adds	r0, #1
 8003c14:	d1bf      	bne.n	8003b96 <_printf_float+0x31a>
 8003c16:	e68c      	b.n	8003932 <_printf_float+0xb6>
 8003c18:	464b      	mov	r3, r9
 8003c1a:	4631      	mov	r1, r6
 8003c1c:	4628      	mov	r0, r5
 8003c1e:	eb08 020a 	add.w	r2, r8, sl
 8003c22:	47b8      	blx	r7
 8003c24:	3001      	adds	r0, #1
 8003c26:	d1c2      	bne.n	8003bae <_printf_float+0x332>
 8003c28:	e683      	b.n	8003932 <_printf_float+0xb6>
 8003c2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c2c:	2a01      	cmp	r2, #1
 8003c2e:	dc01      	bgt.n	8003c34 <_printf_float+0x3b8>
 8003c30:	07db      	lsls	r3, r3, #31
 8003c32:	d539      	bpl.n	8003ca8 <_printf_float+0x42c>
 8003c34:	2301      	movs	r3, #1
 8003c36:	4642      	mov	r2, r8
 8003c38:	4631      	mov	r1, r6
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	47b8      	blx	r7
 8003c3e:	3001      	adds	r0, #1
 8003c40:	f43f ae77 	beq.w	8003932 <_printf_float+0xb6>
 8003c44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c48:	4631      	mov	r1, r6
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	47b8      	blx	r7
 8003c4e:	3001      	adds	r0, #1
 8003c50:	f43f ae6f 	beq.w	8003932 <_printf_float+0xb6>
 8003c54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8003c60:	f7fc fea2 	bl	80009a8 <__aeabi_dcmpeq>
 8003c64:	b9d8      	cbnz	r0, 8003c9e <_printf_float+0x422>
 8003c66:	f109 33ff 	add.w	r3, r9, #4294967295
 8003c6a:	f108 0201 	add.w	r2, r8, #1
 8003c6e:	4631      	mov	r1, r6
 8003c70:	4628      	mov	r0, r5
 8003c72:	47b8      	blx	r7
 8003c74:	3001      	adds	r0, #1
 8003c76:	d10e      	bne.n	8003c96 <_printf_float+0x41a>
 8003c78:	e65b      	b.n	8003932 <_printf_float+0xb6>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	464a      	mov	r2, r9
 8003c7e:	4631      	mov	r1, r6
 8003c80:	4628      	mov	r0, r5
 8003c82:	47b8      	blx	r7
 8003c84:	3001      	adds	r0, #1
 8003c86:	f43f ae54 	beq.w	8003932 <_printf_float+0xb6>
 8003c8a:	f108 0801 	add.w	r8, r8, #1
 8003c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c90:	3b01      	subs	r3, #1
 8003c92:	4543      	cmp	r3, r8
 8003c94:	dcf1      	bgt.n	8003c7a <_printf_float+0x3fe>
 8003c96:	4653      	mov	r3, sl
 8003c98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003c9c:	e6de      	b.n	8003a5c <_printf_float+0x1e0>
 8003c9e:	f04f 0800 	mov.w	r8, #0
 8003ca2:	f104 091a 	add.w	r9, r4, #26
 8003ca6:	e7f2      	b.n	8003c8e <_printf_float+0x412>
 8003ca8:	2301      	movs	r3, #1
 8003caa:	4642      	mov	r2, r8
 8003cac:	e7df      	b.n	8003c6e <_printf_float+0x3f2>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	464a      	mov	r2, r9
 8003cb2:	4631      	mov	r1, r6
 8003cb4:	4628      	mov	r0, r5
 8003cb6:	47b8      	blx	r7
 8003cb8:	3001      	adds	r0, #1
 8003cba:	f43f ae3a 	beq.w	8003932 <_printf_float+0xb6>
 8003cbe:	f108 0801 	add.w	r8, r8, #1
 8003cc2:	68e3      	ldr	r3, [r4, #12]
 8003cc4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003cc6:	1a5b      	subs	r3, r3, r1
 8003cc8:	4543      	cmp	r3, r8
 8003cca:	dcf0      	bgt.n	8003cae <_printf_float+0x432>
 8003ccc:	e6fb      	b.n	8003ac6 <_printf_float+0x24a>
 8003cce:	f04f 0800 	mov.w	r8, #0
 8003cd2:	f104 0919 	add.w	r9, r4, #25
 8003cd6:	e7f4      	b.n	8003cc2 <_printf_float+0x446>

08003cd8 <_printf_common>:
 8003cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cdc:	4616      	mov	r6, r2
 8003cde:	4699      	mov	r9, r3
 8003ce0:	688a      	ldr	r2, [r1, #8]
 8003ce2:	690b      	ldr	r3, [r1, #16]
 8003ce4:	4607      	mov	r7, r0
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	bfb8      	it	lt
 8003cea:	4613      	movlt	r3, r2
 8003cec:	6033      	str	r3, [r6, #0]
 8003cee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cf2:	460c      	mov	r4, r1
 8003cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cf8:	b10a      	cbz	r2, 8003cfe <_printf_common+0x26>
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	6033      	str	r3, [r6, #0]
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	0699      	lsls	r1, r3, #26
 8003d02:	bf42      	ittt	mi
 8003d04:	6833      	ldrmi	r3, [r6, #0]
 8003d06:	3302      	addmi	r3, #2
 8003d08:	6033      	strmi	r3, [r6, #0]
 8003d0a:	6825      	ldr	r5, [r4, #0]
 8003d0c:	f015 0506 	ands.w	r5, r5, #6
 8003d10:	d106      	bne.n	8003d20 <_printf_common+0x48>
 8003d12:	f104 0a19 	add.w	sl, r4, #25
 8003d16:	68e3      	ldr	r3, [r4, #12]
 8003d18:	6832      	ldr	r2, [r6, #0]
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	42ab      	cmp	r3, r5
 8003d1e:	dc2b      	bgt.n	8003d78 <_printf_common+0xa0>
 8003d20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d24:	1e13      	subs	r3, r2, #0
 8003d26:	6822      	ldr	r2, [r4, #0]
 8003d28:	bf18      	it	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	0692      	lsls	r2, r2, #26
 8003d2e:	d430      	bmi.n	8003d92 <_printf_common+0xba>
 8003d30:	4649      	mov	r1, r9
 8003d32:	4638      	mov	r0, r7
 8003d34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d38:	47c0      	blx	r8
 8003d3a:	3001      	adds	r0, #1
 8003d3c:	d023      	beq.n	8003d86 <_printf_common+0xae>
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	6922      	ldr	r2, [r4, #16]
 8003d42:	f003 0306 	and.w	r3, r3, #6
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	bf14      	ite	ne
 8003d4a:	2500      	movne	r5, #0
 8003d4c:	6833      	ldreq	r3, [r6, #0]
 8003d4e:	f04f 0600 	mov.w	r6, #0
 8003d52:	bf08      	it	eq
 8003d54:	68e5      	ldreq	r5, [r4, #12]
 8003d56:	f104 041a 	add.w	r4, r4, #26
 8003d5a:	bf08      	it	eq
 8003d5c:	1aed      	subeq	r5, r5, r3
 8003d5e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003d62:	bf08      	it	eq
 8003d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	bfc4      	itt	gt
 8003d6c:	1a9b      	subgt	r3, r3, r2
 8003d6e:	18ed      	addgt	r5, r5, r3
 8003d70:	42b5      	cmp	r5, r6
 8003d72:	d11a      	bne.n	8003daa <_printf_common+0xd2>
 8003d74:	2000      	movs	r0, #0
 8003d76:	e008      	b.n	8003d8a <_printf_common+0xb2>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	4652      	mov	r2, sl
 8003d7c:	4649      	mov	r1, r9
 8003d7e:	4638      	mov	r0, r7
 8003d80:	47c0      	blx	r8
 8003d82:	3001      	adds	r0, #1
 8003d84:	d103      	bne.n	8003d8e <_printf_common+0xb6>
 8003d86:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d8e:	3501      	adds	r5, #1
 8003d90:	e7c1      	b.n	8003d16 <_printf_common+0x3e>
 8003d92:	2030      	movs	r0, #48	; 0x30
 8003d94:	18e1      	adds	r1, r4, r3
 8003d96:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003da0:	4422      	add	r2, r4
 8003da2:	3302      	adds	r3, #2
 8003da4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003da8:	e7c2      	b.n	8003d30 <_printf_common+0x58>
 8003daa:	2301      	movs	r3, #1
 8003dac:	4622      	mov	r2, r4
 8003dae:	4649      	mov	r1, r9
 8003db0:	4638      	mov	r0, r7
 8003db2:	47c0      	blx	r8
 8003db4:	3001      	adds	r0, #1
 8003db6:	d0e6      	beq.n	8003d86 <_printf_common+0xae>
 8003db8:	3601      	adds	r6, #1
 8003dba:	e7d9      	b.n	8003d70 <_printf_common+0x98>

08003dbc <_printf_i>:
 8003dbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dc0:	7e0f      	ldrb	r7, [r1, #24]
 8003dc2:	4691      	mov	r9, r2
 8003dc4:	2f78      	cmp	r7, #120	; 0x78
 8003dc6:	4680      	mov	r8, r0
 8003dc8:	460c      	mov	r4, r1
 8003dca:	469a      	mov	sl, r3
 8003dcc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003dce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003dd2:	d807      	bhi.n	8003de4 <_printf_i+0x28>
 8003dd4:	2f62      	cmp	r7, #98	; 0x62
 8003dd6:	d80a      	bhi.n	8003dee <_printf_i+0x32>
 8003dd8:	2f00      	cmp	r7, #0
 8003dda:	f000 80d5 	beq.w	8003f88 <_printf_i+0x1cc>
 8003dde:	2f58      	cmp	r7, #88	; 0x58
 8003de0:	f000 80c1 	beq.w	8003f66 <_printf_i+0x1aa>
 8003de4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003de8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003dec:	e03a      	b.n	8003e64 <_printf_i+0xa8>
 8003dee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003df2:	2b15      	cmp	r3, #21
 8003df4:	d8f6      	bhi.n	8003de4 <_printf_i+0x28>
 8003df6:	a101      	add	r1, pc, #4	; (adr r1, 8003dfc <_printf_i+0x40>)
 8003df8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003dfc:	08003e55 	.word	0x08003e55
 8003e00:	08003e69 	.word	0x08003e69
 8003e04:	08003de5 	.word	0x08003de5
 8003e08:	08003de5 	.word	0x08003de5
 8003e0c:	08003de5 	.word	0x08003de5
 8003e10:	08003de5 	.word	0x08003de5
 8003e14:	08003e69 	.word	0x08003e69
 8003e18:	08003de5 	.word	0x08003de5
 8003e1c:	08003de5 	.word	0x08003de5
 8003e20:	08003de5 	.word	0x08003de5
 8003e24:	08003de5 	.word	0x08003de5
 8003e28:	08003f6f 	.word	0x08003f6f
 8003e2c:	08003e95 	.word	0x08003e95
 8003e30:	08003f29 	.word	0x08003f29
 8003e34:	08003de5 	.word	0x08003de5
 8003e38:	08003de5 	.word	0x08003de5
 8003e3c:	08003f91 	.word	0x08003f91
 8003e40:	08003de5 	.word	0x08003de5
 8003e44:	08003e95 	.word	0x08003e95
 8003e48:	08003de5 	.word	0x08003de5
 8003e4c:	08003de5 	.word	0x08003de5
 8003e50:	08003f31 	.word	0x08003f31
 8003e54:	682b      	ldr	r3, [r5, #0]
 8003e56:	1d1a      	adds	r2, r3, #4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	602a      	str	r2, [r5, #0]
 8003e5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0a0      	b.n	8003faa <_printf_i+0x1ee>
 8003e68:	6820      	ldr	r0, [r4, #0]
 8003e6a:	682b      	ldr	r3, [r5, #0]
 8003e6c:	0607      	lsls	r7, r0, #24
 8003e6e:	f103 0104 	add.w	r1, r3, #4
 8003e72:	6029      	str	r1, [r5, #0]
 8003e74:	d501      	bpl.n	8003e7a <_printf_i+0xbe>
 8003e76:	681e      	ldr	r6, [r3, #0]
 8003e78:	e003      	b.n	8003e82 <_printf_i+0xc6>
 8003e7a:	0646      	lsls	r6, r0, #25
 8003e7c:	d5fb      	bpl.n	8003e76 <_printf_i+0xba>
 8003e7e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003e82:	2e00      	cmp	r6, #0
 8003e84:	da03      	bge.n	8003e8e <_printf_i+0xd2>
 8003e86:	232d      	movs	r3, #45	; 0x2d
 8003e88:	4276      	negs	r6, r6
 8003e8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e8e:	230a      	movs	r3, #10
 8003e90:	4859      	ldr	r0, [pc, #356]	; (8003ff8 <_printf_i+0x23c>)
 8003e92:	e012      	b.n	8003eba <_printf_i+0xfe>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	6820      	ldr	r0, [r4, #0]
 8003e98:	1d19      	adds	r1, r3, #4
 8003e9a:	6029      	str	r1, [r5, #0]
 8003e9c:	0605      	lsls	r5, r0, #24
 8003e9e:	d501      	bpl.n	8003ea4 <_printf_i+0xe8>
 8003ea0:	681e      	ldr	r6, [r3, #0]
 8003ea2:	e002      	b.n	8003eaa <_printf_i+0xee>
 8003ea4:	0641      	lsls	r1, r0, #25
 8003ea6:	d5fb      	bpl.n	8003ea0 <_printf_i+0xe4>
 8003ea8:	881e      	ldrh	r6, [r3, #0]
 8003eaa:	2f6f      	cmp	r7, #111	; 0x6f
 8003eac:	bf0c      	ite	eq
 8003eae:	2308      	moveq	r3, #8
 8003eb0:	230a      	movne	r3, #10
 8003eb2:	4851      	ldr	r0, [pc, #324]	; (8003ff8 <_printf_i+0x23c>)
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003eba:	6865      	ldr	r5, [r4, #4]
 8003ebc:	2d00      	cmp	r5, #0
 8003ebe:	bfa8      	it	ge
 8003ec0:	6821      	ldrge	r1, [r4, #0]
 8003ec2:	60a5      	str	r5, [r4, #8]
 8003ec4:	bfa4      	itt	ge
 8003ec6:	f021 0104 	bicge.w	r1, r1, #4
 8003eca:	6021      	strge	r1, [r4, #0]
 8003ecc:	b90e      	cbnz	r6, 8003ed2 <_printf_i+0x116>
 8003ece:	2d00      	cmp	r5, #0
 8003ed0:	d04b      	beq.n	8003f6a <_printf_i+0x1ae>
 8003ed2:	4615      	mov	r5, r2
 8003ed4:	fbb6 f1f3 	udiv	r1, r6, r3
 8003ed8:	fb03 6711 	mls	r7, r3, r1, r6
 8003edc:	5dc7      	ldrb	r7, [r0, r7]
 8003ede:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ee2:	4637      	mov	r7, r6
 8003ee4:	42bb      	cmp	r3, r7
 8003ee6:	460e      	mov	r6, r1
 8003ee8:	d9f4      	bls.n	8003ed4 <_printf_i+0x118>
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d10b      	bne.n	8003f06 <_printf_i+0x14a>
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	07de      	lsls	r6, r3, #31
 8003ef2:	d508      	bpl.n	8003f06 <_printf_i+0x14a>
 8003ef4:	6923      	ldr	r3, [r4, #16]
 8003ef6:	6861      	ldr	r1, [r4, #4]
 8003ef8:	4299      	cmp	r1, r3
 8003efa:	bfde      	ittt	le
 8003efc:	2330      	movle	r3, #48	; 0x30
 8003efe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f02:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f06:	1b52      	subs	r2, r2, r5
 8003f08:	6122      	str	r2, [r4, #16]
 8003f0a:	464b      	mov	r3, r9
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4640      	mov	r0, r8
 8003f10:	f8cd a000 	str.w	sl, [sp]
 8003f14:	aa03      	add	r2, sp, #12
 8003f16:	f7ff fedf 	bl	8003cd8 <_printf_common>
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d14a      	bne.n	8003fb4 <_printf_i+0x1f8>
 8003f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f22:	b004      	add	sp, #16
 8003f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	f043 0320 	orr.w	r3, r3, #32
 8003f2e:	6023      	str	r3, [r4, #0]
 8003f30:	2778      	movs	r7, #120	; 0x78
 8003f32:	4832      	ldr	r0, [pc, #200]	; (8003ffc <_printf_i+0x240>)
 8003f34:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	6829      	ldr	r1, [r5, #0]
 8003f3c:	061f      	lsls	r7, r3, #24
 8003f3e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f42:	d402      	bmi.n	8003f4a <_printf_i+0x18e>
 8003f44:	065f      	lsls	r7, r3, #25
 8003f46:	bf48      	it	mi
 8003f48:	b2b6      	uxthmi	r6, r6
 8003f4a:	07df      	lsls	r7, r3, #31
 8003f4c:	bf48      	it	mi
 8003f4e:	f043 0320 	orrmi.w	r3, r3, #32
 8003f52:	6029      	str	r1, [r5, #0]
 8003f54:	bf48      	it	mi
 8003f56:	6023      	strmi	r3, [r4, #0]
 8003f58:	b91e      	cbnz	r6, 8003f62 <_printf_i+0x1a6>
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	f023 0320 	bic.w	r3, r3, #32
 8003f60:	6023      	str	r3, [r4, #0]
 8003f62:	2310      	movs	r3, #16
 8003f64:	e7a6      	b.n	8003eb4 <_printf_i+0xf8>
 8003f66:	4824      	ldr	r0, [pc, #144]	; (8003ff8 <_printf_i+0x23c>)
 8003f68:	e7e4      	b.n	8003f34 <_printf_i+0x178>
 8003f6a:	4615      	mov	r5, r2
 8003f6c:	e7bd      	b.n	8003eea <_printf_i+0x12e>
 8003f6e:	682b      	ldr	r3, [r5, #0]
 8003f70:	6826      	ldr	r6, [r4, #0]
 8003f72:	1d18      	adds	r0, r3, #4
 8003f74:	6961      	ldr	r1, [r4, #20]
 8003f76:	6028      	str	r0, [r5, #0]
 8003f78:	0635      	lsls	r5, r6, #24
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	d501      	bpl.n	8003f82 <_printf_i+0x1c6>
 8003f7e:	6019      	str	r1, [r3, #0]
 8003f80:	e002      	b.n	8003f88 <_printf_i+0x1cc>
 8003f82:	0670      	lsls	r0, r6, #25
 8003f84:	d5fb      	bpl.n	8003f7e <_printf_i+0x1c2>
 8003f86:	8019      	strh	r1, [r3, #0]
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4615      	mov	r5, r2
 8003f8c:	6123      	str	r3, [r4, #16]
 8003f8e:	e7bc      	b.n	8003f0a <_printf_i+0x14e>
 8003f90:	682b      	ldr	r3, [r5, #0]
 8003f92:	2100      	movs	r1, #0
 8003f94:	1d1a      	adds	r2, r3, #4
 8003f96:	602a      	str	r2, [r5, #0]
 8003f98:	681d      	ldr	r5, [r3, #0]
 8003f9a:	6862      	ldr	r2, [r4, #4]
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	f000 fbcf 	bl	8004740 <memchr>
 8003fa2:	b108      	cbz	r0, 8003fa8 <_printf_i+0x1ec>
 8003fa4:	1b40      	subs	r0, r0, r5
 8003fa6:	6060      	str	r0, [r4, #4]
 8003fa8:	6863      	ldr	r3, [r4, #4]
 8003faa:	6123      	str	r3, [r4, #16]
 8003fac:	2300      	movs	r3, #0
 8003fae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fb2:	e7aa      	b.n	8003f0a <_printf_i+0x14e>
 8003fb4:	462a      	mov	r2, r5
 8003fb6:	4649      	mov	r1, r9
 8003fb8:	4640      	mov	r0, r8
 8003fba:	6923      	ldr	r3, [r4, #16]
 8003fbc:	47d0      	blx	sl
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d0ad      	beq.n	8003f1e <_printf_i+0x162>
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	079b      	lsls	r3, r3, #30
 8003fc6:	d413      	bmi.n	8003ff0 <_printf_i+0x234>
 8003fc8:	68e0      	ldr	r0, [r4, #12]
 8003fca:	9b03      	ldr	r3, [sp, #12]
 8003fcc:	4298      	cmp	r0, r3
 8003fce:	bfb8      	it	lt
 8003fd0:	4618      	movlt	r0, r3
 8003fd2:	e7a6      	b.n	8003f22 <_printf_i+0x166>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	4632      	mov	r2, r6
 8003fd8:	4649      	mov	r1, r9
 8003fda:	4640      	mov	r0, r8
 8003fdc:	47d0      	blx	sl
 8003fde:	3001      	adds	r0, #1
 8003fe0:	d09d      	beq.n	8003f1e <_printf_i+0x162>
 8003fe2:	3501      	adds	r5, #1
 8003fe4:	68e3      	ldr	r3, [r4, #12]
 8003fe6:	9903      	ldr	r1, [sp, #12]
 8003fe8:	1a5b      	subs	r3, r3, r1
 8003fea:	42ab      	cmp	r3, r5
 8003fec:	dcf2      	bgt.n	8003fd4 <_printf_i+0x218>
 8003fee:	e7eb      	b.n	8003fc8 <_printf_i+0x20c>
 8003ff0:	2500      	movs	r5, #0
 8003ff2:	f104 0619 	add.w	r6, r4, #25
 8003ff6:	e7f5      	b.n	8003fe4 <_printf_i+0x228>
 8003ff8:	08007edc 	.word	0x08007edc
 8003ffc:	08007eed 	.word	0x08007eed

08004000 <_scanf_float>:
 8004000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004004:	b087      	sub	sp, #28
 8004006:	9303      	str	r3, [sp, #12]
 8004008:	688b      	ldr	r3, [r1, #8]
 800400a:	4617      	mov	r7, r2
 800400c:	1e5a      	subs	r2, r3, #1
 800400e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004012:	bf85      	ittet	hi
 8004014:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004018:	195b      	addhi	r3, r3, r5
 800401a:	2300      	movls	r3, #0
 800401c:	9302      	strhi	r3, [sp, #8]
 800401e:	bf88      	it	hi
 8004020:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004024:	468b      	mov	fp, r1
 8004026:	f04f 0500 	mov.w	r5, #0
 800402a:	bf8c      	ite	hi
 800402c:	608b      	strhi	r3, [r1, #8]
 800402e:	9302      	strls	r3, [sp, #8]
 8004030:	680b      	ldr	r3, [r1, #0]
 8004032:	4680      	mov	r8, r0
 8004034:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004038:	f84b 3b1c 	str.w	r3, [fp], #28
 800403c:	460c      	mov	r4, r1
 800403e:	465e      	mov	r6, fp
 8004040:	46aa      	mov	sl, r5
 8004042:	46a9      	mov	r9, r5
 8004044:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004048:	9501      	str	r5, [sp, #4]
 800404a:	68a2      	ldr	r2, [r4, #8]
 800404c:	b152      	cbz	r2, 8004064 <_scanf_float+0x64>
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b4e      	cmp	r3, #78	; 0x4e
 8004054:	d864      	bhi.n	8004120 <_scanf_float+0x120>
 8004056:	2b40      	cmp	r3, #64	; 0x40
 8004058:	d83c      	bhi.n	80040d4 <_scanf_float+0xd4>
 800405a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800405e:	b2c8      	uxtb	r0, r1
 8004060:	280e      	cmp	r0, #14
 8004062:	d93a      	bls.n	80040da <_scanf_float+0xda>
 8004064:	f1b9 0f00 	cmp.w	r9, #0
 8004068:	d003      	beq.n	8004072 <_scanf_float+0x72>
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004070:	6023      	str	r3, [r4, #0]
 8004072:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004076:	f1ba 0f01 	cmp.w	sl, #1
 800407a:	f200 8113 	bhi.w	80042a4 <_scanf_float+0x2a4>
 800407e:	455e      	cmp	r6, fp
 8004080:	f200 8105 	bhi.w	800428e <_scanf_float+0x28e>
 8004084:	2501      	movs	r5, #1
 8004086:	4628      	mov	r0, r5
 8004088:	b007      	add	sp, #28
 800408a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800408e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004092:	2a0d      	cmp	r2, #13
 8004094:	d8e6      	bhi.n	8004064 <_scanf_float+0x64>
 8004096:	a101      	add	r1, pc, #4	; (adr r1, 800409c <_scanf_float+0x9c>)
 8004098:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800409c:	080041db 	.word	0x080041db
 80040a0:	08004065 	.word	0x08004065
 80040a4:	08004065 	.word	0x08004065
 80040a8:	08004065 	.word	0x08004065
 80040ac:	0800423b 	.word	0x0800423b
 80040b0:	08004213 	.word	0x08004213
 80040b4:	08004065 	.word	0x08004065
 80040b8:	08004065 	.word	0x08004065
 80040bc:	080041e9 	.word	0x080041e9
 80040c0:	08004065 	.word	0x08004065
 80040c4:	08004065 	.word	0x08004065
 80040c8:	08004065 	.word	0x08004065
 80040cc:	08004065 	.word	0x08004065
 80040d0:	080041a1 	.word	0x080041a1
 80040d4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80040d8:	e7db      	b.n	8004092 <_scanf_float+0x92>
 80040da:	290e      	cmp	r1, #14
 80040dc:	d8c2      	bhi.n	8004064 <_scanf_float+0x64>
 80040de:	a001      	add	r0, pc, #4	; (adr r0, 80040e4 <_scanf_float+0xe4>)
 80040e0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80040e4:	08004193 	.word	0x08004193
 80040e8:	08004065 	.word	0x08004065
 80040ec:	08004193 	.word	0x08004193
 80040f0:	08004227 	.word	0x08004227
 80040f4:	08004065 	.word	0x08004065
 80040f8:	08004141 	.word	0x08004141
 80040fc:	0800417d 	.word	0x0800417d
 8004100:	0800417d 	.word	0x0800417d
 8004104:	0800417d 	.word	0x0800417d
 8004108:	0800417d 	.word	0x0800417d
 800410c:	0800417d 	.word	0x0800417d
 8004110:	0800417d 	.word	0x0800417d
 8004114:	0800417d 	.word	0x0800417d
 8004118:	0800417d 	.word	0x0800417d
 800411c:	0800417d 	.word	0x0800417d
 8004120:	2b6e      	cmp	r3, #110	; 0x6e
 8004122:	d809      	bhi.n	8004138 <_scanf_float+0x138>
 8004124:	2b60      	cmp	r3, #96	; 0x60
 8004126:	d8b2      	bhi.n	800408e <_scanf_float+0x8e>
 8004128:	2b54      	cmp	r3, #84	; 0x54
 800412a:	d077      	beq.n	800421c <_scanf_float+0x21c>
 800412c:	2b59      	cmp	r3, #89	; 0x59
 800412e:	d199      	bne.n	8004064 <_scanf_float+0x64>
 8004130:	2d07      	cmp	r5, #7
 8004132:	d197      	bne.n	8004064 <_scanf_float+0x64>
 8004134:	2508      	movs	r5, #8
 8004136:	e029      	b.n	800418c <_scanf_float+0x18c>
 8004138:	2b74      	cmp	r3, #116	; 0x74
 800413a:	d06f      	beq.n	800421c <_scanf_float+0x21c>
 800413c:	2b79      	cmp	r3, #121	; 0x79
 800413e:	e7f6      	b.n	800412e <_scanf_float+0x12e>
 8004140:	6821      	ldr	r1, [r4, #0]
 8004142:	05c8      	lsls	r0, r1, #23
 8004144:	d51a      	bpl.n	800417c <_scanf_float+0x17c>
 8004146:	9b02      	ldr	r3, [sp, #8]
 8004148:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800414c:	6021      	str	r1, [r4, #0]
 800414e:	f109 0901 	add.w	r9, r9, #1
 8004152:	b11b      	cbz	r3, 800415c <_scanf_float+0x15c>
 8004154:	3b01      	subs	r3, #1
 8004156:	3201      	adds	r2, #1
 8004158:	9302      	str	r3, [sp, #8]
 800415a:	60a2      	str	r2, [r4, #8]
 800415c:	68a3      	ldr	r3, [r4, #8]
 800415e:	3b01      	subs	r3, #1
 8004160:	60a3      	str	r3, [r4, #8]
 8004162:	6923      	ldr	r3, [r4, #16]
 8004164:	3301      	adds	r3, #1
 8004166:	6123      	str	r3, [r4, #16]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	3b01      	subs	r3, #1
 800416c:	2b00      	cmp	r3, #0
 800416e:	607b      	str	r3, [r7, #4]
 8004170:	f340 8084 	ble.w	800427c <_scanf_float+0x27c>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	3301      	adds	r3, #1
 8004178:	603b      	str	r3, [r7, #0]
 800417a:	e766      	b.n	800404a <_scanf_float+0x4a>
 800417c:	eb1a 0f05 	cmn.w	sl, r5
 8004180:	f47f af70 	bne.w	8004064 <_scanf_float+0x64>
 8004184:	6822      	ldr	r2, [r4, #0]
 8004186:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800418a:	6022      	str	r2, [r4, #0]
 800418c:	f806 3b01 	strb.w	r3, [r6], #1
 8004190:	e7e4      	b.n	800415c <_scanf_float+0x15c>
 8004192:	6822      	ldr	r2, [r4, #0]
 8004194:	0610      	lsls	r0, r2, #24
 8004196:	f57f af65 	bpl.w	8004064 <_scanf_float+0x64>
 800419a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800419e:	e7f4      	b.n	800418a <_scanf_float+0x18a>
 80041a0:	f1ba 0f00 	cmp.w	sl, #0
 80041a4:	d10e      	bne.n	80041c4 <_scanf_float+0x1c4>
 80041a6:	f1b9 0f00 	cmp.w	r9, #0
 80041aa:	d10e      	bne.n	80041ca <_scanf_float+0x1ca>
 80041ac:	6822      	ldr	r2, [r4, #0]
 80041ae:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80041b2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80041b6:	d108      	bne.n	80041ca <_scanf_float+0x1ca>
 80041b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80041bc:	f04f 0a01 	mov.w	sl, #1
 80041c0:	6022      	str	r2, [r4, #0]
 80041c2:	e7e3      	b.n	800418c <_scanf_float+0x18c>
 80041c4:	f1ba 0f02 	cmp.w	sl, #2
 80041c8:	d055      	beq.n	8004276 <_scanf_float+0x276>
 80041ca:	2d01      	cmp	r5, #1
 80041cc:	d002      	beq.n	80041d4 <_scanf_float+0x1d4>
 80041ce:	2d04      	cmp	r5, #4
 80041d0:	f47f af48 	bne.w	8004064 <_scanf_float+0x64>
 80041d4:	3501      	adds	r5, #1
 80041d6:	b2ed      	uxtb	r5, r5
 80041d8:	e7d8      	b.n	800418c <_scanf_float+0x18c>
 80041da:	f1ba 0f01 	cmp.w	sl, #1
 80041de:	f47f af41 	bne.w	8004064 <_scanf_float+0x64>
 80041e2:	f04f 0a02 	mov.w	sl, #2
 80041e6:	e7d1      	b.n	800418c <_scanf_float+0x18c>
 80041e8:	b97d      	cbnz	r5, 800420a <_scanf_float+0x20a>
 80041ea:	f1b9 0f00 	cmp.w	r9, #0
 80041ee:	f47f af3c 	bne.w	800406a <_scanf_float+0x6a>
 80041f2:	6822      	ldr	r2, [r4, #0]
 80041f4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80041f8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80041fc:	f47f af39 	bne.w	8004072 <_scanf_float+0x72>
 8004200:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004204:	2501      	movs	r5, #1
 8004206:	6022      	str	r2, [r4, #0]
 8004208:	e7c0      	b.n	800418c <_scanf_float+0x18c>
 800420a:	2d03      	cmp	r5, #3
 800420c:	d0e2      	beq.n	80041d4 <_scanf_float+0x1d4>
 800420e:	2d05      	cmp	r5, #5
 8004210:	e7de      	b.n	80041d0 <_scanf_float+0x1d0>
 8004212:	2d02      	cmp	r5, #2
 8004214:	f47f af26 	bne.w	8004064 <_scanf_float+0x64>
 8004218:	2503      	movs	r5, #3
 800421a:	e7b7      	b.n	800418c <_scanf_float+0x18c>
 800421c:	2d06      	cmp	r5, #6
 800421e:	f47f af21 	bne.w	8004064 <_scanf_float+0x64>
 8004222:	2507      	movs	r5, #7
 8004224:	e7b2      	b.n	800418c <_scanf_float+0x18c>
 8004226:	6822      	ldr	r2, [r4, #0]
 8004228:	0591      	lsls	r1, r2, #22
 800422a:	f57f af1b 	bpl.w	8004064 <_scanf_float+0x64>
 800422e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004232:	6022      	str	r2, [r4, #0]
 8004234:	f8cd 9004 	str.w	r9, [sp, #4]
 8004238:	e7a8      	b.n	800418c <_scanf_float+0x18c>
 800423a:	6822      	ldr	r2, [r4, #0]
 800423c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004240:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004244:	d006      	beq.n	8004254 <_scanf_float+0x254>
 8004246:	0550      	lsls	r0, r2, #21
 8004248:	f57f af0c 	bpl.w	8004064 <_scanf_float+0x64>
 800424c:	f1b9 0f00 	cmp.w	r9, #0
 8004250:	f43f af0f 	beq.w	8004072 <_scanf_float+0x72>
 8004254:	0591      	lsls	r1, r2, #22
 8004256:	bf58      	it	pl
 8004258:	9901      	ldrpl	r1, [sp, #4]
 800425a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800425e:	bf58      	it	pl
 8004260:	eba9 0101 	subpl.w	r1, r9, r1
 8004264:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004268:	f04f 0900 	mov.w	r9, #0
 800426c:	bf58      	it	pl
 800426e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004272:	6022      	str	r2, [r4, #0]
 8004274:	e78a      	b.n	800418c <_scanf_float+0x18c>
 8004276:	f04f 0a03 	mov.w	sl, #3
 800427a:	e787      	b.n	800418c <_scanf_float+0x18c>
 800427c:	4639      	mov	r1, r7
 800427e:	4640      	mov	r0, r8
 8004280:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004284:	4798      	blx	r3
 8004286:	2800      	cmp	r0, #0
 8004288:	f43f aedf 	beq.w	800404a <_scanf_float+0x4a>
 800428c:	e6ea      	b.n	8004064 <_scanf_float+0x64>
 800428e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004292:	463a      	mov	r2, r7
 8004294:	4640      	mov	r0, r8
 8004296:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800429a:	4798      	blx	r3
 800429c:	6923      	ldr	r3, [r4, #16]
 800429e:	3b01      	subs	r3, #1
 80042a0:	6123      	str	r3, [r4, #16]
 80042a2:	e6ec      	b.n	800407e <_scanf_float+0x7e>
 80042a4:	1e6b      	subs	r3, r5, #1
 80042a6:	2b06      	cmp	r3, #6
 80042a8:	d825      	bhi.n	80042f6 <_scanf_float+0x2f6>
 80042aa:	2d02      	cmp	r5, #2
 80042ac:	d836      	bhi.n	800431c <_scanf_float+0x31c>
 80042ae:	455e      	cmp	r6, fp
 80042b0:	f67f aee8 	bls.w	8004084 <_scanf_float+0x84>
 80042b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80042b8:	463a      	mov	r2, r7
 80042ba:	4640      	mov	r0, r8
 80042bc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80042c0:	4798      	blx	r3
 80042c2:	6923      	ldr	r3, [r4, #16]
 80042c4:	3b01      	subs	r3, #1
 80042c6:	6123      	str	r3, [r4, #16]
 80042c8:	e7f1      	b.n	80042ae <_scanf_float+0x2ae>
 80042ca:	9802      	ldr	r0, [sp, #8]
 80042cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80042d0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80042d4:	463a      	mov	r2, r7
 80042d6:	9002      	str	r0, [sp, #8]
 80042d8:	4640      	mov	r0, r8
 80042da:	4798      	blx	r3
 80042dc:	6923      	ldr	r3, [r4, #16]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6123      	str	r3, [r4, #16]
 80042e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042e6:	fa5f fa8a 	uxtb.w	sl, sl
 80042ea:	f1ba 0f02 	cmp.w	sl, #2
 80042ee:	d1ec      	bne.n	80042ca <_scanf_float+0x2ca>
 80042f0:	3d03      	subs	r5, #3
 80042f2:	b2ed      	uxtb	r5, r5
 80042f4:	1b76      	subs	r6, r6, r5
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	05da      	lsls	r2, r3, #23
 80042fa:	d52f      	bpl.n	800435c <_scanf_float+0x35c>
 80042fc:	055b      	lsls	r3, r3, #21
 80042fe:	d510      	bpl.n	8004322 <_scanf_float+0x322>
 8004300:	455e      	cmp	r6, fp
 8004302:	f67f aebf 	bls.w	8004084 <_scanf_float+0x84>
 8004306:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800430a:	463a      	mov	r2, r7
 800430c:	4640      	mov	r0, r8
 800430e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004312:	4798      	blx	r3
 8004314:	6923      	ldr	r3, [r4, #16]
 8004316:	3b01      	subs	r3, #1
 8004318:	6123      	str	r3, [r4, #16]
 800431a:	e7f1      	b.n	8004300 <_scanf_float+0x300>
 800431c:	46aa      	mov	sl, r5
 800431e:	9602      	str	r6, [sp, #8]
 8004320:	e7df      	b.n	80042e2 <_scanf_float+0x2e2>
 8004322:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004326:	6923      	ldr	r3, [r4, #16]
 8004328:	2965      	cmp	r1, #101	; 0x65
 800432a:	f103 33ff 	add.w	r3, r3, #4294967295
 800432e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004332:	6123      	str	r3, [r4, #16]
 8004334:	d00c      	beq.n	8004350 <_scanf_float+0x350>
 8004336:	2945      	cmp	r1, #69	; 0x45
 8004338:	d00a      	beq.n	8004350 <_scanf_float+0x350>
 800433a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800433e:	463a      	mov	r2, r7
 8004340:	4640      	mov	r0, r8
 8004342:	4798      	blx	r3
 8004344:	6923      	ldr	r3, [r4, #16]
 8004346:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800434a:	3b01      	subs	r3, #1
 800434c:	1eb5      	subs	r5, r6, #2
 800434e:	6123      	str	r3, [r4, #16]
 8004350:	463a      	mov	r2, r7
 8004352:	4640      	mov	r0, r8
 8004354:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004358:	4798      	blx	r3
 800435a:	462e      	mov	r6, r5
 800435c:	6825      	ldr	r5, [r4, #0]
 800435e:	f015 0510 	ands.w	r5, r5, #16
 8004362:	d155      	bne.n	8004410 <_scanf_float+0x410>
 8004364:	7035      	strb	r5, [r6, #0]
 8004366:	6823      	ldr	r3, [r4, #0]
 8004368:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800436c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004370:	d11d      	bne.n	80043ae <_scanf_float+0x3ae>
 8004372:	9b01      	ldr	r3, [sp, #4]
 8004374:	454b      	cmp	r3, r9
 8004376:	eba3 0209 	sub.w	r2, r3, r9
 800437a:	d125      	bne.n	80043c8 <_scanf_float+0x3c8>
 800437c:	2200      	movs	r2, #0
 800437e:	4659      	mov	r1, fp
 8004380:	4640      	mov	r0, r8
 8004382:	f002 fc0d 	bl	8006ba0 <_strtod_r>
 8004386:	9b03      	ldr	r3, [sp, #12]
 8004388:	f8d4 c000 	ldr.w	ip, [r4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f01c 0f02 	tst.w	ip, #2
 8004392:	4606      	mov	r6, r0
 8004394:	460f      	mov	r7, r1
 8004396:	f103 0204 	add.w	r2, r3, #4
 800439a:	d020      	beq.n	80043de <_scanf_float+0x3de>
 800439c:	9903      	ldr	r1, [sp, #12]
 800439e:	600a      	str	r2, [r1, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	e9c3 6700 	strd	r6, r7, [r3]
 80043a6:	68e3      	ldr	r3, [r4, #12]
 80043a8:	3301      	adds	r3, #1
 80043aa:	60e3      	str	r3, [r4, #12]
 80043ac:	e66b      	b.n	8004086 <_scanf_float+0x86>
 80043ae:	9b04      	ldr	r3, [sp, #16]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d0e3      	beq.n	800437c <_scanf_float+0x37c>
 80043b4:	9905      	ldr	r1, [sp, #20]
 80043b6:	230a      	movs	r3, #10
 80043b8:	462a      	mov	r2, r5
 80043ba:	4640      	mov	r0, r8
 80043bc:	3101      	adds	r1, #1
 80043be:	f002 fc73 	bl	8006ca8 <_strtol_r>
 80043c2:	9b04      	ldr	r3, [sp, #16]
 80043c4:	9e05      	ldr	r6, [sp, #20]
 80043c6:	1ac2      	subs	r2, r0, r3
 80043c8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80043cc:	429e      	cmp	r6, r3
 80043ce:	bf28      	it	cs
 80043d0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80043d4:	4630      	mov	r0, r6
 80043d6:	490f      	ldr	r1, [pc, #60]	; (8004414 <_scanf_float+0x414>)
 80043d8:	f000 f8d0 	bl	800457c <siprintf>
 80043dc:	e7ce      	b.n	800437c <_scanf_float+0x37c>
 80043de:	f01c 0f04 	tst.w	ip, #4
 80043e2:	d1db      	bne.n	800439c <_scanf_float+0x39c>
 80043e4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80043e8:	f8cc 2000 	str.w	r2, [ip]
 80043ec:	f8d3 8000 	ldr.w	r8, [r3]
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	f7fc fb0a 	bl	8000a0c <__aeabi_dcmpun>
 80043f8:	b128      	cbz	r0, 8004406 <_scanf_float+0x406>
 80043fa:	4807      	ldr	r0, [pc, #28]	; (8004418 <_scanf_float+0x418>)
 80043fc:	f000 f9ae 	bl	800475c <nanf>
 8004400:	f8c8 0000 	str.w	r0, [r8]
 8004404:	e7cf      	b.n	80043a6 <_scanf_float+0x3a6>
 8004406:	4630      	mov	r0, r6
 8004408:	4639      	mov	r1, r7
 800440a:	f7fc fb5d 	bl	8000ac8 <__aeabi_d2f>
 800440e:	e7f7      	b.n	8004400 <_scanf_float+0x400>
 8004410:	2500      	movs	r5, #0
 8004412:	e638      	b.n	8004086 <_scanf_float+0x86>
 8004414:	08007efe 	.word	0x08007efe
 8004418:	08008295 	.word	0x08008295

0800441c <std>:
 800441c:	2300      	movs	r3, #0
 800441e:	b510      	push	{r4, lr}
 8004420:	4604      	mov	r4, r0
 8004422:	e9c0 3300 	strd	r3, r3, [r0]
 8004426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800442a:	6083      	str	r3, [r0, #8]
 800442c:	8181      	strh	r1, [r0, #12]
 800442e:	6643      	str	r3, [r0, #100]	; 0x64
 8004430:	81c2      	strh	r2, [r0, #14]
 8004432:	6183      	str	r3, [r0, #24]
 8004434:	4619      	mov	r1, r3
 8004436:	2208      	movs	r2, #8
 8004438:	305c      	adds	r0, #92	; 0x5c
 800443a:	f000 f902 	bl	8004642 <memset>
 800443e:	4b05      	ldr	r3, [pc, #20]	; (8004454 <std+0x38>)
 8004440:	6224      	str	r4, [r4, #32]
 8004442:	6263      	str	r3, [r4, #36]	; 0x24
 8004444:	4b04      	ldr	r3, [pc, #16]	; (8004458 <std+0x3c>)
 8004446:	62a3      	str	r3, [r4, #40]	; 0x28
 8004448:	4b04      	ldr	r3, [pc, #16]	; (800445c <std+0x40>)
 800444a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800444c:	4b04      	ldr	r3, [pc, #16]	; (8004460 <std+0x44>)
 800444e:	6323      	str	r3, [r4, #48]	; 0x30
 8004450:	bd10      	pop	{r4, pc}
 8004452:	bf00      	nop
 8004454:	080045bd 	.word	0x080045bd
 8004458:	080045df 	.word	0x080045df
 800445c:	08004617 	.word	0x08004617
 8004460:	0800463b 	.word	0x0800463b

08004464 <stdio_exit_handler>:
 8004464:	4a02      	ldr	r2, [pc, #8]	; (8004470 <stdio_exit_handler+0xc>)
 8004466:	4903      	ldr	r1, [pc, #12]	; (8004474 <stdio_exit_handler+0x10>)
 8004468:	4803      	ldr	r0, [pc, #12]	; (8004478 <stdio_exit_handler+0x14>)
 800446a:	f000 b869 	b.w	8004540 <_fwalk_sglue>
 800446e:	bf00      	nop
 8004470:	2000000c 	.word	0x2000000c
 8004474:	08007061 	.word	0x08007061
 8004478:	20000018 	.word	0x20000018

0800447c <cleanup_stdio>:
 800447c:	6841      	ldr	r1, [r0, #4]
 800447e:	4b0c      	ldr	r3, [pc, #48]	; (80044b0 <cleanup_stdio+0x34>)
 8004480:	b510      	push	{r4, lr}
 8004482:	4299      	cmp	r1, r3
 8004484:	4604      	mov	r4, r0
 8004486:	d001      	beq.n	800448c <cleanup_stdio+0x10>
 8004488:	f002 fdea 	bl	8007060 <_fflush_r>
 800448c:	68a1      	ldr	r1, [r4, #8]
 800448e:	4b09      	ldr	r3, [pc, #36]	; (80044b4 <cleanup_stdio+0x38>)
 8004490:	4299      	cmp	r1, r3
 8004492:	d002      	beq.n	800449a <cleanup_stdio+0x1e>
 8004494:	4620      	mov	r0, r4
 8004496:	f002 fde3 	bl	8007060 <_fflush_r>
 800449a:	68e1      	ldr	r1, [r4, #12]
 800449c:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <cleanup_stdio+0x3c>)
 800449e:	4299      	cmp	r1, r3
 80044a0:	d004      	beq.n	80044ac <cleanup_stdio+0x30>
 80044a2:	4620      	mov	r0, r4
 80044a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044a8:	f002 bdda 	b.w	8007060 <_fflush_r>
 80044ac:	bd10      	pop	{r4, pc}
 80044ae:	bf00      	nop
 80044b0:	200003bc 	.word	0x200003bc
 80044b4:	20000424 	.word	0x20000424
 80044b8:	2000048c 	.word	0x2000048c

080044bc <global_stdio_init.part.0>:
 80044bc:	b510      	push	{r4, lr}
 80044be:	4b0b      	ldr	r3, [pc, #44]	; (80044ec <global_stdio_init.part.0+0x30>)
 80044c0:	4c0b      	ldr	r4, [pc, #44]	; (80044f0 <global_stdio_init.part.0+0x34>)
 80044c2:	4a0c      	ldr	r2, [pc, #48]	; (80044f4 <global_stdio_init.part.0+0x38>)
 80044c4:	4620      	mov	r0, r4
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	2104      	movs	r1, #4
 80044ca:	2200      	movs	r2, #0
 80044cc:	f7ff ffa6 	bl	800441c <std>
 80044d0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80044d4:	2201      	movs	r2, #1
 80044d6:	2109      	movs	r1, #9
 80044d8:	f7ff ffa0 	bl	800441c <std>
 80044dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80044e0:	2202      	movs	r2, #2
 80044e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044e6:	2112      	movs	r1, #18
 80044e8:	f7ff bf98 	b.w	800441c <std>
 80044ec:	200004f4 	.word	0x200004f4
 80044f0:	200003bc 	.word	0x200003bc
 80044f4:	08004465 	.word	0x08004465

080044f8 <__sfp_lock_acquire>:
 80044f8:	4801      	ldr	r0, [pc, #4]	; (8004500 <__sfp_lock_acquire+0x8>)
 80044fa:	f000 b91f 	b.w	800473c <__retarget_lock_acquire_recursive>
 80044fe:	bf00      	nop
 8004500:	200004fd 	.word	0x200004fd

08004504 <__sfp_lock_release>:
 8004504:	4801      	ldr	r0, [pc, #4]	; (800450c <__sfp_lock_release+0x8>)
 8004506:	f000 b91a 	b.w	800473e <__retarget_lock_release_recursive>
 800450a:	bf00      	nop
 800450c:	200004fd 	.word	0x200004fd

08004510 <__sinit>:
 8004510:	b510      	push	{r4, lr}
 8004512:	4604      	mov	r4, r0
 8004514:	f7ff fff0 	bl	80044f8 <__sfp_lock_acquire>
 8004518:	6a23      	ldr	r3, [r4, #32]
 800451a:	b11b      	cbz	r3, 8004524 <__sinit+0x14>
 800451c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004520:	f7ff bff0 	b.w	8004504 <__sfp_lock_release>
 8004524:	4b04      	ldr	r3, [pc, #16]	; (8004538 <__sinit+0x28>)
 8004526:	6223      	str	r3, [r4, #32]
 8004528:	4b04      	ldr	r3, [pc, #16]	; (800453c <__sinit+0x2c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1f5      	bne.n	800451c <__sinit+0xc>
 8004530:	f7ff ffc4 	bl	80044bc <global_stdio_init.part.0>
 8004534:	e7f2      	b.n	800451c <__sinit+0xc>
 8004536:	bf00      	nop
 8004538:	0800447d 	.word	0x0800447d
 800453c:	200004f4 	.word	0x200004f4

08004540 <_fwalk_sglue>:
 8004540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004544:	4607      	mov	r7, r0
 8004546:	4688      	mov	r8, r1
 8004548:	4614      	mov	r4, r2
 800454a:	2600      	movs	r6, #0
 800454c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004550:	f1b9 0901 	subs.w	r9, r9, #1
 8004554:	d505      	bpl.n	8004562 <_fwalk_sglue+0x22>
 8004556:	6824      	ldr	r4, [r4, #0]
 8004558:	2c00      	cmp	r4, #0
 800455a:	d1f7      	bne.n	800454c <_fwalk_sglue+0xc>
 800455c:	4630      	mov	r0, r6
 800455e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004562:	89ab      	ldrh	r3, [r5, #12]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d907      	bls.n	8004578 <_fwalk_sglue+0x38>
 8004568:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800456c:	3301      	adds	r3, #1
 800456e:	d003      	beq.n	8004578 <_fwalk_sglue+0x38>
 8004570:	4629      	mov	r1, r5
 8004572:	4638      	mov	r0, r7
 8004574:	47c0      	blx	r8
 8004576:	4306      	orrs	r6, r0
 8004578:	3568      	adds	r5, #104	; 0x68
 800457a:	e7e9      	b.n	8004550 <_fwalk_sglue+0x10>

0800457c <siprintf>:
 800457c:	b40e      	push	{r1, r2, r3}
 800457e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004582:	b500      	push	{lr}
 8004584:	b09c      	sub	sp, #112	; 0x70
 8004586:	ab1d      	add	r3, sp, #116	; 0x74
 8004588:	9002      	str	r0, [sp, #8]
 800458a:	9006      	str	r0, [sp, #24]
 800458c:	9107      	str	r1, [sp, #28]
 800458e:	9104      	str	r1, [sp, #16]
 8004590:	4808      	ldr	r0, [pc, #32]	; (80045b4 <siprintf+0x38>)
 8004592:	4909      	ldr	r1, [pc, #36]	; (80045b8 <siprintf+0x3c>)
 8004594:	f853 2b04 	ldr.w	r2, [r3], #4
 8004598:	9105      	str	r1, [sp, #20]
 800459a:	6800      	ldr	r0, [r0, #0]
 800459c:	a902      	add	r1, sp, #8
 800459e:	9301      	str	r3, [sp, #4]
 80045a0:	f002 fbde 	bl	8006d60 <_svfiprintf_r>
 80045a4:	2200      	movs	r2, #0
 80045a6:	9b02      	ldr	r3, [sp, #8]
 80045a8:	701a      	strb	r2, [r3, #0]
 80045aa:	b01c      	add	sp, #112	; 0x70
 80045ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80045b0:	b003      	add	sp, #12
 80045b2:	4770      	bx	lr
 80045b4:	20000064 	.word	0x20000064
 80045b8:	ffff0208 	.word	0xffff0208

080045bc <__sread>:
 80045bc:	b510      	push	{r4, lr}
 80045be:	460c      	mov	r4, r1
 80045c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c4:	f000 f86c 	bl	80046a0 <_read_r>
 80045c8:	2800      	cmp	r0, #0
 80045ca:	bfab      	itete	ge
 80045cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80045ce:	89a3      	ldrhlt	r3, [r4, #12]
 80045d0:	181b      	addge	r3, r3, r0
 80045d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045d6:	bfac      	ite	ge
 80045d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80045da:	81a3      	strhlt	r3, [r4, #12]
 80045dc:	bd10      	pop	{r4, pc}

080045de <__swrite>:
 80045de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045e2:	461f      	mov	r7, r3
 80045e4:	898b      	ldrh	r3, [r1, #12]
 80045e6:	4605      	mov	r5, r0
 80045e8:	05db      	lsls	r3, r3, #23
 80045ea:	460c      	mov	r4, r1
 80045ec:	4616      	mov	r6, r2
 80045ee:	d505      	bpl.n	80045fc <__swrite+0x1e>
 80045f0:	2302      	movs	r3, #2
 80045f2:	2200      	movs	r2, #0
 80045f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045f8:	f000 f840 	bl	800467c <_lseek_r>
 80045fc:	89a3      	ldrh	r3, [r4, #12]
 80045fe:	4632      	mov	r2, r6
 8004600:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004604:	81a3      	strh	r3, [r4, #12]
 8004606:	4628      	mov	r0, r5
 8004608:	463b      	mov	r3, r7
 800460a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800460e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004612:	f000 b857 	b.w	80046c4 <_write_r>

08004616 <__sseek>:
 8004616:	b510      	push	{r4, lr}
 8004618:	460c      	mov	r4, r1
 800461a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800461e:	f000 f82d 	bl	800467c <_lseek_r>
 8004622:	1c43      	adds	r3, r0, #1
 8004624:	89a3      	ldrh	r3, [r4, #12]
 8004626:	bf15      	itete	ne
 8004628:	6560      	strne	r0, [r4, #84]	; 0x54
 800462a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800462e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004632:	81a3      	strheq	r3, [r4, #12]
 8004634:	bf18      	it	ne
 8004636:	81a3      	strhne	r3, [r4, #12]
 8004638:	bd10      	pop	{r4, pc}

0800463a <__sclose>:
 800463a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800463e:	f000 b80d 	b.w	800465c <_close_r>

08004642 <memset>:
 8004642:	4603      	mov	r3, r0
 8004644:	4402      	add	r2, r0
 8004646:	4293      	cmp	r3, r2
 8004648:	d100      	bne.n	800464c <memset+0xa>
 800464a:	4770      	bx	lr
 800464c:	f803 1b01 	strb.w	r1, [r3], #1
 8004650:	e7f9      	b.n	8004646 <memset+0x4>
	...

08004654 <_localeconv_r>:
 8004654:	4800      	ldr	r0, [pc, #0]	; (8004658 <_localeconv_r+0x4>)
 8004656:	4770      	bx	lr
 8004658:	20000158 	.word	0x20000158

0800465c <_close_r>:
 800465c:	b538      	push	{r3, r4, r5, lr}
 800465e:	2300      	movs	r3, #0
 8004660:	4d05      	ldr	r5, [pc, #20]	; (8004678 <_close_r+0x1c>)
 8004662:	4604      	mov	r4, r0
 8004664:	4608      	mov	r0, r1
 8004666:	602b      	str	r3, [r5, #0]
 8004668:	f7fc ff58 	bl	800151c <_close>
 800466c:	1c43      	adds	r3, r0, #1
 800466e:	d102      	bne.n	8004676 <_close_r+0x1a>
 8004670:	682b      	ldr	r3, [r5, #0]
 8004672:	b103      	cbz	r3, 8004676 <_close_r+0x1a>
 8004674:	6023      	str	r3, [r4, #0]
 8004676:	bd38      	pop	{r3, r4, r5, pc}
 8004678:	200004f8 	.word	0x200004f8

0800467c <_lseek_r>:
 800467c:	b538      	push	{r3, r4, r5, lr}
 800467e:	4604      	mov	r4, r0
 8004680:	4608      	mov	r0, r1
 8004682:	4611      	mov	r1, r2
 8004684:	2200      	movs	r2, #0
 8004686:	4d05      	ldr	r5, [pc, #20]	; (800469c <_lseek_r+0x20>)
 8004688:	602a      	str	r2, [r5, #0]
 800468a:	461a      	mov	r2, r3
 800468c:	f7fc ff6a 	bl	8001564 <_lseek>
 8004690:	1c43      	adds	r3, r0, #1
 8004692:	d102      	bne.n	800469a <_lseek_r+0x1e>
 8004694:	682b      	ldr	r3, [r5, #0]
 8004696:	b103      	cbz	r3, 800469a <_lseek_r+0x1e>
 8004698:	6023      	str	r3, [r4, #0]
 800469a:	bd38      	pop	{r3, r4, r5, pc}
 800469c:	200004f8 	.word	0x200004f8

080046a0 <_read_r>:
 80046a0:	b538      	push	{r3, r4, r5, lr}
 80046a2:	4604      	mov	r4, r0
 80046a4:	4608      	mov	r0, r1
 80046a6:	4611      	mov	r1, r2
 80046a8:	2200      	movs	r2, #0
 80046aa:	4d05      	ldr	r5, [pc, #20]	; (80046c0 <_read_r+0x20>)
 80046ac:	602a      	str	r2, [r5, #0]
 80046ae:	461a      	mov	r2, r3
 80046b0:	f7fc fefb 	bl	80014aa <_read>
 80046b4:	1c43      	adds	r3, r0, #1
 80046b6:	d102      	bne.n	80046be <_read_r+0x1e>
 80046b8:	682b      	ldr	r3, [r5, #0]
 80046ba:	b103      	cbz	r3, 80046be <_read_r+0x1e>
 80046bc:	6023      	str	r3, [r4, #0]
 80046be:	bd38      	pop	{r3, r4, r5, pc}
 80046c0:	200004f8 	.word	0x200004f8

080046c4 <_write_r>:
 80046c4:	b538      	push	{r3, r4, r5, lr}
 80046c6:	4604      	mov	r4, r0
 80046c8:	4608      	mov	r0, r1
 80046ca:	4611      	mov	r1, r2
 80046cc:	2200      	movs	r2, #0
 80046ce:	4d05      	ldr	r5, [pc, #20]	; (80046e4 <_write_r+0x20>)
 80046d0:	602a      	str	r2, [r5, #0]
 80046d2:	461a      	mov	r2, r3
 80046d4:	f7fc ff06 	bl	80014e4 <_write>
 80046d8:	1c43      	adds	r3, r0, #1
 80046da:	d102      	bne.n	80046e2 <_write_r+0x1e>
 80046dc:	682b      	ldr	r3, [r5, #0]
 80046de:	b103      	cbz	r3, 80046e2 <_write_r+0x1e>
 80046e0:	6023      	str	r3, [r4, #0]
 80046e2:	bd38      	pop	{r3, r4, r5, pc}
 80046e4:	200004f8 	.word	0x200004f8

080046e8 <__errno>:
 80046e8:	4b01      	ldr	r3, [pc, #4]	; (80046f0 <__errno+0x8>)
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	20000064 	.word	0x20000064

080046f4 <__libc_init_array>:
 80046f4:	b570      	push	{r4, r5, r6, lr}
 80046f6:	2600      	movs	r6, #0
 80046f8:	4d0c      	ldr	r5, [pc, #48]	; (800472c <__libc_init_array+0x38>)
 80046fa:	4c0d      	ldr	r4, [pc, #52]	; (8004730 <__libc_init_array+0x3c>)
 80046fc:	1b64      	subs	r4, r4, r5
 80046fe:	10a4      	asrs	r4, r4, #2
 8004700:	42a6      	cmp	r6, r4
 8004702:	d109      	bne.n	8004718 <__libc_init_array+0x24>
 8004704:	f003 fbbe 	bl	8007e84 <_init>
 8004708:	2600      	movs	r6, #0
 800470a:	4d0a      	ldr	r5, [pc, #40]	; (8004734 <__libc_init_array+0x40>)
 800470c:	4c0a      	ldr	r4, [pc, #40]	; (8004738 <__libc_init_array+0x44>)
 800470e:	1b64      	subs	r4, r4, r5
 8004710:	10a4      	asrs	r4, r4, #2
 8004712:	42a6      	cmp	r6, r4
 8004714:	d105      	bne.n	8004722 <__libc_init_array+0x2e>
 8004716:	bd70      	pop	{r4, r5, r6, pc}
 8004718:	f855 3b04 	ldr.w	r3, [r5], #4
 800471c:	4798      	blx	r3
 800471e:	3601      	adds	r6, #1
 8004720:	e7ee      	b.n	8004700 <__libc_init_array+0xc>
 8004722:	f855 3b04 	ldr.w	r3, [r5], #4
 8004726:	4798      	blx	r3
 8004728:	3601      	adds	r6, #1
 800472a:	e7f2      	b.n	8004712 <__libc_init_array+0x1e>
 800472c:	080082f8 	.word	0x080082f8
 8004730:	080082f8 	.word	0x080082f8
 8004734:	080082f8 	.word	0x080082f8
 8004738:	080082fc 	.word	0x080082fc

0800473c <__retarget_lock_acquire_recursive>:
 800473c:	4770      	bx	lr

0800473e <__retarget_lock_release_recursive>:
 800473e:	4770      	bx	lr

08004740 <memchr>:
 8004740:	4603      	mov	r3, r0
 8004742:	b510      	push	{r4, lr}
 8004744:	b2c9      	uxtb	r1, r1
 8004746:	4402      	add	r2, r0
 8004748:	4293      	cmp	r3, r2
 800474a:	4618      	mov	r0, r3
 800474c:	d101      	bne.n	8004752 <memchr+0x12>
 800474e:	2000      	movs	r0, #0
 8004750:	e003      	b.n	800475a <memchr+0x1a>
 8004752:	7804      	ldrb	r4, [r0, #0]
 8004754:	3301      	adds	r3, #1
 8004756:	428c      	cmp	r4, r1
 8004758:	d1f6      	bne.n	8004748 <memchr+0x8>
 800475a:	bd10      	pop	{r4, pc}

0800475c <nanf>:
 800475c:	4800      	ldr	r0, [pc, #0]	; (8004760 <nanf+0x4>)
 800475e:	4770      	bx	lr
 8004760:	7fc00000 	.word	0x7fc00000

08004764 <quorem>:
 8004764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004768:	6903      	ldr	r3, [r0, #16]
 800476a:	690c      	ldr	r4, [r1, #16]
 800476c:	4607      	mov	r7, r0
 800476e:	42a3      	cmp	r3, r4
 8004770:	db7f      	blt.n	8004872 <quorem+0x10e>
 8004772:	3c01      	subs	r4, #1
 8004774:	f100 0514 	add.w	r5, r0, #20
 8004778:	f101 0814 	add.w	r8, r1, #20
 800477c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004780:	9301      	str	r3, [sp, #4]
 8004782:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004786:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800478a:	3301      	adds	r3, #1
 800478c:	429a      	cmp	r2, r3
 800478e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004792:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004796:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800479a:	d331      	bcc.n	8004800 <quorem+0x9c>
 800479c:	f04f 0e00 	mov.w	lr, #0
 80047a0:	4640      	mov	r0, r8
 80047a2:	46ac      	mov	ip, r5
 80047a4:	46f2      	mov	sl, lr
 80047a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80047aa:	b293      	uxth	r3, r2
 80047ac:	fb06 e303 	mla	r3, r6, r3, lr
 80047b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047b4:	0c1a      	lsrs	r2, r3, #16
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	fb06 220e 	mla	r2, r6, lr, r2
 80047bc:	ebaa 0303 	sub.w	r3, sl, r3
 80047c0:	f8dc a000 	ldr.w	sl, [ip]
 80047c4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047c8:	fa1f fa8a 	uxth.w	sl, sl
 80047cc:	4453      	add	r3, sl
 80047ce:	f8dc a000 	ldr.w	sl, [ip]
 80047d2:	b292      	uxth	r2, r2
 80047d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80047d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047dc:	b29b      	uxth	r3, r3
 80047de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047e2:	4581      	cmp	r9, r0
 80047e4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80047e8:	f84c 3b04 	str.w	r3, [ip], #4
 80047ec:	d2db      	bcs.n	80047a6 <quorem+0x42>
 80047ee:	f855 300b 	ldr.w	r3, [r5, fp]
 80047f2:	b92b      	cbnz	r3, 8004800 <quorem+0x9c>
 80047f4:	9b01      	ldr	r3, [sp, #4]
 80047f6:	3b04      	subs	r3, #4
 80047f8:	429d      	cmp	r5, r3
 80047fa:	461a      	mov	r2, r3
 80047fc:	d32d      	bcc.n	800485a <quorem+0xf6>
 80047fe:	613c      	str	r4, [r7, #16]
 8004800:	4638      	mov	r0, r7
 8004802:	f001 f9dd 	bl	8005bc0 <__mcmp>
 8004806:	2800      	cmp	r0, #0
 8004808:	db23      	blt.n	8004852 <quorem+0xee>
 800480a:	4629      	mov	r1, r5
 800480c:	2000      	movs	r0, #0
 800480e:	3601      	adds	r6, #1
 8004810:	f858 2b04 	ldr.w	r2, [r8], #4
 8004814:	f8d1 c000 	ldr.w	ip, [r1]
 8004818:	b293      	uxth	r3, r2
 800481a:	1ac3      	subs	r3, r0, r3
 800481c:	0c12      	lsrs	r2, r2, #16
 800481e:	fa1f f08c 	uxth.w	r0, ip
 8004822:	4403      	add	r3, r0
 8004824:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004828:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800482c:	b29b      	uxth	r3, r3
 800482e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004832:	45c1      	cmp	r9, r8
 8004834:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004838:	f841 3b04 	str.w	r3, [r1], #4
 800483c:	d2e8      	bcs.n	8004810 <quorem+0xac>
 800483e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004842:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004846:	b922      	cbnz	r2, 8004852 <quorem+0xee>
 8004848:	3b04      	subs	r3, #4
 800484a:	429d      	cmp	r5, r3
 800484c:	461a      	mov	r2, r3
 800484e:	d30a      	bcc.n	8004866 <quorem+0x102>
 8004850:	613c      	str	r4, [r7, #16]
 8004852:	4630      	mov	r0, r6
 8004854:	b003      	add	sp, #12
 8004856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800485a:	6812      	ldr	r2, [r2, #0]
 800485c:	3b04      	subs	r3, #4
 800485e:	2a00      	cmp	r2, #0
 8004860:	d1cd      	bne.n	80047fe <quorem+0x9a>
 8004862:	3c01      	subs	r4, #1
 8004864:	e7c8      	b.n	80047f8 <quorem+0x94>
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	3b04      	subs	r3, #4
 800486a:	2a00      	cmp	r2, #0
 800486c:	d1f0      	bne.n	8004850 <quorem+0xec>
 800486e:	3c01      	subs	r4, #1
 8004870:	e7eb      	b.n	800484a <quorem+0xe6>
 8004872:	2000      	movs	r0, #0
 8004874:	e7ee      	b.n	8004854 <quorem+0xf0>
	...

08004878 <_dtoa_r>:
 8004878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800487c:	4616      	mov	r6, r2
 800487e:	461f      	mov	r7, r3
 8004880:	69c4      	ldr	r4, [r0, #28]
 8004882:	b099      	sub	sp, #100	; 0x64
 8004884:	4605      	mov	r5, r0
 8004886:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800488a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800488e:	b974      	cbnz	r4, 80048ae <_dtoa_r+0x36>
 8004890:	2010      	movs	r0, #16
 8004892:	f000 fe1d 	bl	80054d0 <malloc>
 8004896:	4602      	mov	r2, r0
 8004898:	61e8      	str	r0, [r5, #28]
 800489a:	b920      	cbnz	r0, 80048a6 <_dtoa_r+0x2e>
 800489c:	21ef      	movs	r1, #239	; 0xef
 800489e:	4bac      	ldr	r3, [pc, #688]	; (8004b50 <_dtoa_r+0x2d8>)
 80048a0:	48ac      	ldr	r0, [pc, #688]	; (8004b54 <_dtoa_r+0x2dc>)
 80048a2:	f002 fc55 	bl	8007150 <__assert_func>
 80048a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048aa:	6004      	str	r4, [r0, #0]
 80048ac:	60c4      	str	r4, [r0, #12]
 80048ae:	69eb      	ldr	r3, [r5, #28]
 80048b0:	6819      	ldr	r1, [r3, #0]
 80048b2:	b151      	cbz	r1, 80048ca <_dtoa_r+0x52>
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	2301      	movs	r3, #1
 80048b8:	4093      	lsls	r3, r2
 80048ba:	604a      	str	r2, [r1, #4]
 80048bc:	608b      	str	r3, [r1, #8]
 80048be:	4628      	mov	r0, r5
 80048c0:	f000 fefa 	bl	80056b8 <_Bfree>
 80048c4:	2200      	movs	r2, #0
 80048c6:	69eb      	ldr	r3, [r5, #28]
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	1e3b      	subs	r3, r7, #0
 80048cc:	bfaf      	iteee	ge
 80048ce:	2300      	movge	r3, #0
 80048d0:	2201      	movlt	r2, #1
 80048d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80048d6:	9305      	strlt	r3, [sp, #20]
 80048d8:	bfa8      	it	ge
 80048da:	f8c8 3000 	strge.w	r3, [r8]
 80048de:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80048e2:	4b9d      	ldr	r3, [pc, #628]	; (8004b58 <_dtoa_r+0x2e0>)
 80048e4:	bfb8      	it	lt
 80048e6:	f8c8 2000 	strlt.w	r2, [r8]
 80048ea:	ea33 0309 	bics.w	r3, r3, r9
 80048ee:	d119      	bne.n	8004924 <_dtoa_r+0xac>
 80048f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80048f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80048f6:	6013      	str	r3, [r2, #0]
 80048f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80048fc:	4333      	orrs	r3, r6
 80048fe:	f000 8589 	beq.w	8005414 <_dtoa_r+0xb9c>
 8004902:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004904:	b953      	cbnz	r3, 800491c <_dtoa_r+0xa4>
 8004906:	4b95      	ldr	r3, [pc, #596]	; (8004b5c <_dtoa_r+0x2e4>)
 8004908:	e023      	b.n	8004952 <_dtoa_r+0xda>
 800490a:	4b95      	ldr	r3, [pc, #596]	; (8004b60 <_dtoa_r+0x2e8>)
 800490c:	9303      	str	r3, [sp, #12]
 800490e:	3308      	adds	r3, #8
 8004910:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004912:	6013      	str	r3, [r2, #0]
 8004914:	9803      	ldr	r0, [sp, #12]
 8004916:	b019      	add	sp, #100	; 0x64
 8004918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800491c:	4b8f      	ldr	r3, [pc, #572]	; (8004b5c <_dtoa_r+0x2e4>)
 800491e:	9303      	str	r3, [sp, #12]
 8004920:	3303      	adds	r3, #3
 8004922:	e7f5      	b.n	8004910 <_dtoa_r+0x98>
 8004924:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004928:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800492c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004930:	2200      	movs	r2, #0
 8004932:	2300      	movs	r3, #0
 8004934:	f7fc f838 	bl	80009a8 <__aeabi_dcmpeq>
 8004938:	4680      	mov	r8, r0
 800493a:	b160      	cbz	r0, 8004956 <_dtoa_r+0xde>
 800493c:	2301      	movs	r3, #1
 800493e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 8562 	beq.w	800540e <_dtoa_r+0xb96>
 800494a:	4b86      	ldr	r3, [pc, #536]	; (8004b64 <_dtoa_r+0x2ec>)
 800494c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800494e:	6013      	str	r3, [r2, #0]
 8004950:	3b01      	subs	r3, #1
 8004952:	9303      	str	r3, [sp, #12]
 8004954:	e7de      	b.n	8004914 <_dtoa_r+0x9c>
 8004956:	ab16      	add	r3, sp, #88	; 0x58
 8004958:	9301      	str	r3, [sp, #4]
 800495a:	ab17      	add	r3, sp, #92	; 0x5c
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	4628      	mov	r0, r5
 8004960:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004964:	f001 fa3c 	bl	8005de0 <__d2b>
 8004968:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800496c:	4682      	mov	sl, r0
 800496e:	2c00      	cmp	r4, #0
 8004970:	d07e      	beq.n	8004a70 <_dtoa_r+0x1f8>
 8004972:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004978:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800497c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004980:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004984:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004988:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800498c:	4619      	mov	r1, r3
 800498e:	2200      	movs	r2, #0
 8004990:	4b75      	ldr	r3, [pc, #468]	; (8004b68 <_dtoa_r+0x2f0>)
 8004992:	f7fb fbe9 	bl	8000168 <__aeabi_dsub>
 8004996:	a368      	add	r3, pc, #416	; (adr r3, 8004b38 <_dtoa_r+0x2c0>)
 8004998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499c:	f7fb fd9c 	bl	80004d8 <__aeabi_dmul>
 80049a0:	a367      	add	r3, pc, #412	; (adr r3, 8004b40 <_dtoa_r+0x2c8>)
 80049a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a6:	f7fb fbe1 	bl	800016c <__adddf3>
 80049aa:	4606      	mov	r6, r0
 80049ac:	4620      	mov	r0, r4
 80049ae:	460f      	mov	r7, r1
 80049b0:	f7fb fd28 	bl	8000404 <__aeabi_i2d>
 80049b4:	a364      	add	r3, pc, #400	; (adr r3, 8004b48 <_dtoa_r+0x2d0>)
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	f7fb fd8d 	bl	80004d8 <__aeabi_dmul>
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	4630      	mov	r0, r6
 80049c4:	4639      	mov	r1, r7
 80049c6:	f7fb fbd1 	bl	800016c <__adddf3>
 80049ca:	4606      	mov	r6, r0
 80049cc:	460f      	mov	r7, r1
 80049ce:	f7fc f833 	bl	8000a38 <__aeabi_d2iz>
 80049d2:	2200      	movs	r2, #0
 80049d4:	4683      	mov	fp, r0
 80049d6:	2300      	movs	r3, #0
 80049d8:	4630      	mov	r0, r6
 80049da:	4639      	mov	r1, r7
 80049dc:	f7fb ffee 	bl	80009bc <__aeabi_dcmplt>
 80049e0:	b148      	cbz	r0, 80049f6 <_dtoa_r+0x17e>
 80049e2:	4658      	mov	r0, fp
 80049e4:	f7fb fd0e 	bl	8000404 <__aeabi_i2d>
 80049e8:	4632      	mov	r2, r6
 80049ea:	463b      	mov	r3, r7
 80049ec:	f7fb ffdc 	bl	80009a8 <__aeabi_dcmpeq>
 80049f0:	b908      	cbnz	r0, 80049f6 <_dtoa_r+0x17e>
 80049f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80049f6:	f1bb 0f16 	cmp.w	fp, #22
 80049fa:	d857      	bhi.n	8004aac <_dtoa_r+0x234>
 80049fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a00:	4b5a      	ldr	r3, [pc, #360]	; (8004b6c <_dtoa_r+0x2f4>)
 8004a02:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0a:	f7fb ffd7 	bl	80009bc <__aeabi_dcmplt>
 8004a0e:	2800      	cmp	r0, #0
 8004a10:	d04e      	beq.n	8004ab0 <_dtoa_r+0x238>
 8004a12:	2300      	movs	r3, #0
 8004a14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a18:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a1c:	1b1b      	subs	r3, r3, r4
 8004a1e:	1e5a      	subs	r2, r3, #1
 8004a20:	bf46      	itte	mi
 8004a22:	f1c3 0901 	rsbmi	r9, r3, #1
 8004a26:	2300      	movmi	r3, #0
 8004a28:	f04f 0900 	movpl.w	r9, #0
 8004a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8004a2e:	bf48      	it	mi
 8004a30:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004a32:	f1bb 0f00 	cmp.w	fp, #0
 8004a36:	db3d      	blt.n	8004ab4 <_dtoa_r+0x23c>
 8004a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a3a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8004a3e:	445b      	add	r3, fp
 8004a40:	9309      	str	r3, [sp, #36]	; 0x24
 8004a42:	2300      	movs	r3, #0
 8004a44:	930a      	str	r3, [sp, #40]	; 0x28
 8004a46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a48:	2b09      	cmp	r3, #9
 8004a4a:	d867      	bhi.n	8004b1c <_dtoa_r+0x2a4>
 8004a4c:	2b05      	cmp	r3, #5
 8004a4e:	bfc4      	itt	gt
 8004a50:	3b04      	subgt	r3, #4
 8004a52:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004a54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a56:	bfc8      	it	gt
 8004a58:	2400      	movgt	r4, #0
 8004a5a:	f1a3 0302 	sub.w	r3, r3, #2
 8004a5e:	bfd8      	it	le
 8004a60:	2401      	movle	r4, #1
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	f200 8086 	bhi.w	8004b74 <_dtoa_r+0x2fc>
 8004a68:	e8df f003 	tbb	[pc, r3]
 8004a6c:	5637392c 	.word	0x5637392c
 8004a70:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004a74:	441c      	add	r4, r3
 8004a76:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004a7a:	2b20      	cmp	r3, #32
 8004a7c:	bfc1      	itttt	gt
 8004a7e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004a82:	fa09 f903 	lslgt.w	r9, r9, r3
 8004a86:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8004a8a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004a8e:	bfd6      	itet	le
 8004a90:	f1c3 0320 	rsble	r3, r3, #32
 8004a94:	ea49 0003 	orrgt.w	r0, r9, r3
 8004a98:	fa06 f003 	lslle.w	r0, r6, r3
 8004a9c:	f7fb fca2 	bl	80003e4 <__aeabi_ui2d>
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004aa6:	3c01      	subs	r4, #1
 8004aa8:	9213      	str	r2, [sp, #76]	; 0x4c
 8004aaa:	e76f      	b.n	800498c <_dtoa_r+0x114>
 8004aac:	2301      	movs	r3, #1
 8004aae:	e7b3      	b.n	8004a18 <_dtoa_r+0x1a0>
 8004ab0:	900f      	str	r0, [sp, #60]	; 0x3c
 8004ab2:	e7b2      	b.n	8004a1a <_dtoa_r+0x1a2>
 8004ab4:	f1cb 0300 	rsb	r3, fp, #0
 8004ab8:	930a      	str	r3, [sp, #40]	; 0x28
 8004aba:	2300      	movs	r3, #0
 8004abc:	eba9 090b 	sub.w	r9, r9, fp
 8004ac0:	930e      	str	r3, [sp, #56]	; 0x38
 8004ac2:	e7c0      	b.n	8004a46 <_dtoa_r+0x1ce>
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ac8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	dc55      	bgt.n	8004b7a <_dtoa_r+0x302>
 8004ace:	2301      	movs	r3, #1
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	9306      	str	r3, [sp, #24]
 8004ad4:	9308      	str	r3, [sp, #32]
 8004ad6:	9223      	str	r2, [sp, #140]	; 0x8c
 8004ad8:	e00b      	b.n	8004af2 <_dtoa_r+0x27a>
 8004ada:	2301      	movs	r3, #1
 8004adc:	e7f3      	b.n	8004ac6 <_dtoa_r+0x24e>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ae2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ae4:	445b      	add	r3, fp
 8004ae6:	9306      	str	r3, [sp, #24]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	9308      	str	r3, [sp, #32]
 8004aee:	bfb8      	it	lt
 8004af0:	2301      	movlt	r3, #1
 8004af2:	2100      	movs	r1, #0
 8004af4:	2204      	movs	r2, #4
 8004af6:	69e8      	ldr	r0, [r5, #28]
 8004af8:	f102 0614 	add.w	r6, r2, #20
 8004afc:	429e      	cmp	r6, r3
 8004afe:	d940      	bls.n	8004b82 <_dtoa_r+0x30a>
 8004b00:	6041      	str	r1, [r0, #4]
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 fd98 	bl	8005638 <_Balloc>
 8004b08:	9003      	str	r0, [sp, #12]
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	d13c      	bne.n	8004b88 <_dtoa_r+0x310>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	f240 11af 	movw	r1, #431	; 0x1af
 8004b14:	4b16      	ldr	r3, [pc, #88]	; (8004b70 <_dtoa_r+0x2f8>)
 8004b16:	e6c3      	b.n	80048a0 <_dtoa_r+0x28>
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e7e1      	b.n	8004ae0 <_dtoa_r+0x268>
 8004b1c:	2401      	movs	r4, #1
 8004b1e:	2300      	movs	r3, #0
 8004b20:	940b      	str	r4, [sp, #44]	; 0x2c
 8004b22:	9322      	str	r3, [sp, #136]	; 0x88
 8004b24:	f04f 33ff 	mov.w	r3, #4294967295
 8004b28:	2200      	movs	r2, #0
 8004b2a:	9306      	str	r3, [sp, #24]
 8004b2c:	9308      	str	r3, [sp, #32]
 8004b2e:	2312      	movs	r3, #18
 8004b30:	e7d1      	b.n	8004ad6 <_dtoa_r+0x25e>
 8004b32:	bf00      	nop
 8004b34:	f3af 8000 	nop.w
 8004b38:	636f4361 	.word	0x636f4361
 8004b3c:	3fd287a7 	.word	0x3fd287a7
 8004b40:	8b60c8b3 	.word	0x8b60c8b3
 8004b44:	3fc68a28 	.word	0x3fc68a28
 8004b48:	509f79fb 	.word	0x509f79fb
 8004b4c:	3fd34413 	.word	0x3fd34413
 8004b50:	08007f10 	.word	0x08007f10
 8004b54:	08007f27 	.word	0x08007f27
 8004b58:	7ff00000 	.word	0x7ff00000
 8004b5c:	08007f0c 	.word	0x08007f0c
 8004b60:	08007f03 	.word	0x08007f03
 8004b64:	08007edb 	.word	0x08007edb
 8004b68:	3ff80000 	.word	0x3ff80000
 8004b6c:	08008018 	.word	0x08008018
 8004b70:	08007f7f 	.word	0x08007f7f
 8004b74:	2301      	movs	r3, #1
 8004b76:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b78:	e7d4      	b.n	8004b24 <_dtoa_r+0x2ac>
 8004b7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b7c:	9306      	str	r3, [sp, #24]
 8004b7e:	9308      	str	r3, [sp, #32]
 8004b80:	e7b7      	b.n	8004af2 <_dtoa_r+0x27a>
 8004b82:	3101      	adds	r1, #1
 8004b84:	0052      	lsls	r2, r2, #1
 8004b86:	e7b7      	b.n	8004af8 <_dtoa_r+0x280>
 8004b88:	69eb      	ldr	r3, [r5, #28]
 8004b8a:	9a03      	ldr	r2, [sp, #12]
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	9b08      	ldr	r3, [sp, #32]
 8004b90:	2b0e      	cmp	r3, #14
 8004b92:	f200 80a8 	bhi.w	8004ce6 <_dtoa_r+0x46e>
 8004b96:	2c00      	cmp	r4, #0
 8004b98:	f000 80a5 	beq.w	8004ce6 <_dtoa_r+0x46e>
 8004b9c:	f1bb 0f00 	cmp.w	fp, #0
 8004ba0:	dd34      	ble.n	8004c0c <_dtoa_r+0x394>
 8004ba2:	4b9a      	ldr	r3, [pc, #616]	; (8004e0c <_dtoa_r+0x594>)
 8004ba4:	f00b 020f 	and.w	r2, fp, #15
 8004ba8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004bb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bb4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004bb8:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004bbc:	d016      	beq.n	8004bec <_dtoa_r+0x374>
 8004bbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004bc2:	4b93      	ldr	r3, [pc, #588]	; (8004e10 <_dtoa_r+0x598>)
 8004bc4:	2703      	movs	r7, #3
 8004bc6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004bca:	f7fb fdaf 	bl	800072c <__aeabi_ddiv>
 8004bce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bd2:	f004 040f 	and.w	r4, r4, #15
 8004bd6:	4e8e      	ldr	r6, [pc, #568]	; (8004e10 <_dtoa_r+0x598>)
 8004bd8:	b954      	cbnz	r4, 8004bf0 <_dtoa_r+0x378>
 8004bda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004be2:	f7fb fda3 	bl	800072c <__aeabi_ddiv>
 8004be6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bea:	e029      	b.n	8004c40 <_dtoa_r+0x3c8>
 8004bec:	2702      	movs	r7, #2
 8004bee:	e7f2      	b.n	8004bd6 <_dtoa_r+0x35e>
 8004bf0:	07e1      	lsls	r1, r4, #31
 8004bf2:	d508      	bpl.n	8004c06 <_dtoa_r+0x38e>
 8004bf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004bf8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004bfc:	f7fb fc6c 	bl	80004d8 <__aeabi_dmul>
 8004c00:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c04:	3701      	adds	r7, #1
 8004c06:	1064      	asrs	r4, r4, #1
 8004c08:	3608      	adds	r6, #8
 8004c0a:	e7e5      	b.n	8004bd8 <_dtoa_r+0x360>
 8004c0c:	f000 80a5 	beq.w	8004d5a <_dtoa_r+0x4e2>
 8004c10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c14:	f1cb 0400 	rsb	r4, fp, #0
 8004c18:	4b7c      	ldr	r3, [pc, #496]	; (8004e0c <_dtoa_r+0x594>)
 8004c1a:	f004 020f 	and.w	r2, r4, #15
 8004c1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c26:	f7fb fc57 	bl	80004d8 <__aeabi_dmul>
 8004c2a:	2702      	movs	r7, #2
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c32:	4e77      	ldr	r6, [pc, #476]	; (8004e10 <_dtoa_r+0x598>)
 8004c34:	1124      	asrs	r4, r4, #4
 8004c36:	2c00      	cmp	r4, #0
 8004c38:	f040 8084 	bne.w	8004d44 <_dtoa_r+0x4cc>
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1d2      	bne.n	8004be6 <_dtoa_r+0x36e>
 8004c40:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c44:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 8087 	beq.w	8004d5e <_dtoa_r+0x4e6>
 8004c50:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c54:	2200      	movs	r2, #0
 8004c56:	4b6f      	ldr	r3, [pc, #444]	; (8004e14 <_dtoa_r+0x59c>)
 8004c58:	f7fb feb0 	bl	80009bc <__aeabi_dcmplt>
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	d07e      	beq.n	8004d5e <_dtoa_r+0x4e6>
 8004c60:	9b08      	ldr	r3, [sp, #32]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d07b      	beq.n	8004d5e <_dtoa_r+0x4e6>
 8004c66:	9b06      	ldr	r3, [sp, #24]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	dd38      	ble.n	8004cde <_dtoa_r+0x466>
 8004c6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c70:	2200      	movs	r2, #0
 8004c72:	4b69      	ldr	r3, [pc, #420]	; (8004e18 <_dtoa_r+0x5a0>)
 8004c74:	f7fb fc30 	bl	80004d8 <__aeabi_dmul>
 8004c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c7c:	9c06      	ldr	r4, [sp, #24]
 8004c7e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8004c82:	3701      	adds	r7, #1
 8004c84:	4638      	mov	r0, r7
 8004c86:	f7fb fbbd 	bl	8000404 <__aeabi_i2d>
 8004c8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c8e:	f7fb fc23 	bl	80004d8 <__aeabi_dmul>
 8004c92:	2200      	movs	r2, #0
 8004c94:	4b61      	ldr	r3, [pc, #388]	; (8004e1c <_dtoa_r+0x5a4>)
 8004c96:	f7fb fa69 	bl	800016c <__adddf3>
 8004c9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004c9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ca2:	9611      	str	r6, [sp, #68]	; 0x44
 8004ca4:	2c00      	cmp	r4, #0
 8004ca6:	d15d      	bne.n	8004d64 <_dtoa_r+0x4ec>
 8004ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cac:	2200      	movs	r2, #0
 8004cae:	4b5c      	ldr	r3, [pc, #368]	; (8004e20 <_dtoa_r+0x5a8>)
 8004cb0:	f7fb fa5a 	bl	8000168 <__aeabi_dsub>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004cbc:	4633      	mov	r3, r6
 8004cbe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cc0:	f7fb fe9a 	bl	80009f8 <__aeabi_dcmpgt>
 8004cc4:	2800      	cmp	r0, #0
 8004cc6:	f040 8295 	bne.w	80051f4 <_dtoa_r+0x97c>
 8004cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cd0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004cd4:	f7fb fe72 	bl	80009bc <__aeabi_dcmplt>
 8004cd8:	2800      	cmp	r0, #0
 8004cda:	f040 8289 	bne.w	80051f0 <_dtoa_r+0x978>
 8004cde:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004ce2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ce6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f2c0 8151 	blt.w	8004f90 <_dtoa_r+0x718>
 8004cee:	f1bb 0f0e 	cmp.w	fp, #14
 8004cf2:	f300 814d 	bgt.w	8004f90 <_dtoa_r+0x718>
 8004cf6:	4b45      	ldr	r3, [pc, #276]	; (8004e0c <_dtoa_r+0x594>)
 8004cf8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004cfc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d00:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004d04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f280 80da 	bge.w	8004ec0 <_dtoa_r+0x648>
 8004d0c:	9b08      	ldr	r3, [sp, #32]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f300 80d6 	bgt.w	8004ec0 <_dtoa_r+0x648>
 8004d14:	f040 826b 	bne.w	80051ee <_dtoa_r+0x976>
 8004d18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	4b40      	ldr	r3, [pc, #256]	; (8004e20 <_dtoa_r+0x5a8>)
 8004d20:	f7fb fbda 	bl	80004d8 <__aeabi_dmul>
 8004d24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d28:	f7fb fe5c 	bl	80009e4 <__aeabi_dcmpge>
 8004d2c:	9c08      	ldr	r4, [sp, #32]
 8004d2e:	4626      	mov	r6, r4
 8004d30:	2800      	cmp	r0, #0
 8004d32:	f040 8241 	bne.w	80051b8 <_dtoa_r+0x940>
 8004d36:	2331      	movs	r3, #49	; 0x31
 8004d38:	9f03      	ldr	r7, [sp, #12]
 8004d3a:	f10b 0b01 	add.w	fp, fp, #1
 8004d3e:	f807 3b01 	strb.w	r3, [r7], #1
 8004d42:	e23d      	b.n	80051c0 <_dtoa_r+0x948>
 8004d44:	07e2      	lsls	r2, r4, #31
 8004d46:	d505      	bpl.n	8004d54 <_dtoa_r+0x4dc>
 8004d48:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004d4c:	f7fb fbc4 	bl	80004d8 <__aeabi_dmul>
 8004d50:	2301      	movs	r3, #1
 8004d52:	3701      	adds	r7, #1
 8004d54:	1064      	asrs	r4, r4, #1
 8004d56:	3608      	adds	r6, #8
 8004d58:	e76d      	b.n	8004c36 <_dtoa_r+0x3be>
 8004d5a:	2702      	movs	r7, #2
 8004d5c:	e770      	b.n	8004c40 <_dtoa_r+0x3c8>
 8004d5e:	46d8      	mov	r8, fp
 8004d60:	9c08      	ldr	r4, [sp, #32]
 8004d62:	e78f      	b.n	8004c84 <_dtoa_r+0x40c>
 8004d64:	9903      	ldr	r1, [sp, #12]
 8004d66:	4b29      	ldr	r3, [pc, #164]	; (8004e0c <_dtoa_r+0x594>)
 8004d68:	4421      	add	r1, r4
 8004d6a:	9112      	str	r1, [sp, #72]	; 0x48
 8004d6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d6e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004d72:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004d76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d7a:	2900      	cmp	r1, #0
 8004d7c:	d054      	beq.n	8004e28 <_dtoa_r+0x5b0>
 8004d7e:	2000      	movs	r0, #0
 8004d80:	4928      	ldr	r1, [pc, #160]	; (8004e24 <_dtoa_r+0x5ac>)
 8004d82:	f7fb fcd3 	bl	800072c <__aeabi_ddiv>
 8004d86:	463b      	mov	r3, r7
 8004d88:	4632      	mov	r2, r6
 8004d8a:	f7fb f9ed 	bl	8000168 <__aeabi_dsub>
 8004d8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d92:	9f03      	ldr	r7, [sp, #12]
 8004d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d98:	f7fb fe4e 	bl	8000a38 <__aeabi_d2iz>
 8004d9c:	4604      	mov	r4, r0
 8004d9e:	f7fb fb31 	bl	8000404 <__aeabi_i2d>
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004daa:	f7fb f9dd 	bl	8000168 <__aeabi_dsub>
 8004dae:	4602      	mov	r2, r0
 8004db0:	460b      	mov	r3, r1
 8004db2:	3430      	adds	r4, #48	; 0x30
 8004db4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004db8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dbc:	f807 4b01 	strb.w	r4, [r7], #1
 8004dc0:	f7fb fdfc 	bl	80009bc <__aeabi_dcmplt>
 8004dc4:	2800      	cmp	r0, #0
 8004dc6:	d173      	bne.n	8004eb0 <_dtoa_r+0x638>
 8004dc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dcc:	2000      	movs	r0, #0
 8004dce:	4911      	ldr	r1, [pc, #68]	; (8004e14 <_dtoa_r+0x59c>)
 8004dd0:	f7fb f9ca 	bl	8000168 <__aeabi_dsub>
 8004dd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dd8:	f7fb fdf0 	bl	80009bc <__aeabi_dcmplt>
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	f040 80b6 	bne.w	8004f4e <_dtoa_r+0x6d6>
 8004de2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004de4:	429f      	cmp	r7, r3
 8004de6:	f43f af7a 	beq.w	8004cde <_dtoa_r+0x466>
 8004dea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004dee:	2200      	movs	r2, #0
 8004df0:	4b09      	ldr	r3, [pc, #36]	; (8004e18 <_dtoa_r+0x5a0>)
 8004df2:	f7fb fb71 	bl	80004d8 <__aeabi_dmul>
 8004df6:	2200      	movs	r2, #0
 8004df8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e00:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <_dtoa_r+0x5a0>)
 8004e02:	f7fb fb69 	bl	80004d8 <__aeabi_dmul>
 8004e06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e0a:	e7c3      	b.n	8004d94 <_dtoa_r+0x51c>
 8004e0c:	08008018 	.word	0x08008018
 8004e10:	08007ff0 	.word	0x08007ff0
 8004e14:	3ff00000 	.word	0x3ff00000
 8004e18:	40240000 	.word	0x40240000
 8004e1c:	401c0000 	.word	0x401c0000
 8004e20:	40140000 	.word	0x40140000
 8004e24:	3fe00000 	.word	0x3fe00000
 8004e28:	4630      	mov	r0, r6
 8004e2a:	4639      	mov	r1, r7
 8004e2c:	f7fb fb54 	bl	80004d8 <__aeabi_dmul>
 8004e30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e32:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e36:	9c03      	ldr	r4, [sp, #12]
 8004e38:	9314      	str	r3, [sp, #80]	; 0x50
 8004e3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e3e:	f7fb fdfb 	bl	8000a38 <__aeabi_d2iz>
 8004e42:	9015      	str	r0, [sp, #84]	; 0x54
 8004e44:	f7fb fade 	bl	8000404 <__aeabi_i2d>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e50:	f7fb f98a 	bl	8000168 <__aeabi_dsub>
 8004e54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e56:	4606      	mov	r6, r0
 8004e58:	3330      	adds	r3, #48	; 0x30
 8004e5a:	f804 3b01 	strb.w	r3, [r4], #1
 8004e5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e60:	460f      	mov	r7, r1
 8004e62:	429c      	cmp	r4, r3
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	d124      	bne.n	8004eb4 <_dtoa_r+0x63c>
 8004e6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e6e:	4baf      	ldr	r3, [pc, #700]	; (800512c <_dtoa_r+0x8b4>)
 8004e70:	f7fb f97c 	bl	800016c <__adddf3>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4630      	mov	r0, r6
 8004e7a:	4639      	mov	r1, r7
 8004e7c:	f7fb fdbc 	bl	80009f8 <__aeabi_dcmpgt>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d163      	bne.n	8004f4c <_dtoa_r+0x6d4>
 8004e84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e88:	2000      	movs	r0, #0
 8004e8a:	49a8      	ldr	r1, [pc, #672]	; (800512c <_dtoa_r+0x8b4>)
 8004e8c:	f7fb f96c 	bl	8000168 <__aeabi_dsub>
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4630      	mov	r0, r6
 8004e96:	4639      	mov	r1, r7
 8004e98:	f7fb fd90 	bl	80009bc <__aeabi_dcmplt>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f43f af1e 	beq.w	8004cde <_dtoa_r+0x466>
 8004ea2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004ea4:	1e7b      	subs	r3, r7, #1
 8004ea6:	9314      	str	r3, [sp, #80]	; 0x50
 8004ea8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004eac:	2b30      	cmp	r3, #48	; 0x30
 8004eae:	d0f8      	beq.n	8004ea2 <_dtoa_r+0x62a>
 8004eb0:	46c3      	mov	fp, r8
 8004eb2:	e03b      	b.n	8004f2c <_dtoa_r+0x6b4>
 8004eb4:	4b9e      	ldr	r3, [pc, #632]	; (8005130 <_dtoa_r+0x8b8>)
 8004eb6:	f7fb fb0f 	bl	80004d8 <__aeabi_dmul>
 8004eba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ebe:	e7bc      	b.n	8004e3a <_dtoa_r+0x5c2>
 8004ec0:	9f03      	ldr	r7, [sp, #12]
 8004ec2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004ec6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004eca:	4640      	mov	r0, r8
 8004ecc:	4649      	mov	r1, r9
 8004ece:	f7fb fc2d 	bl	800072c <__aeabi_ddiv>
 8004ed2:	f7fb fdb1 	bl	8000a38 <__aeabi_d2iz>
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	f7fb fa94 	bl	8000404 <__aeabi_i2d>
 8004edc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ee0:	f7fb fafa 	bl	80004d8 <__aeabi_dmul>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4640      	mov	r0, r8
 8004eea:	4649      	mov	r1, r9
 8004eec:	f7fb f93c 	bl	8000168 <__aeabi_dsub>
 8004ef0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004ef4:	f807 6b01 	strb.w	r6, [r7], #1
 8004ef8:	9e03      	ldr	r6, [sp, #12]
 8004efa:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004efe:	1bbe      	subs	r6, r7, r6
 8004f00:	45b4      	cmp	ip, r6
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	d136      	bne.n	8004f76 <_dtoa_r+0x6fe>
 8004f08:	f7fb f930 	bl	800016c <__adddf3>
 8004f0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f10:	4680      	mov	r8, r0
 8004f12:	4689      	mov	r9, r1
 8004f14:	f7fb fd70 	bl	80009f8 <__aeabi_dcmpgt>
 8004f18:	bb58      	cbnz	r0, 8004f72 <_dtoa_r+0x6fa>
 8004f1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f1e:	4640      	mov	r0, r8
 8004f20:	4649      	mov	r1, r9
 8004f22:	f7fb fd41 	bl	80009a8 <__aeabi_dcmpeq>
 8004f26:	b108      	cbz	r0, 8004f2c <_dtoa_r+0x6b4>
 8004f28:	07e3      	lsls	r3, r4, #31
 8004f2a:	d422      	bmi.n	8004f72 <_dtoa_r+0x6fa>
 8004f2c:	4651      	mov	r1, sl
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f000 fbc2 	bl	80056b8 <_Bfree>
 8004f34:	2300      	movs	r3, #0
 8004f36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004f38:	703b      	strb	r3, [r7, #0]
 8004f3a:	f10b 0301 	add.w	r3, fp, #1
 8004f3e:	6013      	str	r3, [r2, #0]
 8004f40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f43f ace6 	beq.w	8004914 <_dtoa_r+0x9c>
 8004f48:	601f      	str	r7, [r3, #0]
 8004f4a:	e4e3      	b.n	8004914 <_dtoa_r+0x9c>
 8004f4c:	4627      	mov	r7, r4
 8004f4e:	463b      	mov	r3, r7
 8004f50:	461f      	mov	r7, r3
 8004f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f56:	2a39      	cmp	r2, #57	; 0x39
 8004f58:	d107      	bne.n	8004f6a <_dtoa_r+0x6f2>
 8004f5a:	9a03      	ldr	r2, [sp, #12]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d1f7      	bne.n	8004f50 <_dtoa_r+0x6d8>
 8004f60:	2230      	movs	r2, #48	; 0x30
 8004f62:	9903      	ldr	r1, [sp, #12]
 8004f64:	f108 0801 	add.w	r8, r8, #1
 8004f68:	700a      	strb	r2, [r1, #0]
 8004f6a:	781a      	ldrb	r2, [r3, #0]
 8004f6c:	3201      	adds	r2, #1
 8004f6e:	701a      	strb	r2, [r3, #0]
 8004f70:	e79e      	b.n	8004eb0 <_dtoa_r+0x638>
 8004f72:	46d8      	mov	r8, fp
 8004f74:	e7eb      	b.n	8004f4e <_dtoa_r+0x6d6>
 8004f76:	2200      	movs	r2, #0
 8004f78:	4b6d      	ldr	r3, [pc, #436]	; (8005130 <_dtoa_r+0x8b8>)
 8004f7a:	f7fb faad 	bl	80004d8 <__aeabi_dmul>
 8004f7e:	2200      	movs	r2, #0
 8004f80:	2300      	movs	r3, #0
 8004f82:	4680      	mov	r8, r0
 8004f84:	4689      	mov	r9, r1
 8004f86:	f7fb fd0f 	bl	80009a8 <__aeabi_dcmpeq>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	d09b      	beq.n	8004ec6 <_dtoa_r+0x64e>
 8004f8e:	e7cd      	b.n	8004f2c <_dtoa_r+0x6b4>
 8004f90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f92:	2a00      	cmp	r2, #0
 8004f94:	f000 80c4 	beq.w	8005120 <_dtoa_r+0x8a8>
 8004f98:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004f9a:	2a01      	cmp	r2, #1
 8004f9c:	f300 80a8 	bgt.w	80050f0 <_dtoa_r+0x878>
 8004fa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004fa2:	2a00      	cmp	r2, #0
 8004fa4:	f000 80a0 	beq.w	80050e8 <_dtoa_r+0x870>
 8004fa8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004fac:	464f      	mov	r7, r9
 8004fae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	441a      	add	r2, r3
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	4499      	add	r9, r3
 8004fba:	9209      	str	r2, [sp, #36]	; 0x24
 8004fbc:	f000 fc7c 	bl	80058b8 <__i2b>
 8004fc0:	4606      	mov	r6, r0
 8004fc2:	b15f      	cbz	r7, 8004fdc <_dtoa_r+0x764>
 8004fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	dd08      	ble.n	8004fdc <_dtoa_r+0x764>
 8004fca:	42bb      	cmp	r3, r7
 8004fcc:	bfa8      	it	ge
 8004fce:	463b      	movge	r3, r7
 8004fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fd2:	eba9 0903 	sub.w	r9, r9, r3
 8004fd6:	1aff      	subs	r7, r7, r3
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	9309      	str	r3, [sp, #36]	; 0x24
 8004fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fde:	b1f3      	cbz	r3, 800501e <_dtoa_r+0x7a6>
 8004fe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 80a0 	beq.w	8005128 <_dtoa_r+0x8b0>
 8004fe8:	2c00      	cmp	r4, #0
 8004fea:	dd10      	ble.n	800500e <_dtoa_r+0x796>
 8004fec:	4631      	mov	r1, r6
 8004fee:	4622      	mov	r2, r4
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	f000 fd1f 	bl	8005a34 <__pow5mult>
 8004ff6:	4652      	mov	r2, sl
 8004ff8:	4601      	mov	r1, r0
 8004ffa:	4606      	mov	r6, r0
 8004ffc:	4628      	mov	r0, r5
 8004ffe:	f000 fc71 	bl	80058e4 <__multiply>
 8005002:	4680      	mov	r8, r0
 8005004:	4651      	mov	r1, sl
 8005006:	4628      	mov	r0, r5
 8005008:	f000 fb56 	bl	80056b8 <_Bfree>
 800500c:	46c2      	mov	sl, r8
 800500e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005010:	1b1a      	subs	r2, r3, r4
 8005012:	d004      	beq.n	800501e <_dtoa_r+0x7a6>
 8005014:	4651      	mov	r1, sl
 8005016:	4628      	mov	r0, r5
 8005018:	f000 fd0c 	bl	8005a34 <__pow5mult>
 800501c:	4682      	mov	sl, r0
 800501e:	2101      	movs	r1, #1
 8005020:	4628      	mov	r0, r5
 8005022:	f000 fc49 	bl	80058b8 <__i2b>
 8005026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005028:	4604      	mov	r4, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	f340 8082 	ble.w	8005134 <_dtoa_r+0x8bc>
 8005030:	461a      	mov	r2, r3
 8005032:	4601      	mov	r1, r0
 8005034:	4628      	mov	r0, r5
 8005036:	f000 fcfd 	bl	8005a34 <__pow5mult>
 800503a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800503c:	4604      	mov	r4, r0
 800503e:	2b01      	cmp	r3, #1
 8005040:	dd7b      	ble.n	800513a <_dtoa_r+0x8c2>
 8005042:	f04f 0800 	mov.w	r8, #0
 8005046:	6923      	ldr	r3, [r4, #16]
 8005048:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800504c:	6918      	ldr	r0, [r3, #16]
 800504e:	f000 fbe5 	bl	800581c <__hi0bits>
 8005052:	f1c0 0020 	rsb	r0, r0, #32
 8005056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005058:	4418      	add	r0, r3
 800505a:	f010 001f 	ands.w	r0, r0, #31
 800505e:	f000 8092 	beq.w	8005186 <_dtoa_r+0x90e>
 8005062:	f1c0 0320 	rsb	r3, r0, #32
 8005066:	2b04      	cmp	r3, #4
 8005068:	f340 8085 	ble.w	8005176 <_dtoa_r+0x8fe>
 800506c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800506e:	f1c0 001c 	rsb	r0, r0, #28
 8005072:	4403      	add	r3, r0
 8005074:	4481      	add	r9, r0
 8005076:	4407      	add	r7, r0
 8005078:	9309      	str	r3, [sp, #36]	; 0x24
 800507a:	f1b9 0f00 	cmp.w	r9, #0
 800507e:	dd05      	ble.n	800508c <_dtoa_r+0x814>
 8005080:	4651      	mov	r1, sl
 8005082:	464a      	mov	r2, r9
 8005084:	4628      	mov	r0, r5
 8005086:	f000 fd2f 	bl	8005ae8 <__lshift>
 800508a:	4682      	mov	sl, r0
 800508c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800508e:	2b00      	cmp	r3, #0
 8005090:	dd05      	ble.n	800509e <_dtoa_r+0x826>
 8005092:	4621      	mov	r1, r4
 8005094:	461a      	mov	r2, r3
 8005096:	4628      	mov	r0, r5
 8005098:	f000 fd26 	bl	8005ae8 <__lshift>
 800509c:	4604      	mov	r4, r0
 800509e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d072      	beq.n	800518a <_dtoa_r+0x912>
 80050a4:	4621      	mov	r1, r4
 80050a6:	4650      	mov	r0, sl
 80050a8:	f000 fd8a 	bl	8005bc0 <__mcmp>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	da6c      	bge.n	800518a <_dtoa_r+0x912>
 80050b0:	2300      	movs	r3, #0
 80050b2:	4651      	mov	r1, sl
 80050b4:	220a      	movs	r2, #10
 80050b6:	4628      	mov	r0, r5
 80050b8:	f000 fb20 	bl	80056fc <__multadd>
 80050bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050be:	4682      	mov	sl, r0
 80050c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 81ac 	beq.w	8005422 <_dtoa_r+0xbaa>
 80050ca:	2300      	movs	r3, #0
 80050cc:	4631      	mov	r1, r6
 80050ce:	220a      	movs	r2, #10
 80050d0:	4628      	mov	r0, r5
 80050d2:	f000 fb13 	bl	80056fc <__multadd>
 80050d6:	9b06      	ldr	r3, [sp, #24]
 80050d8:	4606      	mov	r6, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f300 8093 	bgt.w	8005206 <_dtoa_r+0x98e>
 80050e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	dc59      	bgt.n	800519a <_dtoa_r+0x922>
 80050e6:	e08e      	b.n	8005206 <_dtoa_r+0x98e>
 80050e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80050ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80050ee:	e75d      	b.n	8004fac <_dtoa_r+0x734>
 80050f0:	9b08      	ldr	r3, [sp, #32]
 80050f2:	1e5c      	subs	r4, r3, #1
 80050f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050f6:	42a3      	cmp	r3, r4
 80050f8:	bfbf      	itttt	lt
 80050fa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80050fc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80050fe:	1ae3      	sublt	r3, r4, r3
 8005100:	18d2      	addlt	r2, r2, r3
 8005102:	bfa8      	it	ge
 8005104:	1b1c      	subge	r4, r3, r4
 8005106:	9b08      	ldr	r3, [sp, #32]
 8005108:	bfbe      	ittt	lt
 800510a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800510c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800510e:	2400      	movlt	r4, #0
 8005110:	2b00      	cmp	r3, #0
 8005112:	bfb5      	itete	lt
 8005114:	eba9 0703 	sublt.w	r7, r9, r3
 8005118:	464f      	movge	r7, r9
 800511a:	2300      	movlt	r3, #0
 800511c:	9b08      	ldrge	r3, [sp, #32]
 800511e:	e747      	b.n	8004fb0 <_dtoa_r+0x738>
 8005120:	464f      	mov	r7, r9
 8005122:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005124:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005126:	e74c      	b.n	8004fc2 <_dtoa_r+0x74a>
 8005128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800512a:	e773      	b.n	8005014 <_dtoa_r+0x79c>
 800512c:	3fe00000 	.word	0x3fe00000
 8005130:	40240000 	.word	0x40240000
 8005134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005136:	2b01      	cmp	r3, #1
 8005138:	dc18      	bgt.n	800516c <_dtoa_r+0x8f4>
 800513a:	9b04      	ldr	r3, [sp, #16]
 800513c:	b9b3      	cbnz	r3, 800516c <_dtoa_r+0x8f4>
 800513e:	9b05      	ldr	r3, [sp, #20]
 8005140:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005144:	b993      	cbnz	r3, 800516c <_dtoa_r+0x8f4>
 8005146:	9b05      	ldr	r3, [sp, #20]
 8005148:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800514c:	0d1b      	lsrs	r3, r3, #20
 800514e:	051b      	lsls	r3, r3, #20
 8005150:	b17b      	cbz	r3, 8005172 <_dtoa_r+0x8fa>
 8005152:	f04f 0801 	mov.w	r8, #1
 8005156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005158:	f109 0901 	add.w	r9, r9, #1
 800515c:	3301      	adds	r3, #1
 800515e:	9309      	str	r3, [sp, #36]	; 0x24
 8005160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005162:	2b00      	cmp	r3, #0
 8005164:	f47f af6f 	bne.w	8005046 <_dtoa_r+0x7ce>
 8005168:	2001      	movs	r0, #1
 800516a:	e774      	b.n	8005056 <_dtoa_r+0x7de>
 800516c:	f04f 0800 	mov.w	r8, #0
 8005170:	e7f6      	b.n	8005160 <_dtoa_r+0x8e8>
 8005172:	4698      	mov	r8, r3
 8005174:	e7f4      	b.n	8005160 <_dtoa_r+0x8e8>
 8005176:	d080      	beq.n	800507a <_dtoa_r+0x802>
 8005178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800517a:	331c      	adds	r3, #28
 800517c:	441a      	add	r2, r3
 800517e:	4499      	add	r9, r3
 8005180:	441f      	add	r7, r3
 8005182:	9209      	str	r2, [sp, #36]	; 0x24
 8005184:	e779      	b.n	800507a <_dtoa_r+0x802>
 8005186:	4603      	mov	r3, r0
 8005188:	e7f6      	b.n	8005178 <_dtoa_r+0x900>
 800518a:	9b08      	ldr	r3, [sp, #32]
 800518c:	2b00      	cmp	r3, #0
 800518e:	dc34      	bgt.n	80051fa <_dtoa_r+0x982>
 8005190:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005192:	2b02      	cmp	r3, #2
 8005194:	dd31      	ble.n	80051fa <_dtoa_r+0x982>
 8005196:	9b08      	ldr	r3, [sp, #32]
 8005198:	9306      	str	r3, [sp, #24]
 800519a:	9b06      	ldr	r3, [sp, #24]
 800519c:	b963      	cbnz	r3, 80051b8 <_dtoa_r+0x940>
 800519e:	4621      	mov	r1, r4
 80051a0:	2205      	movs	r2, #5
 80051a2:	4628      	mov	r0, r5
 80051a4:	f000 faaa 	bl	80056fc <__multadd>
 80051a8:	4601      	mov	r1, r0
 80051aa:	4604      	mov	r4, r0
 80051ac:	4650      	mov	r0, sl
 80051ae:	f000 fd07 	bl	8005bc0 <__mcmp>
 80051b2:	2800      	cmp	r0, #0
 80051b4:	f73f adbf 	bgt.w	8004d36 <_dtoa_r+0x4be>
 80051b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051ba:	9f03      	ldr	r7, [sp, #12]
 80051bc:	ea6f 0b03 	mvn.w	fp, r3
 80051c0:	f04f 0800 	mov.w	r8, #0
 80051c4:	4621      	mov	r1, r4
 80051c6:	4628      	mov	r0, r5
 80051c8:	f000 fa76 	bl	80056b8 <_Bfree>
 80051cc:	2e00      	cmp	r6, #0
 80051ce:	f43f aead 	beq.w	8004f2c <_dtoa_r+0x6b4>
 80051d2:	f1b8 0f00 	cmp.w	r8, #0
 80051d6:	d005      	beq.n	80051e4 <_dtoa_r+0x96c>
 80051d8:	45b0      	cmp	r8, r6
 80051da:	d003      	beq.n	80051e4 <_dtoa_r+0x96c>
 80051dc:	4641      	mov	r1, r8
 80051de:	4628      	mov	r0, r5
 80051e0:	f000 fa6a 	bl	80056b8 <_Bfree>
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	f000 fa66 	bl	80056b8 <_Bfree>
 80051ec:	e69e      	b.n	8004f2c <_dtoa_r+0x6b4>
 80051ee:	2400      	movs	r4, #0
 80051f0:	4626      	mov	r6, r4
 80051f2:	e7e1      	b.n	80051b8 <_dtoa_r+0x940>
 80051f4:	46c3      	mov	fp, r8
 80051f6:	4626      	mov	r6, r4
 80051f8:	e59d      	b.n	8004d36 <_dtoa_r+0x4be>
 80051fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 80c8 	beq.w	8005392 <_dtoa_r+0xb1a>
 8005202:	9b08      	ldr	r3, [sp, #32]
 8005204:	9306      	str	r3, [sp, #24]
 8005206:	2f00      	cmp	r7, #0
 8005208:	dd05      	ble.n	8005216 <_dtoa_r+0x99e>
 800520a:	4631      	mov	r1, r6
 800520c:	463a      	mov	r2, r7
 800520e:	4628      	mov	r0, r5
 8005210:	f000 fc6a 	bl	8005ae8 <__lshift>
 8005214:	4606      	mov	r6, r0
 8005216:	f1b8 0f00 	cmp.w	r8, #0
 800521a:	d05b      	beq.n	80052d4 <_dtoa_r+0xa5c>
 800521c:	4628      	mov	r0, r5
 800521e:	6871      	ldr	r1, [r6, #4]
 8005220:	f000 fa0a 	bl	8005638 <_Balloc>
 8005224:	4607      	mov	r7, r0
 8005226:	b928      	cbnz	r0, 8005234 <_dtoa_r+0x9bc>
 8005228:	4602      	mov	r2, r0
 800522a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800522e:	4b81      	ldr	r3, [pc, #516]	; (8005434 <_dtoa_r+0xbbc>)
 8005230:	f7ff bb36 	b.w	80048a0 <_dtoa_r+0x28>
 8005234:	6932      	ldr	r2, [r6, #16]
 8005236:	f106 010c 	add.w	r1, r6, #12
 800523a:	3202      	adds	r2, #2
 800523c:	0092      	lsls	r2, r2, #2
 800523e:	300c      	adds	r0, #12
 8005240:	f001 ff72 	bl	8007128 <memcpy>
 8005244:	2201      	movs	r2, #1
 8005246:	4639      	mov	r1, r7
 8005248:	4628      	mov	r0, r5
 800524a:	f000 fc4d 	bl	8005ae8 <__lshift>
 800524e:	46b0      	mov	r8, r6
 8005250:	4606      	mov	r6, r0
 8005252:	9b03      	ldr	r3, [sp, #12]
 8005254:	9a03      	ldr	r2, [sp, #12]
 8005256:	3301      	adds	r3, #1
 8005258:	9308      	str	r3, [sp, #32]
 800525a:	9b06      	ldr	r3, [sp, #24]
 800525c:	4413      	add	r3, r2
 800525e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005260:	9b04      	ldr	r3, [sp, #16]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	930a      	str	r3, [sp, #40]	; 0x28
 8005268:	9b08      	ldr	r3, [sp, #32]
 800526a:	4621      	mov	r1, r4
 800526c:	3b01      	subs	r3, #1
 800526e:	4650      	mov	r0, sl
 8005270:	9304      	str	r3, [sp, #16]
 8005272:	f7ff fa77 	bl	8004764 <quorem>
 8005276:	4641      	mov	r1, r8
 8005278:	9006      	str	r0, [sp, #24]
 800527a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800527e:	4650      	mov	r0, sl
 8005280:	f000 fc9e 	bl	8005bc0 <__mcmp>
 8005284:	4632      	mov	r2, r6
 8005286:	9009      	str	r0, [sp, #36]	; 0x24
 8005288:	4621      	mov	r1, r4
 800528a:	4628      	mov	r0, r5
 800528c:	f000 fcb4 	bl	8005bf8 <__mdiff>
 8005290:	68c2      	ldr	r2, [r0, #12]
 8005292:	4607      	mov	r7, r0
 8005294:	bb02      	cbnz	r2, 80052d8 <_dtoa_r+0xa60>
 8005296:	4601      	mov	r1, r0
 8005298:	4650      	mov	r0, sl
 800529a:	f000 fc91 	bl	8005bc0 <__mcmp>
 800529e:	4602      	mov	r2, r0
 80052a0:	4639      	mov	r1, r7
 80052a2:	4628      	mov	r0, r5
 80052a4:	920c      	str	r2, [sp, #48]	; 0x30
 80052a6:	f000 fa07 	bl	80056b8 <_Bfree>
 80052aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052ae:	9f08      	ldr	r7, [sp, #32]
 80052b0:	ea43 0102 	orr.w	r1, r3, r2
 80052b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052b6:	4319      	orrs	r1, r3
 80052b8:	d110      	bne.n	80052dc <_dtoa_r+0xa64>
 80052ba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80052be:	d029      	beq.n	8005314 <_dtoa_r+0xa9c>
 80052c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	dd02      	ble.n	80052cc <_dtoa_r+0xa54>
 80052c6:	9b06      	ldr	r3, [sp, #24]
 80052c8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80052cc:	9b04      	ldr	r3, [sp, #16]
 80052ce:	f883 9000 	strb.w	r9, [r3]
 80052d2:	e777      	b.n	80051c4 <_dtoa_r+0x94c>
 80052d4:	4630      	mov	r0, r6
 80052d6:	e7ba      	b.n	800524e <_dtoa_r+0x9d6>
 80052d8:	2201      	movs	r2, #1
 80052da:	e7e1      	b.n	80052a0 <_dtoa_r+0xa28>
 80052dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052de:	2b00      	cmp	r3, #0
 80052e0:	db04      	blt.n	80052ec <_dtoa_r+0xa74>
 80052e2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80052e4:	430b      	orrs	r3, r1
 80052e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80052e8:	430b      	orrs	r3, r1
 80052ea:	d120      	bne.n	800532e <_dtoa_r+0xab6>
 80052ec:	2a00      	cmp	r2, #0
 80052ee:	dded      	ble.n	80052cc <_dtoa_r+0xa54>
 80052f0:	4651      	mov	r1, sl
 80052f2:	2201      	movs	r2, #1
 80052f4:	4628      	mov	r0, r5
 80052f6:	f000 fbf7 	bl	8005ae8 <__lshift>
 80052fa:	4621      	mov	r1, r4
 80052fc:	4682      	mov	sl, r0
 80052fe:	f000 fc5f 	bl	8005bc0 <__mcmp>
 8005302:	2800      	cmp	r0, #0
 8005304:	dc03      	bgt.n	800530e <_dtoa_r+0xa96>
 8005306:	d1e1      	bne.n	80052cc <_dtoa_r+0xa54>
 8005308:	f019 0f01 	tst.w	r9, #1
 800530c:	d0de      	beq.n	80052cc <_dtoa_r+0xa54>
 800530e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005312:	d1d8      	bne.n	80052c6 <_dtoa_r+0xa4e>
 8005314:	2339      	movs	r3, #57	; 0x39
 8005316:	9a04      	ldr	r2, [sp, #16]
 8005318:	7013      	strb	r3, [r2, #0]
 800531a:	463b      	mov	r3, r7
 800531c:	461f      	mov	r7, r3
 800531e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005322:	3b01      	subs	r3, #1
 8005324:	2a39      	cmp	r2, #57	; 0x39
 8005326:	d06b      	beq.n	8005400 <_dtoa_r+0xb88>
 8005328:	3201      	adds	r2, #1
 800532a:	701a      	strb	r2, [r3, #0]
 800532c:	e74a      	b.n	80051c4 <_dtoa_r+0x94c>
 800532e:	2a00      	cmp	r2, #0
 8005330:	dd07      	ble.n	8005342 <_dtoa_r+0xaca>
 8005332:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005336:	d0ed      	beq.n	8005314 <_dtoa_r+0xa9c>
 8005338:	9a04      	ldr	r2, [sp, #16]
 800533a:	f109 0301 	add.w	r3, r9, #1
 800533e:	7013      	strb	r3, [r2, #0]
 8005340:	e740      	b.n	80051c4 <_dtoa_r+0x94c>
 8005342:	9b08      	ldr	r3, [sp, #32]
 8005344:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005346:	f803 9c01 	strb.w	r9, [r3, #-1]
 800534a:	4293      	cmp	r3, r2
 800534c:	d042      	beq.n	80053d4 <_dtoa_r+0xb5c>
 800534e:	4651      	mov	r1, sl
 8005350:	2300      	movs	r3, #0
 8005352:	220a      	movs	r2, #10
 8005354:	4628      	mov	r0, r5
 8005356:	f000 f9d1 	bl	80056fc <__multadd>
 800535a:	45b0      	cmp	r8, r6
 800535c:	4682      	mov	sl, r0
 800535e:	f04f 0300 	mov.w	r3, #0
 8005362:	f04f 020a 	mov.w	r2, #10
 8005366:	4641      	mov	r1, r8
 8005368:	4628      	mov	r0, r5
 800536a:	d107      	bne.n	800537c <_dtoa_r+0xb04>
 800536c:	f000 f9c6 	bl	80056fc <__multadd>
 8005370:	4680      	mov	r8, r0
 8005372:	4606      	mov	r6, r0
 8005374:	9b08      	ldr	r3, [sp, #32]
 8005376:	3301      	adds	r3, #1
 8005378:	9308      	str	r3, [sp, #32]
 800537a:	e775      	b.n	8005268 <_dtoa_r+0x9f0>
 800537c:	f000 f9be 	bl	80056fc <__multadd>
 8005380:	4631      	mov	r1, r6
 8005382:	4680      	mov	r8, r0
 8005384:	2300      	movs	r3, #0
 8005386:	220a      	movs	r2, #10
 8005388:	4628      	mov	r0, r5
 800538a:	f000 f9b7 	bl	80056fc <__multadd>
 800538e:	4606      	mov	r6, r0
 8005390:	e7f0      	b.n	8005374 <_dtoa_r+0xafc>
 8005392:	9b08      	ldr	r3, [sp, #32]
 8005394:	9306      	str	r3, [sp, #24]
 8005396:	9f03      	ldr	r7, [sp, #12]
 8005398:	4621      	mov	r1, r4
 800539a:	4650      	mov	r0, sl
 800539c:	f7ff f9e2 	bl	8004764 <quorem>
 80053a0:	9b03      	ldr	r3, [sp, #12]
 80053a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80053a6:	f807 9b01 	strb.w	r9, [r7], #1
 80053aa:	1afa      	subs	r2, r7, r3
 80053ac:	9b06      	ldr	r3, [sp, #24]
 80053ae:	4293      	cmp	r3, r2
 80053b0:	dd07      	ble.n	80053c2 <_dtoa_r+0xb4a>
 80053b2:	4651      	mov	r1, sl
 80053b4:	2300      	movs	r3, #0
 80053b6:	220a      	movs	r2, #10
 80053b8:	4628      	mov	r0, r5
 80053ba:	f000 f99f 	bl	80056fc <__multadd>
 80053be:	4682      	mov	sl, r0
 80053c0:	e7ea      	b.n	8005398 <_dtoa_r+0xb20>
 80053c2:	9b06      	ldr	r3, [sp, #24]
 80053c4:	f04f 0800 	mov.w	r8, #0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	bfcc      	ite	gt
 80053cc:	461f      	movgt	r7, r3
 80053ce:	2701      	movle	r7, #1
 80053d0:	9b03      	ldr	r3, [sp, #12]
 80053d2:	441f      	add	r7, r3
 80053d4:	4651      	mov	r1, sl
 80053d6:	2201      	movs	r2, #1
 80053d8:	4628      	mov	r0, r5
 80053da:	f000 fb85 	bl	8005ae8 <__lshift>
 80053de:	4621      	mov	r1, r4
 80053e0:	4682      	mov	sl, r0
 80053e2:	f000 fbed 	bl	8005bc0 <__mcmp>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	dc97      	bgt.n	800531a <_dtoa_r+0xaa2>
 80053ea:	d102      	bne.n	80053f2 <_dtoa_r+0xb7a>
 80053ec:	f019 0f01 	tst.w	r9, #1
 80053f0:	d193      	bne.n	800531a <_dtoa_r+0xaa2>
 80053f2:	463b      	mov	r3, r7
 80053f4:	461f      	mov	r7, r3
 80053f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053fa:	2a30      	cmp	r2, #48	; 0x30
 80053fc:	d0fa      	beq.n	80053f4 <_dtoa_r+0xb7c>
 80053fe:	e6e1      	b.n	80051c4 <_dtoa_r+0x94c>
 8005400:	9a03      	ldr	r2, [sp, #12]
 8005402:	429a      	cmp	r2, r3
 8005404:	d18a      	bne.n	800531c <_dtoa_r+0xaa4>
 8005406:	2331      	movs	r3, #49	; 0x31
 8005408:	f10b 0b01 	add.w	fp, fp, #1
 800540c:	e797      	b.n	800533e <_dtoa_r+0xac6>
 800540e:	4b0a      	ldr	r3, [pc, #40]	; (8005438 <_dtoa_r+0xbc0>)
 8005410:	f7ff ba9f 	b.w	8004952 <_dtoa_r+0xda>
 8005414:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005416:	2b00      	cmp	r3, #0
 8005418:	f47f aa77 	bne.w	800490a <_dtoa_r+0x92>
 800541c:	4b07      	ldr	r3, [pc, #28]	; (800543c <_dtoa_r+0xbc4>)
 800541e:	f7ff ba98 	b.w	8004952 <_dtoa_r+0xda>
 8005422:	9b06      	ldr	r3, [sp, #24]
 8005424:	2b00      	cmp	r3, #0
 8005426:	dcb6      	bgt.n	8005396 <_dtoa_r+0xb1e>
 8005428:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800542a:	2b02      	cmp	r3, #2
 800542c:	f73f aeb5 	bgt.w	800519a <_dtoa_r+0x922>
 8005430:	e7b1      	b.n	8005396 <_dtoa_r+0xb1e>
 8005432:	bf00      	nop
 8005434:	08007f7f 	.word	0x08007f7f
 8005438:	08007eda 	.word	0x08007eda
 800543c:	08007f03 	.word	0x08007f03

08005440 <_free_r>:
 8005440:	b538      	push	{r3, r4, r5, lr}
 8005442:	4605      	mov	r5, r0
 8005444:	2900      	cmp	r1, #0
 8005446:	d040      	beq.n	80054ca <_free_r+0x8a>
 8005448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800544c:	1f0c      	subs	r4, r1, #4
 800544e:	2b00      	cmp	r3, #0
 8005450:	bfb8      	it	lt
 8005452:	18e4      	addlt	r4, r4, r3
 8005454:	f000 f8e4 	bl	8005620 <__malloc_lock>
 8005458:	4a1c      	ldr	r2, [pc, #112]	; (80054cc <_free_r+0x8c>)
 800545a:	6813      	ldr	r3, [r2, #0]
 800545c:	b933      	cbnz	r3, 800546c <_free_r+0x2c>
 800545e:	6063      	str	r3, [r4, #4]
 8005460:	6014      	str	r4, [r2, #0]
 8005462:	4628      	mov	r0, r5
 8005464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005468:	f000 b8e0 	b.w	800562c <__malloc_unlock>
 800546c:	42a3      	cmp	r3, r4
 800546e:	d908      	bls.n	8005482 <_free_r+0x42>
 8005470:	6820      	ldr	r0, [r4, #0]
 8005472:	1821      	adds	r1, r4, r0
 8005474:	428b      	cmp	r3, r1
 8005476:	bf01      	itttt	eq
 8005478:	6819      	ldreq	r1, [r3, #0]
 800547a:	685b      	ldreq	r3, [r3, #4]
 800547c:	1809      	addeq	r1, r1, r0
 800547e:	6021      	streq	r1, [r4, #0]
 8005480:	e7ed      	b.n	800545e <_free_r+0x1e>
 8005482:	461a      	mov	r2, r3
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	b10b      	cbz	r3, 800548c <_free_r+0x4c>
 8005488:	42a3      	cmp	r3, r4
 800548a:	d9fa      	bls.n	8005482 <_free_r+0x42>
 800548c:	6811      	ldr	r1, [r2, #0]
 800548e:	1850      	adds	r0, r2, r1
 8005490:	42a0      	cmp	r0, r4
 8005492:	d10b      	bne.n	80054ac <_free_r+0x6c>
 8005494:	6820      	ldr	r0, [r4, #0]
 8005496:	4401      	add	r1, r0
 8005498:	1850      	adds	r0, r2, r1
 800549a:	4283      	cmp	r3, r0
 800549c:	6011      	str	r1, [r2, #0]
 800549e:	d1e0      	bne.n	8005462 <_free_r+0x22>
 80054a0:	6818      	ldr	r0, [r3, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4408      	add	r0, r1
 80054a6:	6010      	str	r0, [r2, #0]
 80054a8:	6053      	str	r3, [r2, #4]
 80054aa:	e7da      	b.n	8005462 <_free_r+0x22>
 80054ac:	d902      	bls.n	80054b4 <_free_r+0x74>
 80054ae:	230c      	movs	r3, #12
 80054b0:	602b      	str	r3, [r5, #0]
 80054b2:	e7d6      	b.n	8005462 <_free_r+0x22>
 80054b4:	6820      	ldr	r0, [r4, #0]
 80054b6:	1821      	adds	r1, r4, r0
 80054b8:	428b      	cmp	r3, r1
 80054ba:	bf01      	itttt	eq
 80054bc:	6819      	ldreq	r1, [r3, #0]
 80054be:	685b      	ldreq	r3, [r3, #4]
 80054c0:	1809      	addeq	r1, r1, r0
 80054c2:	6021      	streq	r1, [r4, #0]
 80054c4:	6063      	str	r3, [r4, #4]
 80054c6:	6054      	str	r4, [r2, #4]
 80054c8:	e7cb      	b.n	8005462 <_free_r+0x22>
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	20000500 	.word	0x20000500

080054d0 <malloc>:
 80054d0:	4b02      	ldr	r3, [pc, #8]	; (80054dc <malloc+0xc>)
 80054d2:	4601      	mov	r1, r0
 80054d4:	6818      	ldr	r0, [r3, #0]
 80054d6:	f000 b823 	b.w	8005520 <_malloc_r>
 80054da:	bf00      	nop
 80054dc:	20000064 	.word	0x20000064

080054e0 <sbrk_aligned>:
 80054e0:	b570      	push	{r4, r5, r6, lr}
 80054e2:	4e0e      	ldr	r6, [pc, #56]	; (800551c <sbrk_aligned+0x3c>)
 80054e4:	460c      	mov	r4, r1
 80054e6:	6831      	ldr	r1, [r6, #0]
 80054e8:	4605      	mov	r5, r0
 80054ea:	b911      	cbnz	r1, 80054f2 <sbrk_aligned+0x12>
 80054ec:	f001 fe0c 	bl	8007108 <_sbrk_r>
 80054f0:	6030      	str	r0, [r6, #0]
 80054f2:	4621      	mov	r1, r4
 80054f4:	4628      	mov	r0, r5
 80054f6:	f001 fe07 	bl	8007108 <_sbrk_r>
 80054fa:	1c43      	adds	r3, r0, #1
 80054fc:	d00a      	beq.n	8005514 <sbrk_aligned+0x34>
 80054fe:	1cc4      	adds	r4, r0, #3
 8005500:	f024 0403 	bic.w	r4, r4, #3
 8005504:	42a0      	cmp	r0, r4
 8005506:	d007      	beq.n	8005518 <sbrk_aligned+0x38>
 8005508:	1a21      	subs	r1, r4, r0
 800550a:	4628      	mov	r0, r5
 800550c:	f001 fdfc 	bl	8007108 <_sbrk_r>
 8005510:	3001      	adds	r0, #1
 8005512:	d101      	bne.n	8005518 <sbrk_aligned+0x38>
 8005514:	f04f 34ff 	mov.w	r4, #4294967295
 8005518:	4620      	mov	r0, r4
 800551a:	bd70      	pop	{r4, r5, r6, pc}
 800551c:	20000504 	.word	0x20000504

08005520 <_malloc_r>:
 8005520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005524:	1ccd      	adds	r5, r1, #3
 8005526:	f025 0503 	bic.w	r5, r5, #3
 800552a:	3508      	adds	r5, #8
 800552c:	2d0c      	cmp	r5, #12
 800552e:	bf38      	it	cc
 8005530:	250c      	movcc	r5, #12
 8005532:	2d00      	cmp	r5, #0
 8005534:	4607      	mov	r7, r0
 8005536:	db01      	blt.n	800553c <_malloc_r+0x1c>
 8005538:	42a9      	cmp	r1, r5
 800553a:	d905      	bls.n	8005548 <_malloc_r+0x28>
 800553c:	230c      	movs	r3, #12
 800553e:	2600      	movs	r6, #0
 8005540:	603b      	str	r3, [r7, #0]
 8005542:	4630      	mov	r0, r6
 8005544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005548:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800561c <_malloc_r+0xfc>
 800554c:	f000 f868 	bl	8005620 <__malloc_lock>
 8005550:	f8d8 3000 	ldr.w	r3, [r8]
 8005554:	461c      	mov	r4, r3
 8005556:	bb5c      	cbnz	r4, 80055b0 <_malloc_r+0x90>
 8005558:	4629      	mov	r1, r5
 800555a:	4638      	mov	r0, r7
 800555c:	f7ff ffc0 	bl	80054e0 <sbrk_aligned>
 8005560:	1c43      	adds	r3, r0, #1
 8005562:	4604      	mov	r4, r0
 8005564:	d155      	bne.n	8005612 <_malloc_r+0xf2>
 8005566:	f8d8 4000 	ldr.w	r4, [r8]
 800556a:	4626      	mov	r6, r4
 800556c:	2e00      	cmp	r6, #0
 800556e:	d145      	bne.n	80055fc <_malloc_r+0xdc>
 8005570:	2c00      	cmp	r4, #0
 8005572:	d048      	beq.n	8005606 <_malloc_r+0xe6>
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	4631      	mov	r1, r6
 8005578:	4638      	mov	r0, r7
 800557a:	eb04 0903 	add.w	r9, r4, r3
 800557e:	f001 fdc3 	bl	8007108 <_sbrk_r>
 8005582:	4581      	cmp	r9, r0
 8005584:	d13f      	bne.n	8005606 <_malloc_r+0xe6>
 8005586:	6821      	ldr	r1, [r4, #0]
 8005588:	4638      	mov	r0, r7
 800558a:	1a6d      	subs	r5, r5, r1
 800558c:	4629      	mov	r1, r5
 800558e:	f7ff ffa7 	bl	80054e0 <sbrk_aligned>
 8005592:	3001      	adds	r0, #1
 8005594:	d037      	beq.n	8005606 <_malloc_r+0xe6>
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	442b      	add	r3, r5
 800559a:	6023      	str	r3, [r4, #0]
 800559c:	f8d8 3000 	ldr.w	r3, [r8]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d038      	beq.n	8005616 <_malloc_r+0xf6>
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	42a2      	cmp	r2, r4
 80055a8:	d12b      	bne.n	8005602 <_malloc_r+0xe2>
 80055aa:	2200      	movs	r2, #0
 80055ac:	605a      	str	r2, [r3, #4]
 80055ae:	e00f      	b.n	80055d0 <_malloc_r+0xb0>
 80055b0:	6822      	ldr	r2, [r4, #0]
 80055b2:	1b52      	subs	r2, r2, r5
 80055b4:	d41f      	bmi.n	80055f6 <_malloc_r+0xd6>
 80055b6:	2a0b      	cmp	r2, #11
 80055b8:	d917      	bls.n	80055ea <_malloc_r+0xca>
 80055ba:	1961      	adds	r1, r4, r5
 80055bc:	42a3      	cmp	r3, r4
 80055be:	6025      	str	r5, [r4, #0]
 80055c0:	bf18      	it	ne
 80055c2:	6059      	strne	r1, [r3, #4]
 80055c4:	6863      	ldr	r3, [r4, #4]
 80055c6:	bf08      	it	eq
 80055c8:	f8c8 1000 	streq.w	r1, [r8]
 80055cc:	5162      	str	r2, [r4, r5]
 80055ce:	604b      	str	r3, [r1, #4]
 80055d0:	4638      	mov	r0, r7
 80055d2:	f104 060b 	add.w	r6, r4, #11
 80055d6:	f000 f829 	bl	800562c <__malloc_unlock>
 80055da:	f026 0607 	bic.w	r6, r6, #7
 80055de:	1d23      	adds	r3, r4, #4
 80055e0:	1af2      	subs	r2, r6, r3
 80055e2:	d0ae      	beq.n	8005542 <_malloc_r+0x22>
 80055e4:	1b9b      	subs	r3, r3, r6
 80055e6:	50a3      	str	r3, [r4, r2]
 80055e8:	e7ab      	b.n	8005542 <_malloc_r+0x22>
 80055ea:	42a3      	cmp	r3, r4
 80055ec:	6862      	ldr	r2, [r4, #4]
 80055ee:	d1dd      	bne.n	80055ac <_malloc_r+0x8c>
 80055f0:	f8c8 2000 	str.w	r2, [r8]
 80055f4:	e7ec      	b.n	80055d0 <_malloc_r+0xb0>
 80055f6:	4623      	mov	r3, r4
 80055f8:	6864      	ldr	r4, [r4, #4]
 80055fa:	e7ac      	b.n	8005556 <_malloc_r+0x36>
 80055fc:	4634      	mov	r4, r6
 80055fe:	6876      	ldr	r6, [r6, #4]
 8005600:	e7b4      	b.n	800556c <_malloc_r+0x4c>
 8005602:	4613      	mov	r3, r2
 8005604:	e7cc      	b.n	80055a0 <_malloc_r+0x80>
 8005606:	230c      	movs	r3, #12
 8005608:	4638      	mov	r0, r7
 800560a:	603b      	str	r3, [r7, #0]
 800560c:	f000 f80e 	bl	800562c <__malloc_unlock>
 8005610:	e797      	b.n	8005542 <_malloc_r+0x22>
 8005612:	6025      	str	r5, [r4, #0]
 8005614:	e7dc      	b.n	80055d0 <_malloc_r+0xb0>
 8005616:	605b      	str	r3, [r3, #4]
 8005618:	deff      	udf	#255	; 0xff
 800561a:	bf00      	nop
 800561c:	20000500 	.word	0x20000500

08005620 <__malloc_lock>:
 8005620:	4801      	ldr	r0, [pc, #4]	; (8005628 <__malloc_lock+0x8>)
 8005622:	f7ff b88b 	b.w	800473c <__retarget_lock_acquire_recursive>
 8005626:	bf00      	nop
 8005628:	200004fc 	.word	0x200004fc

0800562c <__malloc_unlock>:
 800562c:	4801      	ldr	r0, [pc, #4]	; (8005634 <__malloc_unlock+0x8>)
 800562e:	f7ff b886 	b.w	800473e <__retarget_lock_release_recursive>
 8005632:	bf00      	nop
 8005634:	200004fc 	.word	0x200004fc

08005638 <_Balloc>:
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	69c6      	ldr	r6, [r0, #28]
 800563c:	4604      	mov	r4, r0
 800563e:	460d      	mov	r5, r1
 8005640:	b976      	cbnz	r6, 8005660 <_Balloc+0x28>
 8005642:	2010      	movs	r0, #16
 8005644:	f7ff ff44 	bl	80054d0 <malloc>
 8005648:	4602      	mov	r2, r0
 800564a:	61e0      	str	r0, [r4, #28]
 800564c:	b920      	cbnz	r0, 8005658 <_Balloc+0x20>
 800564e:	216b      	movs	r1, #107	; 0x6b
 8005650:	4b17      	ldr	r3, [pc, #92]	; (80056b0 <_Balloc+0x78>)
 8005652:	4818      	ldr	r0, [pc, #96]	; (80056b4 <_Balloc+0x7c>)
 8005654:	f001 fd7c 	bl	8007150 <__assert_func>
 8005658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800565c:	6006      	str	r6, [r0, #0]
 800565e:	60c6      	str	r6, [r0, #12]
 8005660:	69e6      	ldr	r6, [r4, #28]
 8005662:	68f3      	ldr	r3, [r6, #12]
 8005664:	b183      	cbz	r3, 8005688 <_Balloc+0x50>
 8005666:	69e3      	ldr	r3, [r4, #28]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800566e:	b9b8      	cbnz	r0, 80056a0 <_Balloc+0x68>
 8005670:	2101      	movs	r1, #1
 8005672:	fa01 f605 	lsl.w	r6, r1, r5
 8005676:	1d72      	adds	r2, r6, #5
 8005678:	4620      	mov	r0, r4
 800567a:	0092      	lsls	r2, r2, #2
 800567c:	f001 fd86 	bl	800718c <_calloc_r>
 8005680:	b160      	cbz	r0, 800569c <_Balloc+0x64>
 8005682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005686:	e00e      	b.n	80056a6 <_Balloc+0x6e>
 8005688:	2221      	movs	r2, #33	; 0x21
 800568a:	2104      	movs	r1, #4
 800568c:	4620      	mov	r0, r4
 800568e:	f001 fd7d 	bl	800718c <_calloc_r>
 8005692:	69e3      	ldr	r3, [r4, #28]
 8005694:	60f0      	str	r0, [r6, #12]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e4      	bne.n	8005666 <_Balloc+0x2e>
 800569c:	2000      	movs	r0, #0
 800569e:	bd70      	pop	{r4, r5, r6, pc}
 80056a0:	6802      	ldr	r2, [r0, #0]
 80056a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80056a6:	2300      	movs	r3, #0
 80056a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80056ac:	e7f7      	b.n	800569e <_Balloc+0x66>
 80056ae:	bf00      	nop
 80056b0:	08007f10 	.word	0x08007f10
 80056b4:	08007f90 	.word	0x08007f90

080056b8 <_Bfree>:
 80056b8:	b570      	push	{r4, r5, r6, lr}
 80056ba:	69c6      	ldr	r6, [r0, #28]
 80056bc:	4605      	mov	r5, r0
 80056be:	460c      	mov	r4, r1
 80056c0:	b976      	cbnz	r6, 80056e0 <_Bfree+0x28>
 80056c2:	2010      	movs	r0, #16
 80056c4:	f7ff ff04 	bl	80054d0 <malloc>
 80056c8:	4602      	mov	r2, r0
 80056ca:	61e8      	str	r0, [r5, #28]
 80056cc:	b920      	cbnz	r0, 80056d8 <_Bfree+0x20>
 80056ce:	218f      	movs	r1, #143	; 0x8f
 80056d0:	4b08      	ldr	r3, [pc, #32]	; (80056f4 <_Bfree+0x3c>)
 80056d2:	4809      	ldr	r0, [pc, #36]	; (80056f8 <_Bfree+0x40>)
 80056d4:	f001 fd3c 	bl	8007150 <__assert_func>
 80056d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80056dc:	6006      	str	r6, [r0, #0]
 80056de:	60c6      	str	r6, [r0, #12]
 80056e0:	b13c      	cbz	r4, 80056f2 <_Bfree+0x3a>
 80056e2:	69eb      	ldr	r3, [r5, #28]
 80056e4:	6862      	ldr	r2, [r4, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056ec:	6021      	str	r1, [r4, #0]
 80056ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80056f2:	bd70      	pop	{r4, r5, r6, pc}
 80056f4:	08007f10 	.word	0x08007f10
 80056f8:	08007f90 	.word	0x08007f90

080056fc <__multadd>:
 80056fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005700:	4607      	mov	r7, r0
 8005702:	460c      	mov	r4, r1
 8005704:	461e      	mov	r6, r3
 8005706:	2000      	movs	r0, #0
 8005708:	690d      	ldr	r5, [r1, #16]
 800570a:	f101 0c14 	add.w	ip, r1, #20
 800570e:	f8dc 3000 	ldr.w	r3, [ip]
 8005712:	3001      	adds	r0, #1
 8005714:	b299      	uxth	r1, r3
 8005716:	fb02 6101 	mla	r1, r2, r1, r6
 800571a:	0c1e      	lsrs	r6, r3, #16
 800571c:	0c0b      	lsrs	r3, r1, #16
 800571e:	fb02 3306 	mla	r3, r2, r6, r3
 8005722:	b289      	uxth	r1, r1
 8005724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005728:	4285      	cmp	r5, r0
 800572a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800572e:	f84c 1b04 	str.w	r1, [ip], #4
 8005732:	dcec      	bgt.n	800570e <__multadd+0x12>
 8005734:	b30e      	cbz	r6, 800577a <__multadd+0x7e>
 8005736:	68a3      	ldr	r3, [r4, #8]
 8005738:	42ab      	cmp	r3, r5
 800573a:	dc19      	bgt.n	8005770 <__multadd+0x74>
 800573c:	6861      	ldr	r1, [r4, #4]
 800573e:	4638      	mov	r0, r7
 8005740:	3101      	adds	r1, #1
 8005742:	f7ff ff79 	bl	8005638 <_Balloc>
 8005746:	4680      	mov	r8, r0
 8005748:	b928      	cbnz	r0, 8005756 <__multadd+0x5a>
 800574a:	4602      	mov	r2, r0
 800574c:	21ba      	movs	r1, #186	; 0xba
 800574e:	4b0c      	ldr	r3, [pc, #48]	; (8005780 <__multadd+0x84>)
 8005750:	480c      	ldr	r0, [pc, #48]	; (8005784 <__multadd+0x88>)
 8005752:	f001 fcfd 	bl	8007150 <__assert_func>
 8005756:	6922      	ldr	r2, [r4, #16]
 8005758:	f104 010c 	add.w	r1, r4, #12
 800575c:	3202      	adds	r2, #2
 800575e:	0092      	lsls	r2, r2, #2
 8005760:	300c      	adds	r0, #12
 8005762:	f001 fce1 	bl	8007128 <memcpy>
 8005766:	4621      	mov	r1, r4
 8005768:	4638      	mov	r0, r7
 800576a:	f7ff ffa5 	bl	80056b8 <_Bfree>
 800576e:	4644      	mov	r4, r8
 8005770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005774:	3501      	adds	r5, #1
 8005776:	615e      	str	r6, [r3, #20]
 8005778:	6125      	str	r5, [r4, #16]
 800577a:	4620      	mov	r0, r4
 800577c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005780:	08007f7f 	.word	0x08007f7f
 8005784:	08007f90 	.word	0x08007f90

08005788 <__s2b>:
 8005788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800578c:	4615      	mov	r5, r2
 800578e:	2209      	movs	r2, #9
 8005790:	461f      	mov	r7, r3
 8005792:	3308      	adds	r3, #8
 8005794:	460c      	mov	r4, r1
 8005796:	fb93 f3f2 	sdiv	r3, r3, r2
 800579a:	4606      	mov	r6, r0
 800579c:	2201      	movs	r2, #1
 800579e:	2100      	movs	r1, #0
 80057a0:	429a      	cmp	r2, r3
 80057a2:	db09      	blt.n	80057b8 <__s2b+0x30>
 80057a4:	4630      	mov	r0, r6
 80057a6:	f7ff ff47 	bl	8005638 <_Balloc>
 80057aa:	b940      	cbnz	r0, 80057be <__s2b+0x36>
 80057ac:	4602      	mov	r2, r0
 80057ae:	21d3      	movs	r1, #211	; 0xd3
 80057b0:	4b18      	ldr	r3, [pc, #96]	; (8005814 <__s2b+0x8c>)
 80057b2:	4819      	ldr	r0, [pc, #100]	; (8005818 <__s2b+0x90>)
 80057b4:	f001 fccc 	bl	8007150 <__assert_func>
 80057b8:	0052      	lsls	r2, r2, #1
 80057ba:	3101      	adds	r1, #1
 80057bc:	e7f0      	b.n	80057a0 <__s2b+0x18>
 80057be:	9b08      	ldr	r3, [sp, #32]
 80057c0:	2d09      	cmp	r5, #9
 80057c2:	6143      	str	r3, [r0, #20]
 80057c4:	f04f 0301 	mov.w	r3, #1
 80057c8:	6103      	str	r3, [r0, #16]
 80057ca:	dd16      	ble.n	80057fa <__s2b+0x72>
 80057cc:	f104 0909 	add.w	r9, r4, #9
 80057d0:	46c8      	mov	r8, r9
 80057d2:	442c      	add	r4, r5
 80057d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80057d8:	4601      	mov	r1, r0
 80057da:	220a      	movs	r2, #10
 80057dc:	4630      	mov	r0, r6
 80057de:	3b30      	subs	r3, #48	; 0x30
 80057e0:	f7ff ff8c 	bl	80056fc <__multadd>
 80057e4:	45a0      	cmp	r8, r4
 80057e6:	d1f5      	bne.n	80057d4 <__s2b+0x4c>
 80057e8:	f1a5 0408 	sub.w	r4, r5, #8
 80057ec:	444c      	add	r4, r9
 80057ee:	1b2d      	subs	r5, r5, r4
 80057f0:	1963      	adds	r3, r4, r5
 80057f2:	42bb      	cmp	r3, r7
 80057f4:	db04      	blt.n	8005800 <__s2b+0x78>
 80057f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057fa:	2509      	movs	r5, #9
 80057fc:	340a      	adds	r4, #10
 80057fe:	e7f6      	b.n	80057ee <__s2b+0x66>
 8005800:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005804:	4601      	mov	r1, r0
 8005806:	220a      	movs	r2, #10
 8005808:	4630      	mov	r0, r6
 800580a:	3b30      	subs	r3, #48	; 0x30
 800580c:	f7ff ff76 	bl	80056fc <__multadd>
 8005810:	e7ee      	b.n	80057f0 <__s2b+0x68>
 8005812:	bf00      	nop
 8005814:	08007f7f 	.word	0x08007f7f
 8005818:	08007f90 	.word	0x08007f90

0800581c <__hi0bits>:
 800581c:	0c02      	lsrs	r2, r0, #16
 800581e:	0412      	lsls	r2, r2, #16
 8005820:	4603      	mov	r3, r0
 8005822:	b9ca      	cbnz	r2, 8005858 <__hi0bits+0x3c>
 8005824:	0403      	lsls	r3, r0, #16
 8005826:	2010      	movs	r0, #16
 8005828:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800582c:	bf04      	itt	eq
 800582e:	021b      	lsleq	r3, r3, #8
 8005830:	3008      	addeq	r0, #8
 8005832:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005836:	bf04      	itt	eq
 8005838:	011b      	lsleq	r3, r3, #4
 800583a:	3004      	addeq	r0, #4
 800583c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005840:	bf04      	itt	eq
 8005842:	009b      	lsleq	r3, r3, #2
 8005844:	3002      	addeq	r0, #2
 8005846:	2b00      	cmp	r3, #0
 8005848:	db05      	blt.n	8005856 <__hi0bits+0x3a>
 800584a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800584e:	f100 0001 	add.w	r0, r0, #1
 8005852:	bf08      	it	eq
 8005854:	2020      	moveq	r0, #32
 8005856:	4770      	bx	lr
 8005858:	2000      	movs	r0, #0
 800585a:	e7e5      	b.n	8005828 <__hi0bits+0xc>

0800585c <__lo0bits>:
 800585c:	6803      	ldr	r3, [r0, #0]
 800585e:	4602      	mov	r2, r0
 8005860:	f013 0007 	ands.w	r0, r3, #7
 8005864:	d00b      	beq.n	800587e <__lo0bits+0x22>
 8005866:	07d9      	lsls	r1, r3, #31
 8005868:	d421      	bmi.n	80058ae <__lo0bits+0x52>
 800586a:	0798      	lsls	r0, r3, #30
 800586c:	bf49      	itett	mi
 800586e:	085b      	lsrmi	r3, r3, #1
 8005870:	089b      	lsrpl	r3, r3, #2
 8005872:	2001      	movmi	r0, #1
 8005874:	6013      	strmi	r3, [r2, #0]
 8005876:	bf5c      	itt	pl
 8005878:	2002      	movpl	r0, #2
 800587a:	6013      	strpl	r3, [r2, #0]
 800587c:	4770      	bx	lr
 800587e:	b299      	uxth	r1, r3
 8005880:	b909      	cbnz	r1, 8005886 <__lo0bits+0x2a>
 8005882:	2010      	movs	r0, #16
 8005884:	0c1b      	lsrs	r3, r3, #16
 8005886:	b2d9      	uxtb	r1, r3
 8005888:	b909      	cbnz	r1, 800588e <__lo0bits+0x32>
 800588a:	3008      	adds	r0, #8
 800588c:	0a1b      	lsrs	r3, r3, #8
 800588e:	0719      	lsls	r1, r3, #28
 8005890:	bf04      	itt	eq
 8005892:	091b      	lsreq	r3, r3, #4
 8005894:	3004      	addeq	r0, #4
 8005896:	0799      	lsls	r1, r3, #30
 8005898:	bf04      	itt	eq
 800589a:	089b      	lsreq	r3, r3, #2
 800589c:	3002      	addeq	r0, #2
 800589e:	07d9      	lsls	r1, r3, #31
 80058a0:	d403      	bmi.n	80058aa <__lo0bits+0x4e>
 80058a2:	085b      	lsrs	r3, r3, #1
 80058a4:	f100 0001 	add.w	r0, r0, #1
 80058a8:	d003      	beq.n	80058b2 <__lo0bits+0x56>
 80058aa:	6013      	str	r3, [r2, #0]
 80058ac:	4770      	bx	lr
 80058ae:	2000      	movs	r0, #0
 80058b0:	4770      	bx	lr
 80058b2:	2020      	movs	r0, #32
 80058b4:	4770      	bx	lr
	...

080058b8 <__i2b>:
 80058b8:	b510      	push	{r4, lr}
 80058ba:	460c      	mov	r4, r1
 80058bc:	2101      	movs	r1, #1
 80058be:	f7ff febb 	bl	8005638 <_Balloc>
 80058c2:	4602      	mov	r2, r0
 80058c4:	b928      	cbnz	r0, 80058d2 <__i2b+0x1a>
 80058c6:	f240 1145 	movw	r1, #325	; 0x145
 80058ca:	4b04      	ldr	r3, [pc, #16]	; (80058dc <__i2b+0x24>)
 80058cc:	4804      	ldr	r0, [pc, #16]	; (80058e0 <__i2b+0x28>)
 80058ce:	f001 fc3f 	bl	8007150 <__assert_func>
 80058d2:	2301      	movs	r3, #1
 80058d4:	6144      	str	r4, [r0, #20]
 80058d6:	6103      	str	r3, [r0, #16]
 80058d8:	bd10      	pop	{r4, pc}
 80058da:	bf00      	nop
 80058dc:	08007f7f 	.word	0x08007f7f
 80058e0:	08007f90 	.word	0x08007f90

080058e4 <__multiply>:
 80058e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e8:	4691      	mov	r9, r2
 80058ea:	690a      	ldr	r2, [r1, #16]
 80058ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80058f0:	460c      	mov	r4, r1
 80058f2:	429a      	cmp	r2, r3
 80058f4:	bfbe      	ittt	lt
 80058f6:	460b      	movlt	r3, r1
 80058f8:	464c      	movlt	r4, r9
 80058fa:	4699      	movlt	r9, r3
 80058fc:	6927      	ldr	r7, [r4, #16]
 80058fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005902:	68a3      	ldr	r3, [r4, #8]
 8005904:	6861      	ldr	r1, [r4, #4]
 8005906:	eb07 060a 	add.w	r6, r7, sl
 800590a:	42b3      	cmp	r3, r6
 800590c:	b085      	sub	sp, #20
 800590e:	bfb8      	it	lt
 8005910:	3101      	addlt	r1, #1
 8005912:	f7ff fe91 	bl	8005638 <_Balloc>
 8005916:	b930      	cbnz	r0, 8005926 <__multiply+0x42>
 8005918:	4602      	mov	r2, r0
 800591a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800591e:	4b43      	ldr	r3, [pc, #268]	; (8005a2c <__multiply+0x148>)
 8005920:	4843      	ldr	r0, [pc, #268]	; (8005a30 <__multiply+0x14c>)
 8005922:	f001 fc15 	bl	8007150 <__assert_func>
 8005926:	f100 0514 	add.w	r5, r0, #20
 800592a:	462b      	mov	r3, r5
 800592c:	2200      	movs	r2, #0
 800592e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005932:	4543      	cmp	r3, r8
 8005934:	d321      	bcc.n	800597a <__multiply+0x96>
 8005936:	f104 0314 	add.w	r3, r4, #20
 800593a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800593e:	f109 0314 	add.w	r3, r9, #20
 8005942:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005946:	9202      	str	r2, [sp, #8]
 8005948:	1b3a      	subs	r2, r7, r4
 800594a:	3a15      	subs	r2, #21
 800594c:	f022 0203 	bic.w	r2, r2, #3
 8005950:	3204      	adds	r2, #4
 8005952:	f104 0115 	add.w	r1, r4, #21
 8005956:	428f      	cmp	r7, r1
 8005958:	bf38      	it	cc
 800595a:	2204      	movcc	r2, #4
 800595c:	9201      	str	r2, [sp, #4]
 800595e:	9a02      	ldr	r2, [sp, #8]
 8005960:	9303      	str	r3, [sp, #12]
 8005962:	429a      	cmp	r2, r3
 8005964:	d80c      	bhi.n	8005980 <__multiply+0x9c>
 8005966:	2e00      	cmp	r6, #0
 8005968:	dd03      	ble.n	8005972 <__multiply+0x8e>
 800596a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800596e:	2b00      	cmp	r3, #0
 8005970:	d05a      	beq.n	8005a28 <__multiply+0x144>
 8005972:	6106      	str	r6, [r0, #16]
 8005974:	b005      	add	sp, #20
 8005976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800597a:	f843 2b04 	str.w	r2, [r3], #4
 800597e:	e7d8      	b.n	8005932 <__multiply+0x4e>
 8005980:	f8b3 a000 	ldrh.w	sl, [r3]
 8005984:	f1ba 0f00 	cmp.w	sl, #0
 8005988:	d023      	beq.n	80059d2 <__multiply+0xee>
 800598a:	46a9      	mov	r9, r5
 800598c:	f04f 0c00 	mov.w	ip, #0
 8005990:	f104 0e14 	add.w	lr, r4, #20
 8005994:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005998:	f8d9 1000 	ldr.w	r1, [r9]
 800599c:	fa1f fb82 	uxth.w	fp, r2
 80059a0:	b289      	uxth	r1, r1
 80059a2:	fb0a 110b 	mla	r1, sl, fp, r1
 80059a6:	4461      	add	r1, ip
 80059a8:	f8d9 c000 	ldr.w	ip, [r9]
 80059ac:	0c12      	lsrs	r2, r2, #16
 80059ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80059b2:	fb0a c202 	mla	r2, sl, r2, ip
 80059b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80059ba:	b289      	uxth	r1, r1
 80059bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80059c0:	4577      	cmp	r7, lr
 80059c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80059c6:	f849 1b04 	str.w	r1, [r9], #4
 80059ca:	d8e3      	bhi.n	8005994 <__multiply+0xb0>
 80059cc:	9a01      	ldr	r2, [sp, #4]
 80059ce:	f845 c002 	str.w	ip, [r5, r2]
 80059d2:	9a03      	ldr	r2, [sp, #12]
 80059d4:	3304      	adds	r3, #4
 80059d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80059da:	f1b9 0f00 	cmp.w	r9, #0
 80059de:	d021      	beq.n	8005a24 <__multiply+0x140>
 80059e0:	46ae      	mov	lr, r5
 80059e2:	f04f 0a00 	mov.w	sl, #0
 80059e6:	6829      	ldr	r1, [r5, #0]
 80059e8:	f104 0c14 	add.w	ip, r4, #20
 80059ec:	f8bc b000 	ldrh.w	fp, [ip]
 80059f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80059f4:	b289      	uxth	r1, r1
 80059f6:	fb09 220b 	mla	r2, r9, fp, r2
 80059fa:	4452      	add	r2, sl
 80059fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005a00:	f84e 1b04 	str.w	r1, [lr], #4
 8005a04:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005a08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005a0c:	f8be 1000 	ldrh.w	r1, [lr]
 8005a10:	4567      	cmp	r7, ip
 8005a12:	fb09 110a 	mla	r1, r9, sl, r1
 8005a16:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005a1a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005a1e:	d8e5      	bhi.n	80059ec <__multiply+0x108>
 8005a20:	9a01      	ldr	r2, [sp, #4]
 8005a22:	50a9      	str	r1, [r5, r2]
 8005a24:	3504      	adds	r5, #4
 8005a26:	e79a      	b.n	800595e <__multiply+0x7a>
 8005a28:	3e01      	subs	r6, #1
 8005a2a:	e79c      	b.n	8005966 <__multiply+0x82>
 8005a2c:	08007f7f 	.word	0x08007f7f
 8005a30:	08007f90 	.word	0x08007f90

08005a34 <__pow5mult>:
 8005a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a38:	4615      	mov	r5, r2
 8005a3a:	f012 0203 	ands.w	r2, r2, #3
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460f      	mov	r7, r1
 8005a42:	d007      	beq.n	8005a54 <__pow5mult+0x20>
 8005a44:	4c25      	ldr	r4, [pc, #148]	; (8005adc <__pow5mult+0xa8>)
 8005a46:	3a01      	subs	r2, #1
 8005a48:	2300      	movs	r3, #0
 8005a4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a4e:	f7ff fe55 	bl	80056fc <__multadd>
 8005a52:	4607      	mov	r7, r0
 8005a54:	10ad      	asrs	r5, r5, #2
 8005a56:	d03d      	beq.n	8005ad4 <__pow5mult+0xa0>
 8005a58:	69f4      	ldr	r4, [r6, #28]
 8005a5a:	b97c      	cbnz	r4, 8005a7c <__pow5mult+0x48>
 8005a5c:	2010      	movs	r0, #16
 8005a5e:	f7ff fd37 	bl	80054d0 <malloc>
 8005a62:	4602      	mov	r2, r0
 8005a64:	61f0      	str	r0, [r6, #28]
 8005a66:	b928      	cbnz	r0, 8005a74 <__pow5mult+0x40>
 8005a68:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005a6c:	4b1c      	ldr	r3, [pc, #112]	; (8005ae0 <__pow5mult+0xac>)
 8005a6e:	481d      	ldr	r0, [pc, #116]	; (8005ae4 <__pow5mult+0xb0>)
 8005a70:	f001 fb6e 	bl	8007150 <__assert_func>
 8005a74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a78:	6004      	str	r4, [r0, #0]
 8005a7a:	60c4      	str	r4, [r0, #12]
 8005a7c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005a80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005a84:	b94c      	cbnz	r4, 8005a9a <__pow5mult+0x66>
 8005a86:	f240 2171 	movw	r1, #625	; 0x271
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	f7ff ff14 	bl	80058b8 <__i2b>
 8005a90:	2300      	movs	r3, #0
 8005a92:	4604      	mov	r4, r0
 8005a94:	f8c8 0008 	str.w	r0, [r8, #8]
 8005a98:	6003      	str	r3, [r0, #0]
 8005a9a:	f04f 0900 	mov.w	r9, #0
 8005a9e:	07eb      	lsls	r3, r5, #31
 8005aa0:	d50a      	bpl.n	8005ab8 <__pow5mult+0x84>
 8005aa2:	4639      	mov	r1, r7
 8005aa4:	4622      	mov	r2, r4
 8005aa6:	4630      	mov	r0, r6
 8005aa8:	f7ff ff1c 	bl	80058e4 <__multiply>
 8005aac:	4680      	mov	r8, r0
 8005aae:	4639      	mov	r1, r7
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	f7ff fe01 	bl	80056b8 <_Bfree>
 8005ab6:	4647      	mov	r7, r8
 8005ab8:	106d      	asrs	r5, r5, #1
 8005aba:	d00b      	beq.n	8005ad4 <__pow5mult+0xa0>
 8005abc:	6820      	ldr	r0, [r4, #0]
 8005abe:	b938      	cbnz	r0, 8005ad0 <__pow5mult+0x9c>
 8005ac0:	4622      	mov	r2, r4
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4630      	mov	r0, r6
 8005ac6:	f7ff ff0d 	bl	80058e4 <__multiply>
 8005aca:	6020      	str	r0, [r4, #0]
 8005acc:	f8c0 9000 	str.w	r9, [r0]
 8005ad0:	4604      	mov	r4, r0
 8005ad2:	e7e4      	b.n	8005a9e <__pow5mult+0x6a>
 8005ad4:	4638      	mov	r0, r7
 8005ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ada:	bf00      	nop
 8005adc:	080080e0 	.word	0x080080e0
 8005ae0:	08007f10 	.word	0x08007f10
 8005ae4:	08007f90 	.word	0x08007f90

08005ae8 <__lshift>:
 8005ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aec:	460c      	mov	r4, r1
 8005aee:	4607      	mov	r7, r0
 8005af0:	4691      	mov	r9, r2
 8005af2:	6923      	ldr	r3, [r4, #16]
 8005af4:	6849      	ldr	r1, [r1, #4]
 8005af6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005afa:	68a3      	ldr	r3, [r4, #8]
 8005afc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005b00:	f108 0601 	add.w	r6, r8, #1
 8005b04:	42b3      	cmp	r3, r6
 8005b06:	db0b      	blt.n	8005b20 <__lshift+0x38>
 8005b08:	4638      	mov	r0, r7
 8005b0a:	f7ff fd95 	bl	8005638 <_Balloc>
 8005b0e:	4605      	mov	r5, r0
 8005b10:	b948      	cbnz	r0, 8005b26 <__lshift+0x3e>
 8005b12:	4602      	mov	r2, r0
 8005b14:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005b18:	4b27      	ldr	r3, [pc, #156]	; (8005bb8 <__lshift+0xd0>)
 8005b1a:	4828      	ldr	r0, [pc, #160]	; (8005bbc <__lshift+0xd4>)
 8005b1c:	f001 fb18 	bl	8007150 <__assert_func>
 8005b20:	3101      	adds	r1, #1
 8005b22:	005b      	lsls	r3, r3, #1
 8005b24:	e7ee      	b.n	8005b04 <__lshift+0x1c>
 8005b26:	2300      	movs	r3, #0
 8005b28:	f100 0114 	add.w	r1, r0, #20
 8005b2c:	f100 0210 	add.w	r2, r0, #16
 8005b30:	4618      	mov	r0, r3
 8005b32:	4553      	cmp	r3, sl
 8005b34:	db33      	blt.n	8005b9e <__lshift+0xb6>
 8005b36:	6920      	ldr	r0, [r4, #16]
 8005b38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005b3c:	f104 0314 	add.w	r3, r4, #20
 8005b40:	f019 091f 	ands.w	r9, r9, #31
 8005b44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005b48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005b4c:	d02b      	beq.n	8005ba6 <__lshift+0xbe>
 8005b4e:	468a      	mov	sl, r1
 8005b50:	2200      	movs	r2, #0
 8005b52:	f1c9 0e20 	rsb	lr, r9, #32
 8005b56:	6818      	ldr	r0, [r3, #0]
 8005b58:	fa00 f009 	lsl.w	r0, r0, r9
 8005b5c:	4310      	orrs	r0, r2
 8005b5e:	f84a 0b04 	str.w	r0, [sl], #4
 8005b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b66:	459c      	cmp	ip, r3
 8005b68:	fa22 f20e 	lsr.w	r2, r2, lr
 8005b6c:	d8f3      	bhi.n	8005b56 <__lshift+0x6e>
 8005b6e:	ebac 0304 	sub.w	r3, ip, r4
 8005b72:	3b15      	subs	r3, #21
 8005b74:	f023 0303 	bic.w	r3, r3, #3
 8005b78:	3304      	adds	r3, #4
 8005b7a:	f104 0015 	add.w	r0, r4, #21
 8005b7e:	4584      	cmp	ip, r0
 8005b80:	bf38      	it	cc
 8005b82:	2304      	movcc	r3, #4
 8005b84:	50ca      	str	r2, [r1, r3]
 8005b86:	b10a      	cbz	r2, 8005b8c <__lshift+0xa4>
 8005b88:	f108 0602 	add.w	r6, r8, #2
 8005b8c:	3e01      	subs	r6, #1
 8005b8e:	4638      	mov	r0, r7
 8005b90:	4621      	mov	r1, r4
 8005b92:	612e      	str	r6, [r5, #16]
 8005b94:	f7ff fd90 	bl	80056b8 <_Bfree>
 8005b98:	4628      	mov	r0, r5
 8005b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	e7c5      	b.n	8005b32 <__lshift+0x4a>
 8005ba6:	3904      	subs	r1, #4
 8005ba8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bac:	459c      	cmp	ip, r3
 8005bae:	f841 2f04 	str.w	r2, [r1, #4]!
 8005bb2:	d8f9      	bhi.n	8005ba8 <__lshift+0xc0>
 8005bb4:	e7ea      	b.n	8005b8c <__lshift+0xa4>
 8005bb6:	bf00      	nop
 8005bb8:	08007f7f 	.word	0x08007f7f
 8005bbc:	08007f90 	.word	0x08007f90

08005bc0 <__mcmp>:
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	690a      	ldr	r2, [r1, #16]
 8005bc4:	6900      	ldr	r0, [r0, #16]
 8005bc6:	b530      	push	{r4, r5, lr}
 8005bc8:	1a80      	subs	r0, r0, r2
 8005bca:	d10d      	bne.n	8005be8 <__mcmp+0x28>
 8005bcc:	3314      	adds	r3, #20
 8005bce:	3114      	adds	r1, #20
 8005bd0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005bd4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005bd8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005bdc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005be0:	4295      	cmp	r5, r2
 8005be2:	d002      	beq.n	8005bea <__mcmp+0x2a>
 8005be4:	d304      	bcc.n	8005bf0 <__mcmp+0x30>
 8005be6:	2001      	movs	r0, #1
 8005be8:	bd30      	pop	{r4, r5, pc}
 8005bea:	42a3      	cmp	r3, r4
 8005bec:	d3f4      	bcc.n	8005bd8 <__mcmp+0x18>
 8005bee:	e7fb      	b.n	8005be8 <__mcmp+0x28>
 8005bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf4:	e7f8      	b.n	8005be8 <__mcmp+0x28>
	...

08005bf8 <__mdiff>:
 8005bf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bfc:	460d      	mov	r5, r1
 8005bfe:	4607      	mov	r7, r0
 8005c00:	4611      	mov	r1, r2
 8005c02:	4628      	mov	r0, r5
 8005c04:	4614      	mov	r4, r2
 8005c06:	f7ff ffdb 	bl	8005bc0 <__mcmp>
 8005c0a:	1e06      	subs	r6, r0, #0
 8005c0c:	d111      	bne.n	8005c32 <__mdiff+0x3a>
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4638      	mov	r0, r7
 8005c12:	f7ff fd11 	bl	8005638 <_Balloc>
 8005c16:	4602      	mov	r2, r0
 8005c18:	b928      	cbnz	r0, 8005c26 <__mdiff+0x2e>
 8005c1a:	f240 2137 	movw	r1, #567	; 0x237
 8005c1e:	4b3a      	ldr	r3, [pc, #232]	; (8005d08 <__mdiff+0x110>)
 8005c20:	483a      	ldr	r0, [pc, #232]	; (8005d0c <__mdiff+0x114>)
 8005c22:	f001 fa95 	bl	8007150 <__assert_func>
 8005c26:	2301      	movs	r3, #1
 8005c28:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c32:	bfa4      	itt	ge
 8005c34:	4623      	movge	r3, r4
 8005c36:	462c      	movge	r4, r5
 8005c38:	4638      	mov	r0, r7
 8005c3a:	6861      	ldr	r1, [r4, #4]
 8005c3c:	bfa6      	itte	ge
 8005c3e:	461d      	movge	r5, r3
 8005c40:	2600      	movge	r6, #0
 8005c42:	2601      	movlt	r6, #1
 8005c44:	f7ff fcf8 	bl	8005638 <_Balloc>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	b918      	cbnz	r0, 8005c54 <__mdiff+0x5c>
 8005c4c:	f240 2145 	movw	r1, #581	; 0x245
 8005c50:	4b2d      	ldr	r3, [pc, #180]	; (8005d08 <__mdiff+0x110>)
 8005c52:	e7e5      	b.n	8005c20 <__mdiff+0x28>
 8005c54:	f102 0814 	add.w	r8, r2, #20
 8005c58:	46c2      	mov	sl, r8
 8005c5a:	f04f 0c00 	mov.w	ip, #0
 8005c5e:	6927      	ldr	r7, [r4, #16]
 8005c60:	60c6      	str	r6, [r0, #12]
 8005c62:	692e      	ldr	r6, [r5, #16]
 8005c64:	f104 0014 	add.w	r0, r4, #20
 8005c68:	f105 0914 	add.w	r9, r5, #20
 8005c6c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005c70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005c74:	3410      	adds	r4, #16
 8005c76:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005c7a:	f859 3b04 	ldr.w	r3, [r9], #4
 8005c7e:	fa1f f18b 	uxth.w	r1, fp
 8005c82:	4461      	add	r1, ip
 8005c84:	fa1f fc83 	uxth.w	ip, r3
 8005c88:	0c1b      	lsrs	r3, r3, #16
 8005c8a:	eba1 010c 	sub.w	r1, r1, ip
 8005c8e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005c92:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005c96:	b289      	uxth	r1, r1
 8005c98:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005c9c:	454e      	cmp	r6, r9
 8005c9e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005ca2:	f84a 1b04 	str.w	r1, [sl], #4
 8005ca6:	d8e6      	bhi.n	8005c76 <__mdiff+0x7e>
 8005ca8:	1b73      	subs	r3, r6, r5
 8005caa:	3b15      	subs	r3, #21
 8005cac:	f023 0303 	bic.w	r3, r3, #3
 8005cb0:	3515      	adds	r5, #21
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	42ae      	cmp	r6, r5
 8005cb6:	bf38      	it	cc
 8005cb8:	2304      	movcc	r3, #4
 8005cba:	4418      	add	r0, r3
 8005cbc:	4443      	add	r3, r8
 8005cbe:	461e      	mov	r6, r3
 8005cc0:	4605      	mov	r5, r0
 8005cc2:	4575      	cmp	r5, lr
 8005cc4:	d30e      	bcc.n	8005ce4 <__mdiff+0xec>
 8005cc6:	f10e 0103 	add.w	r1, lr, #3
 8005cca:	1a09      	subs	r1, r1, r0
 8005ccc:	f021 0103 	bic.w	r1, r1, #3
 8005cd0:	3803      	subs	r0, #3
 8005cd2:	4586      	cmp	lr, r0
 8005cd4:	bf38      	it	cc
 8005cd6:	2100      	movcc	r1, #0
 8005cd8:	440b      	add	r3, r1
 8005cda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005cde:	b189      	cbz	r1, 8005d04 <__mdiff+0x10c>
 8005ce0:	6117      	str	r7, [r2, #16]
 8005ce2:	e7a3      	b.n	8005c2c <__mdiff+0x34>
 8005ce4:	f855 8b04 	ldr.w	r8, [r5], #4
 8005ce8:	fa1f f188 	uxth.w	r1, r8
 8005cec:	4461      	add	r1, ip
 8005cee:	140c      	asrs	r4, r1, #16
 8005cf0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005cf4:	b289      	uxth	r1, r1
 8005cf6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005cfa:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005cfe:	f846 1b04 	str.w	r1, [r6], #4
 8005d02:	e7de      	b.n	8005cc2 <__mdiff+0xca>
 8005d04:	3f01      	subs	r7, #1
 8005d06:	e7e8      	b.n	8005cda <__mdiff+0xe2>
 8005d08:	08007f7f 	.word	0x08007f7f
 8005d0c:	08007f90 	.word	0x08007f90

08005d10 <__ulp>:
 8005d10:	4b0e      	ldr	r3, [pc, #56]	; (8005d4c <__ulp+0x3c>)
 8005d12:	400b      	ands	r3, r1
 8005d14:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	dc08      	bgt.n	8005d2e <__ulp+0x1e>
 8005d1c:	425b      	negs	r3, r3
 8005d1e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005d22:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005d26:	da04      	bge.n	8005d32 <__ulp+0x22>
 8005d28:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005d2c:	4113      	asrs	r3, r2
 8005d2e:	2200      	movs	r2, #0
 8005d30:	e008      	b.n	8005d44 <__ulp+0x34>
 8005d32:	f1a2 0314 	sub.w	r3, r2, #20
 8005d36:	2b1e      	cmp	r3, #30
 8005d38:	bfd6      	itet	le
 8005d3a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8005d3e:	2201      	movgt	r2, #1
 8005d40:	40da      	lsrle	r2, r3
 8005d42:	2300      	movs	r3, #0
 8005d44:	4619      	mov	r1, r3
 8005d46:	4610      	mov	r0, r2
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	7ff00000 	.word	0x7ff00000

08005d50 <__b2d>:
 8005d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d52:	6905      	ldr	r5, [r0, #16]
 8005d54:	f100 0714 	add.w	r7, r0, #20
 8005d58:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8005d5c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005d60:	1f2e      	subs	r6, r5, #4
 8005d62:	4620      	mov	r0, r4
 8005d64:	f7ff fd5a 	bl	800581c <__hi0bits>
 8005d68:	f1c0 0220 	rsb	r2, r0, #32
 8005d6c:	280a      	cmp	r0, #10
 8005d6e:	4603      	mov	r3, r0
 8005d70:	f8df c068 	ldr.w	ip, [pc, #104]	; 8005ddc <__b2d+0x8c>
 8005d74:	600a      	str	r2, [r1, #0]
 8005d76:	dc12      	bgt.n	8005d9e <__b2d+0x4e>
 8005d78:	f1c0 0e0b 	rsb	lr, r0, #11
 8005d7c:	fa24 f20e 	lsr.w	r2, r4, lr
 8005d80:	42b7      	cmp	r7, r6
 8005d82:	ea42 010c 	orr.w	r1, r2, ip
 8005d86:	bf2c      	ite	cs
 8005d88:	2200      	movcs	r2, #0
 8005d8a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8005d8e:	3315      	adds	r3, #21
 8005d90:	fa04 f303 	lsl.w	r3, r4, r3
 8005d94:	fa22 f20e 	lsr.w	r2, r2, lr
 8005d98:	431a      	orrs	r2, r3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d9e:	42b7      	cmp	r7, r6
 8005da0:	bf2e      	itee	cs
 8005da2:	2200      	movcs	r2, #0
 8005da4:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8005da8:	f1a5 0608 	subcc.w	r6, r5, #8
 8005dac:	3b0b      	subs	r3, #11
 8005dae:	d012      	beq.n	8005dd6 <__b2d+0x86>
 8005db0:	f1c3 0520 	rsb	r5, r3, #32
 8005db4:	fa22 f105 	lsr.w	r1, r2, r5
 8005db8:	409c      	lsls	r4, r3
 8005dba:	430c      	orrs	r4, r1
 8005dbc:	42be      	cmp	r6, r7
 8005dbe:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8005dc2:	bf94      	ite	ls
 8005dc4:	2400      	movls	r4, #0
 8005dc6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8005dca:	409a      	lsls	r2, r3
 8005dcc:	40ec      	lsrs	r4, r5
 8005dce:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005dd2:	4322      	orrs	r2, r4
 8005dd4:	e7e1      	b.n	8005d9a <__b2d+0x4a>
 8005dd6:	ea44 010c 	orr.w	r1, r4, ip
 8005dda:	e7de      	b.n	8005d9a <__b2d+0x4a>
 8005ddc:	3ff00000 	.word	0x3ff00000

08005de0 <__d2b>:
 8005de0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005de2:	2101      	movs	r1, #1
 8005de4:	4617      	mov	r7, r2
 8005de6:	461c      	mov	r4, r3
 8005de8:	9e08      	ldr	r6, [sp, #32]
 8005dea:	f7ff fc25 	bl	8005638 <_Balloc>
 8005dee:	4605      	mov	r5, r0
 8005df0:	b930      	cbnz	r0, 8005e00 <__d2b+0x20>
 8005df2:	4602      	mov	r2, r0
 8005df4:	f240 310f 	movw	r1, #783	; 0x30f
 8005df8:	4b22      	ldr	r3, [pc, #136]	; (8005e84 <__d2b+0xa4>)
 8005dfa:	4823      	ldr	r0, [pc, #140]	; (8005e88 <__d2b+0xa8>)
 8005dfc:	f001 f9a8 	bl	8007150 <__assert_func>
 8005e00:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005e04:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005e08:	bb24      	cbnz	r4, 8005e54 <__d2b+0x74>
 8005e0a:	2f00      	cmp	r7, #0
 8005e0c:	9301      	str	r3, [sp, #4]
 8005e0e:	d026      	beq.n	8005e5e <__d2b+0x7e>
 8005e10:	4668      	mov	r0, sp
 8005e12:	9700      	str	r7, [sp, #0]
 8005e14:	f7ff fd22 	bl	800585c <__lo0bits>
 8005e18:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005e1c:	b1e8      	cbz	r0, 8005e5a <__d2b+0x7a>
 8005e1e:	f1c0 0320 	rsb	r3, r0, #32
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	430b      	orrs	r3, r1
 8005e28:	40c2      	lsrs	r2, r0
 8005e2a:	616b      	str	r3, [r5, #20]
 8005e2c:	9201      	str	r2, [sp, #4]
 8005e2e:	9b01      	ldr	r3, [sp, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	bf14      	ite	ne
 8005e34:	2102      	movne	r1, #2
 8005e36:	2101      	moveq	r1, #1
 8005e38:	61ab      	str	r3, [r5, #24]
 8005e3a:	6129      	str	r1, [r5, #16]
 8005e3c:	b1bc      	cbz	r4, 8005e6e <__d2b+0x8e>
 8005e3e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005e42:	4404      	add	r4, r0
 8005e44:	6034      	str	r4, [r6, #0]
 8005e46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e4c:	6018      	str	r0, [r3, #0]
 8005e4e:	4628      	mov	r0, r5
 8005e50:	b003      	add	sp, #12
 8005e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e58:	e7d7      	b.n	8005e0a <__d2b+0x2a>
 8005e5a:	6169      	str	r1, [r5, #20]
 8005e5c:	e7e7      	b.n	8005e2e <__d2b+0x4e>
 8005e5e:	a801      	add	r0, sp, #4
 8005e60:	f7ff fcfc 	bl	800585c <__lo0bits>
 8005e64:	9b01      	ldr	r3, [sp, #4]
 8005e66:	2101      	movs	r1, #1
 8005e68:	616b      	str	r3, [r5, #20]
 8005e6a:	3020      	adds	r0, #32
 8005e6c:	e7e5      	b.n	8005e3a <__d2b+0x5a>
 8005e6e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e72:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8005e76:	6030      	str	r0, [r6, #0]
 8005e78:	6918      	ldr	r0, [r3, #16]
 8005e7a:	f7ff fccf 	bl	800581c <__hi0bits>
 8005e7e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005e82:	e7e2      	b.n	8005e4a <__d2b+0x6a>
 8005e84:	08007f7f 	.word	0x08007f7f
 8005e88:	08007f90 	.word	0x08007f90

08005e8c <__ratio>:
 8005e8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e90:	4688      	mov	r8, r1
 8005e92:	4669      	mov	r1, sp
 8005e94:	4681      	mov	r9, r0
 8005e96:	f7ff ff5b 	bl	8005d50 <__b2d>
 8005e9a:	460f      	mov	r7, r1
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	460d      	mov	r5, r1
 8005ea0:	4640      	mov	r0, r8
 8005ea2:	a901      	add	r1, sp, #4
 8005ea4:	f7ff ff54 	bl	8005d50 <__b2d>
 8005ea8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005eac:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8005eb0:	468b      	mov	fp, r1
 8005eb2:	eba3 0c02 	sub.w	ip, r3, r2
 8005eb6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	bfd5      	itete	le
 8005ec4:	460a      	movle	r2, r1
 8005ec6:	462a      	movgt	r2, r5
 8005ec8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005ecc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8005ed0:	bfd8      	it	le
 8005ed2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8005ed6:	465b      	mov	r3, fp
 8005ed8:	4602      	mov	r2, r0
 8005eda:	4639      	mov	r1, r7
 8005edc:	4620      	mov	r0, r4
 8005ede:	f7fa fc25 	bl	800072c <__aeabi_ddiv>
 8005ee2:	b003      	add	sp, #12
 8005ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005ee8 <__copybits>:
 8005ee8:	3901      	subs	r1, #1
 8005eea:	b570      	push	{r4, r5, r6, lr}
 8005eec:	1149      	asrs	r1, r1, #5
 8005eee:	6914      	ldr	r4, [r2, #16]
 8005ef0:	3101      	adds	r1, #1
 8005ef2:	f102 0314 	add.w	r3, r2, #20
 8005ef6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005efa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005efe:	1f05      	subs	r5, r0, #4
 8005f00:	42a3      	cmp	r3, r4
 8005f02:	d30c      	bcc.n	8005f1e <__copybits+0x36>
 8005f04:	1aa3      	subs	r3, r4, r2
 8005f06:	3b11      	subs	r3, #17
 8005f08:	f023 0303 	bic.w	r3, r3, #3
 8005f0c:	3211      	adds	r2, #17
 8005f0e:	42a2      	cmp	r2, r4
 8005f10:	bf88      	it	hi
 8005f12:	2300      	movhi	r3, #0
 8005f14:	4418      	add	r0, r3
 8005f16:	2300      	movs	r3, #0
 8005f18:	4288      	cmp	r0, r1
 8005f1a:	d305      	bcc.n	8005f28 <__copybits+0x40>
 8005f1c:	bd70      	pop	{r4, r5, r6, pc}
 8005f1e:	f853 6b04 	ldr.w	r6, [r3], #4
 8005f22:	f845 6f04 	str.w	r6, [r5, #4]!
 8005f26:	e7eb      	b.n	8005f00 <__copybits+0x18>
 8005f28:	f840 3b04 	str.w	r3, [r0], #4
 8005f2c:	e7f4      	b.n	8005f18 <__copybits+0x30>

08005f2e <__any_on>:
 8005f2e:	f100 0214 	add.w	r2, r0, #20
 8005f32:	6900      	ldr	r0, [r0, #16]
 8005f34:	114b      	asrs	r3, r1, #5
 8005f36:	4298      	cmp	r0, r3
 8005f38:	b510      	push	{r4, lr}
 8005f3a:	db11      	blt.n	8005f60 <__any_on+0x32>
 8005f3c:	dd0a      	ble.n	8005f54 <__any_on+0x26>
 8005f3e:	f011 011f 	ands.w	r1, r1, #31
 8005f42:	d007      	beq.n	8005f54 <__any_on+0x26>
 8005f44:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005f48:	fa24 f001 	lsr.w	r0, r4, r1
 8005f4c:	fa00 f101 	lsl.w	r1, r0, r1
 8005f50:	428c      	cmp	r4, r1
 8005f52:	d10b      	bne.n	8005f6c <__any_on+0x3e>
 8005f54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d803      	bhi.n	8005f64 <__any_on+0x36>
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	bd10      	pop	{r4, pc}
 8005f60:	4603      	mov	r3, r0
 8005f62:	e7f7      	b.n	8005f54 <__any_on+0x26>
 8005f64:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005f68:	2900      	cmp	r1, #0
 8005f6a:	d0f5      	beq.n	8005f58 <__any_on+0x2a>
 8005f6c:	2001      	movs	r0, #1
 8005f6e:	e7f6      	b.n	8005f5e <__any_on+0x30>

08005f70 <sulp>:
 8005f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f74:	460f      	mov	r7, r1
 8005f76:	4690      	mov	r8, r2
 8005f78:	f7ff feca 	bl	8005d10 <__ulp>
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	460d      	mov	r5, r1
 8005f80:	f1b8 0f00 	cmp.w	r8, #0
 8005f84:	d011      	beq.n	8005faa <sulp+0x3a>
 8005f86:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005f8a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	dd0b      	ble.n	8005faa <sulp+0x3a>
 8005f92:	2400      	movs	r4, #0
 8005f94:	051b      	lsls	r3, r3, #20
 8005f96:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005f9a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005f9e:	4622      	mov	r2, r4
 8005fa0:	462b      	mov	r3, r5
 8005fa2:	f7fa fa99 	bl	80004d8 <__aeabi_dmul>
 8005fa6:	4604      	mov	r4, r0
 8005fa8:	460d      	mov	r5, r1
 8005faa:	4620      	mov	r0, r4
 8005fac:	4629      	mov	r1, r5
 8005fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fb2:	0000      	movs	r0, r0
 8005fb4:	0000      	movs	r0, r0
	...

08005fb8 <_strtod_l>:
 8005fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fbc:	b09f      	sub	sp, #124	; 0x7c
 8005fbe:	9217      	str	r2, [sp, #92]	; 0x5c
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	921a      	str	r2, [sp, #104]	; 0x68
 8005fc6:	460d      	mov	r5, r1
 8005fc8:	f04f 0800 	mov.w	r8, #0
 8005fcc:	f04f 0900 	mov.w	r9, #0
 8005fd0:	460a      	mov	r2, r1
 8005fd2:	9219      	str	r2, [sp, #100]	; 0x64
 8005fd4:	7811      	ldrb	r1, [r2, #0]
 8005fd6:	292b      	cmp	r1, #43	; 0x2b
 8005fd8:	d04a      	beq.n	8006070 <_strtod_l+0xb8>
 8005fda:	d838      	bhi.n	800604e <_strtod_l+0x96>
 8005fdc:	290d      	cmp	r1, #13
 8005fde:	d832      	bhi.n	8006046 <_strtod_l+0x8e>
 8005fe0:	2908      	cmp	r1, #8
 8005fe2:	d832      	bhi.n	800604a <_strtod_l+0x92>
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d03b      	beq.n	8006060 <_strtod_l+0xa8>
 8005fe8:	2200      	movs	r2, #0
 8005fea:	920e      	str	r2, [sp, #56]	; 0x38
 8005fec:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005fee:	7832      	ldrb	r2, [r6, #0]
 8005ff0:	2a30      	cmp	r2, #48	; 0x30
 8005ff2:	f040 80b2 	bne.w	800615a <_strtod_l+0x1a2>
 8005ff6:	7872      	ldrb	r2, [r6, #1]
 8005ff8:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005ffc:	2a58      	cmp	r2, #88	; 0x58
 8005ffe:	d16e      	bne.n	80060de <_strtod_l+0x126>
 8006000:	9302      	str	r3, [sp, #8]
 8006002:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006004:	4620      	mov	r0, r4
 8006006:	9301      	str	r3, [sp, #4]
 8006008:	ab1a      	add	r3, sp, #104	; 0x68
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	4a8c      	ldr	r2, [pc, #560]	; (8006240 <_strtod_l+0x288>)
 800600e:	ab1b      	add	r3, sp, #108	; 0x6c
 8006010:	a919      	add	r1, sp, #100	; 0x64
 8006012:	f001 f937 	bl	8007284 <__gethex>
 8006016:	f010 070f 	ands.w	r7, r0, #15
 800601a:	4605      	mov	r5, r0
 800601c:	d005      	beq.n	800602a <_strtod_l+0x72>
 800601e:	2f06      	cmp	r7, #6
 8006020:	d128      	bne.n	8006074 <_strtod_l+0xbc>
 8006022:	2300      	movs	r3, #0
 8006024:	3601      	adds	r6, #1
 8006026:	9619      	str	r6, [sp, #100]	; 0x64
 8006028:	930e      	str	r3, [sp, #56]	; 0x38
 800602a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800602c:	2b00      	cmp	r3, #0
 800602e:	f040 85a0 	bne.w	8006b72 <_strtod_l+0xbba>
 8006032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006034:	b1cb      	cbz	r3, 800606a <_strtod_l+0xb2>
 8006036:	4642      	mov	r2, r8
 8006038:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800603c:	4610      	mov	r0, r2
 800603e:	4619      	mov	r1, r3
 8006040:	b01f      	add	sp, #124	; 0x7c
 8006042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006046:	2920      	cmp	r1, #32
 8006048:	d1ce      	bne.n	8005fe8 <_strtod_l+0x30>
 800604a:	3201      	adds	r2, #1
 800604c:	e7c1      	b.n	8005fd2 <_strtod_l+0x1a>
 800604e:	292d      	cmp	r1, #45	; 0x2d
 8006050:	d1ca      	bne.n	8005fe8 <_strtod_l+0x30>
 8006052:	2101      	movs	r1, #1
 8006054:	910e      	str	r1, [sp, #56]	; 0x38
 8006056:	1c51      	adds	r1, r2, #1
 8006058:	9119      	str	r1, [sp, #100]	; 0x64
 800605a:	7852      	ldrb	r2, [r2, #1]
 800605c:	2a00      	cmp	r2, #0
 800605e:	d1c5      	bne.n	8005fec <_strtod_l+0x34>
 8006060:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006062:	9519      	str	r5, [sp, #100]	; 0x64
 8006064:	2b00      	cmp	r3, #0
 8006066:	f040 8582 	bne.w	8006b6e <_strtod_l+0xbb6>
 800606a:	4642      	mov	r2, r8
 800606c:	464b      	mov	r3, r9
 800606e:	e7e5      	b.n	800603c <_strtod_l+0x84>
 8006070:	2100      	movs	r1, #0
 8006072:	e7ef      	b.n	8006054 <_strtod_l+0x9c>
 8006074:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006076:	b13a      	cbz	r2, 8006088 <_strtod_l+0xd0>
 8006078:	2135      	movs	r1, #53	; 0x35
 800607a:	a81c      	add	r0, sp, #112	; 0x70
 800607c:	f7ff ff34 	bl	8005ee8 <__copybits>
 8006080:	4620      	mov	r0, r4
 8006082:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006084:	f7ff fb18 	bl	80056b8 <_Bfree>
 8006088:	3f01      	subs	r7, #1
 800608a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800608c:	2f04      	cmp	r7, #4
 800608e:	d806      	bhi.n	800609e <_strtod_l+0xe6>
 8006090:	e8df f007 	tbb	[pc, r7]
 8006094:	201d0314 	.word	0x201d0314
 8006098:	14          	.byte	0x14
 8006099:	00          	.byte	0x00
 800609a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800609e:	05e9      	lsls	r1, r5, #23
 80060a0:	bf48      	it	mi
 80060a2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80060a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060aa:	0d1b      	lsrs	r3, r3, #20
 80060ac:	051b      	lsls	r3, r3, #20
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1bb      	bne.n	800602a <_strtod_l+0x72>
 80060b2:	f7fe fb19 	bl	80046e8 <__errno>
 80060b6:	2322      	movs	r3, #34	; 0x22
 80060b8:	6003      	str	r3, [r0, #0]
 80060ba:	e7b6      	b.n	800602a <_strtod_l+0x72>
 80060bc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80060c0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80060c4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80060c8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80060cc:	e7e7      	b.n	800609e <_strtod_l+0xe6>
 80060ce:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8006244 <_strtod_l+0x28c>
 80060d2:	e7e4      	b.n	800609e <_strtod_l+0xe6>
 80060d4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80060d8:	f04f 38ff 	mov.w	r8, #4294967295
 80060dc:	e7df      	b.n	800609e <_strtod_l+0xe6>
 80060de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	9219      	str	r2, [sp, #100]	; 0x64
 80060e4:	785b      	ldrb	r3, [r3, #1]
 80060e6:	2b30      	cmp	r3, #48	; 0x30
 80060e8:	d0f9      	beq.n	80060de <_strtod_l+0x126>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d09d      	beq.n	800602a <_strtod_l+0x72>
 80060ee:	2301      	movs	r3, #1
 80060f0:	f04f 0a00 	mov.w	sl, #0
 80060f4:	220a      	movs	r2, #10
 80060f6:	46d3      	mov	fp, sl
 80060f8:	9305      	str	r3, [sp, #20]
 80060fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80060fc:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8006100:	930b      	str	r3, [sp, #44]	; 0x2c
 8006102:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006104:	7806      	ldrb	r6, [r0, #0]
 8006106:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800610a:	b2d9      	uxtb	r1, r3
 800610c:	2909      	cmp	r1, #9
 800610e:	d926      	bls.n	800615e <_strtod_l+0x1a6>
 8006110:	2201      	movs	r2, #1
 8006112:	494d      	ldr	r1, [pc, #308]	; (8006248 <_strtod_l+0x290>)
 8006114:	f000 ffe6 	bl	80070e4 <strncmp>
 8006118:	2800      	cmp	r0, #0
 800611a:	d030      	beq.n	800617e <_strtod_l+0x1c6>
 800611c:	2000      	movs	r0, #0
 800611e:	4632      	mov	r2, r6
 8006120:	4603      	mov	r3, r0
 8006122:	465e      	mov	r6, fp
 8006124:	9008      	str	r0, [sp, #32]
 8006126:	2a65      	cmp	r2, #101	; 0x65
 8006128:	d001      	beq.n	800612e <_strtod_l+0x176>
 800612a:	2a45      	cmp	r2, #69	; 0x45
 800612c:	d113      	bne.n	8006156 <_strtod_l+0x19e>
 800612e:	b91e      	cbnz	r6, 8006138 <_strtod_l+0x180>
 8006130:	9a05      	ldr	r2, [sp, #20]
 8006132:	4302      	orrs	r2, r0
 8006134:	d094      	beq.n	8006060 <_strtod_l+0xa8>
 8006136:	2600      	movs	r6, #0
 8006138:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800613a:	1c6a      	adds	r2, r5, #1
 800613c:	9219      	str	r2, [sp, #100]	; 0x64
 800613e:	786a      	ldrb	r2, [r5, #1]
 8006140:	2a2b      	cmp	r2, #43	; 0x2b
 8006142:	d074      	beq.n	800622e <_strtod_l+0x276>
 8006144:	2a2d      	cmp	r2, #45	; 0x2d
 8006146:	d078      	beq.n	800623a <_strtod_l+0x282>
 8006148:	f04f 0c00 	mov.w	ip, #0
 800614c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006150:	2909      	cmp	r1, #9
 8006152:	d97f      	bls.n	8006254 <_strtod_l+0x29c>
 8006154:	9519      	str	r5, [sp, #100]	; 0x64
 8006156:	2700      	movs	r7, #0
 8006158:	e09e      	b.n	8006298 <_strtod_l+0x2e0>
 800615a:	2300      	movs	r3, #0
 800615c:	e7c8      	b.n	80060f0 <_strtod_l+0x138>
 800615e:	f1bb 0f08 	cmp.w	fp, #8
 8006162:	bfd8      	it	le
 8006164:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8006166:	f100 0001 	add.w	r0, r0, #1
 800616a:	bfd6      	itet	le
 800616c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006170:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006174:	930a      	strle	r3, [sp, #40]	; 0x28
 8006176:	f10b 0b01 	add.w	fp, fp, #1
 800617a:	9019      	str	r0, [sp, #100]	; 0x64
 800617c:	e7c1      	b.n	8006102 <_strtod_l+0x14a>
 800617e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	9219      	str	r2, [sp, #100]	; 0x64
 8006184:	785a      	ldrb	r2, [r3, #1]
 8006186:	f1bb 0f00 	cmp.w	fp, #0
 800618a:	d037      	beq.n	80061fc <_strtod_l+0x244>
 800618c:	465e      	mov	r6, fp
 800618e:	9008      	str	r0, [sp, #32]
 8006190:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006194:	2b09      	cmp	r3, #9
 8006196:	d912      	bls.n	80061be <_strtod_l+0x206>
 8006198:	2301      	movs	r3, #1
 800619a:	e7c4      	b.n	8006126 <_strtod_l+0x16e>
 800619c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800619e:	3001      	adds	r0, #1
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	9219      	str	r2, [sp, #100]	; 0x64
 80061a4:	785a      	ldrb	r2, [r3, #1]
 80061a6:	2a30      	cmp	r2, #48	; 0x30
 80061a8:	d0f8      	beq.n	800619c <_strtod_l+0x1e4>
 80061aa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80061ae:	2b08      	cmp	r3, #8
 80061b0:	f200 84e4 	bhi.w	8006b7c <_strtod_l+0xbc4>
 80061b4:	9008      	str	r0, [sp, #32]
 80061b6:	2000      	movs	r0, #0
 80061b8:	4606      	mov	r6, r0
 80061ba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80061bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80061be:	3a30      	subs	r2, #48	; 0x30
 80061c0:	f100 0301 	add.w	r3, r0, #1
 80061c4:	d014      	beq.n	80061f0 <_strtod_l+0x238>
 80061c6:	9908      	ldr	r1, [sp, #32]
 80061c8:	eb00 0c06 	add.w	ip, r0, r6
 80061cc:	4419      	add	r1, r3
 80061ce:	9108      	str	r1, [sp, #32]
 80061d0:	4633      	mov	r3, r6
 80061d2:	210a      	movs	r1, #10
 80061d4:	4563      	cmp	r3, ip
 80061d6:	d113      	bne.n	8006200 <_strtod_l+0x248>
 80061d8:	1833      	adds	r3, r6, r0
 80061da:	2b08      	cmp	r3, #8
 80061dc:	f106 0601 	add.w	r6, r6, #1
 80061e0:	4406      	add	r6, r0
 80061e2:	dc1a      	bgt.n	800621a <_strtod_l+0x262>
 80061e4:	230a      	movs	r3, #10
 80061e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80061e8:	fb03 2301 	mla	r3, r3, r1, r2
 80061ec:	930a      	str	r3, [sp, #40]	; 0x28
 80061ee:	2300      	movs	r3, #0
 80061f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80061f2:	4618      	mov	r0, r3
 80061f4:	1c51      	adds	r1, r2, #1
 80061f6:	9119      	str	r1, [sp, #100]	; 0x64
 80061f8:	7852      	ldrb	r2, [r2, #1]
 80061fa:	e7c9      	b.n	8006190 <_strtod_l+0x1d8>
 80061fc:	4658      	mov	r0, fp
 80061fe:	e7d2      	b.n	80061a6 <_strtod_l+0x1ee>
 8006200:	2b08      	cmp	r3, #8
 8006202:	f103 0301 	add.w	r3, r3, #1
 8006206:	dc03      	bgt.n	8006210 <_strtod_l+0x258>
 8006208:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800620a:	434f      	muls	r7, r1
 800620c:	970a      	str	r7, [sp, #40]	; 0x28
 800620e:	e7e1      	b.n	80061d4 <_strtod_l+0x21c>
 8006210:	2b10      	cmp	r3, #16
 8006212:	bfd8      	it	le
 8006214:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006218:	e7dc      	b.n	80061d4 <_strtod_l+0x21c>
 800621a:	2e10      	cmp	r6, #16
 800621c:	bfdc      	itt	le
 800621e:	230a      	movle	r3, #10
 8006220:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006224:	e7e3      	b.n	80061ee <_strtod_l+0x236>
 8006226:	2300      	movs	r3, #0
 8006228:	9308      	str	r3, [sp, #32]
 800622a:	2301      	movs	r3, #1
 800622c:	e780      	b.n	8006130 <_strtod_l+0x178>
 800622e:	f04f 0c00 	mov.w	ip, #0
 8006232:	1caa      	adds	r2, r5, #2
 8006234:	9219      	str	r2, [sp, #100]	; 0x64
 8006236:	78aa      	ldrb	r2, [r5, #2]
 8006238:	e788      	b.n	800614c <_strtod_l+0x194>
 800623a:	f04f 0c01 	mov.w	ip, #1
 800623e:	e7f8      	b.n	8006232 <_strtod_l+0x27a>
 8006240:	080080f0 	.word	0x080080f0
 8006244:	7ff00000 	.word	0x7ff00000
 8006248:	080080ec 	.word	0x080080ec
 800624c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800624e:	1c51      	adds	r1, r2, #1
 8006250:	9119      	str	r1, [sp, #100]	; 0x64
 8006252:	7852      	ldrb	r2, [r2, #1]
 8006254:	2a30      	cmp	r2, #48	; 0x30
 8006256:	d0f9      	beq.n	800624c <_strtod_l+0x294>
 8006258:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800625c:	2908      	cmp	r1, #8
 800625e:	f63f af7a 	bhi.w	8006156 <_strtod_l+0x19e>
 8006262:	3a30      	subs	r2, #48	; 0x30
 8006264:	9209      	str	r2, [sp, #36]	; 0x24
 8006266:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006268:	920c      	str	r2, [sp, #48]	; 0x30
 800626a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800626c:	1c57      	adds	r7, r2, #1
 800626e:	9719      	str	r7, [sp, #100]	; 0x64
 8006270:	7852      	ldrb	r2, [r2, #1]
 8006272:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006276:	f1be 0f09 	cmp.w	lr, #9
 800627a:	d938      	bls.n	80062ee <_strtod_l+0x336>
 800627c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800627e:	1a7f      	subs	r7, r7, r1
 8006280:	2f08      	cmp	r7, #8
 8006282:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006286:	dc03      	bgt.n	8006290 <_strtod_l+0x2d8>
 8006288:	9909      	ldr	r1, [sp, #36]	; 0x24
 800628a:	428f      	cmp	r7, r1
 800628c:	bfa8      	it	ge
 800628e:	460f      	movge	r7, r1
 8006290:	f1bc 0f00 	cmp.w	ip, #0
 8006294:	d000      	beq.n	8006298 <_strtod_l+0x2e0>
 8006296:	427f      	negs	r7, r7
 8006298:	2e00      	cmp	r6, #0
 800629a:	d14f      	bne.n	800633c <_strtod_l+0x384>
 800629c:	9905      	ldr	r1, [sp, #20]
 800629e:	4301      	orrs	r1, r0
 80062a0:	f47f aec3 	bne.w	800602a <_strtod_l+0x72>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f47f aedb 	bne.w	8006060 <_strtod_l+0xa8>
 80062aa:	2a69      	cmp	r2, #105	; 0x69
 80062ac:	d029      	beq.n	8006302 <_strtod_l+0x34a>
 80062ae:	dc26      	bgt.n	80062fe <_strtod_l+0x346>
 80062b0:	2a49      	cmp	r2, #73	; 0x49
 80062b2:	d026      	beq.n	8006302 <_strtod_l+0x34a>
 80062b4:	2a4e      	cmp	r2, #78	; 0x4e
 80062b6:	f47f aed3 	bne.w	8006060 <_strtod_l+0xa8>
 80062ba:	499a      	ldr	r1, [pc, #616]	; (8006524 <_strtod_l+0x56c>)
 80062bc:	a819      	add	r0, sp, #100	; 0x64
 80062be:	f001 fa23 	bl	8007708 <__match>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	f43f aecc 	beq.w	8006060 <_strtod_l+0xa8>
 80062c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b28      	cmp	r3, #40	; 0x28
 80062ce:	d12f      	bne.n	8006330 <_strtod_l+0x378>
 80062d0:	4995      	ldr	r1, [pc, #596]	; (8006528 <_strtod_l+0x570>)
 80062d2:	aa1c      	add	r2, sp, #112	; 0x70
 80062d4:	a819      	add	r0, sp, #100	; 0x64
 80062d6:	f001 fa2b 	bl	8007730 <__hexnan>
 80062da:	2805      	cmp	r0, #5
 80062dc:	d128      	bne.n	8006330 <_strtod_l+0x378>
 80062de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80062e0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80062e4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80062e8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80062ec:	e69d      	b.n	800602a <_strtod_l+0x72>
 80062ee:	210a      	movs	r1, #10
 80062f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80062f2:	fb01 2107 	mla	r1, r1, r7, r2
 80062f6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80062fa:	9209      	str	r2, [sp, #36]	; 0x24
 80062fc:	e7b5      	b.n	800626a <_strtod_l+0x2b2>
 80062fe:	2a6e      	cmp	r2, #110	; 0x6e
 8006300:	e7d9      	b.n	80062b6 <_strtod_l+0x2fe>
 8006302:	498a      	ldr	r1, [pc, #552]	; (800652c <_strtod_l+0x574>)
 8006304:	a819      	add	r0, sp, #100	; 0x64
 8006306:	f001 f9ff 	bl	8007708 <__match>
 800630a:	2800      	cmp	r0, #0
 800630c:	f43f aea8 	beq.w	8006060 <_strtod_l+0xa8>
 8006310:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006312:	4987      	ldr	r1, [pc, #540]	; (8006530 <_strtod_l+0x578>)
 8006314:	3b01      	subs	r3, #1
 8006316:	a819      	add	r0, sp, #100	; 0x64
 8006318:	9319      	str	r3, [sp, #100]	; 0x64
 800631a:	f001 f9f5 	bl	8007708 <__match>
 800631e:	b910      	cbnz	r0, 8006326 <_strtod_l+0x36e>
 8006320:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006322:	3301      	adds	r3, #1
 8006324:	9319      	str	r3, [sp, #100]	; 0x64
 8006326:	f04f 0800 	mov.w	r8, #0
 800632a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8006534 <_strtod_l+0x57c>
 800632e:	e67c      	b.n	800602a <_strtod_l+0x72>
 8006330:	4881      	ldr	r0, [pc, #516]	; (8006538 <_strtod_l+0x580>)
 8006332:	f000 ff07 	bl	8007144 <nan>
 8006336:	4680      	mov	r8, r0
 8006338:	4689      	mov	r9, r1
 800633a:	e676      	b.n	800602a <_strtod_l+0x72>
 800633c:	9b08      	ldr	r3, [sp, #32]
 800633e:	f1bb 0f00 	cmp.w	fp, #0
 8006342:	bf08      	it	eq
 8006344:	46b3      	moveq	fp, r6
 8006346:	1afb      	subs	r3, r7, r3
 8006348:	2e10      	cmp	r6, #16
 800634a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800634c:	4635      	mov	r5, r6
 800634e:	9309      	str	r3, [sp, #36]	; 0x24
 8006350:	bfa8      	it	ge
 8006352:	2510      	movge	r5, #16
 8006354:	f7fa f846 	bl	80003e4 <__aeabi_ui2d>
 8006358:	2e09      	cmp	r6, #9
 800635a:	4680      	mov	r8, r0
 800635c:	4689      	mov	r9, r1
 800635e:	dd13      	ble.n	8006388 <_strtod_l+0x3d0>
 8006360:	4b76      	ldr	r3, [pc, #472]	; (800653c <_strtod_l+0x584>)
 8006362:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006366:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800636a:	f7fa f8b5 	bl	80004d8 <__aeabi_dmul>
 800636e:	4680      	mov	r8, r0
 8006370:	4650      	mov	r0, sl
 8006372:	4689      	mov	r9, r1
 8006374:	f7fa f836 	bl	80003e4 <__aeabi_ui2d>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4640      	mov	r0, r8
 800637e:	4649      	mov	r1, r9
 8006380:	f7f9 fef4 	bl	800016c <__adddf3>
 8006384:	4680      	mov	r8, r0
 8006386:	4689      	mov	r9, r1
 8006388:	2e0f      	cmp	r6, #15
 800638a:	dc36      	bgt.n	80063fa <_strtod_l+0x442>
 800638c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800638e:	2b00      	cmp	r3, #0
 8006390:	f43f ae4b 	beq.w	800602a <_strtod_l+0x72>
 8006394:	dd22      	ble.n	80063dc <_strtod_l+0x424>
 8006396:	2b16      	cmp	r3, #22
 8006398:	dc09      	bgt.n	80063ae <_strtod_l+0x3f6>
 800639a:	4968      	ldr	r1, [pc, #416]	; (800653c <_strtod_l+0x584>)
 800639c:	4642      	mov	r2, r8
 800639e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80063a2:	464b      	mov	r3, r9
 80063a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063a8:	f7fa f896 	bl	80004d8 <__aeabi_dmul>
 80063ac:	e7c3      	b.n	8006336 <_strtod_l+0x37e>
 80063ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063b0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80063b4:	4293      	cmp	r3, r2
 80063b6:	db20      	blt.n	80063fa <_strtod_l+0x442>
 80063b8:	4c60      	ldr	r4, [pc, #384]	; (800653c <_strtod_l+0x584>)
 80063ba:	f1c6 060f 	rsb	r6, r6, #15
 80063be:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80063c2:	4642      	mov	r2, r8
 80063c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063c8:	464b      	mov	r3, r9
 80063ca:	f7fa f885 	bl	80004d8 <__aeabi_dmul>
 80063ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d0:	1b9e      	subs	r6, r3, r6
 80063d2:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80063d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80063da:	e7e5      	b.n	80063a8 <_strtod_l+0x3f0>
 80063dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063de:	3316      	adds	r3, #22
 80063e0:	db0b      	blt.n	80063fa <_strtod_l+0x442>
 80063e2:	9b08      	ldr	r3, [sp, #32]
 80063e4:	4640      	mov	r0, r8
 80063e6:	1bdf      	subs	r7, r3, r7
 80063e8:	4b54      	ldr	r3, [pc, #336]	; (800653c <_strtod_l+0x584>)
 80063ea:	4649      	mov	r1, r9
 80063ec:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80063f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063f4:	f7fa f99a 	bl	800072c <__aeabi_ddiv>
 80063f8:	e79d      	b.n	8006336 <_strtod_l+0x37e>
 80063fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063fc:	1b75      	subs	r5, r6, r5
 80063fe:	441d      	add	r5, r3
 8006400:	2d00      	cmp	r5, #0
 8006402:	dd70      	ble.n	80064e6 <_strtod_l+0x52e>
 8006404:	f015 030f 	ands.w	r3, r5, #15
 8006408:	d00a      	beq.n	8006420 <_strtod_l+0x468>
 800640a:	494c      	ldr	r1, [pc, #304]	; (800653c <_strtod_l+0x584>)
 800640c:	4642      	mov	r2, r8
 800640e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006412:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006416:	464b      	mov	r3, r9
 8006418:	f7fa f85e 	bl	80004d8 <__aeabi_dmul>
 800641c:	4680      	mov	r8, r0
 800641e:	4689      	mov	r9, r1
 8006420:	f035 050f 	bics.w	r5, r5, #15
 8006424:	d04d      	beq.n	80064c2 <_strtod_l+0x50a>
 8006426:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800642a:	dd22      	ble.n	8006472 <_strtod_l+0x4ba>
 800642c:	2600      	movs	r6, #0
 800642e:	46b3      	mov	fp, r6
 8006430:	960b      	str	r6, [sp, #44]	; 0x2c
 8006432:	9608      	str	r6, [sp, #32]
 8006434:	2322      	movs	r3, #34	; 0x22
 8006436:	f04f 0800 	mov.w	r8, #0
 800643a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8006534 <_strtod_l+0x57c>
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006442:	2b00      	cmp	r3, #0
 8006444:	f43f adf1 	beq.w	800602a <_strtod_l+0x72>
 8006448:	4620      	mov	r0, r4
 800644a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800644c:	f7ff f934 	bl	80056b8 <_Bfree>
 8006450:	4620      	mov	r0, r4
 8006452:	9908      	ldr	r1, [sp, #32]
 8006454:	f7ff f930 	bl	80056b8 <_Bfree>
 8006458:	4659      	mov	r1, fp
 800645a:	4620      	mov	r0, r4
 800645c:	f7ff f92c 	bl	80056b8 <_Bfree>
 8006460:	4620      	mov	r0, r4
 8006462:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006464:	f7ff f928 	bl	80056b8 <_Bfree>
 8006468:	4631      	mov	r1, r6
 800646a:	4620      	mov	r0, r4
 800646c:	f7ff f924 	bl	80056b8 <_Bfree>
 8006470:	e5db      	b.n	800602a <_strtod_l+0x72>
 8006472:	4b33      	ldr	r3, [pc, #204]	; (8006540 <_strtod_l+0x588>)
 8006474:	4640      	mov	r0, r8
 8006476:	9305      	str	r3, [sp, #20]
 8006478:	2300      	movs	r3, #0
 800647a:	4649      	mov	r1, r9
 800647c:	469a      	mov	sl, r3
 800647e:	112d      	asrs	r5, r5, #4
 8006480:	2d01      	cmp	r5, #1
 8006482:	dc21      	bgt.n	80064c8 <_strtod_l+0x510>
 8006484:	b10b      	cbz	r3, 800648a <_strtod_l+0x4d2>
 8006486:	4680      	mov	r8, r0
 8006488:	4689      	mov	r9, r1
 800648a:	492d      	ldr	r1, [pc, #180]	; (8006540 <_strtod_l+0x588>)
 800648c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006490:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006494:	4642      	mov	r2, r8
 8006496:	e9d1 0100 	ldrd	r0, r1, [r1]
 800649a:	464b      	mov	r3, r9
 800649c:	f7fa f81c 	bl	80004d8 <__aeabi_dmul>
 80064a0:	4b24      	ldr	r3, [pc, #144]	; (8006534 <_strtod_l+0x57c>)
 80064a2:	460a      	mov	r2, r1
 80064a4:	400b      	ands	r3, r1
 80064a6:	4927      	ldr	r1, [pc, #156]	; (8006544 <_strtod_l+0x58c>)
 80064a8:	4680      	mov	r8, r0
 80064aa:	428b      	cmp	r3, r1
 80064ac:	d8be      	bhi.n	800642c <_strtod_l+0x474>
 80064ae:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80064b2:	428b      	cmp	r3, r1
 80064b4:	bf86      	itte	hi
 80064b6:	f04f 38ff 	movhi.w	r8, #4294967295
 80064ba:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8006548 <_strtod_l+0x590>
 80064be:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80064c2:	2300      	movs	r3, #0
 80064c4:	9305      	str	r3, [sp, #20]
 80064c6:	e07b      	b.n	80065c0 <_strtod_l+0x608>
 80064c8:	07ea      	lsls	r2, r5, #31
 80064ca:	d505      	bpl.n	80064d8 <_strtod_l+0x520>
 80064cc:	9b05      	ldr	r3, [sp, #20]
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	f7fa f801 	bl	80004d8 <__aeabi_dmul>
 80064d6:	2301      	movs	r3, #1
 80064d8:	9a05      	ldr	r2, [sp, #20]
 80064da:	f10a 0a01 	add.w	sl, sl, #1
 80064de:	3208      	adds	r2, #8
 80064e0:	106d      	asrs	r5, r5, #1
 80064e2:	9205      	str	r2, [sp, #20]
 80064e4:	e7cc      	b.n	8006480 <_strtod_l+0x4c8>
 80064e6:	d0ec      	beq.n	80064c2 <_strtod_l+0x50a>
 80064e8:	426d      	negs	r5, r5
 80064ea:	f015 020f 	ands.w	r2, r5, #15
 80064ee:	d00a      	beq.n	8006506 <_strtod_l+0x54e>
 80064f0:	4b12      	ldr	r3, [pc, #72]	; (800653c <_strtod_l+0x584>)
 80064f2:	4640      	mov	r0, r8
 80064f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064f8:	4649      	mov	r1, r9
 80064fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fe:	f7fa f915 	bl	800072c <__aeabi_ddiv>
 8006502:	4680      	mov	r8, r0
 8006504:	4689      	mov	r9, r1
 8006506:	112d      	asrs	r5, r5, #4
 8006508:	d0db      	beq.n	80064c2 <_strtod_l+0x50a>
 800650a:	2d1f      	cmp	r5, #31
 800650c:	dd1e      	ble.n	800654c <_strtod_l+0x594>
 800650e:	2600      	movs	r6, #0
 8006510:	46b3      	mov	fp, r6
 8006512:	960b      	str	r6, [sp, #44]	; 0x2c
 8006514:	9608      	str	r6, [sp, #32]
 8006516:	2322      	movs	r3, #34	; 0x22
 8006518:	f04f 0800 	mov.w	r8, #0
 800651c:	f04f 0900 	mov.w	r9, #0
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	e78d      	b.n	8006440 <_strtod_l+0x488>
 8006524:	08007ed7 	.word	0x08007ed7
 8006528:	08008104 	.word	0x08008104
 800652c:	08007ecf 	.word	0x08007ecf
 8006530:	08007f06 	.word	0x08007f06
 8006534:	7ff00000 	.word	0x7ff00000
 8006538:	08008295 	.word	0x08008295
 800653c:	08008018 	.word	0x08008018
 8006540:	08007ff0 	.word	0x08007ff0
 8006544:	7ca00000 	.word	0x7ca00000
 8006548:	7fefffff 	.word	0x7fefffff
 800654c:	f015 0310 	ands.w	r3, r5, #16
 8006550:	bf18      	it	ne
 8006552:	236a      	movne	r3, #106	; 0x6a
 8006554:	4640      	mov	r0, r8
 8006556:	9305      	str	r3, [sp, #20]
 8006558:	4649      	mov	r1, r9
 800655a:	2300      	movs	r3, #0
 800655c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8006828 <_strtod_l+0x870>
 8006560:	07ea      	lsls	r2, r5, #31
 8006562:	d504      	bpl.n	800656e <_strtod_l+0x5b6>
 8006564:	e9da 2300 	ldrd	r2, r3, [sl]
 8006568:	f7f9 ffb6 	bl	80004d8 <__aeabi_dmul>
 800656c:	2301      	movs	r3, #1
 800656e:	106d      	asrs	r5, r5, #1
 8006570:	f10a 0a08 	add.w	sl, sl, #8
 8006574:	d1f4      	bne.n	8006560 <_strtod_l+0x5a8>
 8006576:	b10b      	cbz	r3, 800657c <_strtod_l+0x5c4>
 8006578:	4680      	mov	r8, r0
 800657a:	4689      	mov	r9, r1
 800657c:	9b05      	ldr	r3, [sp, #20]
 800657e:	b1bb      	cbz	r3, 80065b0 <_strtod_l+0x5f8>
 8006580:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006584:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006588:	2b00      	cmp	r3, #0
 800658a:	4649      	mov	r1, r9
 800658c:	dd10      	ble.n	80065b0 <_strtod_l+0x5f8>
 800658e:	2b1f      	cmp	r3, #31
 8006590:	f340 8128 	ble.w	80067e4 <_strtod_l+0x82c>
 8006594:	2b34      	cmp	r3, #52	; 0x34
 8006596:	bfd8      	it	le
 8006598:	f04f 33ff 	movle.w	r3, #4294967295
 800659c:	f04f 0800 	mov.w	r8, #0
 80065a0:	bfcf      	iteee	gt
 80065a2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80065a6:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80065aa:	4093      	lslle	r3, r2
 80065ac:	ea03 0901 	andle.w	r9, r3, r1
 80065b0:	2200      	movs	r2, #0
 80065b2:	2300      	movs	r3, #0
 80065b4:	4640      	mov	r0, r8
 80065b6:	4649      	mov	r1, r9
 80065b8:	f7fa f9f6 	bl	80009a8 <__aeabi_dcmpeq>
 80065bc:	2800      	cmp	r0, #0
 80065be:	d1a6      	bne.n	800650e <_strtod_l+0x556>
 80065c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065c2:	465a      	mov	r2, fp
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	4620      	mov	r0, r4
 80065c8:	4633      	mov	r3, r6
 80065ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065cc:	f7ff f8dc 	bl	8005788 <__s2b>
 80065d0:	900b      	str	r0, [sp, #44]	; 0x2c
 80065d2:	2800      	cmp	r0, #0
 80065d4:	f43f af2a 	beq.w	800642c <_strtod_l+0x474>
 80065d8:	2600      	movs	r6, #0
 80065da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065dc:	9b08      	ldr	r3, [sp, #32]
 80065de:	2a00      	cmp	r2, #0
 80065e0:	eba3 0307 	sub.w	r3, r3, r7
 80065e4:	bfa8      	it	ge
 80065e6:	2300      	movge	r3, #0
 80065e8:	46b3      	mov	fp, r6
 80065ea:	9312      	str	r3, [sp, #72]	; 0x48
 80065ec:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80065f0:	9316      	str	r3, [sp, #88]	; 0x58
 80065f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065f4:	4620      	mov	r0, r4
 80065f6:	6859      	ldr	r1, [r3, #4]
 80065f8:	f7ff f81e 	bl	8005638 <_Balloc>
 80065fc:	9008      	str	r0, [sp, #32]
 80065fe:	2800      	cmp	r0, #0
 8006600:	f43f af18 	beq.w	8006434 <_strtod_l+0x47c>
 8006604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006606:	300c      	adds	r0, #12
 8006608:	691a      	ldr	r2, [r3, #16]
 800660a:	f103 010c 	add.w	r1, r3, #12
 800660e:	3202      	adds	r2, #2
 8006610:	0092      	lsls	r2, r2, #2
 8006612:	f000 fd89 	bl	8007128 <memcpy>
 8006616:	ab1c      	add	r3, sp, #112	; 0x70
 8006618:	9301      	str	r3, [sp, #4]
 800661a:	ab1b      	add	r3, sp, #108	; 0x6c
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	4642      	mov	r2, r8
 8006620:	464b      	mov	r3, r9
 8006622:	4620      	mov	r0, r4
 8006624:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006628:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800662c:	f7ff fbd8 	bl	8005de0 <__d2b>
 8006630:	901a      	str	r0, [sp, #104]	; 0x68
 8006632:	2800      	cmp	r0, #0
 8006634:	f43f aefe 	beq.w	8006434 <_strtod_l+0x47c>
 8006638:	2101      	movs	r1, #1
 800663a:	4620      	mov	r0, r4
 800663c:	f7ff f93c 	bl	80058b8 <__i2b>
 8006640:	4683      	mov	fp, r0
 8006642:	2800      	cmp	r0, #0
 8006644:	f43f aef6 	beq.w	8006434 <_strtod_l+0x47c>
 8006648:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800664a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800664c:	2f00      	cmp	r7, #0
 800664e:	bfab      	itete	ge
 8006650:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8006652:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006654:	eb07 0a03 	addge.w	sl, r7, r3
 8006658:	1bdd      	sublt	r5, r3, r7
 800665a:	9b05      	ldr	r3, [sp, #20]
 800665c:	bfa8      	it	ge
 800665e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006660:	eba7 0703 	sub.w	r7, r7, r3
 8006664:	4417      	add	r7, r2
 8006666:	4b71      	ldr	r3, [pc, #452]	; (800682c <_strtod_l+0x874>)
 8006668:	f107 37ff 	add.w	r7, r7, #4294967295
 800666c:	bfb8      	it	lt
 800666e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8006672:	429f      	cmp	r7, r3
 8006674:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006678:	f280 80c7 	bge.w	800680a <_strtod_l+0x852>
 800667c:	1bdb      	subs	r3, r3, r7
 800667e:	2b1f      	cmp	r3, #31
 8006680:	f04f 0101 	mov.w	r1, #1
 8006684:	eba2 0203 	sub.w	r2, r2, r3
 8006688:	f300 80b3 	bgt.w	80067f2 <_strtod_l+0x83a>
 800668c:	fa01 f303 	lsl.w	r3, r1, r3
 8006690:	9313      	str	r3, [sp, #76]	; 0x4c
 8006692:	2300      	movs	r3, #0
 8006694:	9310      	str	r3, [sp, #64]	; 0x40
 8006696:	eb0a 0702 	add.w	r7, sl, r2
 800669a:	9b05      	ldr	r3, [sp, #20]
 800669c:	45ba      	cmp	sl, r7
 800669e:	4415      	add	r5, r2
 80066a0:	441d      	add	r5, r3
 80066a2:	4653      	mov	r3, sl
 80066a4:	bfa8      	it	ge
 80066a6:	463b      	movge	r3, r7
 80066a8:	42ab      	cmp	r3, r5
 80066aa:	bfa8      	it	ge
 80066ac:	462b      	movge	r3, r5
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	bfc2      	ittt	gt
 80066b2:	1aff      	subgt	r7, r7, r3
 80066b4:	1aed      	subgt	r5, r5, r3
 80066b6:	ebaa 0a03 	subgt.w	sl, sl, r3
 80066ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066bc:	2b00      	cmp	r3, #0
 80066be:	dd17      	ble.n	80066f0 <_strtod_l+0x738>
 80066c0:	4659      	mov	r1, fp
 80066c2:	461a      	mov	r2, r3
 80066c4:	4620      	mov	r0, r4
 80066c6:	f7ff f9b5 	bl	8005a34 <__pow5mult>
 80066ca:	4683      	mov	fp, r0
 80066cc:	2800      	cmp	r0, #0
 80066ce:	f43f aeb1 	beq.w	8006434 <_strtod_l+0x47c>
 80066d2:	4601      	mov	r1, r0
 80066d4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80066d6:	4620      	mov	r0, r4
 80066d8:	f7ff f904 	bl	80058e4 <__multiply>
 80066dc:	900a      	str	r0, [sp, #40]	; 0x28
 80066de:	2800      	cmp	r0, #0
 80066e0:	f43f aea8 	beq.w	8006434 <_strtod_l+0x47c>
 80066e4:	4620      	mov	r0, r4
 80066e6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80066e8:	f7fe ffe6 	bl	80056b8 <_Bfree>
 80066ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ee:	931a      	str	r3, [sp, #104]	; 0x68
 80066f0:	2f00      	cmp	r7, #0
 80066f2:	f300 808f 	bgt.w	8006814 <_strtod_l+0x85c>
 80066f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	dd08      	ble.n	800670e <_strtod_l+0x756>
 80066fc:	4620      	mov	r0, r4
 80066fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006700:	9908      	ldr	r1, [sp, #32]
 8006702:	f7ff f997 	bl	8005a34 <__pow5mult>
 8006706:	9008      	str	r0, [sp, #32]
 8006708:	2800      	cmp	r0, #0
 800670a:	f43f ae93 	beq.w	8006434 <_strtod_l+0x47c>
 800670e:	2d00      	cmp	r5, #0
 8006710:	dd08      	ble.n	8006724 <_strtod_l+0x76c>
 8006712:	462a      	mov	r2, r5
 8006714:	4620      	mov	r0, r4
 8006716:	9908      	ldr	r1, [sp, #32]
 8006718:	f7ff f9e6 	bl	8005ae8 <__lshift>
 800671c:	9008      	str	r0, [sp, #32]
 800671e:	2800      	cmp	r0, #0
 8006720:	f43f ae88 	beq.w	8006434 <_strtod_l+0x47c>
 8006724:	f1ba 0f00 	cmp.w	sl, #0
 8006728:	dd08      	ble.n	800673c <_strtod_l+0x784>
 800672a:	4659      	mov	r1, fp
 800672c:	4652      	mov	r2, sl
 800672e:	4620      	mov	r0, r4
 8006730:	f7ff f9da 	bl	8005ae8 <__lshift>
 8006734:	4683      	mov	fp, r0
 8006736:	2800      	cmp	r0, #0
 8006738:	f43f ae7c 	beq.w	8006434 <_strtod_l+0x47c>
 800673c:	4620      	mov	r0, r4
 800673e:	9a08      	ldr	r2, [sp, #32]
 8006740:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006742:	f7ff fa59 	bl	8005bf8 <__mdiff>
 8006746:	4606      	mov	r6, r0
 8006748:	2800      	cmp	r0, #0
 800674a:	f43f ae73 	beq.w	8006434 <_strtod_l+0x47c>
 800674e:	2500      	movs	r5, #0
 8006750:	68c3      	ldr	r3, [r0, #12]
 8006752:	4659      	mov	r1, fp
 8006754:	60c5      	str	r5, [r0, #12]
 8006756:	930a      	str	r3, [sp, #40]	; 0x28
 8006758:	f7ff fa32 	bl	8005bc0 <__mcmp>
 800675c:	42a8      	cmp	r0, r5
 800675e:	da6b      	bge.n	8006838 <_strtod_l+0x880>
 8006760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006762:	ea53 0308 	orrs.w	r3, r3, r8
 8006766:	f040 808f 	bne.w	8006888 <_strtod_l+0x8d0>
 800676a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800676e:	2b00      	cmp	r3, #0
 8006770:	f040 808a 	bne.w	8006888 <_strtod_l+0x8d0>
 8006774:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006778:	0d1b      	lsrs	r3, r3, #20
 800677a:	051b      	lsls	r3, r3, #20
 800677c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006780:	f240 8082 	bls.w	8006888 <_strtod_l+0x8d0>
 8006784:	6973      	ldr	r3, [r6, #20]
 8006786:	b913      	cbnz	r3, 800678e <_strtod_l+0x7d6>
 8006788:	6933      	ldr	r3, [r6, #16]
 800678a:	2b01      	cmp	r3, #1
 800678c:	dd7c      	ble.n	8006888 <_strtod_l+0x8d0>
 800678e:	4631      	mov	r1, r6
 8006790:	2201      	movs	r2, #1
 8006792:	4620      	mov	r0, r4
 8006794:	f7ff f9a8 	bl	8005ae8 <__lshift>
 8006798:	4659      	mov	r1, fp
 800679a:	4606      	mov	r6, r0
 800679c:	f7ff fa10 	bl	8005bc0 <__mcmp>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	dd71      	ble.n	8006888 <_strtod_l+0x8d0>
 80067a4:	9905      	ldr	r1, [sp, #20]
 80067a6:	464b      	mov	r3, r9
 80067a8:	4a21      	ldr	r2, [pc, #132]	; (8006830 <_strtod_l+0x878>)
 80067aa:	2900      	cmp	r1, #0
 80067ac:	f000 808d 	beq.w	80068ca <_strtod_l+0x912>
 80067b0:	ea02 0109 	and.w	r1, r2, r9
 80067b4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80067b8:	f300 8087 	bgt.w	80068ca <_strtod_l+0x912>
 80067bc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80067c0:	f77f aea9 	ble.w	8006516 <_strtod_l+0x55e>
 80067c4:	4640      	mov	r0, r8
 80067c6:	4649      	mov	r1, r9
 80067c8:	4b1a      	ldr	r3, [pc, #104]	; (8006834 <_strtod_l+0x87c>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	f7f9 fe84 	bl	80004d8 <__aeabi_dmul>
 80067d0:	4b17      	ldr	r3, [pc, #92]	; (8006830 <_strtod_l+0x878>)
 80067d2:	4680      	mov	r8, r0
 80067d4:	400b      	ands	r3, r1
 80067d6:	4689      	mov	r9, r1
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f47f ae35 	bne.w	8006448 <_strtod_l+0x490>
 80067de:	2322      	movs	r3, #34	; 0x22
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	e631      	b.n	8006448 <_strtod_l+0x490>
 80067e4:	f04f 32ff 	mov.w	r2, #4294967295
 80067e8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ec:	ea03 0808 	and.w	r8, r3, r8
 80067f0:	e6de      	b.n	80065b0 <_strtod_l+0x5f8>
 80067f2:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 80067f6:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 80067fa:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 80067fe:	37e2      	adds	r7, #226	; 0xe2
 8006800:	fa01 f307 	lsl.w	r3, r1, r7
 8006804:	9310      	str	r3, [sp, #64]	; 0x40
 8006806:	9113      	str	r1, [sp, #76]	; 0x4c
 8006808:	e745      	b.n	8006696 <_strtod_l+0x6de>
 800680a:	2300      	movs	r3, #0
 800680c:	9310      	str	r3, [sp, #64]	; 0x40
 800680e:	2301      	movs	r3, #1
 8006810:	9313      	str	r3, [sp, #76]	; 0x4c
 8006812:	e740      	b.n	8006696 <_strtod_l+0x6de>
 8006814:	463a      	mov	r2, r7
 8006816:	4620      	mov	r0, r4
 8006818:	991a      	ldr	r1, [sp, #104]	; 0x68
 800681a:	f7ff f965 	bl	8005ae8 <__lshift>
 800681e:	901a      	str	r0, [sp, #104]	; 0x68
 8006820:	2800      	cmp	r0, #0
 8006822:	f47f af68 	bne.w	80066f6 <_strtod_l+0x73e>
 8006826:	e605      	b.n	8006434 <_strtod_l+0x47c>
 8006828:	08008118 	.word	0x08008118
 800682c:	fffffc02 	.word	0xfffffc02
 8006830:	7ff00000 	.word	0x7ff00000
 8006834:	39500000 	.word	0x39500000
 8006838:	46ca      	mov	sl, r9
 800683a:	d165      	bne.n	8006908 <_strtod_l+0x950>
 800683c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800683e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006842:	b352      	cbz	r2, 800689a <_strtod_l+0x8e2>
 8006844:	4a9e      	ldr	r2, [pc, #632]	; (8006ac0 <_strtod_l+0xb08>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d12a      	bne.n	80068a0 <_strtod_l+0x8e8>
 800684a:	9b05      	ldr	r3, [sp, #20]
 800684c:	4641      	mov	r1, r8
 800684e:	b1fb      	cbz	r3, 8006890 <_strtod_l+0x8d8>
 8006850:	4b9c      	ldr	r3, [pc, #624]	; (8006ac4 <_strtod_l+0xb0c>)
 8006852:	f04f 32ff 	mov.w	r2, #4294967295
 8006856:	ea09 0303 	and.w	r3, r9, r3
 800685a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800685e:	d81a      	bhi.n	8006896 <_strtod_l+0x8de>
 8006860:	0d1b      	lsrs	r3, r3, #20
 8006862:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006866:	fa02 f303 	lsl.w	r3, r2, r3
 800686a:	4299      	cmp	r1, r3
 800686c:	d118      	bne.n	80068a0 <_strtod_l+0x8e8>
 800686e:	4b96      	ldr	r3, [pc, #600]	; (8006ac8 <_strtod_l+0xb10>)
 8006870:	459a      	cmp	sl, r3
 8006872:	d102      	bne.n	800687a <_strtod_l+0x8c2>
 8006874:	3101      	adds	r1, #1
 8006876:	f43f addd 	beq.w	8006434 <_strtod_l+0x47c>
 800687a:	f04f 0800 	mov.w	r8, #0
 800687e:	4b91      	ldr	r3, [pc, #580]	; (8006ac4 <_strtod_l+0xb0c>)
 8006880:	ea0a 0303 	and.w	r3, sl, r3
 8006884:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006888:	9b05      	ldr	r3, [sp, #20]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d19a      	bne.n	80067c4 <_strtod_l+0x80c>
 800688e:	e5db      	b.n	8006448 <_strtod_l+0x490>
 8006890:	f04f 33ff 	mov.w	r3, #4294967295
 8006894:	e7e9      	b.n	800686a <_strtod_l+0x8b2>
 8006896:	4613      	mov	r3, r2
 8006898:	e7e7      	b.n	800686a <_strtod_l+0x8b2>
 800689a:	ea53 0308 	orrs.w	r3, r3, r8
 800689e:	d081      	beq.n	80067a4 <_strtod_l+0x7ec>
 80068a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068a2:	b1e3      	cbz	r3, 80068de <_strtod_l+0x926>
 80068a4:	ea13 0f0a 	tst.w	r3, sl
 80068a8:	d0ee      	beq.n	8006888 <_strtod_l+0x8d0>
 80068aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ac:	4640      	mov	r0, r8
 80068ae:	4649      	mov	r1, r9
 80068b0:	9a05      	ldr	r2, [sp, #20]
 80068b2:	b1c3      	cbz	r3, 80068e6 <_strtod_l+0x92e>
 80068b4:	f7ff fb5c 	bl	8005f70 <sulp>
 80068b8:	4602      	mov	r2, r0
 80068ba:	460b      	mov	r3, r1
 80068bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80068be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068c0:	f7f9 fc54 	bl	800016c <__adddf3>
 80068c4:	4680      	mov	r8, r0
 80068c6:	4689      	mov	r9, r1
 80068c8:	e7de      	b.n	8006888 <_strtod_l+0x8d0>
 80068ca:	4013      	ands	r3, r2
 80068cc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80068d0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80068d4:	f04f 38ff 	mov.w	r8, #4294967295
 80068d8:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80068dc:	e7d4      	b.n	8006888 <_strtod_l+0x8d0>
 80068de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80068e0:	ea13 0f08 	tst.w	r3, r8
 80068e4:	e7e0      	b.n	80068a8 <_strtod_l+0x8f0>
 80068e6:	f7ff fb43 	bl	8005f70 <sulp>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 80068f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068f2:	f7f9 fc39 	bl	8000168 <__aeabi_dsub>
 80068f6:	2200      	movs	r2, #0
 80068f8:	2300      	movs	r3, #0
 80068fa:	4680      	mov	r8, r0
 80068fc:	4689      	mov	r9, r1
 80068fe:	f7fa f853 	bl	80009a8 <__aeabi_dcmpeq>
 8006902:	2800      	cmp	r0, #0
 8006904:	d0c0      	beq.n	8006888 <_strtod_l+0x8d0>
 8006906:	e606      	b.n	8006516 <_strtod_l+0x55e>
 8006908:	4659      	mov	r1, fp
 800690a:	4630      	mov	r0, r6
 800690c:	f7ff fabe 	bl	8005e8c <__ratio>
 8006910:	4602      	mov	r2, r0
 8006912:	460b      	mov	r3, r1
 8006914:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006918:	2200      	movs	r2, #0
 800691a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800691e:	f7fa f857 	bl	80009d0 <__aeabi_dcmple>
 8006922:	2800      	cmp	r0, #0
 8006924:	d06f      	beq.n	8006a06 <_strtod_l+0xa4e>
 8006926:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006928:	2b00      	cmp	r3, #0
 800692a:	d17c      	bne.n	8006a26 <_strtod_l+0xa6e>
 800692c:	f1b8 0f00 	cmp.w	r8, #0
 8006930:	d159      	bne.n	80069e6 <_strtod_l+0xa2e>
 8006932:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006936:	2b00      	cmp	r3, #0
 8006938:	d17b      	bne.n	8006a32 <_strtod_l+0xa7a>
 800693a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800693e:	2200      	movs	r2, #0
 8006940:	4b62      	ldr	r3, [pc, #392]	; (8006acc <_strtod_l+0xb14>)
 8006942:	f7fa f83b 	bl	80009bc <__aeabi_dcmplt>
 8006946:	2800      	cmp	r0, #0
 8006948:	d15a      	bne.n	8006a00 <_strtod_l+0xa48>
 800694a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800694e:	2200      	movs	r2, #0
 8006950:	4b5f      	ldr	r3, [pc, #380]	; (8006ad0 <_strtod_l+0xb18>)
 8006952:	f7f9 fdc1 	bl	80004d8 <__aeabi_dmul>
 8006956:	4605      	mov	r5, r0
 8006958:	460f      	mov	r7, r1
 800695a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800695e:	9506      	str	r5, [sp, #24]
 8006960:	9307      	str	r3, [sp, #28]
 8006962:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006966:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800696a:	4b56      	ldr	r3, [pc, #344]	; (8006ac4 <_strtod_l+0xb0c>)
 800696c:	4a55      	ldr	r2, [pc, #340]	; (8006ac4 <_strtod_l+0xb0c>)
 800696e:	ea0a 0303 	and.w	r3, sl, r3
 8006972:	9313      	str	r3, [sp, #76]	; 0x4c
 8006974:	4b57      	ldr	r3, [pc, #348]	; (8006ad4 <_strtod_l+0xb1c>)
 8006976:	ea0a 0202 	and.w	r2, sl, r2
 800697a:	429a      	cmp	r2, r3
 800697c:	f040 80b0 	bne.w	8006ae0 <_strtod_l+0xb28>
 8006980:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006984:	4640      	mov	r0, r8
 8006986:	4649      	mov	r1, r9
 8006988:	f7ff f9c2 	bl	8005d10 <__ulp>
 800698c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006990:	f7f9 fda2 	bl	80004d8 <__aeabi_dmul>
 8006994:	4642      	mov	r2, r8
 8006996:	464b      	mov	r3, r9
 8006998:	f7f9 fbe8 	bl	800016c <__adddf3>
 800699c:	f8df a124 	ldr.w	sl, [pc, #292]	; 8006ac4 <_strtod_l+0xb0c>
 80069a0:	4a4d      	ldr	r2, [pc, #308]	; (8006ad8 <_strtod_l+0xb20>)
 80069a2:	ea01 0a0a 	and.w	sl, r1, sl
 80069a6:	4592      	cmp	sl, r2
 80069a8:	4680      	mov	r8, r0
 80069aa:	d948      	bls.n	8006a3e <_strtod_l+0xa86>
 80069ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069ae:	4b46      	ldr	r3, [pc, #280]	; (8006ac8 <_strtod_l+0xb10>)
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d103      	bne.n	80069bc <_strtod_l+0xa04>
 80069b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069b6:	3301      	adds	r3, #1
 80069b8:	f43f ad3c 	beq.w	8006434 <_strtod_l+0x47c>
 80069bc:	f04f 38ff 	mov.w	r8, #4294967295
 80069c0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8006ac8 <_strtod_l+0xb10>
 80069c4:	4620      	mov	r0, r4
 80069c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80069c8:	f7fe fe76 	bl	80056b8 <_Bfree>
 80069cc:	4620      	mov	r0, r4
 80069ce:	9908      	ldr	r1, [sp, #32]
 80069d0:	f7fe fe72 	bl	80056b8 <_Bfree>
 80069d4:	4659      	mov	r1, fp
 80069d6:	4620      	mov	r0, r4
 80069d8:	f7fe fe6e 	bl	80056b8 <_Bfree>
 80069dc:	4631      	mov	r1, r6
 80069de:	4620      	mov	r0, r4
 80069e0:	f7fe fe6a 	bl	80056b8 <_Bfree>
 80069e4:	e605      	b.n	80065f2 <_strtod_l+0x63a>
 80069e6:	f1b8 0f01 	cmp.w	r8, #1
 80069ea:	d103      	bne.n	80069f4 <_strtod_l+0xa3c>
 80069ec:	f1b9 0f00 	cmp.w	r9, #0
 80069f0:	f43f ad91 	beq.w	8006516 <_strtod_l+0x55e>
 80069f4:	2200      	movs	r2, #0
 80069f6:	4b39      	ldr	r3, [pc, #228]	; (8006adc <_strtod_l+0xb24>)
 80069f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80069fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80069fe:	e016      	b.n	8006a2e <_strtod_l+0xa76>
 8006a00:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006a02:	4f33      	ldr	r7, [pc, #204]	; (8006ad0 <_strtod_l+0xb18>)
 8006a04:	e7a9      	b.n	800695a <_strtod_l+0x9a2>
 8006a06:	4b32      	ldr	r3, [pc, #200]	; (8006ad0 <_strtod_l+0xb18>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a0e:	f7f9 fd63 	bl	80004d8 <__aeabi_dmul>
 8006a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a14:	4605      	mov	r5, r0
 8006a16:	460f      	mov	r7, r1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d09e      	beq.n	800695a <_strtod_l+0x9a2>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	460b      	mov	r3, r1
 8006a20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a24:	e79d      	b.n	8006962 <_strtod_l+0x9aa>
 8006a26:	2200      	movs	r2, #0
 8006a28:	4b28      	ldr	r3, [pc, #160]	; (8006acc <_strtod_l+0xb14>)
 8006a2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a2e:	4f27      	ldr	r7, [pc, #156]	; (8006acc <_strtod_l+0xb14>)
 8006a30:	e797      	b.n	8006962 <_strtod_l+0x9aa>
 8006a32:	2200      	movs	r2, #0
 8006a34:	4b29      	ldr	r3, [pc, #164]	; (8006adc <_strtod_l+0xb24>)
 8006a36:	4645      	mov	r5, r8
 8006a38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a3c:	e7f7      	b.n	8006a2e <_strtod_l+0xa76>
 8006a3e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8006a42:	9b05      	ldr	r3, [sp, #20]
 8006a44:	46ca      	mov	sl, r9
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1bc      	bne.n	80069c4 <_strtod_l+0xa0c>
 8006a4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a50:	0d1b      	lsrs	r3, r3, #20
 8006a52:	051b      	lsls	r3, r3, #20
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d1b5      	bne.n	80069c4 <_strtod_l+0xa0c>
 8006a58:	4628      	mov	r0, r5
 8006a5a:	4639      	mov	r1, r7
 8006a5c:	f7fa f884 	bl	8000b68 <__aeabi_d2lz>
 8006a60:	f7f9 fd0c 	bl	800047c <__aeabi_l2d>
 8006a64:	4602      	mov	r2, r0
 8006a66:	460b      	mov	r3, r1
 8006a68:	4628      	mov	r0, r5
 8006a6a:	4639      	mov	r1, r7
 8006a6c:	f7f9 fb7c 	bl	8000168 <__aeabi_dsub>
 8006a70:	460b      	mov	r3, r1
 8006a72:	4602      	mov	r2, r0
 8006a74:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8006a78:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006a7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a7e:	ea4a 0a08 	orr.w	sl, sl, r8
 8006a82:	ea5a 0a03 	orrs.w	sl, sl, r3
 8006a86:	d06c      	beq.n	8006b62 <_strtod_l+0xbaa>
 8006a88:	a309      	add	r3, pc, #36	; (adr r3, 8006ab0 <_strtod_l+0xaf8>)
 8006a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8e:	f7f9 ff95 	bl	80009bc <__aeabi_dcmplt>
 8006a92:	2800      	cmp	r0, #0
 8006a94:	f47f acd8 	bne.w	8006448 <_strtod_l+0x490>
 8006a98:	a307      	add	r3, pc, #28	; (adr r3, 8006ab8 <_strtod_l+0xb00>)
 8006a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006aa2:	f7f9 ffa9 	bl	80009f8 <__aeabi_dcmpgt>
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	d08c      	beq.n	80069c4 <_strtod_l+0xa0c>
 8006aaa:	e4cd      	b.n	8006448 <_strtod_l+0x490>
 8006aac:	f3af 8000 	nop.w
 8006ab0:	94a03595 	.word	0x94a03595
 8006ab4:	3fdfffff 	.word	0x3fdfffff
 8006ab8:	35afe535 	.word	0x35afe535
 8006abc:	3fe00000 	.word	0x3fe00000
 8006ac0:	000fffff 	.word	0x000fffff
 8006ac4:	7ff00000 	.word	0x7ff00000
 8006ac8:	7fefffff 	.word	0x7fefffff
 8006acc:	3ff00000 	.word	0x3ff00000
 8006ad0:	3fe00000 	.word	0x3fe00000
 8006ad4:	7fe00000 	.word	0x7fe00000
 8006ad8:	7c9fffff 	.word	0x7c9fffff
 8006adc:	bff00000 	.word	0xbff00000
 8006ae0:	9b05      	ldr	r3, [sp, #20]
 8006ae2:	b333      	cbz	r3, 8006b32 <_strtod_l+0xb7a>
 8006ae4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ae6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006aea:	d822      	bhi.n	8006b32 <_strtod_l+0xb7a>
 8006aec:	a328      	add	r3, pc, #160	; (adr r3, 8006b90 <_strtod_l+0xbd8>)
 8006aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af2:	4628      	mov	r0, r5
 8006af4:	4639      	mov	r1, r7
 8006af6:	f7f9 ff6b 	bl	80009d0 <__aeabi_dcmple>
 8006afa:	b1a0      	cbz	r0, 8006b26 <_strtod_l+0xb6e>
 8006afc:	4639      	mov	r1, r7
 8006afe:	4628      	mov	r0, r5
 8006b00:	f7f9 ffc2 	bl	8000a88 <__aeabi_d2uiz>
 8006b04:	2801      	cmp	r0, #1
 8006b06:	bf38      	it	cc
 8006b08:	2001      	movcc	r0, #1
 8006b0a:	f7f9 fc6b 	bl	80003e4 <__aeabi_ui2d>
 8006b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b10:	4605      	mov	r5, r0
 8006b12:	460f      	mov	r7, r1
 8006b14:	bb03      	cbnz	r3, 8006b58 <_strtod_l+0xba0>
 8006b16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b1a:	9014      	str	r0, [sp, #80]	; 0x50
 8006b1c:	9315      	str	r3, [sp, #84]	; 0x54
 8006b1e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006b22:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006b26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b2a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006b2e:	1a9b      	subs	r3, r3, r2
 8006b30:	9311      	str	r3, [sp, #68]	; 0x44
 8006b32:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006b34:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b36:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8006b3a:	f7ff f8e9 	bl	8005d10 <__ulp>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	460b      	mov	r3, r1
 8006b42:	4640      	mov	r0, r8
 8006b44:	4649      	mov	r1, r9
 8006b46:	f7f9 fcc7 	bl	80004d8 <__aeabi_dmul>
 8006b4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b4e:	f7f9 fb0d 	bl	800016c <__adddf3>
 8006b52:	4680      	mov	r8, r0
 8006b54:	4689      	mov	r9, r1
 8006b56:	e774      	b.n	8006a42 <_strtod_l+0xa8a>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006b60:	e7dd      	b.n	8006b1e <_strtod_l+0xb66>
 8006b62:	a30d      	add	r3, pc, #52	; (adr r3, 8006b98 <_strtod_l+0xbe0>)
 8006b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b68:	f7f9 ff28 	bl	80009bc <__aeabi_dcmplt>
 8006b6c:	e79b      	b.n	8006aa6 <_strtod_l+0xaee>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	930e      	str	r3, [sp, #56]	; 0x38
 8006b72:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006b76:	6013      	str	r3, [r2, #0]
 8006b78:	f7ff ba5b 	b.w	8006032 <_strtod_l+0x7a>
 8006b7c:	2a65      	cmp	r2, #101	; 0x65
 8006b7e:	f43f ab52 	beq.w	8006226 <_strtod_l+0x26e>
 8006b82:	2a45      	cmp	r2, #69	; 0x45
 8006b84:	f43f ab4f 	beq.w	8006226 <_strtod_l+0x26e>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	f7ff bb87 	b.w	800629c <_strtod_l+0x2e4>
 8006b8e:	bf00      	nop
 8006b90:	ffc00000 	.word	0xffc00000
 8006b94:	41dfffff 	.word	0x41dfffff
 8006b98:	94a03595 	.word	0x94a03595
 8006b9c:	3fcfffff 	.word	0x3fcfffff

08006ba0 <_strtod_r>:
 8006ba0:	4b01      	ldr	r3, [pc, #4]	; (8006ba8 <_strtod_r+0x8>)
 8006ba2:	f7ff ba09 	b.w	8005fb8 <_strtod_l>
 8006ba6:	bf00      	nop
 8006ba8:	20000068 	.word	0x20000068

08006bac <_strtol_l.constprop.0>:
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb2:	4686      	mov	lr, r0
 8006bb4:	4690      	mov	r8, r2
 8006bb6:	d001      	beq.n	8006bbc <_strtol_l.constprop.0+0x10>
 8006bb8:	2b24      	cmp	r3, #36	; 0x24
 8006bba:	d906      	bls.n	8006bca <_strtol_l.constprop.0+0x1e>
 8006bbc:	f7fd fd94 	bl	80046e8 <__errno>
 8006bc0:	2316      	movs	r3, #22
 8006bc2:	6003      	str	r3, [r0, #0]
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bca:	460d      	mov	r5, r1
 8006bcc:	4835      	ldr	r0, [pc, #212]	; (8006ca4 <_strtol_l.constprop.0+0xf8>)
 8006bce:	462a      	mov	r2, r5
 8006bd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006bd4:	5d06      	ldrb	r6, [r0, r4]
 8006bd6:	f016 0608 	ands.w	r6, r6, #8
 8006bda:	d1f8      	bne.n	8006bce <_strtol_l.constprop.0+0x22>
 8006bdc:	2c2d      	cmp	r4, #45	; 0x2d
 8006bde:	d12e      	bne.n	8006c3e <_strtol_l.constprop.0+0x92>
 8006be0:	2601      	movs	r6, #1
 8006be2:	782c      	ldrb	r4, [r5, #0]
 8006be4:	1c95      	adds	r5, r2, #2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d057      	beq.n	8006c9a <_strtol_l.constprop.0+0xee>
 8006bea:	2b10      	cmp	r3, #16
 8006bec:	d109      	bne.n	8006c02 <_strtol_l.constprop.0+0x56>
 8006bee:	2c30      	cmp	r4, #48	; 0x30
 8006bf0:	d107      	bne.n	8006c02 <_strtol_l.constprop.0+0x56>
 8006bf2:	782a      	ldrb	r2, [r5, #0]
 8006bf4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006bf8:	2a58      	cmp	r2, #88	; 0x58
 8006bfa:	d149      	bne.n	8006c90 <_strtol_l.constprop.0+0xe4>
 8006bfc:	2310      	movs	r3, #16
 8006bfe:	786c      	ldrb	r4, [r5, #1]
 8006c00:	3502      	adds	r5, #2
 8006c02:	2200      	movs	r2, #0
 8006c04:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8006c08:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006c0c:	fbbc f9f3 	udiv	r9, ip, r3
 8006c10:	4610      	mov	r0, r2
 8006c12:	fb03 ca19 	mls	sl, r3, r9, ip
 8006c16:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006c1a:	2f09      	cmp	r7, #9
 8006c1c:	d814      	bhi.n	8006c48 <_strtol_l.constprop.0+0x9c>
 8006c1e:	463c      	mov	r4, r7
 8006c20:	42a3      	cmp	r3, r4
 8006c22:	dd20      	ble.n	8006c66 <_strtol_l.constprop.0+0xba>
 8006c24:	1c57      	adds	r7, r2, #1
 8006c26:	d007      	beq.n	8006c38 <_strtol_l.constprop.0+0x8c>
 8006c28:	4581      	cmp	r9, r0
 8006c2a:	d319      	bcc.n	8006c60 <_strtol_l.constprop.0+0xb4>
 8006c2c:	d101      	bne.n	8006c32 <_strtol_l.constprop.0+0x86>
 8006c2e:	45a2      	cmp	sl, r4
 8006c30:	db16      	blt.n	8006c60 <_strtol_l.constprop.0+0xb4>
 8006c32:	2201      	movs	r2, #1
 8006c34:	fb00 4003 	mla	r0, r0, r3, r4
 8006c38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c3c:	e7eb      	b.n	8006c16 <_strtol_l.constprop.0+0x6a>
 8006c3e:	2c2b      	cmp	r4, #43	; 0x2b
 8006c40:	bf04      	itt	eq
 8006c42:	782c      	ldrbeq	r4, [r5, #0]
 8006c44:	1c95      	addeq	r5, r2, #2
 8006c46:	e7ce      	b.n	8006be6 <_strtol_l.constprop.0+0x3a>
 8006c48:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006c4c:	2f19      	cmp	r7, #25
 8006c4e:	d801      	bhi.n	8006c54 <_strtol_l.constprop.0+0xa8>
 8006c50:	3c37      	subs	r4, #55	; 0x37
 8006c52:	e7e5      	b.n	8006c20 <_strtol_l.constprop.0+0x74>
 8006c54:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006c58:	2f19      	cmp	r7, #25
 8006c5a:	d804      	bhi.n	8006c66 <_strtol_l.constprop.0+0xba>
 8006c5c:	3c57      	subs	r4, #87	; 0x57
 8006c5e:	e7df      	b.n	8006c20 <_strtol_l.constprop.0+0x74>
 8006c60:	f04f 32ff 	mov.w	r2, #4294967295
 8006c64:	e7e8      	b.n	8006c38 <_strtol_l.constprop.0+0x8c>
 8006c66:	1c53      	adds	r3, r2, #1
 8006c68:	d108      	bne.n	8006c7c <_strtol_l.constprop.0+0xd0>
 8006c6a:	2322      	movs	r3, #34	; 0x22
 8006c6c:	4660      	mov	r0, ip
 8006c6e:	f8ce 3000 	str.w	r3, [lr]
 8006c72:	f1b8 0f00 	cmp.w	r8, #0
 8006c76:	d0a6      	beq.n	8006bc6 <_strtol_l.constprop.0+0x1a>
 8006c78:	1e69      	subs	r1, r5, #1
 8006c7a:	e006      	b.n	8006c8a <_strtol_l.constprop.0+0xde>
 8006c7c:	b106      	cbz	r6, 8006c80 <_strtol_l.constprop.0+0xd4>
 8006c7e:	4240      	negs	r0, r0
 8006c80:	f1b8 0f00 	cmp.w	r8, #0
 8006c84:	d09f      	beq.n	8006bc6 <_strtol_l.constprop.0+0x1a>
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	d1f6      	bne.n	8006c78 <_strtol_l.constprop.0+0xcc>
 8006c8a:	f8c8 1000 	str.w	r1, [r8]
 8006c8e:	e79a      	b.n	8006bc6 <_strtol_l.constprop.0+0x1a>
 8006c90:	2430      	movs	r4, #48	; 0x30
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1b5      	bne.n	8006c02 <_strtol_l.constprop.0+0x56>
 8006c96:	2308      	movs	r3, #8
 8006c98:	e7b3      	b.n	8006c02 <_strtol_l.constprop.0+0x56>
 8006c9a:	2c30      	cmp	r4, #48	; 0x30
 8006c9c:	d0a9      	beq.n	8006bf2 <_strtol_l.constprop.0+0x46>
 8006c9e:	230a      	movs	r3, #10
 8006ca0:	e7af      	b.n	8006c02 <_strtol_l.constprop.0+0x56>
 8006ca2:	bf00      	nop
 8006ca4:	08008141 	.word	0x08008141

08006ca8 <_strtol_r>:
 8006ca8:	f7ff bf80 	b.w	8006bac <_strtol_l.constprop.0>

08006cac <__ssputs_r>:
 8006cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb0:	461f      	mov	r7, r3
 8006cb2:	688e      	ldr	r6, [r1, #8]
 8006cb4:	4682      	mov	sl, r0
 8006cb6:	42be      	cmp	r6, r7
 8006cb8:	460c      	mov	r4, r1
 8006cba:	4690      	mov	r8, r2
 8006cbc:	680b      	ldr	r3, [r1, #0]
 8006cbe:	d82c      	bhi.n	8006d1a <__ssputs_r+0x6e>
 8006cc0:	898a      	ldrh	r2, [r1, #12]
 8006cc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006cc6:	d026      	beq.n	8006d16 <__ssputs_r+0x6a>
 8006cc8:	6965      	ldr	r5, [r4, #20]
 8006cca:	6909      	ldr	r1, [r1, #16]
 8006ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cd0:	eba3 0901 	sub.w	r9, r3, r1
 8006cd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cd8:	1c7b      	adds	r3, r7, #1
 8006cda:	444b      	add	r3, r9
 8006cdc:	106d      	asrs	r5, r5, #1
 8006cde:	429d      	cmp	r5, r3
 8006ce0:	bf38      	it	cc
 8006ce2:	461d      	movcc	r5, r3
 8006ce4:	0553      	lsls	r3, r2, #21
 8006ce6:	d527      	bpl.n	8006d38 <__ssputs_r+0x8c>
 8006ce8:	4629      	mov	r1, r5
 8006cea:	f7fe fc19 	bl	8005520 <_malloc_r>
 8006cee:	4606      	mov	r6, r0
 8006cf0:	b360      	cbz	r0, 8006d4c <__ssputs_r+0xa0>
 8006cf2:	464a      	mov	r2, r9
 8006cf4:	6921      	ldr	r1, [r4, #16]
 8006cf6:	f000 fa17 	bl	8007128 <memcpy>
 8006cfa:	89a3      	ldrh	r3, [r4, #12]
 8006cfc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d04:	81a3      	strh	r3, [r4, #12]
 8006d06:	6126      	str	r6, [r4, #16]
 8006d08:	444e      	add	r6, r9
 8006d0a:	6026      	str	r6, [r4, #0]
 8006d0c:	463e      	mov	r6, r7
 8006d0e:	6165      	str	r5, [r4, #20]
 8006d10:	eba5 0509 	sub.w	r5, r5, r9
 8006d14:	60a5      	str	r5, [r4, #8]
 8006d16:	42be      	cmp	r6, r7
 8006d18:	d900      	bls.n	8006d1c <__ssputs_r+0x70>
 8006d1a:	463e      	mov	r6, r7
 8006d1c:	4632      	mov	r2, r6
 8006d1e:	4641      	mov	r1, r8
 8006d20:	6820      	ldr	r0, [r4, #0]
 8006d22:	f000 f9c5 	bl	80070b0 <memmove>
 8006d26:	2000      	movs	r0, #0
 8006d28:	68a3      	ldr	r3, [r4, #8]
 8006d2a:	1b9b      	subs	r3, r3, r6
 8006d2c:	60a3      	str	r3, [r4, #8]
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	4433      	add	r3, r6
 8006d32:	6023      	str	r3, [r4, #0]
 8006d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d38:	462a      	mov	r2, r5
 8006d3a:	f000 fda6 	bl	800788a <_realloc_r>
 8006d3e:	4606      	mov	r6, r0
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d1e0      	bne.n	8006d06 <__ssputs_r+0x5a>
 8006d44:	4650      	mov	r0, sl
 8006d46:	6921      	ldr	r1, [r4, #16]
 8006d48:	f7fe fb7a 	bl	8005440 <_free_r>
 8006d4c:	230c      	movs	r3, #12
 8006d4e:	f8ca 3000 	str.w	r3, [sl]
 8006d52:	89a3      	ldrh	r3, [r4, #12]
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d5c:	81a3      	strh	r3, [r4, #12]
 8006d5e:	e7e9      	b.n	8006d34 <__ssputs_r+0x88>

08006d60 <_svfiprintf_r>:
 8006d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d64:	4698      	mov	r8, r3
 8006d66:	898b      	ldrh	r3, [r1, #12]
 8006d68:	4607      	mov	r7, r0
 8006d6a:	061b      	lsls	r3, r3, #24
 8006d6c:	460d      	mov	r5, r1
 8006d6e:	4614      	mov	r4, r2
 8006d70:	b09d      	sub	sp, #116	; 0x74
 8006d72:	d50e      	bpl.n	8006d92 <_svfiprintf_r+0x32>
 8006d74:	690b      	ldr	r3, [r1, #16]
 8006d76:	b963      	cbnz	r3, 8006d92 <_svfiprintf_r+0x32>
 8006d78:	2140      	movs	r1, #64	; 0x40
 8006d7a:	f7fe fbd1 	bl	8005520 <_malloc_r>
 8006d7e:	6028      	str	r0, [r5, #0]
 8006d80:	6128      	str	r0, [r5, #16]
 8006d82:	b920      	cbnz	r0, 8006d8e <_svfiprintf_r+0x2e>
 8006d84:	230c      	movs	r3, #12
 8006d86:	603b      	str	r3, [r7, #0]
 8006d88:	f04f 30ff 	mov.w	r0, #4294967295
 8006d8c:	e0d0      	b.n	8006f30 <_svfiprintf_r+0x1d0>
 8006d8e:	2340      	movs	r3, #64	; 0x40
 8006d90:	616b      	str	r3, [r5, #20]
 8006d92:	2300      	movs	r3, #0
 8006d94:	9309      	str	r3, [sp, #36]	; 0x24
 8006d96:	2320      	movs	r3, #32
 8006d98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d9c:	2330      	movs	r3, #48	; 0x30
 8006d9e:	f04f 0901 	mov.w	r9, #1
 8006da2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006da6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8006f48 <_svfiprintf_r+0x1e8>
 8006daa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006dae:	4623      	mov	r3, r4
 8006db0:	469a      	mov	sl, r3
 8006db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006db6:	b10a      	cbz	r2, 8006dbc <_svfiprintf_r+0x5c>
 8006db8:	2a25      	cmp	r2, #37	; 0x25
 8006dba:	d1f9      	bne.n	8006db0 <_svfiprintf_r+0x50>
 8006dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8006dc0:	d00b      	beq.n	8006dda <_svfiprintf_r+0x7a>
 8006dc2:	465b      	mov	r3, fp
 8006dc4:	4622      	mov	r2, r4
 8006dc6:	4629      	mov	r1, r5
 8006dc8:	4638      	mov	r0, r7
 8006dca:	f7ff ff6f 	bl	8006cac <__ssputs_r>
 8006dce:	3001      	adds	r0, #1
 8006dd0:	f000 80a9 	beq.w	8006f26 <_svfiprintf_r+0x1c6>
 8006dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dd6:	445a      	add	r2, fp
 8006dd8:	9209      	str	r2, [sp, #36]	; 0x24
 8006dda:	f89a 3000 	ldrb.w	r3, [sl]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f000 80a1 	beq.w	8006f26 <_svfiprintf_r+0x1c6>
 8006de4:	2300      	movs	r3, #0
 8006de6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dee:	f10a 0a01 	add.w	sl, sl, #1
 8006df2:	9304      	str	r3, [sp, #16]
 8006df4:	9307      	str	r3, [sp, #28]
 8006df6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dfa:	931a      	str	r3, [sp, #104]	; 0x68
 8006dfc:	4654      	mov	r4, sl
 8006dfe:	2205      	movs	r2, #5
 8006e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e04:	4850      	ldr	r0, [pc, #320]	; (8006f48 <_svfiprintf_r+0x1e8>)
 8006e06:	f7fd fc9b 	bl	8004740 <memchr>
 8006e0a:	9a04      	ldr	r2, [sp, #16]
 8006e0c:	b9d8      	cbnz	r0, 8006e46 <_svfiprintf_r+0xe6>
 8006e0e:	06d0      	lsls	r0, r2, #27
 8006e10:	bf44      	itt	mi
 8006e12:	2320      	movmi	r3, #32
 8006e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e18:	0711      	lsls	r1, r2, #28
 8006e1a:	bf44      	itt	mi
 8006e1c:	232b      	movmi	r3, #43	; 0x2b
 8006e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e22:	f89a 3000 	ldrb.w	r3, [sl]
 8006e26:	2b2a      	cmp	r3, #42	; 0x2a
 8006e28:	d015      	beq.n	8006e56 <_svfiprintf_r+0xf6>
 8006e2a:	4654      	mov	r4, sl
 8006e2c:	2000      	movs	r0, #0
 8006e2e:	f04f 0c0a 	mov.w	ip, #10
 8006e32:	9a07      	ldr	r2, [sp, #28]
 8006e34:	4621      	mov	r1, r4
 8006e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e3a:	3b30      	subs	r3, #48	; 0x30
 8006e3c:	2b09      	cmp	r3, #9
 8006e3e:	d94d      	bls.n	8006edc <_svfiprintf_r+0x17c>
 8006e40:	b1b0      	cbz	r0, 8006e70 <_svfiprintf_r+0x110>
 8006e42:	9207      	str	r2, [sp, #28]
 8006e44:	e014      	b.n	8006e70 <_svfiprintf_r+0x110>
 8006e46:	eba0 0308 	sub.w	r3, r0, r8
 8006e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	46a2      	mov	sl, r4
 8006e52:	9304      	str	r3, [sp, #16]
 8006e54:	e7d2      	b.n	8006dfc <_svfiprintf_r+0x9c>
 8006e56:	9b03      	ldr	r3, [sp, #12]
 8006e58:	1d19      	adds	r1, r3, #4
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	9103      	str	r1, [sp, #12]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	bfbb      	ittet	lt
 8006e62:	425b      	neglt	r3, r3
 8006e64:	f042 0202 	orrlt.w	r2, r2, #2
 8006e68:	9307      	strge	r3, [sp, #28]
 8006e6a:	9307      	strlt	r3, [sp, #28]
 8006e6c:	bfb8      	it	lt
 8006e6e:	9204      	strlt	r2, [sp, #16]
 8006e70:	7823      	ldrb	r3, [r4, #0]
 8006e72:	2b2e      	cmp	r3, #46	; 0x2e
 8006e74:	d10c      	bne.n	8006e90 <_svfiprintf_r+0x130>
 8006e76:	7863      	ldrb	r3, [r4, #1]
 8006e78:	2b2a      	cmp	r3, #42	; 0x2a
 8006e7a:	d134      	bne.n	8006ee6 <_svfiprintf_r+0x186>
 8006e7c:	9b03      	ldr	r3, [sp, #12]
 8006e7e:	3402      	adds	r4, #2
 8006e80:	1d1a      	adds	r2, r3, #4
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	9203      	str	r2, [sp, #12]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	bfb8      	it	lt
 8006e8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e8e:	9305      	str	r3, [sp, #20]
 8006e90:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8006f4c <_svfiprintf_r+0x1ec>
 8006e94:	2203      	movs	r2, #3
 8006e96:	4650      	mov	r0, sl
 8006e98:	7821      	ldrb	r1, [r4, #0]
 8006e9a:	f7fd fc51 	bl	8004740 <memchr>
 8006e9e:	b138      	cbz	r0, 8006eb0 <_svfiprintf_r+0x150>
 8006ea0:	2240      	movs	r2, #64	; 0x40
 8006ea2:	9b04      	ldr	r3, [sp, #16]
 8006ea4:	eba0 000a 	sub.w	r0, r0, sl
 8006ea8:	4082      	lsls	r2, r0
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	3401      	adds	r4, #1
 8006eae:	9304      	str	r3, [sp, #16]
 8006eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eb4:	2206      	movs	r2, #6
 8006eb6:	4826      	ldr	r0, [pc, #152]	; (8006f50 <_svfiprintf_r+0x1f0>)
 8006eb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ebc:	f7fd fc40 	bl	8004740 <memchr>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	d038      	beq.n	8006f36 <_svfiprintf_r+0x1d6>
 8006ec4:	4b23      	ldr	r3, [pc, #140]	; (8006f54 <_svfiprintf_r+0x1f4>)
 8006ec6:	bb1b      	cbnz	r3, 8006f10 <_svfiprintf_r+0x1b0>
 8006ec8:	9b03      	ldr	r3, [sp, #12]
 8006eca:	3307      	adds	r3, #7
 8006ecc:	f023 0307 	bic.w	r3, r3, #7
 8006ed0:	3308      	adds	r3, #8
 8006ed2:	9303      	str	r3, [sp, #12]
 8006ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed6:	4433      	add	r3, r6
 8006ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eda:	e768      	b.n	8006dae <_svfiprintf_r+0x4e>
 8006edc:	460c      	mov	r4, r1
 8006ede:	2001      	movs	r0, #1
 8006ee0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ee4:	e7a6      	b.n	8006e34 <_svfiprintf_r+0xd4>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f04f 0c0a 	mov.w	ip, #10
 8006eec:	4619      	mov	r1, r3
 8006eee:	3401      	adds	r4, #1
 8006ef0:	9305      	str	r3, [sp, #20]
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ef8:	3a30      	subs	r2, #48	; 0x30
 8006efa:	2a09      	cmp	r2, #9
 8006efc:	d903      	bls.n	8006f06 <_svfiprintf_r+0x1a6>
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d0c6      	beq.n	8006e90 <_svfiprintf_r+0x130>
 8006f02:	9105      	str	r1, [sp, #20]
 8006f04:	e7c4      	b.n	8006e90 <_svfiprintf_r+0x130>
 8006f06:	4604      	mov	r4, r0
 8006f08:	2301      	movs	r3, #1
 8006f0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f0e:	e7f0      	b.n	8006ef2 <_svfiprintf_r+0x192>
 8006f10:	ab03      	add	r3, sp, #12
 8006f12:	9300      	str	r3, [sp, #0]
 8006f14:	462a      	mov	r2, r5
 8006f16:	4638      	mov	r0, r7
 8006f18:	4b0f      	ldr	r3, [pc, #60]	; (8006f58 <_svfiprintf_r+0x1f8>)
 8006f1a:	a904      	add	r1, sp, #16
 8006f1c:	f7fc fcae 	bl	800387c <_printf_float>
 8006f20:	1c42      	adds	r2, r0, #1
 8006f22:	4606      	mov	r6, r0
 8006f24:	d1d6      	bne.n	8006ed4 <_svfiprintf_r+0x174>
 8006f26:	89ab      	ldrh	r3, [r5, #12]
 8006f28:	065b      	lsls	r3, r3, #25
 8006f2a:	f53f af2d 	bmi.w	8006d88 <_svfiprintf_r+0x28>
 8006f2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f30:	b01d      	add	sp, #116	; 0x74
 8006f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f36:	ab03      	add	r3, sp, #12
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	462a      	mov	r2, r5
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	4b06      	ldr	r3, [pc, #24]	; (8006f58 <_svfiprintf_r+0x1f8>)
 8006f40:	a904      	add	r1, sp, #16
 8006f42:	f7fc ff3b 	bl	8003dbc <_printf_i>
 8006f46:	e7eb      	b.n	8006f20 <_svfiprintf_r+0x1c0>
 8006f48:	08008241 	.word	0x08008241
 8006f4c:	08008247 	.word	0x08008247
 8006f50:	0800824b 	.word	0x0800824b
 8006f54:	0800387d 	.word	0x0800387d
 8006f58:	08006cad 	.word	0x08006cad

08006f5c <__sflush_r>:
 8006f5c:	898a      	ldrh	r2, [r1, #12]
 8006f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f60:	4605      	mov	r5, r0
 8006f62:	0710      	lsls	r0, r2, #28
 8006f64:	460c      	mov	r4, r1
 8006f66:	d457      	bmi.n	8007018 <__sflush_r+0xbc>
 8006f68:	684b      	ldr	r3, [r1, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	dc04      	bgt.n	8006f78 <__sflush_r+0x1c>
 8006f6e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	dc01      	bgt.n	8006f78 <__sflush_r+0x1c>
 8006f74:	2000      	movs	r0, #0
 8006f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f7a:	2e00      	cmp	r6, #0
 8006f7c:	d0fa      	beq.n	8006f74 <__sflush_r+0x18>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f84:	682f      	ldr	r7, [r5, #0]
 8006f86:	6a21      	ldr	r1, [r4, #32]
 8006f88:	602b      	str	r3, [r5, #0]
 8006f8a:	d032      	beq.n	8006ff2 <__sflush_r+0x96>
 8006f8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f8e:	89a3      	ldrh	r3, [r4, #12]
 8006f90:	075a      	lsls	r2, r3, #29
 8006f92:	d505      	bpl.n	8006fa0 <__sflush_r+0x44>
 8006f94:	6863      	ldr	r3, [r4, #4]
 8006f96:	1ac0      	subs	r0, r0, r3
 8006f98:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f9a:	b10b      	cbz	r3, 8006fa0 <__sflush_r+0x44>
 8006f9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f9e:	1ac0      	subs	r0, r0, r3
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	6a21      	ldr	r1, [r4, #32]
 8006faa:	47b0      	blx	r6
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	89a3      	ldrh	r3, [r4, #12]
 8006fb0:	d106      	bne.n	8006fc0 <__sflush_r+0x64>
 8006fb2:	6829      	ldr	r1, [r5, #0]
 8006fb4:	291d      	cmp	r1, #29
 8006fb6:	d82b      	bhi.n	8007010 <__sflush_r+0xb4>
 8006fb8:	4a28      	ldr	r2, [pc, #160]	; (800705c <__sflush_r+0x100>)
 8006fba:	410a      	asrs	r2, r1
 8006fbc:	07d6      	lsls	r6, r2, #31
 8006fbe:	d427      	bmi.n	8007010 <__sflush_r+0xb4>
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	6062      	str	r2, [r4, #4]
 8006fc4:	6922      	ldr	r2, [r4, #16]
 8006fc6:	04d9      	lsls	r1, r3, #19
 8006fc8:	6022      	str	r2, [r4, #0]
 8006fca:	d504      	bpl.n	8006fd6 <__sflush_r+0x7a>
 8006fcc:	1c42      	adds	r2, r0, #1
 8006fce:	d101      	bne.n	8006fd4 <__sflush_r+0x78>
 8006fd0:	682b      	ldr	r3, [r5, #0]
 8006fd2:	b903      	cbnz	r3, 8006fd6 <__sflush_r+0x7a>
 8006fd4:	6560      	str	r0, [r4, #84]	; 0x54
 8006fd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fd8:	602f      	str	r7, [r5, #0]
 8006fda:	2900      	cmp	r1, #0
 8006fdc:	d0ca      	beq.n	8006f74 <__sflush_r+0x18>
 8006fde:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fe2:	4299      	cmp	r1, r3
 8006fe4:	d002      	beq.n	8006fec <__sflush_r+0x90>
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	f7fe fa2a 	bl	8005440 <_free_r>
 8006fec:	2000      	movs	r0, #0
 8006fee:	6360      	str	r0, [r4, #52]	; 0x34
 8006ff0:	e7c1      	b.n	8006f76 <__sflush_r+0x1a>
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b0      	blx	r6
 8006ff8:	1c41      	adds	r1, r0, #1
 8006ffa:	d1c8      	bne.n	8006f8e <__sflush_r+0x32>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d0c5      	beq.n	8006f8e <__sflush_r+0x32>
 8007002:	2b1d      	cmp	r3, #29
 8007004:	d001      	beq.n	800700a <__sflush_r+0xae>
 8007006:	2b16      	cmp	r3, #22
 8007008:	d101      	bne.n	800700e <__sflush_r+0xb2>
 800700a:	602f      	str	r7, [r5, #0]
 800700c:	e7b2      	b.n	8006f74 <__sflush_r+0x18>
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007014:	81a3      	strh	r3, [r4, #12]
 8007016:	e7ae      	b.n	8006f76 <__sflush_r+0x1a>
 8007018:	690f      	ldr	r7, [r1, #16]
 800701a:	2f00      	cmp	r7, #0
 800701c:	d0aa      	beq.n	8006f74 <__sflush_r+0x18>
 800701e:	0793      	lsls	r3, r2, #30
 8007020:	bf18      	it	ne
 8007022:	2300      	movne	r3, #0
 8007024:	680e      	ldr	r6, [r1, #0]
 8007026:	bf08      	it	eq
 8007028:	694b      	ldreq	r3, [r1, #20]
 800702a:	1bf6      	subs	r6, r6, r7
 800702c:	600f      	str	r7, [r1, #0]
 800702e:	608b      	str	r3, [r1, #8]
 8007030:	2e00      	cmp	r6, #0
 8007032:	dd9f      	ble.n	8006f74 <__sflush_r+0x18>
 8007034:	4633      	mov	r3, r6
 8007036:	463a      	mov	r2, r7
 8007038:	4628      	mov	r0, r5
 800703a:	6a21      	ldr	r1, [r4, #32]
 800703c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007040:	47e0      	blx	ip
 8007042:	2800      	cmp	r0, #0
 8007044:	dc06      	bgt.n	8007054 <__sflush_r+0xf8>
 8007046:	89a3      	ldrh	r3, [r4, #12]
 8007048:	f04f 30ff 	mov.w	r0, #4294967295
 800704c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007050:	81a3      	strh	r3, [r4, #12]
 8007052:	e790      	b.n	8006f76 <__sflush_r+0x1a>
 8007054:	4407      	add	r7, r0
 8007056:	1a36      	subs	r6, r6, r0
 8007058:	e7ea      	b.n	8007030 <__sflush_r+0xd4>
 800705a:	bf00      	nop
 800705c:	dfbffffe 	.word	0xdfbffffe

08007060 <_fflush_r>:
 8007060:	b538      	push	{r3, r4, r5, lr}
 8007062:	690b      	ldr	r3, [r1, #16]
 8007064:	4605      	mov	r5, r0
 8007066:	460c      	mov	r4, r1
 8007068:	b913      	cbnz	r3, 8007070 <_fflush_r+0x10>
 800706a:	2500      	movs	r5, #0
 800706c:	4628      	mov	r0, r5
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	b118      	cbz	r0, 800707a <_fflush_r+0x1a>
 8007072:	6a03      	ldr	r3, [r0, #32]
 8007074:	b90b      	cbnz	r3, 800707a <_fflush_r+0x1a>
 8007076:	f7fd fa4b 	bl	8004510 <__sinit>
 800707a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d0f3      	beq.n	800706a <_fflush_r+0xa>
 8007082:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007084:	07d0      	lsls	r0, r2, #31
 8007086:	d404      	bmi.n	8007092 <_fflush_r+0x32>
 8007088:	0599      	lsls	r1, r3, #22
 800708a:	d402      	bmi.n	8007092 <_fflush_r+0x32>
 800708c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800708e:	f7fd fb55 	bl	800473c <__retarget_lock_acquire_recursive>
 8007092:	4628      	mov	r0, r5
 8007094:	4621      	mov	r1, r4
 8007096:	f7ff ff61 	bl	8006f5c <__sflush_r>
 800709a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800709c:	4605      	mov	r5, r0
 800709e:	07da      	lsls	r2, r3, #31
 80070a0:	d4e4      	bmi.n	800706c <_fflush_r+0xc>
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	059b      	lsls	r3, r3, #22
 80070a6:	d4e1      	bmi.n	800706c <_fflush_r+0xc>
 80070a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070aa:	f7fd fb48 	bl	800473e <__retarget_lock_release_recursive>
 80070ae:	e7dd      	b.n	800706c <_fflush_r+0xc>

080070b0 <memmove>:
 80070b0:	4288      	cmp	r0, r1
 80070b2:	b510      	push	{r4, lr}
 80070b4:	eb01 0402 	add.w	r4, r1, r2
 80070b8:	d902      	bls.n	80070c0 <memmove+0x10>
 80070ba:	4284      	cmp	r4, r0
 80070bc:	4623      	mov	r3, r4
 80070be:	d807      	bhi.n	80070d0 <memmove+0x20>
 80070c0:	1e43      	subs	r3, r0, #1
 80070c2:	42a1      	cmp	r1, r4
 80070c4:	d008      	beq.n	80070d8 <memmove+0x28>
 80070c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070ce:	e7f8      	b.n	80070c2 <memmove+0x12>
 80070d0:	4601      	mov	r1, r0
 80070d2:	4402      	add	r2, r0
 80070d4:	428a      	cmp	r2, r1
 80070d6:	d100      	bne.n	80070da <memmove+0x2a>
 80070d8:	bd10      	pop	{r4, pc}
 80070da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070e2:	e7f7      	b.n	80070d4 <memmove+0x24>

080070e4 <strncmp>:
 80070e4:	b510      	push	{r4, lr}
 80070e6:	b16a      	cbz	r2, 8007104 <strncmp+0x20>
 80070e8:	3901      	subs	r1, #1
 80070ea:	1884      	adds	r4, r0, r2
 80070ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d103      	bne.n	8007100 <strncmp+0x1c>
 80070f8:	42a0      	cmp	r0, r4
 80070fa:	d001      	beq.n	8007100 <strncmp+0x1c>
 80070fc:	2a00      	cmp	r2, #0
 80070fe:	d1f5      	bne.n	80070ec <strncmp+0x8>
 8007100:	1ad0      	subs	r0, r2, r3
 8007102:	bd10      	pop	{r4, pc}
 8007104:	4610      	mov	r0, r2
 8007106:	e7fc      	b.n	8007102 <strncmp+0x1e>

08007108 <_sbrk_r>:
 8007108:	b538      	push	{r3, r4, r5, lr}
 800710a:	2300      	movs	r3, #0
 800710c:	4d05      	ldr	r5, [pc, #20]	; (8007124 <_sbrk_r+0x1c>)
 800710e:	4604      	mov	r4, r0
 8007110:	4608      	mov	r0, r1
 8007112:	602b      	str	r3, [r5, #0]
 8007114:	f7fa fa32 	bl	800157c <_sbrk>
 8007118:	1c43      	adds	r3, r0, #1
 800711a:	d102      	bne.n	8007122 <_sbrk_r+0x1a>
 800711c:	682b      	ldr	r3, [r5, #0]
 800711e:	b103      	cbz	r3, 8007122 <_sbrk_r+0x1a>
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	bd38      	pop	{r3, r4, r5, pc}
 8007124:	200004f8 	.word	0x200004f8

08007128 <memcpy>:
 8007128:	440a      	add	r2, r1
 800712a:	4291      	cmp	r1, r2
 800712c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007130:	d100      	bne.n	8007134 <memcpy+0xc>
 8007132:	4770      	bx	lr
 8007134:	b510      	push	{r4, lr}
 8007136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800713a:	4291      	cmp	r1, r2
 800713c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007140:	d1f9      	bne.n	8007136 <memcpy+0xe>
 8007142:	bd10      	pop	{r4, pc}

08007144 <nan>:
 8007144:	2000      	movs	r0, #0
 8007146:	4901      	ldr	r1, [pc, #4]	; (800714c <nan+0x8>)
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	7ff80000 	.word	0x7ff80000

08007150 <__assert_func>:
 8007150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007152:	4614      	mov	r4, r2
 8007154:	461a      	mov	r2, r3
 8007156:	4b09      	ldr	r3, [pc, #36]	; (800717c <__assert_func+0x2c>)
 8007158:	4605      	mov	r5, r0
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68d8      	ldr	r0, [r3, #12]
 800715e:	b14c      	cbz	r4, 8007174 <__assert_func+0x24>
 8007160:	4b07      	ldr	r3, [pc, #28]	; (8007180 <__assert_func+0x30>)
 8007162:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007166:	9100      	str	r1, [sp, #0]
 8007168:	462b      	mov	r3, r5
 800716a:	4906      	ldr	r1, [pc, #24]	; (8007184 <__assert_func+0x34>)
 800716c:	f000 fbca 	bl	8007904 <fiprintf>
 8007170:	f000 fbda 	bl	8007928 <abort>
 8007174:	4b04      	ldr	r3, [pc, #16]	; (8007188 <__assert_func+0x38>)
 8007176:	461c      	mov	r4, r3
 8007178:	e7f3      	b.n	8007162 <__assert_func+0x12>
 800717a:	bf00      	nop
 800717c:	20000064 	.word	0x20000064
 8007180:	0800825a 	.word	0x0800825a
 8007184:	08008267 	.word	0x08008267
 8007188:	08008295 	.word	0x08008295

0800718c <_calloc_r>:
 800718c:	b570      	push	{r4, r5, r6, lr}
 800718e:	fba1 5402 	umull	r5, r4, r1, r2
 8007192:	b934      	cbnz	r4, 80071a2 <_calloc_r+0x16>
 8007194:	4629      	mov	r1, r5
 8007196:	f7fe f9c3 	bl	8005520 <_malloc_r>
 800719a:	4606      	mov	r6, r0
 800719c:	b928      	cbnz	r0, 80071aa <_calloc_r+0x1e>
 800719e:	4630      	mov	r0, r6
 80071a0:	bd70      	pop	{r4, r5, r6, pc}
 80071a2:	220c      	movs	r2, #12
 80071a4:	2600      	movs	r6, #0
 80071a6:	6002      	str	r2, [r0, #0]
 80071a8:	e7f9      	b.n	800719e <_calloc_r+0x12>
 80071aa:	462a      	mov	r2, r5
 80071ac:	4621      	mov	r1, r4
 80071ae:	f7fd fa48 	bl	8004642 <memset>
 80071b2:	e7f4      	b.n	800719e <_calloc_r+0x12>

080071b4 <rshift>:
 80071b4:	6903      	ldr	r3, [r0, #16]
 80071b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80071be:	f100 0414 	add.w	r4, r0, #20
 80071c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80071c6:	dd46      	ble.n	8007256 <rshift+0xa2>
 80071c8:	f011 011f 	ands.w	r1, r1, #31
 80071cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80071d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80071d4:	d10c      	bne.n	80071f0 <rshift+0x3c>
 80071d6:	4629      	mov	r1, r5
 80071d8:	f100 0710 	add.w	r7, r0, #16
 80071dc:	42b1      	cmp	r1, r6
 80071de:	d335      	bcc.n	800724c <rshift+0x98>
 80071e0:	1a9b      	subs	r3, r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	1eea      	subs	r2, r5, #3
 80071e6:	4296      	cmp	r6, r2
 80071e8:	bf38      	it	cc
 80071ea:	2300      	movcc	r3, #0
 80071ec:	4423      	add	r3, r4
 80071ee:	e015      	b.n	800721c <rshift+0x68>
 80071f0:	46a1      	mov	r9, r4
 80071f2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80071f6:	f1c1 0820 	rsb	r8, r1, #32
 80071fa:	40cf      	lsrs	r7, r1
 80071fc:	f105 0e04 	add.w	lr, r5, #4
 8007200:	4576      	cmp	r6, lr
 8007202:	46f4      	mov	ip, lr
 8007204:	d816      	bhi.n	8007234 <rshift+0x80>
 8007206:	1a9a      	subs	r2, r3, r2
 8007208:	0092      	lsls	r2, r2, #2
 800720a:	3a04      	subs	r2, #4
 800720c:	3501      	adds	r5, #1
 800720e:	42ae      	cmp	r6, r5
 8007210:	bf38      	it	cc
 8007212:	2200      	movcc	r2, #0
 8007214:	18a3      	adds	r3, r4, r2
 8007216:	50a7      	str	r7, [r4, r2]
 8007218:	b107      	cbz	r7, 800721c <rshift+0x68>
 800721a:	3304      	adds	r3, #4
 800721c:	42a3      	cmp	r3, r4
 800721e:	eba3 0204 	sub.w	r2, r3, r4
 8007222:	bf08      	it	eq
 8007224:	2300      	moveq	r3, #0
 8007226:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800722a:	6102      	str	r2, [r0, #16]
 800722c:	bf08      	it	eq
 800722e:	6143      	streq	r3, [r0, #20]
 8007230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007234:	f8dc c000 	ldr.w	ip, [ip]
 8007238:	fa0c fc08 	lsl.w	ip, ip, r8
 800723c:	ea4c 0707 	orr.w	r7, ip, r7
 8007240:	f849 7b04 	str.w	r7, [r9], #4
 8007244:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007248:	40cf      	lsrs	r7, r1
 800724a:	e7d9      	b.n	8007200 <rshift+0x4c>
 800724c:	f851 cb04 	ldr.w	ip, [r1], #4
 8007250:	f847 cf04 	str.w	ip, [r7, #4]!
 8007254:	e7c2      	b.n	80071dc <rshift+0x28>
 8007256:	4623      	mov	r3, r4
 8007258:	e7e0      	b.n	800721c <rshift+0x68>

0800725a <__hexdig_fun>:
 800725a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800725e:	2b09      	cmp	r3, #9
 8007260:	d802      	bhi.n	8007268 <__hexdig_fun+0xe>
 8007262:	3820      	subs	r0, #32
 8007264:	b2c0      	uxtb	r0, r0
 8007266:	4770      	bx	lr
 8007268:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800726c:	2b05      	cmp	r3, #5
 800726e:	d801      	bhi.n	8007274 <__hexdig_fun+0x1a>
 8007270:	3847      	subs	r0, #71	; 0x47
 8007272:	e7f7      	b.n	8007264 <__hexdig_fun+0xa>
 8007274:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007278:	2b05      	cmp	r3, #5
 800727a:	d801      	bhi.n	8007280 <__hexdig_fun+0x26>
 800727c:	3827      	subs	r0, #39	; 0x27
 800727e:	e7f1      	b.n	8007264 <__hexdig_fun+0xa>
 8007280:	2000      	movs	r0, #0
 8007282:	4770      	bx	lr

08007284 <__gethex>:
 8007284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007288:	4681      	mov	r9, r0
 800728a:	468a      	mov	sl, r1
 800728c:	4617      	mov	r7, r2
 800728e:	680a      	ldr	r2, [r1, #0]
 8007290:	b085      	sub	sp, #20
 8007292:	f102 0b02 	add.w	fp, r2, #2
 8007296:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800729a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800729e:	9302      	str	r3, [sp, #8]
 80072a0:	32fe      	adds	r2, #254	; 0xfe
 80072a2:	eb02 030b 	add.w	r3, r2, fp
 80072a6:	46d8      	mov	r8, fp
 80072a8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80072ac:	9301      	str	r3, [sp, #4]
 80072ae:	2830      	cmp	r0, #48	; 0x30
 80072b0:	d0f7      	beq.n	80072a2 <__gethex+0x1e>
 80072b2:	f7ff ffd2 	bl	800725a <__hexdig_fun>
 80072b6:	4604      	mov	r4, r0
 80072b8:	2800      	cmp	r0, #0
 80072ba:	d138      	bne.n	800732e <__gethex+0xaa>
 80072bc:	2201      	movs	r2, #1
 80072be:	4640      	mov	r0, r8
 80072c0:	49a7      	ldr	r1, [pc, #668]	; (8007560 <__gethex+0x2dc>)
 80072c2:	f7ff ff0f 	bl	80070e4 <strncmp>
 80072c6:	4606      	mov	r6, r0
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d169      	bne.n	80073a0 <__gethex+0x11c>
 80072cc:	f898 0001 	ldrb.w	r0, [r8, #1]
 80072d0:	465d      	mov	r5, fp
 80072d2:	f7ff ffc2 	bl	800725a <__hexdig_fun>
 80072d6:	2800      	cmp	r0, #0
 80072d8:	d064      	beq.n	80073a4 <__gethex+0x120>
 80072da:	465a      	mov	r2, fp
 80072dc:	7810      	ldrb	r0, [r2, #0]
 80072de:	4690      	mov	r8, r2
 80072e0:	2830      	cmp	r0, #48	; 0x30
 80072e2:	f102 0201 	add.w	r2, r2, #1
 80072e6:	d0f9      	beq.n	80072dc <__gethex+0x58>
 80072e8:	f7ff ffb7 	bl	800725a <__hexdig_fun>
 80072ec:	2301      	movs	r3, #1
 80072ee:	fab0 f480 	clz	r4, r0
 80072f2:	465e      	mov	r6, fp
 80072f4:	0964      	lsrs	r4, r4, #5
 80072f6:	9301      	str	r3, [sp, #4]
 80072f8:	4642      	mov	r2, r8
 80072fa:	4615      	mov	r5, r2
 80072fc:	7828      	ldrb	r0, [r5, #0]
 80072fe:	3201      	adds	r2, #1
 8007300:	f7ff ffab 	bl	800725a <__hexdig_fun>
 8007304:	2800      	cmp	r0, #0
 8007306:	d1f8      	bne.n	80072fa <__gethex+0x76>
 8007308:	2201      	movs	r2, #1
 800730a:	4628      	mov	r0, r5
 800730c:	4994      	ldr	r1, [pc, #592]	; (8007560 <__gethex+0x2dc>)
 800730e:	f7ff fee9 	bl	80070e4 <strncmp>
 8007312:	b978      	cbnz	r0, 8007334 <__gethex+0xb0>
 8007314:	b946      	cbnz	r6, 8007328 <__gethex+0xa4>
 8007316:	1c6e      	adds	r6, r5, #1
 8007318:	4632      	mov	r2, r6
 800731a:	4615      	mov	r5, r2
 800731c:	7828      	ldrb	r0, [r5, #0]
 800731e:	3201      	adds	r2, #1
 8007320:	f7ff ff9b 	bl	800725a <__hexdig_fun>
 8007324:	2800      	cmp	r0, #0
 8007326:	d1f8      	bne.n	800731a <__gethex+0x96>
 8007328:	1b73      	subs	r3, r6, r5
 800732a:	009e      	lsls	r6, r3, #2
 800732c:	e004      	b.n	8007338 <__gethex+0xb4>
 800732e:	2400      	movs	r4, #0
 8007330:	4626      	mov	r6, r4
 8007332:	e7e1      	b.n	80072f8 <__gethex+0x74>
 8007334:	2e00      	cmp	r6, #0
 8007336:	d1f7      	bne.n	8007328 <__gethex+0xa4>
 8007338:	782b      	ldrb	r3, [r5, #0]
 800733a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800733e:	2b50      	cmp	r3, #80	; 0x50
 8007340:	d13d      	bne.n	80073be <__gethex+0x13a>
 8007342:	786b      	ldrb	r3, [r5, #1]
 8007344:	2b2b      	cmp	r3, #43	; 0x2b
 8007346:	d02f      	beq.n	80073a8 <__gethex+0x124>
 8007348:	2b2d      	cmp	r3, #45	; 0x2d
 800734a:	d031      	beq.n	80073b0 <__gethex+0x12c>
 800734c:	f04f 0b00 	mov.w	fp, #0
 8007350:	1c69      	adds	r1, r5, #1
 8007352:	7808      	ldrb	r0, [r1, #0]
 8007354:	f7ff ff81 	bl	800725a <__hexdig_fun>
 8007358:	1e42      	subs	r2, r0, #1
 800735a:	b2d2      	uxtb	r2, r2
 800735c:	2a18      	cmp	r2, #24
 800735e:	d82e      	bhi.n	80073be <__gethex+0x13a>
 8007360:	f1a0 0210 	sub.w	r2, r0, #16
 8007364:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007368:	f7ff ff77 	bl	800725a <__hexdig_fun>
 800736c:	f100 3cff 	add.w	ip, r0, #4294967295
 8007370:	fa5f fc8c 	uxtb.w	ip, ip
 8007374:	f1bc 0f18 	cmp.w	ip, #24
 8007378:	d91d      	bls.n	80073b6 <__gethex+0x132>
 800737a:	f1bb 0f00 	cmp.w	fp, #0
 800737e:	d000      	beq.n	8007382 <__gethex+0xfe>
 8007380:	4252      	negs	r2, r2
 8007382:	4416      	add	r6, r2
 8007384:	f8ca 1000 	str.w	r1, [sl]
 8007388:	b1dc      	cbz	r4, 80073c2 <__gethex+0x13e>
 800738a:	9b01      	ldr	r3, [sp, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	bf14      	ite	ne
 8007390:	f04f 0800 	movne.w	r8, #0
 8007394:	f04f 0806 	moveq.w	r8, #6
 8007398:	4640      	mov	r0, r8
 800739a:	b005      	add	sp, #20
 800739c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a0:	4645      	mov	r5, r8
 80073a2:	4626      	mov	r6, r4
 80073a4:	2401      	movs	r4, #1
 80073a6:	e7c7      	b.n	8007338 <__gethex+0xb4>
 80073a8:	f04f 0b00 	mov.w	fp, #0
 80073ac:	1ca9      	adds	r1, r5, #2
 80073ae:	e7d0      	b.n	8007352 <__gethex+0xce>
 80073b0:	f04f 0b01 	mov.w	fp, #1
 80073b4:	e7fa      	b.n	80073ac <__gethex+0x128>
 80073b6:	230a      	movs	r3, #10
 80073b8:	fb03 0002 	mla	r0, r3, r2, r0
 80073bc:	e7d0      	b.n	8007360 <__gethex+0xdc>
 80073be:	4629      	mov	r1, r5
 80073c0:	e7e0      	b.n	8007384 <__gethex+0x100>
 80073c2:	4621      	mov	r1, r4
 80073c4:	eba5 0308 	sub.w	r3, r5, r8
 80073c8:	3b01      	subs	r3, #1
 80073ca:	2b07      	cmp	r3, #7
 80073cc:	dc0a      	bgt.n	80073e4 <__gethex+0x160>
 80073ce:	4648      	mov	r0, r9
 80073d0:	f7fe f932 	bl	8005638 <_Balloc>
 80073d4:	4604      	mov	r4, r0
 80073d6:	b940      	cbnz	r0, 80073ea <__gethex+0x166>
 80073d8:	4602      	mov	r2, r0
 80073da:	21e4      	movs	r1, #228	; 0xe4
 80073dc:	4b61      	ldr	r3, [pc, #388]	; (8007564 <__gethex+0x2e0>)
 80073de:	4862      	ldr	r0, [pc, #392]	; (8007568 <__gethex+0x2e4>)
 80073e0:	f7ff feb6 	bl	8007150 <__assert_func>
 80073e4:	3101      	adds	r1, #1
 80073e6:	105b      	asrs	r3, r3, #1
 80073e8:	e7ef      	b.n	80073ca <__gethex+0x146>
 80073ea:	2300      	movs	r3, #0
 80073ec:	469b      	mov	fp, r3
 80073ee:	f100 0a14 	add.w	sl, r0, #20
 80073f2:	f8cd a004 	str.w	sl, [sp, #4]
 80073f6:	45a8      	cmp	r8, r5
 80073f8:	d344      	bcc.n	8007484 <__gethex+0x200>
 80073fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80073fe:	4658      	mov	r0, fp
 8007400:	f848 bb04 	str.w	fp, [r8], #4
 8007404:	eba8 080a 	sub.w	r8, r8, sl
 8007408:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800740c:	6122      	str	r2, [r4, #16]
 800740e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8007412:	f7fe fa03 	bl	800581c <__hi0bits>
 8007416:	683d      	ldr	r5, [r7, #0]
 8007418:	eba8 0800 	sub.w	r8, r8, r0
 800741c:	45a8      	cmp	r8, r5
 800741e:	dd59      	ble.n	80074d4 <__gethex+0x250>
 8007420:	eba8 0805 	sub.w	r8, r8, r5
 8007424:	4641      	mov	r1, r8
 8007426:	4620      	mov	r0, r4
 8007428:	f7fe fd81 	bl	8005f2e <__any_on>
 800742c:	4683      	mov	fp, r0
 800742e:	b1b8      	cbz	r0, 8007460 <__gethex+0x1dc>
 8007430:	f04f 0b01 	mov.w	fp, #1
 8007434:	f108 33ff 	add.w	r3, r8, #4294967295
 8007438:	1159      	asrs	r1, r3, #5
 800743a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800743e:	f003 021f 	and.w	r2, r3, #31
 8007442:	fa0b f202 	lsl.w	r2, fp, r2
 8007446:	420a      	tst	r2, r1
 8007448:	d00a      	beq.n	8007460 <__gethex+0x1dc>
 800744a:	455b      	cmp	r3, fp
 800744c:	dd06      	ble.n	800745c <__gethex+0x1d8>
 800744e:	4620      	mov	r0, r4
 8007450:	f1a8 0102 	sub.w	r1, r8, #2
 8007454:	f7fe fd6b 	bl	8005f2e <__any_on>
 8007458:	2800      	cmp	r0, #0
 800745a:	d138      	bne.n	80074ce <__gethex+0x24a>
 800745c:	f04f 0b02 	mov.w	fp, #2
 8007460:	4641      	mov	r1, r8
 8007462:	4620      	mov	r0, r4
 8007464:	f7ff fea6 	bl	80071b4 <rshift>
 8007468:	4446      	add	r6, r8
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	42b3      	cmp	r3, r6
 800746e:	da41      	bge.n	80074f4 <__gethex+0x270>
 8007470:	4621      	mov	r1, r4
 8007472:	4648      	mov	r0, r9
 8007474:	f7fe f920 	bl	80056b8 <_Bfree>
 8007478:	2300      	movs	r3, #0
 800747a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800747c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	e789      	b.n	8007398 <__gethex+0x114>
 8007484:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8007488:	2a2e      	cmp	r2, #46	; 0x2e
 800748a:	d014      	beq.n	80074b6 <__gethex+0x232>
 800748c:	2b20      	cmp	r3, #32
 800748e:	d106      	bne.n	800749e <__gethex+0x21a>
 8007490:	9b01      	ldr	r3, [sp, #4]
 8007492:	f843 bb04 	str.w	fp, [r3], #4
 8007496:	f04f 0b00 	mov.w	fp, #0
 800749a:	9301      	str	r3, [sp, #4]
 800749c:	465b      	mov	r3, fp
 800749e:	7828      	ldrb	r0, [r5, #0]
 80074a0:	9303      	str	r3, [sp, #12]
 80074a2:	f7ff feda 	bl	800725a <__hexdig_fun>
 80074a6:	9b03      	ldr	r3, [sp, #12]
 80074a8:	f000 000f 	and.w	r0, r0, #15
 80074ac:	4098      	lsls	r0, r3
 80074ae:	ea4b 0b00 	orr.w	fp, fp, r0
 80074b2:	3304      	adds	r3, #4
 80074b4:	e79f      	b.n	80073f6 <__gethex+0x172>
 80074b6:	45a8      	cmp	r8, r5
 80074b8:	d8e8      	bhi.n	800748c <__gethex+0x208>
 80074ba:	2201      	movs	r2, #1
 80074bc:	4628      	mov	r0, r5
 80074be:	4928      	ldr	r1, [pc, #160]	; (8007560 <__gethex+0x2dc>)
 80074c0:	9303      	str	r3, [sp, #12]
 80074c2:	f7ff fe0f 	bl	80070e4 <strncmp>
 80074c6:	9b03      	ldr	r3, [sp, #12]
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d1df      	bne.n	800748c <__gethex+0x208>
 80074cc:	e793      	b.n	80073f6 <__gethex+0x172>
 80074ce:	f04f 0b03 	mov.w	fp, #3
 80074d2:	e7c5      	b.n	8007460 <__gethex+0x1dc>
 80074d4:	da0b      	bge.n	80074ee <__gethex+0x26a>
 80074d6:	eba5 0808 	sub.w	r8, r5, r8
 80074da:	4621      	mov	r1, r4
 80074dc:	4642      	mov	r2, r8
 80074de:	4648      	mov	r0, r9
 80074e0:	f7fe fb02 	bl	8005ae8 <__lshift>
 80074e4:	4604      	mov	r4, r0
 80074e6:	eba6 0608 	sub.w	r6, r6, r8
 80074ea:	f100 0a14 	add.w	sl, r0, #20
 80074ee:	f04f 0b00 	mov.w	fp, #0
 80074f2:	e7ba      	b.n	800746a <__gethex+0x1e6>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	42b3      	cmp	r3, r6
 80074f8:	dd74      	ble.n	80075e4 <__gethex+0x360>
 80074fa:	1b9e      	subs	r6, r3, r6
 80074fc:	42b5      	cmp	r5, r6
 80074fe:	dc35      	bgt.n	800756c <__gethex+0x2e8>
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2b02      	cmp	r3, #2
 8007504:	d023      	beq.n	800754e <__gethex+0x2ca>
 8007506:	2b03      	cmp	r3, #3
 8007508:	d025      	beq.n	8007556 <__gethex+0x2d2>
 800750a:	2b01      	cmp	r3, #1
 800750c:	d115      	bne.n	800753a <__gethex+0x2b6>
 800750e:	42b5      	cmp	r5, r6
 8007510:	d113      	bne.n	800753a <__gethex+0x2b6>
 8007512:	2d01      	cmp	r5, #1
 8007514:	d10b      	bne.n	800752e <__gethex+0x2aa>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	9a02      	ldr	r2, [sp, #8]
 800751a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	2301      	movs	r3, #1
 8007522:	6123      	str	r3, [r4, #16]
 8007524:	f8ca 3000 	str.w	r3, [sl]
 8007528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800752a:	601c      	str	r4, [r3, #0]
 800752c:	e734      	b.n	8007398 <__gethex+0x114>
 800752e:	4620      	mov	r0, r4
 8007530:	1e69      	subs	r1, r5, #1
 8007532:	f7fe fcfc 	bl	8005f2e <__any_on>
 8007536:	2800      	cmp	r0, #0
 8007538:	d1ed      	bne.n	8007516 <__gethex+0x292>
 800753a:	4621      	mov	r1, r4
 800753c:	4648      	mov	r0, r9
 800753e:	f7fe f8bb 	bl	80056b8 <_Bfree>
 8007542:	2300      	movs	r3, #0
 8007544:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007546:	f04f 0850 	mov.w	r8, #80	; 0x50
 800754a:	6013      	str	r3, [r2, #0]
 800754c:	e724      	b.n	8007398 <__gethex+0x114>
 800754e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1f2      	bne.n	800753a <__gethex+0x2b6>
 8007554:	e7df      	b.n	8007516 <__gethex+0x292>
 8007556:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1dc      	bne.n	8007516 <__gethex+0x292>
 800755c:	e7ed      	b.n	800753a <__gethex+0x2b6>
 800755e:	bf00      	nop
 8007560:	080080ec 	.word	0x080080ec
 8007564:	08007f7f 	.word	0x08007f7f
 8007568:	08008296 	.word	0x08008296
 800756c:	f106 38ff 	add.w	r8, r6, #4294967295
 8007570:	f1bb 0f00 	cmp.w	fp, #0
 8007574:	d133      	bne.n	80075de <__gethex+0x35a>
 8007576:	f1b8 0f00 	cmp.w	r8, #0
 800757a:	d004      	beq.n	8007586 <__gethex+0x302>
 800757c:	4641      	mov	r1, r8
 800757e:	4620      	mov	r0, r4
 8007580:	f7fe fcd5 	bl	8005f2e <__any_on>
 8007584:	4683      	mov	fp, r0
 8007586:	2301      	movs	r3, #1
 8007588:	ea4f 1268 	mov.w	r2, r8, asr #5
 800758c:	f008 081f 	and.w	r8, r8, #31
 8007590:	fa03 f308 	lsl.w	r3, r3, r8
 8007594:	f04f 0802 	mov.w	r8, #2
 8007598:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800759c:	4631      	mov	r1, r6
 800759e:	4213      	tst	r3, r2
 80075a0:	4620      	mov	r0, r4
 80075a2:	bf18      	it	ne
 80075a4:	f04b 0b02 	orrne.w	fp, fp, #2
 80075a8:	1bad      	subs	r5, r5, r6
 80075aa:	f7ff fe03 	bl	80071b4 <rshift>
 80075ae:	687e      	ldr	r6, [r7, #4]
 80075b0:	f1bb 0f00 	cmp.w	fp, #0
 80075b4:	d04a      	beq.n	800764c <__gethex+0x3c8>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d016      	beq.n	80075ea <__gethex+0x366>
 80075bc:	2b03      	cmp	r3, #3
 80075be:	d018      	beq.n	80075f2 <__gethex+0x36e>
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d109      	bne.n	80075d8 <__gethex+0x354>
 80075c4:	f01b 0f02 	tst.w	fp, #2
 80075c8:	d006      	beq.n	80075d8 <__gethex+0x354>
 80075ca:	f8da 3000 	ldr.w	r3, [sl]
 80075ce:	ea4b 0b03 	orr.w	fp, fp, r3
 80075d2:	f01b 0f01 	tst.w	fp, #1
 80075d6:	d10f      	bne.n	80075f8 <__gethex+0x374>
 80075d8:	f048 0810 	orr.w	r8, r8, #16
 80075dc:	e036      	b.n	800764c <__gethex+0x3c8>
 80075de:	f04f 0b01 	mov.w	fp, #1
 80075e2:	e7d0      	b.n	8007586 <__gethex+0x302>
 80075e4:	f04f 0801 	mov.w	r8, #1
 80075e8:	e7e2      	b.n	80075b0 <__gethex+0x32c>
 80075ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075ec:	f1c3 0301 	rsb	r3, r3, #1
 80075f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80075f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0ef      	beq.n	80075d8 <__gethex+0x354>
 80075f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80075fc:	f104 0214 	add.w	r2, r4, #20
 8007600:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007604:	9301      	str	r3, [sp, #4]
 8007606:	2300      	movs	r3, #0
 8007608:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800760c:	4694      	mov	ip, r2
 800760e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007612:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007616:	d01e      	beq.n	8007656 <__gethex+0x3d2>
 8007618:	3101      	adds	r1, #1
 800761a:	f8cc 1000 	str.w	r1, [ip]
 800761e:	f1b8 0f02 	cmp.w	r8, #2
 8007622:	f104 0214 	add.w	r2, r4, #20
 8007626:	d13d      	bne.n	80076a4 <__gethex+0x420>
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	3b01      	subs	r3, #1
 800762c:	42ab      	cmp	r3, r5
 800762e:	d10b      	bne.n	8007648 <__gethex+0x3c4>
 8007630:	2301      	movs	r3, #1
 8007632:	1169      	asrs	r1, r5, #5
 8007634:	f005 051f 	and.w	r5, r5, #31
 8007638:	fa03 f505 	lsl.w	r5, r3, r5
 800763c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007640:	421d      	tst	r5, r3
 8007642:	bf18      	it	ne
 8007644:	f04f 0801 	movne.w	r8, #1
 8007648:	f048 0820 	orr.w	r8, r8, #32
 800764c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800764e:	601c      	str	r4, [r3, #0]
 8007650:	9b02      	ldr	r3, [sp, #8]
 8007652:	601e      	str	r6, [r3, #0]
 8007654:	e6a0      	b.n	8007398 <__gethex+0x114>
 8007656:	4290      	cmp	r0, r2
 8007658:	f842 3c04 	str.w	r3, [r2, #-4]
 800765c:	d8d6      	bhi.n	800760c <__gethex+0x388>
 800765e:	68a2      	ldr	r2, [r4, #8]
 8007660:	4593      	cmp	fp, r2
 8007662:	db17      	blt.n	8007694 <__gethex+0x410>
 8007664:	6861      	ldr	r1, [r4, #4]
 8007666:	4648      	mov	r0, r9
 8007668:	3101      	adds	r1, #1
 800766a:	f7fd ffe5 	bl	8005638 <_Balloc>
 800766e:	4682      	mov	sl, r0
 8007670:	b918      	cbnz	r0, 800767a <__gethex+0x3f6>
 8007672:	4602      	mov	r2, r0
 8007674:	2184      	movs	r1, #132	; 0x84
 8007676:	4b1a      	ldr	r3, [pc, #104]	; (80076e0 <__gethex+0x45c>)
 8007678:	e6b1      	b.n	80073de <__gethex+0x15a>
 800767a:	6922      	ldr	r2, [r4, #16]
 800767c:	f104 010c 	add.w	r1, r4, #12
 8007680:	3202      	adds	r2, #2
 8007682:	0092      	lsls	r2, r2, #2
 8007684:	300c      	adds	r0, #12
 8007686:	f7ff fd4f 	bl	8007128 <memcpy>
 800768a:	4621      	mov	r1, r4
 800768c:	4648      	mov	r0, r9
 800768e:	f7fe f813 	bl	80056b8 <_Bfree>
 8007692:	4654      	mov	r4, sl
 8007694:	6922      	ldr	r2, [r4, #16]
 8007696:	1c51      	adds	r1, r2, #1
 8007698:	6121      	str	r1, [r4, #16]
 800769a:	2101      	movs	r1, #1
 800769c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80076a0:	6151      	str	r1, [r2, #20]
 80076a2:	e7bc      	b.n	800761e <__gethex+0x39a>
 80076a4:	6921      	ldr	r1, [r4, #16]
 80076a6:	4559      	cmp	r1, fp
 80076a8:	dd0b      	ble.n	80076c2 <__gethex+0x43e>
 80076aa:	2101      	movs	r1, #1
 80076ac:	4620      	mov	r0, r4
 80076ae:	f7ff fd81 	bl	80071b4 <rshift>
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	3601      	adds	r6, #1
 80076b6:	42b3      	cmp	r3, r6
 80076b8:	f6ff aeda 	blt.w	8007470 <__gethex+0x1ec>
 80076bc:	f04f 0801 	mov.w	r8, #1
 80076c0:	e7c2      	b.n	8007648 <__gethex+0x3c4>
 80076c2:	f015 051f 	ands.w	r5, r5, #31
 80076c6:	d0f9      	beq.n	80076bc <__gethex+0x438>
 80076c8:	9b01      	ldr	r3, [sp, #4]
 80076ca:	f1c5 0520 	rsb	r5, r5, #32
 80076ce:	441a      	add	r2, r3
 80076d0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80076d4:	f7fe f8a2 	bl	800581c <__hi0bits>
 80076d8:	42a8      	cmp	r0, r5
 80076da:	dbe6      	blt.n	80076aa <__gethex+0x426>
 80076dc:	e7ee      	b.n	80076bc <__gethex+0x438>
 80076de:	bf00      	nop
 80076e0:	08007f7f 	.word	0x08007f7f

080076e4 <L_shift>:
 80076e4:	f1c2 0208 	rsb	r2, r2, #8
 80076e8:	0092      	lsls	r2, r2, #2
 80076ea:	b570      	push	{r4, r5, r6, lr}
 80076ec:	f1c2 0620 	rsb	r6, r2, #32
 80076f0:	6843      	ldr	r3, [r0, #4]
 80076f2:	6804      	ldr	r4, [r0, #0]
 80076f4:	fa03 f506 	lsl.w	r5, r3, r6
 80076f8:	432c      	orrs	r4, r5
 80076fa:	40d3      	lsrs	r3, r2
 80076fc:	6004      	str	r4, [r0, #0]
 80076fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8007702:	4288      	cmp	r0, r1
 8007704:	d3f4      	bcc.n	80076f0 <L_shift+0xc>
 8007706:	bd70      	pop	{r4, r5, r6, pc}

08007708 <__match>:
 8007708:	b530      	push	{r4, r5, lr}
 800770a:	6803      	ldr	r3, [r0, #0]
 800770c:	3301      	adds	r3, #1
 800770e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007712:	b914      	cbnz	r4, 800771a <__match+0x12>
 8007714:	6003      	str	r3, [r0, #0]
 8007716:	2001      	movs	r0, #1
 8007718:	bd30      	pop	{r4, r5, pc}
 800771a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800771e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007722:	2d19      	cmp	r5, #25
 8007724:	bf98      	it	ls
 8007726:	3220      	addls	r2, #32
 8007728:	42a2      	cmp	r2, r4
 800772a:	d0f0      	beq.n	800770e <__match+0x6>
 800772c:	2000      	movs	r0, #0
 800772e:	e7f3      	b.n	8007718 <__match+0x10>

08007730 <__hexnan>:
 8007730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007734:	2500      	movs	r5, #0
 8007736:	680b      	ldr	r3, [r1, #0]
 8007738:	4682      	mov	sl, r0
 800773a:	115e      	asrs	r6, r3, #5
 800773c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007740:	f013 031f 	ands.w	r3, r3, #31
 8007744:	bf18      	it	ne
 8007746:	3604      	addne	r6, #4
 8007748:	1f37      	subs	r7, r6, #4
 800774a:	4690      	mov	r8, r2
 800774c:	46b9      	mov	r9, r7
 800774e:	463c      	mov	r4, r7
 8007750:	46ab      	mov	fp, r5
 8007752:	b087      	sub	sp, #28
 8007754:	6801      	ldr	r1, [r0, #0]
 8007756:	9301      	str	r3, [sp, #4]
 8007758:	f846 5c04 	str.w	r5, [r6, #-4]
 800775c:	9502      	str	r5, [sp, #8]
 800775e:	784a      	ldrb	r2, [r1, #1]
 8007760:	1c4b      	adds	r3, r1, #1
 8007762:	9303      	str	r3, [sp, #12]
 8007764:	b342      	cbz	r2, 80077b8 <__hexnan+0x88>
 8007766:	4610      	mov	r0, r2
 8007768:	9105      	str	r1, [sp, #20]
 800776a:	9204      	str	r2, [sp, #16]
 800776c:	f7ff fd75 	bl	800725a <__hexdig_fun>
 8007770:	2800      	cmp	r0, #0
 8007772:	d14f      	bne.n	8007814 <__hexnan+0xe4>
 8007774:	9a04      	ldr	r2, [sp, #16]
 8007776:	9905      	ldr	r1, [sp, #20]
 8007778:	2a20      	cmp	r2, #32
 800777a:	d818      	bhi.n	80077ae <__hexnan+0x7e>
 800777c:	9b02      	ldr	r3, [sp, #8]
 800777e:	459b      	cmp	fp, r3
 8007780:	dd13      	ble.n	80077aa <__hexnan+0x7a>
 8007782:	454c      	cmp	r4, r9
 8007784:	d206      	bcs.n	8007794 <__hexnan+0x64>
 8007786:	2d07      	cmp	r5, #7
 8007788:	dc04      	bgt.n	8007794 <__hexnan+0x64>
 800778a:	462a      	mov	r2, r5
 800778c:	4649      	mov	r1, r9
 800778e:	4620      	mov	r0, r4
 8007790:	f7ff ffa8 	bl	80076e4 <L_shift>
 8007794:	4544      	cmp	r4, r8
 8007796:	d950      	bls.n	800783a <__hexnan+0x10a>
 8007798:	2300      	movs	r3, #0
 800779a:	f1a4 0904 	sub.w	r9, r4, #4
 800779e:	f844 3c04 	str.w	r3, [r4, #-4]
 80077a2:	461d      	mov	r5, r3
 80077a4:	464c      	mov	r4, r9
 80077a6:	f8cd b008 	str.w	fp, [sp, #8]
 80077aa:	9903      	ldr	r1, [sp, #12]
 80077ac:	e7d7      	b.n	800775e <__hexnan+0x2e>
 80077ae:	2a29      	cmp	r2, #41	; 0x29
 80077b0:	d155      	bne.n	800785e <__hexnan+0x12e>
 80077b2:	3102      	adds	r1, #2
 80077b4:	f8ca 1000 	str.w	r1, [sl]
 80077b8:	f1bb 0f00 	cmp.w	fp, #0
 80077bc:	d04f      	beq.n	800785e <__hexnan+0x12e>
 80077be:	454c      	cmp	r4, r9
 80077c0:	d206      	bcs.n	80077d0 <__hexnan+0xa0>
 80077c2:	2d07      	cmp	r5, #7
 80077c4:	dc04      	bgt.n	80077d0 <__hexnan+0xa0>
 80077c6:	462a      	mov	r2, r5
 80077c8:	4649      	mov	r1, r9
 80077ca:	4620      	mov	r0, r4
 80077cc:	f7ff ff8a 	bl	80076e4 <L_shift>
 80077d0:	4544      	cmp	r4, r8
 80077d2:	d934      	bls.n	800783e <__hexnan+0x10e>
 80077d4:	4623      	mov	r3, r4
 80077d6:	f1a8 0204 	sub.w	r2, r8, #4
 80077da:	f853 1b04 	ldr.w	r1, [r3], #4
 80077de:	429f      	cmp	r7, r3
 80077e0:	f842 1f04 	str.w	r1, [r2, #4]!
 80077e4:	d2f9      	bcs.n	80077da <__hexnan+0xaa>
 80077e6:	1b3b      	subs	r3, r7, r4
 80077e8:	f023 0303 	bic.w	r3, r3, #3
 80077ec:	3304      	adds	r3, #4
 80077ee:	3e03      	subs	r6, #3
 80077f0:	3401      	adds	r4, #1
 80077f2:	42a6      	cmp	r6, r4
 80077f4:	bf38      	it	cc
 80077f6:	2304      	movcc	r3, #4
 80077f8:	2200      	movs	r2, #0
 80077fa:	4443      	add	r3, r8
 80077fc:	f843 2b04 	str.w	r2, [r3], #4
 8007800:	429f      	cmp	r7, r3
 8007802:	d2fb      	bcs.n	80077fc <__hexnan+0xcc>
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	b91b      	cbnz	r3, 8007810 <__hexnan+0xe0>
 8007808:	4547      	cmp	r7, r8
 800780a:	d126      	bne.n	800785a <__hexnan+0x12a>
 800780c:	2301      	movs	r3, #1
 800780e:	603b      	str	r3, [r7, #0]
 8007810:	2005      	movs	r0, #5
 8007812:	e025      	b.n	8007860 <__hexnan+0x130>
 8007814:	3501      	adds	r5, #1
 8007816:	2d08      	cmp	r5, #8
 8007818:	f10b 0b01 	add.w	fp, fp, #1
 800781c:	dd06      	ble.n	800782c <__hexnan+0xfc>
 800781e:	4544      	cmp	r4, r8
 8007820:	d9c3      	bls.n	80077aa <__hexnan+0x7a>
 8007822:	2300      	movs	r3, #0
 8007824:	2501      	movs	r5, #1
 8007826:	f844 3c04 	str.w	r3, [r4, #-4]
 800782a:	3c04      	subs	r4, #4
 800782c:	6822      	ldr	r2, [r4, #0]
 800782e:	f000 000f 	and.w	r0, r0, #15
 8007832:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007836:	6020      	str	r0, [r4, #0]
 8007838:	e7b7      	b.n	80077aa <__hexnan+0x7a>
 800783a:	2508      	movs	r5, #8
 800783c:	e7b5      	b.n	80077aa <__hexnan+0x7a>
 800783e:	9b01      	ldr	r3, [sp, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d0df      	beq.n	8007804 <__hexnan+0xd4>
 8007844:	f04f 32ff 	mov.w	r2, #4294967295
 8007848:	f1c3 0320 	rsb	r3, r3, #32
 800784c:	40da      	lsrs	r2, r3
 800784e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007852:	4013      	ands	r3, r2
 8007854:	f846 3c04 	str.w	r3, [r6, #-4]
 8007858:	e7d4      	b.n	8007804 <__hexnan+0xd4>
 800785a:	3f04      	subs	r7, #4
 800785c:	e7d2      	b.n	8007804 <__hexnan+0xd4>
 800785e:	2004      	movs	r0, #4
 8007860:	b007      	add	sp, #28
 8007862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007866 <__ascii_mbtowc>:
 8007866:	b082      	sub	sp, #8
 8007868:	b901      	cbnz	r1, 800786c <__ascii_mbtowc+0x6>
 800786a:	a901      	add	r1, sp, #4
 800786c:	b142      	cbz	r2, 8007880 <__ascii_mbtowc+0x1a>
 800786e:	b14b      	cbz	r3, 8007884 <__ascii_mbtowc+0x1e>
 8007870:	7813      	ldrb	r3, [r2, #0]
 8007872:	600b      	str	r3, [r1, #0]
 8007874:	7812      	ldrb	r2, [r2, #0]
 8007876:	1e10      	subs	r0, r2, #0
 8007878:	bf18      	it	ne
 800787a:	2001      	movne	r0, #1
 800787c:	b002      	add	sp, #8
 800787e:	4770      	bx	lr
 8007880:	4610      	mov	r0, r2
 8007882:	e7fb      	b.n	800787c <__ascii_mbtowc+0x16>
 8007884:	f06f 0001 	mvn.w	r0, #1
 8007888:	e7f8      	b.n	800787c <__ascii_mbtowc+0x16>

0800788a <_realloc_r>:
 800788a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800788e:	4680      	mov	r8, r0
 8007890:	4614      	mov	r4, r2
 8007892:	460e      	mov	r6, r1
 8007894:	b921      	cbnz	r1, 80078a0 <_realloc_r+0x16>
 8007896:	4611      	mov	r1, r2
 8007898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800789c:	f7fd be40 	b.w	8005520 <_malloc_r>
 80078a0:	b92a      	cbnz	r2, 80078ae <_realloc_r+0x24>
 80078a2:	f7fd fdcd 	bl	8005440 <_free_r>
 80078a6:	4625      	mov	r5, r4
 80078a8:	4628      	mov	r0, r5
 80078aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078ae:	f000 f842 	bl	8007936 <_malloc_usable_size_r>
 80078b2:	4284      	cmp	r4, r0
 80078b4:	4607      	mov	r7, r0
 80078b6:	d802      	bhi.n	80078be <_realloc_r+0x34>
 80078b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078bc:	d812      	bhi.n	80078e4 <_realloc_r+0x5a>
 80078be:	4621      	mov	r1, r4
 80078c0:	4640      	mov	r0, r8
 80078c2:	f7fd fe2d 	bl	8005520 <_malloc_r>
 80078c6:	4605      	mov	r5, r0
 80078c8:	2800      	cmp	r0, #0
 80078ca:	d0ed      	beq.n	80078a8 <_realloc_r+0x1e>
 80078cc:	42bc      	cmp	r4, r7
 80078ce:	4622      	mov	r2, r4
 80078d0:	4631      	mov	r1, r6
 80078d2:	bf28      	it	cs
 80078d4:	463a      	movcs	r2, r7
 80078d6:	f7ff fc27 	bl	8007128 <memcpy>
 80078da:	4631      	mov	r1, r6
 80078dc:	4640      	mov	r0, r8
 80078de:	f7fd fdaf 	bl	8005440 <_free_r>
 80078e2:	e7e1      	b.n	80078a8 <_realloc_r+0x1e>
 80078e4:	4635      	mov	r5, r6
 80078e6:	e7df      	b.n	80078a8 <_realloc_r+0x1e>

080078e8 <__ascii_wctomb>:
 80078e8:	4603      	mov	r3, r0
 80078ea:	4608      	mov	r0, r1
 80078ec:	b141      	cbz	r1, 8007900 <__ascii_wctomb+0x18>
 80078ee:	2aff      	cmp	r2, #255	; 0xff
 80078f0:	d904      	bls.n	80078fc <__ascii_wctomb+0x14>
 80078f2:	228a      	movs	r2, #138	; 0x8a
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	601a      	str	r2, [r3, #0]
 80078fa:	4770      	bx	lr
 80078fc:	2001      	movs	r0, #1
 80078fe:	700a      	strb	r2, [r1, #0]
 8007900:	4770      	bx	lr
	...

08007904 <fiprintf>:
 8007904:	b40e      	push	{r1, r2, r3}
 8007906:	b503      	push	{r0, r1, lr}
 8007908:	4601      	mov	r1, r0
 800790a:	ab03      	add	r3, sp, #12
 800790c:	4805      	ldr	r0, [pc, #20]	; (8007924 <fiprintf+0x20>)
 800790e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007912:	6800      	ldr	r0, [r0, #0]
 8007914:	9301      	str	r3, [sp, #4]
 8007916:	f000 f83d 	bl	8007994 <_vfiprintf_r>
 800791a:	b002      	add	sp, #8
 800791c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007920:	b003      	add	sp, #12
 8007922:	4770      	bx	lr
 8007924:	20000064 	.word	0x20000064

08007928 <abort>:
 8007928:	2006      	movs	r0, #6
 800792a:	b508      	push	{r3, lr}
 800792c:	f000 fa0a 	bl	8007d44 <raise>
 8007930:	2001      	movs	r0, #1
 8007932:	f7f9 fdb0 	bl	8001496 <_exit>

08007936 <_malloc_usable_size_r>:
 8007936:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800793a:	1f18      	subs	r0, r3, #4
 800793c:	2b00      	cmp	r3, #0
 800793e:	bfbc      	itt	lt
 8007940:	580b      	ldrlt	r3, [r1, r0]
 8007942:	18c0      	addlt	r0, r0, r3
 8007944:	4770      	bx	lr

08007946 <__sfputc_r>:
 8007946:	6893      	ldr	r3, [r2, #8]
 8007948:	b410      	push	{r4}
 800794a:	3b01      	subs	r3, #1
 800794c:	2b00      	cmp	r3, #0
 800794e:	6093      	str	r3, [r2, #8]
 8007950:	da07      	bge.n	8007962 <__sfputc_r+0x1c>
 8007952:	6994      	ldr	r4, [r2, #24]
 8007954:	42a3      	cmp	r3, r4
 8007956:	db01      	blt.n	800795c <__sfputc_r+0x16>
 8007958:	290a      	cmp	r1, #10
 800795a:	d102      	bne.n	8007962 <__sfputc_r+0x1c>
 800795c:	bc10      	pop	{r4}
 800795e:	f000 b933 	b.w	8007bc8 <__swbuf_r>
 8007962:	6813      	ldr	r3, [r2, #0]
 8007964:	1c58      	adds	r0, r3, #1
 8007966:	6010      	str	r0, [r2, #0]
 8007968:	7019      	strb	r1, [r3, #0]
 800796a:	4608      	mov	r0, r1
 800796c:	bc10      	pop	{r4}
 800796e:	4770      	bx	lr

08007970 <__sfputs_r>:
 8007970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007972:	4606      	mov	r6, r0
 8007974:	460f      	mov	r7, r1
 8007976:	4614      	mov	r4, r2
 8007978:	18d5      	adds	r5, r2, r3
 800797a:	42ac      	cmp	r4, r5
 800797c:	d101      	bne.n	8007982 <__sfputs_r+0x12>
 800797e:	2000      	movs	r0, #0
 8007980:	e007      	b.n	8007992 <__sfputs_r+0x22>
 8007982:	463a      	mov	r2, r7
 8007984:	4630      	mov	r0, r6
 8007986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800798a:	f7ff ffdc 	bl	8007946 <__sfputc_r>
 800798e:	1c43      	adds	r3, r0, #1
 8007990:	d1f3      	bne.n	800797a <__sfputs_r+0xa>
 8007992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007994 <_vfiprintf_r>:
 8007994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007998:	460d      	mov	r5, r1
 800799a:	4614      	mov	r4, r2
 800799c:	4698      	mov	r8, r3
 800799e:	4606      	mov	r6, r0
 80079a0:	b09d      	sub	sp, #116	; 0x74
 80079a2:	b118      	cbz	r0, 80079ac <_vfiprintf_r+0x18>
 80079a4:	6a03      	ldr	r3, [r0, #32]
 80079a6:	b90b      	cbnz	r3, 80079ac <_vfiprintf_r+0x18>
 80079a8:	f7fc fdb2 	bl	8004510 <__sinit>
 80079ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079ae:	07d9      	lsls	r1, r3, #31
 80079b0:	d405      	bmi.n	80079be <_vfiprintf_r+0x2a>
 80079b2:	89ab      	ldrh	r3, [r5, #12]
 80079b4:	059a      	lsls	r2, r3, #22
 80079b6:	d402      	bmi.n	80079be <_vfiprintf_r+0x2a>
 80079b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079ba:	f7fc febf 	bl	800473c <__retarget_lock_acquire_recursive>
 80079be:	89ab      	ldrh	r3, [r5, #12]
 80079c0:	071b      	lsls	r3, r3, #28
 80079c2:	d501      	bpl.n	80079c8 <_vfiprintf_r+0x34>
 80079c4:	692b      	ldr	r3, [r5, #16]
 80079c6:	b99b      	cbnz	r3, 80079f0 <_vfiprintf_r+0x5c>
 80079c8:	4629      	mov	r1, r5
 80079ca:	4630      	mov	r0, r6
 80079cc:	f000 f93a 	bl	8007c44 <__swsetup_r>
 80079d0:	b170      	cbz	r0, 80079f0 <_vfiprintf_r+0x5c>
 80079d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079d4:	07dc      	lsls	r4, r3, #31
 80079d6:	d504      	bpl.n	80079e2 <_vfiprintf_r+0x4e>
 80079d8:	f04f 30ff 	mov.w	r0, #4294967295
 80079dc:	b01d      	add	sp, #116	; 0x74
 80079de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e2:	89ab      	ldrh	r3, [r5, #12]
 80079e4:	0598      	lsls	r0, r3, #22
 80079e6:	d4f7      	bmi.n	80079d8 <_vfiprintf_r+0x44>
 80079e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079ea:	f7fc fea8 	bl	800473e <__retarget_lock_release_recursive>
 80079ee:	e7f3      	b.n	80079d8 <_vfiprintf_r+0x44>
 80079f0:	2300      	movs	r3, #0
 80079f2:	9309      	str	r3, [sp, #36]	; 0x24
 80079f4:	2320      	movs	r3, #32
 80079f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079fa:	2330      	movs	r3, #48	; 0x30
 80079fc:	f04f 0901 	mov.w	r9, #1
 8007a00:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a04:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007bb4 <_vfiprintf_r+0x220>
 8007a08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a0c:	4623      	mov	r3, r4
 8007a0e:	469a      	mov	sl, r3
 8007a10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a14:	b10a      	cbz	r2, 8007a1a <_vfiprintf_r+0x86>
 8007a16:	2a25      	cmp	r2, #37	; 0x25
 8007a18:	d1f9      	bne.n	8007a0e <_vfiprintf_r+0x7a>
 8007a1a:	ebba 0b04 	subs.w	fp, sl, r4
 8007a1e:	d00b      	beq.n	8007a38 <_vfiprintf_r+0xa4>
 8007a20:	465b      	mov	r3, fp
 8007a22:	4622      	mov	r2, r4
 8007a24:	4629      	mov	r1, r5
 8007a26:	4630      	mov	r0, r6
 8007a28:	f7ff ffa2 	bl	8007970 <__sfputs_r>
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	f000 80a9 	beq.w	8007b84 <_vfiprintf_r+0x1f0>
 8007a32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a34:	445a      	add	r2, fp
 8007a36:	9209      	str	r2, [sp, #36]	; 0x24
 8007a38:	f89a 3000 	ldrb.w	r3, [sl]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 80a1 	beq.w	8007b84 <_vfiprintf_r+0x1f0>
 8007a42:	2300      	movs	r3, #0
 8007a44:	f04f 32ff 	mov.w	r2, #4294967295
 8007a48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a4c:	f10a 0a01 	add.w	sl, sl, #1
 8007a50:	9304      	str	r3, [sp, #16]
 8007a52:	9307      	str	r3, [sp, #28]
 8007a54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a58:	931a      	str	r3, [sp, #104]	; 0x68
 8007a5a:	4654      	mov	r4, sl
 8007a5c:	2205      	movs	r2, #5
 8007a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a62:	4854      	ldr	r0, [pc, #336]	; (8007bb4 <_vfiprintf_r+0x220>)
 8007a64:	f7fc fe6c 	bl	8004740 <memchr>
 8007a68:	9a04      	ldr	r2, [sp, #16]
 8007a6a:	b9d8      	cbnz	r0, 8007aa4 <_vfiprintf_r+0x110>
 8007a6c:	06d1      	lsls	r1, r2, #27
 8007a6e:	bf44      	itt	mi
 8007a70:	2320      	movmi	r3, #32
 8007a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a76:	0713      	lsls	r3, r2, #28
 8007a78:	bf44      	itt	mi
 8007a7a:	232b      	movmi	r3, #43	; 0x2b
 8007a7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a80:	f89a 3000 	ldrb.w	r3, [sl]
 8007a84:	2b2a      	cmp	r3, #42	; 0x2a
 8007a86:	d015      	beq.n	8007ab4 <_vfiprintf_r+0x120>
 8007a88:	4654      	mov	r4, sl
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	f04f 0c0a 	mov.w	ip, #10
 8007a90:	9a07      	ldr	r2, [sp, #28]
 8007a92:	4621      	mov	r1, r4
 8007a94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a98:	3b30      	subs	r3, #48	; 0x30
 8007a9a:	2b09      	cmp	r3, #9
 8007a9c:	d94d      	bls.n	8007b3a <_vfiprintf_r+0x1a6>
 8007a9e:	b1b0      	cbz	r0, 8007ace <_vfiprintf_r+0x13a>
 8007aa0:	9207      	str	r2, [sp, #28]
 8007aa2:	e014      	b.n	8007ace <_vfiprintf_r+0x13a>
 8007aa4:	eba0 0308 	sub.w	r3, r0, r8
 8007aa8:	fa09 f303 	lsl.w	r3, r9, r3
 8007aac:	4313      	orrs	r3, r2
 8007aae:	46a2      	mov	sl, r4
 8007ab0:	9304      	str	r3, [sp, #16]
 8007ab2:	e7d2      	b.n	8007a5a <_vfiprintf_r+0xc6>
 8007ab4:	9b03      	ldr	r3, [sp, #12]
 8007ab6:	1d19      	adds	r1, r3, #4
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	9103      	str	r1, [sp, #12]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	bfbb      	ittet	lt
 8007ac0:	425b      	neglt	r3, r3
 8007ac2:	f042 0202 	orrlt.w	r2, r2, #2
 8007ac6:	9307      	strge	r3, [sp, #28]
 8007ac8:	9307      	strlt	r3, [sp, #28]
 8007aca:	bfb8      	it	lt
 8007acc:	9204      	strlt	r2, [sp, #16]
 8007ace:	7823      	ldrb	r3, [r4, #0]
 8007ad0:	2b2e      	cmp	r3, #46	; 0x2e
 8007ad2:	d10c      	bne.n	8007aee <_vfiprintf_r+0x15a>
 8007ad4:	7863      	ldrb	r3, [r4, #1]
 8007ad6:	2b2a      	cmp	r3, #42	; 0x2a
 8007ad8:	d134      	bne.n	8007b44 <_vfiprintf_r+0x1b0>
 8007ada:	9b03      	ldr	r3, [sp, #12]
 8007adc:	3402      	adds	r4, #2
 8007ade:	1d1a      	adds	r2, r3, #4
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	9203      	str	r2, [sp, #12]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	bfb8      	it	lt
 8007ae8:	f04f 33ff 	movlt.w	r3, #4294967295
 8007aec:	9305      	str	r3, [sp, #20]
 8007aee:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007bb8 <_vfiprintf_r+0x224>
 8007af2:	2203      	movs	r2, #3
 8007af4:	4650      	mov	r0, sl
 8007af6:	7821      	ldrb	r1, [r4, #0]
 8007af8:	f7fc fe22 	bl	8004740 <memchr>
 8007afc:	b138      	cbz	r0, 8007b0e <_vfiprintf_r+0x17a>
 8007afe:	2240      	movs	r2, #64	; 0x40
 8007b00:	9b04      	ldr	r3, [sp, #16]
 8007b02:	eba0 000a 	sub.w	r0, r0, sl
 8007b06:	4082      	lsls	r2, r0
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	3401      	adds	r4, #1
 8007b0c:	9304      	str	r3, [sp, #16]
 8007b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b12:	2206      	movs	r2, #6
 8007b14:	4829      	ldr	r0, [pc, #164]	; (8007bbc <_vfiprintf_r+0x228>)
 8007b16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b1a:	f7fc fe11 	bl	8004740 <memchr>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d03f      	beq.n	8007ba2 <_vfiprintf_r+0x20e>
 8007b22:	4b27      	ldr	r3, [pc, #156]	; (8007bc0 <_vfiprintf_r+0x22c>)
 8007b24:	bb1b      	cbnz	r3, 8007b6e <_vfiprintf_r+0x1da>
 8007b26:	9b03      	ldr	r3, [sp, #12]
 8007b28:	3307      	adds	r3, #7
 8007b2a:	f023 0307 	bic.w	r3, r3, #7
 8007b2e:	3308      	adds	r3, #8
 8007b30:	9303      	str	r3, [sp, #12]
 8007b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b34:	443b      	add	r3, r7
 8007b36:	9309      	str	r3, [sp, #36]	; 0x24
 8007b38:	e768      	b.n	8007a0c <_vfiprintf_r+0x78>
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	2001      	movs	r0, #1
 8007b3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b42:	e7a6      	b.n	8007a92 <_vfiprintf_r+0xfe>
 8007b44:	2300      	movs	r3, #0
 8007b46:	f04f 0c0a 	mov.w	ip, #10
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	3401      	adds	r4, #1
 8007b4e:	9305      	str	r3, [sp, #20]
 8007b50:	4620      	mov	r0, r4
 8007b52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b56:	3a30      	subs	r2, #48	; 0x30
 8007b58:	2a09      	cmp	r2, #9
 8007b5a:	d903      	bls.n	8007b64 <_vfiprintf_r+0x1d0>
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d0c6      	beq.n	8007aee <_vfiprintf_r+0x15a>
 8007b60:	9105      	str	r1, [sp, #20]
 8007b62:	e7c4      	b.n	8007aee <_vfiprintf_r+0x15a>
 8007b64:	4604      	mov	r4, r0
 8007b66:	2301      	movs	r3, #1
 8007b68:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b6c:	e7f0      	b.n	8007b50 <_vfiprintf_r+0x1bc>
 8007b6e:	ab03      	add	r3, sp, #12
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	462a      	mov	r2, r5
 8007b74:	4630      	mov	r0, r6
 8007b76:	4b13      	ldr	r3, [pc, #76]	; (8007bc4 <_vfiprintf_r+0x230>)
 8007b78:	a904      	add	r1, sp, #16
 8007b7a:	f7fb fe7f 	bl	800387c <_printf_float>
 8007b7e:	4607      	mov	r7, r0
 8007b80:	1c78      	adds	r0, r7, #1
 8007b82:	d1d6      	bne.n	8007b32 <_vfiprintf_r+0x19e>
 8007b84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b86:	07d9      	lsls	r1, r3, #31
 8007b88:	d405      	bmi.n	8007b96 <_vfiprintf_r+0x202>
 8007b8a:	89ab      	ldrh	r3, [r5, #12]
 8007b8c:	059a      	lsls	r2, r3, #22
 8007b8e:	d402      	bmi.n	8007b96 <_vfiprintf_r+0x202>
 8007b90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b92:	f7fc fdd4 	bl	800473e <__retarget_lock_release_recursive>
 8007b96:	89ab      	ldrh	r3, [r5, #12]
 8007b98:	065b      	lsls	r3, r3, #25
 8007b9a:	f53f af1d 	bmi.w	80079d8 <_vfiprintf_r+0x44>
 8007b9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ba0:	e71c      	b.n	80079dc <_vfiprintf_r+0x48>
 8007ba2:	ab03      	add	r3, sp, #12
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	462a      	mov	r2, r5
 8007ba8:	4630      	mov	r0, r6
 8007baa:	4b06      	ldr	r3, [pc, #24]	; (8007bc4 <_vfiprintf_r+0x230>)
 8007bac:	a904      	add	r1, sp, #16
 8007bae:	f7fc f905 	bl	8003dbc <_printf_i>
 8007bb2:	e7e4      	b.n	8007b7e <_vfiprintf_r+0x1ea>
 8007bb4:	08008241 	.word	0x08008241
 8007bb8:	08008247 	.word	0x08008247
 8007bbc:	0800824b 	.word	0x0800824b
 8007bc0:	0800387d 	.word	0x0800387d
 8007bc4:	08007971 	.word	0x08007971

08007bc8 <__swbuf_r>:
 8007bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bca:	460e      	mov	r6, r1
 8007bcc:	4614      	mov	r4, r2
 8007bce:	4605      	mov	r5, r0
 8007bd0:	b118      	cbz	r0, 8007bda <__swbuf_r+0x12>
 8007bd2:	6a03      	ldr	r3, [r0, #32]
 8007bd4:	b90b      	cbnz	r3, 8007bda <__swbuf_r+0x12>
 8007bd6:	f7fc fc9b 	bl	8004510 <__sinit>
 8007bda:	69a3      	ldr	r3, [r4, #24]
 8007bdc:	60a3      	str	r3, [r4, #8]
 8007bde:	89a3      	ldrh	r3, [r4, #12]
 8007be0:	071a      	lsls	r2, r3, #28
 8007be2:	d525      	bpl.n	8007c30 <__swbuf_r+0x68>
 8007be4:	6923      	ldr	r3, [r4, #16]
 8007be6:	b31b      	cbz	r3, 8007c30 <__swbuf_r+0x68>
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	6922      	ldr	r2, [r4, #16]
 8007bec:	b2f6      	uxtb	r6, r6
 8007bee:	1a98      	subs	r0, r3, r2
 8007bf0:	6963      	ldr	r3, [r4, #20]
 8007bf2:	4637      	mov	r7, r6
 8007bf4:	4283      	cmp	r3, r0
 8007bf6:	dc04      	bgt.n	8007c02 <__swbuf_r+0x3a>
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	f7ff fa30 	bl	8007060 <_fflush_r>
 8007c00:	b9e0      	cbnz	r0, 8007c3c <__swbuf_r+0x74>
 8007c02:	68a3      	ldr	r3, [r4, #8]
 8007c04:	3b01      	subs	r3, #1
 8007c06:	60a3      	str	r3, [r4, #8]
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	1c5a      	adds	r2, r3, #1
 8007c0c:	6022      	str	r2, [r4, #0]
 8007c0e:	701e      	strb	r6, [r3, #0]
 8007c10:	6962      	ldr	r2, [r4, #20]
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d004      	beq.n	8007c22 <__swbuf_r+0x5a>
 8007c18:	89a3      	ldrh	r3, [r4, #12]
 8007c1a:	07db      	lsls	r3, r3, #31
 8007c1c:	d506      	bpl.n	8007c2c <__swbuf_r+0x64>
 8007c1e:	2e0a      	cmp	r6, #10
 8007c20:	d104      	bne.n	8007c2c <__swbuf_r+0x64>
 8007c22:	4621      	mov	r1, r4
 8007c24:	4628      	mov	r0, r5
 8007c26:	f7ff fa1b 	bl	8007060 <_fflush_r>
 8007c2a:	b938      	cbnz	r0, 8007c3c <__swbuf_r+0x74>
 8007c2c:	4638      	mov	r0, r7
 8007c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c30:	4621      	mov	r1, r4
 8007c32:	4628      	mov	r0, r5
 8007c34:	f000 f806 	bl	8007c44 <__swsetup_r>
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	d0d5      	beq.n	8007be8 <__swbuf_r+0x20>
 8007c3c:	f04f 37ff 	mov.w	r7, #4294967295
 8007c40:	e7f4      	b.n	8007c2c <__swbuf_r+0x64>
	...

08007c44 <__swsetup_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4b2a      	ldr	r3, [pc, #168]	; (8007cf0 <__swsetup_r+0xac>)
 8007c48:	4605      	mov	r5, r0
 8007c4a:	6818      	ldr	r0, [r3, #0]
 8007c4c:	460c      	mov	r4, r1
 8007c4e:	b118      	cbz	r0, 8007c58 <__swsetup_r+0x14>
 8007c50:	6a03      	ldr	r3, [r0, #32]
 8007c52:	b90b      	cbnz	r3, 8007c58 <__swsetup_r+0x14>
 8007c54:	f7fc fc5c 	bl	8004510 <__sinit>
 8007c58:	89a3      	ldrh	r3, [r4, #12]
 8007c5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c5e:	0718      	lsls	r0, r3, #28
 8007c60:	d422      	bmi.n	8007ca8 <__swsetup_r+0x64>
 8007c62:	06d9      	lsls	r1, r3, #27
 8007c64:	d407      	bmi.n	8007c76 <__swsetup_r+0x32>
 8007c66:	2309      	movs	r3, #9
 8007c68:	602b      	str	r3, [r5, #0]
 8007c6a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c72:	81a3      	strh	r3, [r4, #12]
 8007c74:	e034      	b.n	8007ce0 <__swsetup_r+0x9c>
 8007c76:	0758      	lsls	r0, r3, #29
 8007c78:	d512      	bpl.n	8007ca0 <__swsetup_r+0x5c>
 8007c7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c7c:	b141      	cbz	r1, 8007c90 <__swsetup_r+0x4c>
 8007c7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c82:	4299      	cmp	r1, r3
 8007c84:	d002      	beq.n	8007c8c <__swsetup_r+0x48>
 8007c86:	4628      	mov	r0, r5
 8007c88:	f7fd fbda 	bl	8005440 <_free_r>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	6363      	str	r3, [r4, #52]	; 0x34
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c96:	81a3      	strh	r3, [r4, #12]
 8007c98:	2300      	movs	r3, #0
 8007c9a:	6063      	str	r3, [r4, #4]
 8007c9c:	6923      	ldr	r3, [r4, #16]
 8007c9e:	6023      	str	r3, [r4, #0]
 8007ca0:	89a3      	ldrh	r3, [r4, #12]
 8007ca2:	f043 0308 	orr.w	r3, r3, #8
 8007ca6:	81a3      	strh	r3, [r4, #12]
 8007ca8:	6923      	ldr	r3, [r4, #16]
 8007caa:	b94b      	cbnz	r3, 8007cc0 <__swsetup_r+0x7c>
 8007cac:	89a3      	ldrh	r3, [r4, #12]
 8007cae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007cb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cb6:	d003      	beq.n	8007cc0 <__swsetup_r+0x7c>
 8007cb8:	4621      	mov	r1, r4
 8007cba:	4628      	mov	r0, r5
 8007cbc:	f000 f883 	bl	8007dc6 <__smakebuf_r>
 8007cc0:	89a0      	ldrh	r0, [r4, #12]
 8007cc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cc6:	f010 0301 	ands.w	r3, r0, #1
 8007cca:	d00a      	beq.n	8007ce2 <__swsetup_r+0x9e>
 8007ccc:	2300      	movs	r3, #0
 8007cce:	60a3      	str	r3, [r4, #8]
 8007cd0:	6963      	ldr	r3, [r4, #20]
 8007cd2:	425b      	negs	r3, r3
 8007cd4:	61a3      	str	r3, [r4, #24]
 8007cd6:	6923      	ldr	r3, [r4, #16]
 8007cd8:	b943      	cbnz	r3, 8007cec <__swsetup_r+0xa8>
 8007cda:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007cde:	d1c4      	bne.n	8007c6a <__swsetup_r+0x26>
 8007ce0:	bd38      	pop	{r3, r4, r5, pc}
 8007ce2:	0781      	lsls	r1, r0, #30
 8007ce4:	bf58      	it	pl
 8007ce6:	6963      	ldrpl	r3, [r4, #20]
 8007ce8:	60a3      	str	r3, [r4, #8]
 8007cea:	e7f4      	b.n	8007cd6 <__swsetup_r+0x92>
 8007cec:	2000      	movs	r0, #0
 8007cee:	e7f7      	b.n	8007ce0 <__swsetup_r+0x9c>
 8007cf0:	20000064 	.word	0x20000064

08007cf4 <_raise_r>:
 8007cf4:	291f      	cmp	r1, #31
 8007cf6:	b538      	push	{r3, r4, r5, lr}
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	460d      	mov	r5, r1
 8007cfc:	d904      	bls.n	8007d08 <_raise_r+0x14>
 8007cfe:	2316      	movs	r3, #22
 8007d00:	6003      	str	r3, [r0, #0]
 8007d02:	f04f 30ff 	mov.w	r0, #4294967295
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007d0a:	b112      	cbz	r2, 8007d12 <_raise_r+0x1e>
 8007d0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d10:	b94b      	cbnz	r3, 8007d26 <_raise_r+0x32>
 8007d12:	4620      	mov	r0, r4
 8007d14:	f000 f830 	bl	8007d78 <_getpid_r>
 8007d18:	462a      	mov	r2, r5
 8007d1a:	4601      	mov	r1, r0
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d22:	f000 b817 	b.w	8007d54 <_kill_r>
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d00a      	beq.n	8007d40 <_raise_r+0x4c>
 8007d2a:	1c59      	adds	r1, r3, #1
 8007d2c:	d103      	bne.n	8007d36 <_raise_r+0x42>
 8007d2e:	2316      	movs	r3, #22
 8007d30:	6003      	str	r3, [r0, #0]
 8007d32:	2001      	movs	r0, #1
 8007d34:	e7e7      	b.n	8007d06 <_raise_r+0x12>
 8007d36:	2400      	movs	r4, #0
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007d3e:	4798      	blx	r3
 8007d40:	2000      	movs	r0, #0
 8007d42:	e7e0      	b.n	8007d06 <_raise_r+0x12>

08007d44 <raise>:
 8007d44:	4b02      	ldr	r3, [pc, #8]	; (8007d50 <raise+0xc>)
 8007d46:	4601      	mov	r1, r0
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	f7ff bfd3 	b.w	8007cf4 <_raise_r>
 8007d4e:	bf00      	nop
 8007d50:	20000064 	.word	0x20000064

08007d54 <_kill_r>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	2300      	movs	r3, #0
 8007d58:	4d06      	ldr	r5, [pc, #24]	; (8007d74 <_kill_r+0x20>)
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	4608      	mov	r0, r1
 8007d5e:	4611      	mov	r1, r2
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	f7f9 fb88 	bl	8001476 <_kill>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	d102      	bne.n	8007d70 <_kill_r+0x1c>
 8007d6a:	682b      	ldr	r3, [r5, #0]
 8007d6c:	b103      	cbz	r3, 8007d70 <_kill_r+0x1c>
 8007d6e:	6023      	str	r3, [r4, #0]
 8007d70:	bd38      	pop	{r3, r4, r5, pc}
 8007d72:	bf00      	nop
 8007d74:	200004f8 	.word	0x200004f8

08007d78 <_getpid_r>:
 8007d78:	f7f9 bb76 	b.w	8001468 <_getpid>

08007d7c <__swhatbuf_r>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	460c      	mov	r4, r1
 8007d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d84:	4615      	mov	r5, r2
 8007d86:	2900      	cmp	r1, #0
 8007d88:	461e      	mov	r6, r3
 8007d8a:	b096      	sub	sp, #88	; 0x58
 8007d8c:	da0c      	bge.n	8007da8 <__swhatbuf_r+0x2c>
 8007d8e:	89a3      	ldrh	r3, [r4, #12]
 8007d90:	2100      	movs	r1, #0
 8007d92:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007d96:	bf0c      	ite	eq
 8007d98:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007d9c:	2340      	movne	r3, #64	; 0x40
 8007d9e:	2000      	movs	r0, #0
 8007da0:	6031      	str	r1, [r6, #0]
 8007da2:	602b      	str	r3, [r5, #0]
 8007da4:	b016      	add	sp, #88	; 0x58
 8007da6:	bd70      	pop	{r4, r5, r6, pc}
 8007da8:	466a      	mov	r2, sp
 8007daa:	f000 f849 	bl	8007e40 <_fstat_r>
 8007dae:	2800      	cmp	r0, #0
 8007db0:	dbed      	blt.n	8007d8e <__swhatbuf_r+0x12>
 8007db2:	9901      	ldr	r1, [sp, #4]
 8007db4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007db8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007dbc:	4259      	negs	r1, r3
 8007dbe:	4159      	adcs	r1, r3
 8007dc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dc4:	e7eb      	b.n	8007d9e <__swhatbuf_r+0x22>

08007dc6 <__smakebuf_r>:
 8007dc6:	898b      	ldrh	r3, [r1, #12]
 8007dc8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007dca:	079d      	lsls	r5, r3, #30
 8007dcc:	4606      	mov	r6, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	d507      	bpl.n	8007de2 <__smakebuf_r+0x1c>
 8007dd2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007dd6:	6023      	str	r3, [r4, #0]
 8007dd8:	6123      	str	r3, [r4, #16]
 8007dda:	2301      	movs	r3, #1
 8007ddc:	6163      	str	r3, [r4, #20]
 8007dde:	b002      	add	sp, #8
 8007de0:	bd70      	pop	{r4, r5, r6, pc}
 8007de2:	466a      	mov	r2, sp
 8007de4:	ab01      	add	r3, sp, #4
 8007de6:	f7ff ffc9 	bl	8007d7c <__swhatbuf_r>
 8007dea:	9900      	ldr	r1, [sp, #0]
 8007dec:	4605      	mov	r5, r0
 8007dee:	4630      	mov	r0, r6
 8007df0:	f7fd fb96 	bl	8005520 <_malloc_r>
 8007df4:	b948      	cbnz	r0, 8007e0a <__smakebuf_r+0x44>
 8007df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dfa:	059a      	lsls	r2, r3, #22
 8007dfc:	d4ef      	bmi.n	8007dde <__smakebuf_r+0x18>
 8007dfe:	f023 0303 	bic.w	r3, r3, #3
 8007e02:	f043 0302 	orr.w	r3, r3, #2
 8007e06:	81a3      	strh	r3, [r4, #12]
 8007e08:	e7e3      	b.n	8007dd2 <__smakebuf_r+0xc>
 8007e0a:	89a3      	ldrh	r3, [r4, #12]
 8007e0c:	6020      	str	r0, [r4, #0]
 8007e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e12:	81a3      	strh	r3, [r4, #12]
 8007e14:	9b00      	ldr	r3, [sp, #0]
 8007e16:	6120      	str	r0, [r4, #16]
 8007e18:	6163      	str	r3, [r4, #20]
 8007e1a:	9b01      	ldr	r3, [sp, #4]
 8007e1c:	b15b      	cbz	r3, 8007e36 <__smakebuf_r+0x70>
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e24:	f000 f81e 	bl	8007e64 <_isatty_r>
 8007e28:	b128      	cbz	r0, 8007e36 <__smakebuf_r+0x70>
 8007e2a:	89a3      	ldrh	r3, [r4, #12]
 8007e2c:	f023 0303 	bic.w	r3, r3, #3
 8007e30:	f043 0301 	orr.w	r3, r3, #1
 8007e34:	81a3      	strh	r3, [r4, #12]
 8007e36:	89a3      	ldrh	r3, [r4, #12]
 8007e38:	431d      	orrs	r5, r3
 8007e3a:	81a5      	strh	r5, [r4, #12]
 8007e3c:	e7cf      	b.n	8007dde <__smakebuf_r+0x18>
	...

08007e40 <_fstat_r>:
 8007e40:	b538      	push	{r3, r4, r5, lr}
 8007e42:	2300      	movs	r3, #0
 8007e44:	4d06      	ldr	r5, [pc, #24]	; (8007e60 <_fstat_r+0x20>)
 8007e46:	4604      	mov	r4, r0
 8007e48:	4608      	mov	r0, r1
 8007e4a:	4611      	mov	r1, r2
 8007e4c:	602b      	str	r3, [r5, #0]
 8007e4e:	f7f9 fb70 	bl	8001532 <_fstat>
 8007e52:	1c43      	adds	r3, r0, #1
 8007e54:	d102      	bne.n	8007e5c <_fstat_r+0x1c>
 8007e56:	682b      	ldr	r3, [r5, #0]
 8007e58:	b103      	cbz	r3, 8007e5c <_fstat_r+0x1c>
 8007e5a:	6023      	str	r3, [r4, #0]
 8007e5c:	bd38      	pop	{r3, r4, r5, pc}
 8007e5e:	bf00      	nop
 8007e60:	200004f8 	.word	0x200004f8

08007e64 <_isatty_r>:
 8007e64:	b538      	push	{r3, r4, r5, lr}
 8007e66:	2300      	movs	r3, #0
 8007e68:	4d05      	ldr	r5, [pc, #20]	; (8007e80 <_isatty_r+0x1c>)
 8007e6a:	4604      	mov	r4, r0
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	602b      	str	r3, [r5, #0]
 8007e70:	f7f9 fb6e 	bl	8001550 <_isatty>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	d102      	bne.n	8007e7e <_isatty_r+0x1a>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	b103      	cbz	r3, 8007e7e <_isatty_r+0x1a>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	200004f8 	.word	0x200004f8

08007e84 <_init>:
 8007e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e86:	bf00      	nop
 8007e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e8a:	bc08      	pop	{r3}
 8007e8c:	469e      	mov	lr, r3
 8007e8e:	4770      	bx	lr

08007e90 <_fini>:
 8007e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e92:	bf00      	nop
 8007e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e96:	bc08      	pop	{r3}
 8007e98:	469e      	mov	lr, r3
 8007e9a:	4770      	bx	lr
