/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  reg [18:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [25:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = !(celloutsig_1_1z ? celloutsig_1_3z[2] : celloutsig_1_4z);
  assign celloutsig_1_0z = ~in_data[108];
  assign celloutsig_1_1z = ~in_data[101];
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[72]) & (in_data[34] | celloutsig_0_3z));
  assign celloutsig_1_7z = ~((in_data[151] | in_data[101]) & (celloutsig_1_0z | celloutsig_1_3z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_6z[21] | celloutsig_1_14z[2]) & (celloutsig_1_1z | in_data[101]));
  assign celloutsig_1_8z = celloutsig_1_0z | celloutsig_1_3z[4];
  assign celloutsig_0_1z = in_data[50] ^ celloutsig_0_0z[0];
  assign celloutsig_0_6z = in_data[21:9] >= { in_data[62:55], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_12z[3:0], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_17z } >= { celloutsig_1_5z[1:0], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[85:63] >= { in_data[61:45], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[43:41], celloutsig_0_4z, celloutsig_0_2z } <= { in_data[13:12], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_3z } <= { in_data[33:32], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_9z[10:4] <= { celloutsig_0_9z[2:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_13z = in_data[189:151] <= { in_data[110:98], celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_6z[16:12], celloutsig_1_11z, celloutsig_1_16z } <= { celloutsig_1_14z[3], celloutsig_1_4z, celloutsig_1_8z, in_data[101], celloutsig_1_15z, in_data[101], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_1_3z = in_data[101] ? { in_data[125], celloutsig_1_0z, 2'h3, celloutsig_1_1z } : in_data[133:129];
  assign celloutsig_1_4z = { in_data[177], in_data[101], celloutsig_1_3z } != { in_data[131:126], in_data[101] };
  assign celloutsig_1_6z = ~ in_data[191:166];
  assign celloutsig_0_0z = in_data[24:20] | in_data[26:22];
  assign celloutsig_0_2z = | in_data[23:15];
  assign celloutsig_1_16z = ^ { celloutsig_1_3z[2], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_1_5z = { in_data[147:142], celloutsig_1_3z } ^ in_data[129:119];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z } ^ in_data[113:101];
  assign celloutsig_1_12z = celloutsig_1_5z[4:0] ^ { in_data[114:111], celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_11z[12:8], celloutsig_1_1z } ^ { celloutsig_1_10z[10:6], celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_1_11z = { celloutsig_1_3z[3:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_8z };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
