#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan  7 17:55:12 2021
# Process ID: 25060
# Current directory: C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.runs/design_2_MPairStorageControll_0_0_synth_1
# Command line: vivado.exe -log design_2_MPairStorageControll_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_MPairStorageControll_0_0.tcl
# Log file: C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.runs/design_2_MPairStorageControll_0_0_synth_1/design_2_MPairStorageControll_0_0.vds
# Journal file: C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.runs/design_2_MPairStorageControll_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_MPairStorageControll_0_0.tcl -notrace
Command: synth_design -top design_2_MPairStorageControll_0_0 -part xc7a35tcsg324-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_MPairStorageControll_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 710.297 ; gain = 176.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_MPairStorageControll_0_0' [c:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_MPairStorageControll_0_0/synth/design_2_MPairStorageControll_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'MPairStorageController' [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:67]
	Parameter record_delay bound to: 10 - type: integer 
	Parameter rep_delay bound to: 6000 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter Depth bound to: 2048 - type: integer 
	Parameter Channels bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/ram.vhd:33]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/ram.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ram' (1#1) [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/ram.vhd:33]
WARNING: [Synth 8-614] signal 'Ena' is read in the process but is not in the sensitivity list [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:183]
WARNING: [Synth 8-614] signal 'Intwea' is read in the process but is not in the sensitivity list [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:183]
WARNING: [Synth 8-614] signal 'IntFullCh' is read in the process but is not in the sensitivity list [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:183]
WARNING: [Synth 8-614] signal 'Intwea' is read in the process but is not in the sensitivity list [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:269]
WARNING: [Synth 8-614] signal 'IntDone' is read in the process but is not in the sensitivity list [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element g_GENERATE_FOR[0].IntWrAddr2_reg[0] was removed.  [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'MPairStorageController' (2#1) [C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'design_2_MPairStorageControll_0_0' (3#1) [c:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_MPairStorageControll_0_0/synth/design_2_MPairStorageControll_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 775.277 ; gain = 241.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 775.277 ; gain = 241.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 775.277 ; gain = 241.816
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 878.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 880.613 ; gain = 1.996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              24K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module MPairStorageController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | myram_reg  | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 880.613 ; gain = 347.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | myram_reg  | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 890.324 ; gain = 356.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     5|
|2     |LUT1       |     1|
|3     |LUT2       |    23|
|4     |LUT3       |    18|
|5     |LUT4       |    15|
|6     |LUT5       |    14|
|7     |LUT6       |    16|
|8     |RAMB36E1_1 |     1|
|9     |FDCE       |    46|
|10    |FDPE       |     7|
|11    |FDRE       |    13|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------+------+
|      |Instance                                  |Module                 |Cells |
+------+------------------------------------------+-----------------------+------+
|1     |top                                       |                       |   159|
|2     |  inst                                    |MPairStorageController |   159|
|3     |    \g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10  |ram                    |     7|
+------+------------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 897.117 ; gain = 258.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.117 ; gain = 363.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 912.504 ; gain = 611.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.runs/design_2_MPairStorageControll_0_0_synth_1/design_2_MPairStorageControll_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/themo/OneDrive/Desktop/REVO/V/Final/Simulation and Bench marking/USB_FIFO/USB_FIFO.runs/design_2_MPairStorageControll_0_0_synth_1/design_2_MPairStorageControll_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_MPairStorageControll_0_0_utilization_synth.rpt -pb design_2_MPairStorageControll_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 17:55:41 2021...
