`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    18:04:56 11/28/2018 
// Design Name: 
// Module Name:    BTB 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module BTB(
	input rst,
	input clk,
	input [15:0] curPC,
	output reg [15:0] prePC,
	input ifJump_id,

	input [15:0] jFromPC,	//Ã¥Â®Å¾Ã©â„¢â€¦Ã¤Â¸ÂºÃ¨Â·Â³Ã¨Â½Â¬Ã¦Å’â€¡Ã¤Â»Â¤Ã§Å¡â€Ã¤Â¸â€¹Ã¤Â¸â‚¬Ã¨Â·
	input [15:0] jToPC,		//Ã¨Â·Â³Ã¨Â½Â¬Ã¥Ë†Â°Ã§Å¡â€Ã¥Å“Â°Ã¥Ââ‚¬	
	input ifJump,
	output reg error
    );

reg [15:0] toPC [15:0];		//value
always @(posedge clk or negedge rst) begin  	//Ã¥â€ â„¢Ã¨Â¡Â¨
	if (rst == 0) begin
		error <= 0;
		toPC[0] <= 16'b1111111111111111;
		toPC[1] <= 16'b1111111111111111;
		toPC[2] <= 16'b1111111111111111;
		toPC[3] <= 16'b1111111111111111;
		toPC[4] <= 16'b1111111111111111;
		toPC[5] <= 16'b1111111111111111;
		toPC[6] <= 16'b1111111111111111;
		toPC[7] <= 16'b1111111111111111;
		toPC[8] <= 16'b1111111111111111;
		toPC[9] <= 16'b1111111111111111;
		toPC[10] <= 16'b1111111111111111;
		toPC[11] <= 16'b1111111111111111;
		toPC[12] <= 16'b1111111111111111;
		toPC[13] <= 16'b1111111111111111;
		toPC[14] <= 16'b1111111111111111;
		toPC[15] <= 16'b1111111111111111;
	end
	else if (ifJump === 0) begin //Ã¥Â¦â€šÃ¦Å¾Å“Ã¦ËœÂ¯Ã¨Â·Â³Ã¨Â½Â¬Ã¦Å’â€¡Ã
		if(toPC[jFromPC[3:0]] != jToPC) begin
			if(jToPC == jFromPC+1 && toPC[jFromPC%16] == 16'b1111111111111111)
				error <= 0;
			else
				error <= 1;
			toPC[jFromPC[3:0]] <= jToPC;
		end
		else begin
			error <= 0;
		end
	end
	else begin
		error <= 0;
	end
end

always @(ifJump_id or curPC or rst) begin 	//curPCÎªµ±Ç°PC£¬Ï£ÍûÊä³öÔ¤²âPCÎªprePC
	if(rst == 0)  begin
		prePC = 0;
	end
	else if(ifJump_id === 0 && toPC[curPC[3:0]] != 16'b1111111111111111) //toPCÎªÔ¤²â±í
			prePC = toPC[curPC[3:0]];
	else 	prePC = curPC + 1;
end

endmodule
