# Digital VLSI SoC design and planning


Digital VLSI SoC design and planning

The workshop started with an introduction to Openlane
Openlane is a flow that automates the entire process from RTL to GDS.
### The first task was to calculate the flip-flop ratio which is defined as:

![Equation](https://quicklatex.com/cache3/72/ql_94e6e412e796a525cf1f9240fe2da472_l3.png)


![Equation](https://quicklatex.com/cache3/f3/ql_b772c4a73aac73eebaab208bc248abf3_l3.png)


