$date
	Sat Nov 04 13:45:32 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module test $end
$var wire 1 ! clk $end
$var wire 4 " ip [3:0] $end
$var wire 1 # s $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
z#
b1101 "
z!
$end
#10
0$
b110 "
#20
1$
b11 "
#30
b1 "
#40
0$
b0 "
