# Implementation of RISC V architecture in VHDL language  

## YAK CPU  
YAK CPU is project which has a goal of implementing RISC V architecture in VHDL language. All documentation is in project's [wiki](https://github.com/lazardjurovic/Yak/wiki).   

## Repository organisation  
`/src` - containts all VHDL source files
`README.md` - quick intro  