
../repos/daq-2.0.7/sfbpf/.libs/libsfbpf.so.0.0.1:     file format elf32-littlearm


Disassembly of section .init:

00000d44 <_init>:
 d44:	push	{r3, lr}
 d48:	bl	f80 <call_weak_fn>
 d4c:	pop	{r3, pc}

Disassembly of section .plt:

00000d50 <.plt>:
 d50:	push	{lr}		; (str lr, [sp, #-4]!)
 d54:	ldr	lr, [pc, #4]	; d60 <.plt+0x10>
 d58:	add	lr, pc, lr
 d5c:	ldr	pc, [lr, #8]!
 d60:	.word	0x000392a0

00000d64 <calloc@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #233472	; 0x39000
 d6c:	ldr	pc, [ip, #672]!	; 0x2a0

00000d70 <strcmp@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #233472	; 0x39000
 d78:	ldr	pc, [ip, #664]!	; 0x298

00000d7c <__cxa_finalize@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #233472	; 0x39000
 d84:	ldr	pc, [ip, #656]!	; 0x290

00000d88 <printf@plt>:
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #233472	; 0x39000
 d90:	ldr	pc, [ip, #648]!	; 0x288

00000d94 <fopen@plt>:
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #233472	; 0x39000
 d9c:	ldr	pc, [ip, #640]!	; 0x280

00000da0 <getprotobyname@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #233472	; 0x39000
 da8:	ldr	pc, [ip, #632]!	; 0x278

00000dac <longjmp@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #233472	; 0x39000
 db4:	ldr	pc, [ip, #624]!	; 0x270

00000db8 <_setjmp@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #233472	; 0x39000
 dc0:	ldr	pc, [ip, #616]!	; 0x268

00000dc4 <free@plt>:
 dc4:	add	ip, pc, #0, 12
 dc8:	add	ip, ip, #233472	; 0x39000
 dcc:	ldr	pc, [ip, #608]!	; 0x260

00000dd0 <getnetbyname@plt>:
 dd0:	add	ip, pc, #0, 12
 dd4:	add	ip, ip, #233472	; 0x39000
 dd8:	ldr	pc, [ip, #600]!	; 0x258

00000ddc <ferror@plt>:
 ddc:	add	ip, pc, #0, 12
 de0:	add	ip, ip, #233472	; 0x39000
 de4:	ldr	pc, [ip, #592]!	; 0x250

00000de8 <memcpy@plt>:
 de8:	add	ip, pc, #0, 12
 dec:	add	ip, ip, #233472	; 0x39000
 df0:	ldr	pc, [ip, #584]!	; 0x248

00000df4 <strdup@plt>:
 df4:	add	ip, pc, #0, 12
 df8:	add	ip, ip, #233472	; 0x39000
 dfc:	ldr	pc, [ip, #576]!	; 0x240

00000e00 <rewind@plt>:
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #233472	; 0x39000
 e08:	ldr	pc, [ip, #568]!	; 0x238

00000e0c <realloc@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #233472	; 0x39000
 e14:	ldr	pc, [ip, #560]!	; 0x230

00000e18 <fwrite@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #233472	; 0x39000
 e20:	ldr	pc, [ip, #552]!	; 0x228

00000e24 <fread@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #233472	; 0x39000
 e2c:	ldr	pc, [ip, #544]!	; 0x220

00000e30 <puts@plt>:
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #233472	; 0x39000
 e38:	ldr	pc, [ip, #536]!	; 0x218

00000e3c <malloc@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #233472	; 0x39000
 e44:	ldr	pc, [ip, #528]!	; 0x210

00000e48 <__gmon_start__@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #233472	; 0x39000
 e50:	ldr	pc, [ip, #520]!	; 0x208

00000e54 <ntohl@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #233472	; 0x39000
 e5c:	ldr	pc, [ip, #512]!	; 0x200

00000e60 <__ctype_b_loc@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #233472	; 0x39000
 e68:	ldr	pc, [ip, #504]!	; 0x1f8

00000e6c <exit@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #233472	; 0x39000
 e74:	ldr	pc, [ip, #496]!	; 0x1f0

00000e78 <strlen@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #233472	; 0x39000
 e80:	ldr	pc, [ip, #488]!	; 0x1e8

00000e84 <strchr@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #233472	; 0x39000
 e8c:	ldr	pc, [ip, #480]!	; 0x1e0

00000e90 <fprintf@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #233472	; 0x39000
 e98:	ldr	pc, [ip, #472]!	; 0x1d8

00000e9c <__errno_location@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #233472	; 0x39000
 ea4:	ldr	pc, [ip, #464]!	; 0x1d0

00000ea8 <getservbyname@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #233472	; 0x39000
 eb0:	ldr	pc, [ip, #456]!	; 0x1c8

00000eb4 <snprintf@plt>:
 eb4:	add	ip, pc, #0, 12
 eb8:	add	ip, ip, #233472	; 0x39000
 ebc:	ldr	pc, [ip, #448]!	; 0x1c0

00000ec0 <memset@plt>:
 ec0:	add	ip, pc, #0, 12
 ec4:	add	ip, ip, #233472	; 0x39000
 ec8:	ldr	pc, [ip, #440]!	; 0x1b8

00000ecc <putchar@plt>:
 ecc:	add	ip, pc, #0, 12
 ed0:	add	ip, ip, #233472	; 0x39000
 ed4:	ldr	pc, [ip, #432]!	; 0x1b0

00000ed8 <strncpy@plt>:
 ed8:	add	ip, pc, #0, 12
 edc:	add	ip, ip, #233472	; 0x39000
 ee0:	ldr	pc, [ip, #424]!	; 0x1a8

00000ee4 <fileno@plt>:
 ee4:	add	ip, pc, #0, 12
 ee8:	add	ip, ip, #233472	; 0x39000
 eec:	ldr	pc, [ip, #416]!	; 0x1a0

00000ef0 <htonl@plt>:
 ef0:	add	ip, pc, #0, 12
 ef4:	add	ip, ip, #233472	; 0x39000
 ef8:	ldr	pc, [ip, #408]!	; 0x198

00000efc <ntohs@plt>:
 efc:	add	ip, pc, #0, 12
 f00:	add	ip, ip, #233472	; 0x39000
 f04:	ldr	pc, [ip, #400]!	; 0x190

00000f08 <sscanf@plt>:
 f08:	add	ip, pc, #0, 12
 f0c:	add	ip, ip, #233472	; 0x39000
 f10:	ldr	pc, [ip, #392]!	; 0x188

00000f14 <clearerr@plt>:
 f14:	add	ip, pc, #0, 12
 f18:	add	ip, ip, #233472	; 0x39000
 f1c:	ldr	pc, [ip, #384]!	; 0x180

00000f20 <vsnprintf@plt>:
 f20:	add	ip, pc, #0, 12
 f24:	add	ip, ip, #233472	; 0x39000
 f28:	ldr	pc, [ip, #376]!	; 0x178

00000f2c <freeaddrinfo@plt>:
 f2c:	add	ip, pc, #0, 12
 f30:	add	ip, ip, #233472	; 0x39000
 f34:	ldr	pc, [ip, #368]!	; 0x170

00000f38 <getaddrinfo@plt>:
 f38:	add	ip, pc, #0, 12
 f3c:	add	ip, ip, #233472	; 0x39000
 f40:	ldr	pc, [ip, #360]!	; 0x168

00000f44 <ffs@plt>:
 f44:	add	ip, pc, #0, 12
 f48:	add	ip, ip, #233472	; 0x39000
 f4c:	ldr	pc, [ip, #352]!	; 0x160

00000f50 <gethostbyname@plt>:
 f50:	add	ip, pc, #0, 12
 f54:	add	ip, ip, #233472	; 0x39000
 f58:	ldr	pc, [ip, #344]!	; 0x158

00000f5c <isatty@plt>:
 f5c:	add	ip, pc, #0, 12
 f60:	add	ip, ip, #233472	; 0x39000
 f64:	ldr	pc, [ip, #336]!	; 0x150

00000f68 <abort@plt>:
 f68:	add	ip, pc, #0, 12
 f6c:	add	ip, ip, #233472	; 0x39000
 f70:	ldr	pc, [ip, #328]!	; 0x148

00000f74 <getc@plt>:
 f74:	add	ip, pc, #0, 12
 f78:	add	ip, ip, #233472	; 0x39000
 f7c:	ldr	pc, [ip, #320]!	; 0x140

Disassembly of section .text:

00000f80 <call_weak_fn>:
     f80:	ldr	r3, [pc, #20]	; f9c <call_weak_fn+0x1c>
     f84:	ldr	r2, [pc, #20]	; fa0 <call_weak_fn+0x20>
     f88:	add	r3, pc, r3
     f8c:	ldr	r2, [r3, r2]
     f90:	cmp	r2, #0
     f94:	bxeq	lr
     f98:	b	e48 <__gmon_start__@plt>
     f9c:	.word	0x00039070
     fa0:	.word	0x000000ec

00000fa4 <deregister_tm_clones>:
     fa4:	ldr	r0, [pc, #44]	; fd8 <deregister_tm_clones+0x34>
     fa8:	ldr	r3, [pc, #44]	; fdc <deregister_tm_clones+0x38>
     fac:	add	r0, pc, r0
     fb0:	add	r3, pc, r3
     fb4:	cmp	r3, r0
     fb8:	ldr	r3, [pc, #32]	; fe0 <deregister_tm_clones+0x3c>
     fbc:	add	r3, pc, r3
     fc0:	bxeq	lr
     fc4:	ldr	r2, [pc, #24]	; fe4 <deregister_tm_clones+0x40>
     fc8:	ldr	r3, [r3, r2]
     fcc:	cmp	r3, #0
     fd0:	bxeq	lr
     fd4:	bx	r3
     fd8:	.word	0x000393c0
     fdc:	.word	0x000393bc
     fe0:	.word	0x0003903c
     fe4:	.word	0x000000cc

00000fe8 <register_tm_clones>:
     fe8:	ldr	r0, [pc, #56]	; 1028 <register_tm_clones+0x40>
     fec:	ldr	r3, [pc, #56]	; 102c <register_tm_clones+0x44>
     ff0:	add	r0, pc, r0
     ff4:	add	r3, pc, r3
     ff8:	sub	r1, r3, r0
     ffc:	ldr	r3, [pc, #44]	; 1030 <register_tm_clones+0x48>
    1000:	asr	r1, r1, #2
    1004:	add	r3, pc, r3
    1008:	add	r1, r1, r1, lsr #31
    100c:	asrs	r1, r1, #1
    1010:	bxeq	lr
    1014:	ldr	r2, [pc, #24]	; 1034 <register_tm_clones+0x4c>
    1018:	ldr	r3, [r3, r2]
    101c:	cmp	r3, #0
    1020:	bxeq	lr
    1024:	bx	r3
    1028:	.word	0x0003937c
    102c:	.word	0x00039378
    1030:	.word	0x00038ff4
    1034:	.word	0x00000108

00001038 <__do_global_dtors_aux>:
    1038:	ldr	r3, [pc, #76]	; 108c <__do_global_dtors_aux+0x54>
    103c:	ldr	r2, [pc, #76]	; 1090 <__do_global_dtors_aux+0x58>
    1040:	add	r3, pc, r3
    1044:	add	r2, pc, r2
    1048:	ldrb	r3, [r3]
    104c:	cmp	r3, #0
    1050:	bxne	lr
    1054:	ldr	r3, [pc, #56]	; 1094 <__do_global_dtors_aux+0x5c>
    1058:	push	{r4, lr}
    105c:	ldr	r3, [r2, r3]
    1060:	cmp	r3, #0
    1064:	beq	1074 <__do_global_dtors_aux+0x3c>
    1068:	ldr	r3, [pc, #40]	; 1098 <__do_global_dtors_aux+0x60>
    106c:	ldr	r0, [pc, r3]
    1070:	bl	d7c <__cxa_finalize@plt>
    1074:	bl	fa4 <deregister_tm_clones>
    1078:	ldr	r3, [pc, #28]	; 109c <__do_global_dtors_aux+0x64>
    107c:	mov	r2, #1
    1080:	add	r3, pc, r3
    1084:	strb	r2, [r3]
    1088:	pop	{r4, pc}
    108c:	.word	0x00039330
    1090:	.word	0x00038fb4
    1094:	.word	0x000000c8
    1098:	.word	0x000390a0
    109c:	.word	0x000392f0

000010a0 <frame_dummy>:
    10a0:	b	fe8 <register_tm_clones>

000010a4 <sfbpf_filter>:
    10a4:	strd	r4, [sp, #-20]!	; 0xffffffec
    10a8:	str	r6, [sp, #8]
    10ac:	str	fp, [sp, #12]
    10b0:	str	lr, [sp, #16]
    10b4:	add	fp, sp, #16
    10b8:	sub	sp, sp, #76	; 0x4c
    10bc:	str	r2, [fp, #-88]	; 0xffffffa8
    10c0:	cmp	r0, #0
    10c4:	bne	10d0 <sfbpf_filter+0x2c>
    10c8:	mvn	r3, #0
    10cc:	b	18b8 <sfbpf_filter+0x814>
    10d0:	mov	r4, #0
    10d4:	mov	r5, #0
    10d8:	sub	r0, r0, #8
    10dc:	add	r0, r0, #8
    10e0:	ldrh	r2, [r0]
    10e4:	cmp	r2, #177	; 0xb1
    10e8:	addls	pc, pc, r2, lsl #2
    10ec:	b	13b8 <sfbpf_filter+0x314>
    10f0:	b	1624 <sfbpf_filter+0x580>
    10f4:	b	162c <sfbpf_filter+0x588>
    10f8:	b	166c <sfbpf_filter+0x5c8>
    10fc:	b	1688 <sfbpf_filter+0x5e4>
    1100:	b	183c <sfbpf_filter+0x798>
    1104:	b	16a4 <sfbpf_filter+0x600>
    1108:	b	13bc <sfbpf_filter+0x318>
    110c:	b	18a4 <sfbpf_filter+0x800>
    1110:	b	13b8 <sfbpf_filter+0x314>
    1114:	b	13b8 <sfbpf_filter+0x314>
    1118:	b	13b8 <sfbpf_filter+0x314>
    111c:	b	13b8 <sfbpf_filter+0x314>
    1120:	b	17ec <sfbpf_filter+0x748>
    1124:	b	13b8 <sfbpf_filter+0x314>
    1128:	b	13b8 <sfbpf_filter+0x314>
    112c:	b	13b8 <sfbpf_filter+0x314>
    1130:	b	13b8 <sfbpf_filter+0x314>
    1134:	b	13b8 <sfbpf_filter+0x314>
    1138:	b	13b8 <sfbpf_filter+0x314>
    113c:	b	13b8 <sfbpf_filter+0x314>
    1140:	b	1848 <sfbpf_filter+0x7a4>
    1144:	b	1704 <sfbpf_filter+0x660>
    1148:	b	13c4 <sfbpf_filter+0x320>
    114c:	b	13b8 <sfbpf_filter+0x314>
    1150:	b	13b8 <sfbpf_filter+0x314>
    1154:	b	13b8 <sfbpf_filter+0x314>
    1158:	b	13b8 <sfbpf_filter+0x314>
    115c:	b	13b8 <sfbpf_filter+0x314>
    1160:	b	17f4 <sfbpf_filter+0x750>
    1164:	b	17a0 <sfbpf_filter+0x6fc>
    1168:	b	13b8 <sfbpf_filter+0x314>
    116c:	b	13b8 <sfbpf_filter+0x314>
    1170:	b	13cc <sfbpf_filter+0x328>
    1174:	b	13b8 <sfbpf_filter+0x314>
    1178:	b	13b8 <sfbpf_filter+0x314>
    117c:	b	13b8 <sfbpf_filter+0x314>
    1180:	b	1854 <sfbpf_filter+0x7b0>
    1184:	b	16b4 <sfbpf_filter+0x610>
    1188:	b	13b8 <sfbpf_filter+0x314>
    118c:	b	13b8 <sfbpf_filter+0x314>
    1190:	b	1444 <sfbpf_filter+0x3a0>
    1194:	b	13b8 <sfbpf_filter+0x314>
    1198:	b	13b8 <sfbpf_filter+0x314>
    119c:	b	13b8 <sfbpf_filter+0x314>
    11a0:	b	17fc <sfbpf_filter+0x758>
    11a4:	b	1758 <sfbpf_filter+0x6b4>
    11a8:	b	13b8 <sfbpf_filter+0x314>
    11ac:	b	13b8 <sfbpf_filter+0x314>
    11b0:	b	14a0 <sfbpf_filter+0x3fc>
    11b4:	b	13b8 <sfbpf_filter+0x314>
    11b8:	b	13b8 <sfbpf_filter+0x314>
    11bc:	b	13b8 <sfbpf_filter+0x314>
    11c0:	b	1860 <sfbpf_filter+0x7bc>
    11c4:	b	16dc <sfbpf_filter+0x638>
    11c8:	b	13b8 <sfbpf_filter+0x314>
    11cc:	b	13b8 <sfbpf_filter+0x314>
    11d0:	b	13b8 <sfbpf_filter+0x314>
    11d4:	b	13b8 <sfbpf_filter+0x314>
    11d8:	b	13b8 <sfbpf_filter+0x314>
    11dc:	b	13b8 <sfbpf_filter+0x314>
    11e0:	b	1804 <sfbpf_filter+0x760>
    11e4:	b	177c <sfbpf_filter+0x6d8>
    11e8:	b	13b8 <sfbpf_filter+0x314>
    11ec:	b	13b8 <sfbpf_filter+0x314>
    11f0:	b	14e0 <sfbpf_filter+0x43c>
    11f4:	b	13b8 <sfbpf_filter+0x314>
    11f8:	b	13b8 <sfbpf_filter+0x314>
    11fc:	b	13b8 <sfbpf_filter+0x314>
    1200:	b	1878 <sfbpf_filter+0x7d4>
    1204:	b	172c <sfbpf_filter+0x688>
    1208:	b	13b8 <sfbpf_filter+0x314>
    120c:	b	13b8 <sfbpf_filter+0x314>
    1210:	b	155c <sfbpf_filter+0x4b8>
    1214:	b	13b8 <sfbpf_filter+0x314>
    1218:	b	13b8 <sfbpf_filter+0x314>
    121c:	b	13b8 <sfbpf_filter+0x314>
    1220:	b	1824 <sfbpf_filter+0x780>
    1224:	b	17c4 <sfbpf_filter+0x720>
    1228:	b	13b8 <sfbpf_filter+0x314>
    122c:	b	13b8 <sfbpf_filter+0x314>
    1230:	b	15bc <sfbpf_filter+0x518>
    1234:	b	13b8 <sfbpf_filter+0x314>
    1238:	b	13b8 <sfbpf_filter+0x314>
    123c:	b	13b8 <sfbpf_filter+0x314>
    1240:	b	186c <sfbpf_filter+0x7c8>
    1244:	b	13b8 <sfbpf_filter+0x314>
    1248:	b	13b8 <sfbpf_filter+0x314>
    124c:	b	13b8 <sfbpf_filter+0x314>
    1250:	b	13b8 <sfbpf_filter+0x314>
    1254:	b	13b8 <sfbpf_filter+0x314>
    1258:	b	13b8 <sfbpf_filter+0x314>
    125c:	b	13b8 <sfbpf_filter+0x314>
    1260:	b	181c <sfbpf_filter+0x778>
    1264:	b	13b8 <sfbpf_filter+0x314>
    1268:	b	13b8 <sfbpf_filter+0x314>
    126c:	b	13b8 <sfbpf_filter+0x314>
    1270:	b	1634 <sfbpf_filter+0x590>
    1274:	b	1650 <sfbpf_filter+0x5ac>
    1278:	b	13b8 <sfbpf_filter+0x314>
    127c:	b	13b8 <sfbpf_filter+0x314>
    1280:	b	1884 <sfbpf_filter+0x7e0>
    1284:	b	13b8 <sfbpf_filter+0x314>
    1288:	b	13b8 <sfbpf_filter+0x314>
    128c:	b	13b8 <sfbpf_filter+0x314>
    1290:	b	13b8 <sfbpf_filter+0x314>
    1294:	b	13b8 <sfbpf_filter+0x314>
    1298:	b	13b8 <sfbpf_filter+0x314>
    129c:	b	13b8 <sfbpf_filter+0x314>
    12a0:	b	182c <sfbpf_filter+0x788>
    12a4:	b	13b8 <sfbpf_filter+0x314>
    12a8:	b	13b8 <sfbpf_filter+0x314>
    12ac:	b	13b8 <sfbpf_filter+0x314>
    12b0:	b	13b8 <sfbpf_filter+0x314>
    12b4:	b	13b8 <sfbpf_filter+0x314>
    12b8:	b	13b8 <sfbpf_filter+0x314>
    12bc:	b	13b8 <sfbpf_filter+0x314>
    12c0:	b	1890 <sfbpf_filter+0x7ec>
    12c4:	b	13b8 <sfbpf_filter+0x314>
    12c8:	b	13b8 <sfbpf_filter+0x314>
    12cc:	b	13b8 <sfbpf_filter+0x314>
    12d0:	b	13b8 <sfbpf_filter+0x314>
    12d4:	b	13b8 <sfbpf_filter+0x314>
    12d8:	b	13b8 <sfbpf_filter+0x314>
    12dc:	b	13b8 <sfbpf_filter+0x314>
    12e0:	b	1834 <sfbpf_filter+0x790>
    12e4:	b	13b8 <sfbpf_filter+0x314>
    12e8:	b	13b8 <sfbpf_filter+0x314>
    12ec:	b	13b8 <sfbpf_filter+0x314>
    12f0:	b	14d0 <sfbpf_filter+0x42c>
    12f4:	b	14d8 <sfbpf_filter+0x434>
    12f8:	b	13b8 <sfbpf_filter+0x314>
    12fc:	b	13b8 <sfbpf_filter+0x314>
    1300:	b	189c <sfbpf_filter+0x7f8>
    1304:	b	13b8 <sfbpf_filter+0x314>
    1308:	b	13b8 <sfbpf_filter+0x314>
    130c:	b	18ac <sfbpf_filter+0x808>
    1310:	b	13b8 <sfbpf_filter+0x314>
    1314:	b	13b8 <sfbpf_filter+0x314>
    1318:	b	13b8 <sfbpf_filter+0x314>
    131c:	b	13b8 <sfbpf_filter+0x314>
    1320:	b	13b8 <sfbpf_filter+0x314>
    1324:	b	13b8 <sfbpf_filter+0x314>
    1328:	b	13b8 <sfbpf_filter+0x314>
    132c:	b	13b8 <sfbpf_filter+0x314>
    1330:	b	13b8 <sfbpf_filter+0x314>
    1334:	b	13b8 <sfbpf_filter+0x314>
    1338:	b	13b8 <sfbpf_filter+0x314>
    133c:	b	13b8 <sfbpf_filter+0x314>
    1340:	b	13b8 <sfbpf_filter+0x314>
    1344:	b	13b8 <sfbpf_filter+0x314>
    1348:	b	13b8 <sfbpf_filter+0x314>
    134c:	b	13b8 <sfbpf_filter+0x314>
    1350:	b	13b8 <sfbpf_filter+0x314>
    1354:	b	13b8 <sfbpf_filter+0x314>
    1358:	b	13b8 <sfbpf_filter+0x314>
    135c:	b	13b8 <sfbpf_filter+0x314>
    1360:	b	13b8 <sfbpf_filter+0x314>
    1364:	b	13b8 <sfbpf_filter+0x314>
    1368:	b	13b8 <sfbpf_filter+0x314>
    136c:	b	13b8 <sfbpf_filter+0x314>
    1370:	b	13b8 <sfbpf_filter+0x314>
    1374:	b	13b8 <sfbpf_filter+0x314>
    1378:	b	13b8 <sfbpf_filter+0x314>
    137c:	b	13b8 <sfbpf_filter+0x314>
    1380:	b	13b8 <sfbpf_filter+0x314>
    1384:	b	13b8 <sfbpf_filter+0x314>
    1388:	b	13b8 <sfbpf_filter+0x314>
    138c:	b	13b8 <sfbpf_filter+0x314>
    1390:	b	13b8 <sfbpf_filter+0x314>
    1394:	b	13b8 <sfbpf_filter+0x314>
    1398:	b	13b8 <sfbpf_filter+0x314>
    139c:	b	13b8 <sfbpf_filter+0x314>
    13a0:	b	13b8 <sfbpf_filter+0x314>
    13a4:	b	13b8 <sfbpf_filter+0x314>
    13a8:	b	13b8 <sfbpf_filter+0x314>
    13ac:	b	13b8 <sfbpf_filter+0x314>
    13b0:	b	13b8 <sfbpf_filter+0x314>
    13b4:	b	15f0 <sfbpf_filter+0x54c>
    13b8:	bl	f68 <abort@plt>
    13bc:	ldr	r3, [r0, #4]
    13c0:	b	18b8 <sfbpf_filter+0x814>
    13c4:	mov	r3, r4
    13c8:	b	18b8 <sfbpf_filter+0x814>
    13cc:	ldr	r2, [r0, #4]
    13d0:	mov	r6, r2
    13d4:	mov	r2, r6
    13d8:	add	r2, r2, #4
    13dc:	cmp	r3, r2
    13e0:	bcs	13ec <sfbpf_filter+0x348>
    13e4:	mov	r3, #0
    13e8:	b	18b8 <sfbpf_filter+0x814>
    13ec:	mov	r2, r6
    13f0:	add	r2, r1, r2
    13f4:	ldrb	r2, [r2]
    13f8:	lsl	ip, r2, #24
    13fc:	mov	r2, r6
    1400:	add	r2, r1, r2
    1404:	add	r2, r2, #1
    1408:	ldrb	r2, [r2]
    140c:	lsl	r2, r2, #16
    1410:	orr	ip, ip, r2
    1414:	mov	r2, r6
    1418:	add	r2, r1, r2
    141c:	add	r2, r2, #2
    1420:	ldrb	r2, [r2]
    1424:	lsl	r2, r2, #8
    1428:	orr	r2, ip, r2
    142c:	mov	ip, r6
    1430:	add	ip, r1, ip
    1434:	add	ip, ip, #3
    1438:	ldrb	ip, [ip]
    143c:	orr	r4, r2, ip
    1440:	b	18b4 <sfbpf_filter+0x810>
    1444:	ldr	r2, [r0, #4]
    1448:	mov	r6, r2
    144c:	mov	r2, r6
    1450:	add	r2, r2, #2
    1454:	cmp	r3, r2
    1458:	bcs	1464 <sfbpf_filter+0x3c0>
    145c:	mov	r3, #0
    1460:	b	18b8 <sfbpf_filter+0x814>
    1464:	mov	r2, r6
    1468:	add	r2, r1, r2
    146c:	ldrb	r2, [r2]
    1470:	lsl	r2, r2, #8
    1474:	sxth	ip, r2
    1478:	mov	r2, r6
    147c:	add	r2, r1, r2
    1480:	add	r2, r2, #1
    1484:	ldrb	r2, [r2]
    1488:	sxth	r2, r2
    148c:	orr	r2, ip, r2
    1490:	sxth	r2, r2
    1494:	uxth	r2, r2
    1498:	mov	r4, r2
    149c:	b	18b4 <sfbpf_filter+0x810>
    14a0:	ldr	r2, [r0, #4]
    14a4:	mov	r6, r2
    14a8:	mov	r2, r6
    14ac:	cmp	r3, r2
    14b0:	bhi	14bc <sfbpf_filter+0x418>
    14b4:	mov	r3, #0
    14b8:	b	18b8 <sfbpf_filter+0x814>
    14bc:	mov	r2, r6
    14c0:	add	r2, r1, r2
    14c4:	ldrb	r2, [r2]
    14c8:	mov	r4, r2
    14cc:	b	18b4 <sfbpf_filter+0x810>
    14d0:	ldr	r4, [fp, #-88]	; 0xffffffa8
    14d4:	b	18b4 <sfbpf_filter+0x810>
    14d8:	ldr	r5, [fp, #-88]	; 0xffffffa8
    14dc:	b	18b4 <sfbpf_filter+0x810>
    14e0:	ldr	r2, [r0, #4]
    14e4:	add	r2, r5, r2
    14e8:	mov	r6, r2
    14ec:	mov	r2, r6
    14f0:	add	r2, r2, #4
    14f4:	cmp	r3, r2
    14f8:	bcs	1504 <sfbpf_filter+0x460>
    14fc:	mov	r3, #0
    1500:	b	18b8 <sfbpf_filter+0x814>
    1504:	mov	r2, r6
    1508:	add	r2, r1, r2
    150c:	ldrb	r2, [r2]
    1510:	lsl	ip, r2, #24
    1514:	mov	r2, r6
    1518:	add	r2, r1, r2
    151c:	add	r2, r2, #1
    1520:	ldrb	r2, [r2]
    1524:	lsl	r2, r2, #16
    1528:	orr	ip, ip, r2
    152c:	mov	r2, r6
    1530:	add	r2, r1, r2
    1534:	add	r2, r2, #2
    1538:	ldrb	r2, [r2]
    153c:	lsl	r2, r2, #8
    1540:	orr	r2, ip, r2
    1544:	mov	ip, r6
    1548:	add	ip, r1, ip
    154c:	add	ip, ip, #3
    1550:	ldrb	ip, [ip]
    1554:	orr	r4, r2, ip
    1558:	b	18b4 <sfbpf_filter+0x810>
    155c:	ldr	r2, [r0, #4]
    1560:	add	r2, r5, r2
    1564:	mov	r6, r2
    1568:	mov	r2, r6
    156c:	add	r2, r2, #2
    1570:	cmp	r3, r2
    1574:	bcs	1580 <sfbpf_filter+0x4dc>
    1578:	mov	r3, #0
    157c:	b	18b8 <sfbpf_filter+0x814>
    1580:	mov	r2, r6
    1584:	add	r2, r1, r2
    1588:	ldrb	r2, [r2]
    158c:	lsl	r2, r2, #8
    1590:	sxth	ip, r2
    1594:	mov	r2, r6
    1598:	add	r2, r1, r2
    159c:	add	r2, r2, #1
    15a0:	ldrb	r2, [r2]
    15a4:	sxth	r2, r2
    15a8:	orr	r2, ip, r2
    15ac:	sxth	r2, r2
    15b0:	uxth	r2, r2
    15b4:	mov	r4, r2
    15b8:	b	18b4 <sfbpf_filter+0x810>
    15bc:	ldr	r2, [r0, #4]
    15c0:	add	r2, r5, r2
    15c4:	mov	r6, r2
    15c8:	mov	r2, r6
    15cc:	cmp	r3, r2
    15d0:	bhi	15dc <sfbpf_filter+0x538>
    15d4:	mov	r3, #0
    15d8:	b	18b8 <sfbpf_filter+0x814>
    15dc:	mov	r2, r6
    15e0:	add	r2, r1, r2
    15e4:	ldrb	r2, [r2]
    15e8:	mov	r4, r2
    15ec:	b	18b4 <sfbpf_filter+0x810>
    15f0:	ldr	r2, [r0, #4]
    15f4:	mov	r6, r2
    15f8:	mov	r2, r6
    15fc:	cmp	r3, r2
    1600:	bhi	160c <sfbpf_filter+0x568>
    1604:	mov	r3, #0
    1608:	b	18b8 <sfbpf_filter+0x814>
    160c:	ldr	r2, [r0, #4]
    1610:	add	r2, r1, r2
    1614:	ldrb	r2, [r2]
    1618:	lsl	r2, r2, #2
    161c:	and	r5, r2, #60	; 0x3c
    1620:	b	18b4 <sfbpf_filter+0x810>
    1624:	ldr	r4, [r0, #4]
    1628:	b	18b4 <sfbpf_filter+0x810>
    162c:	ldr	r5, [r0, #4]
    1630:	b	18b4 <sfbpf_filter+0x810>
    1634:	ldr	r2, [r0, #4]
    1638:	lsl	r2, r2, #2
    163c:	sub	ip, fp, #20
    1640:	add	r2, ip, r2
    1644:	ldr	r2, [r2, #-64]	; 0xffffffc0
    1648:	mov	r4, r2
    164c:	b	18b4 <sfbpf_filter+0x810>
    1650:	ldr	r2, [r0, #4]
    1654:	lsl	r2, r2, #2
    1658:	sub	ip, fp, #20
    165c:	add	r2, ip, r2
    1660:	ldr	r2, [r2, #-64]	; 0xffffffc0
    1664:	mov	r5, r2
    1668:	b	18b4 <sfbpf_filter+0x810>
    166c:	ldr	r2, [r0, #4]
    1670:	mov	ip, r4
    1674:	lsl	r2, r2, #2
    1678:	sub	lr, fp, #20
    167c:	add	r2, lr, r2
    1680:	str	ip, [r2, #-64]	; 0xffffffc0
    1684:	b	18b4 <sfbpf_filter+0x810>
    1688:	ldr	r2, [r0, #4]
    168c:	mov	ip, r5
    1690:	lsl	r2, r2, #2
    1694:	sub	lr, fp, #20
    1698:	add	r2, lr, r2
    169c:	str	ip, [r2, #-64]	; 0xffffffc0
    16a0:	b	18b4 <sfbpf_filter+0x810>
    16a4:	ldr	r2, [r0, #4]
    16a8:	lsl	r2, r2, #3
    16ac:	add	r0, r0, r2
    16b0:	b	18b4 <sfbpf_filter+0x810>
    16b4:	ldr	r2, [r0, #4]
    16b8:	cmp	r4, r2
    16bc:	bls	16cc <sfbpf_filter+0x628>
    16c0:	ldrb	r2, [r0, #2]
    16c4:	lsl	r2, r2, #3
    16c8:	b	16d4 <sfbpf_filter+0x630>
    16cc:	ldrb	r2, [r0, #3]
    16d0:	lsl	r2, r2, #3
    16d4:	add	r0, r0, r2
    16d8:	b	18b4 <sfbpf_filter+0x810>
    16dc:	ldr	r2, [r0, #4]
    16e0:	cmp	r4, r2
    16e4:	bcc	16f4 <sfbpf_filter+0x650>
    16e8:	ldrb	r2, [r0, #2]
    16ec:	lsl	r2, r2, #3
    16f0:	b	16fc <sfbpf_filter+0x658>
    16f4:	ldrb	r2, [r0, #3]
    16f8:	lsl	r2, r2, #3
    16fc:	add	r0, r0, r2
    1700:	b	18b4 <sfbpf_filter+0x810>
    1704:	ldr	r2, [r0, #4]
    1708:	cmp	r4, r2
    170c:	bne	171c <sfbpf_filter+0x678>
    1710:	ldrb	r2, [r0, #2]
    1714:	lsl	r2, r2, #3
    1718:	b	1724 <sfbpf_filter+0x680>
    171c:	ldrb	r2, [r0, #3]
    1720:	lsl	r2, r2, #3
    1724:	add	r0, r0, r2
    1728:	b	18b4 <sfbpf_filter+0x810>
    172c:	ldr	r2, [r0, #4]
    1730:	and	r2, r2, r4
    1734:	cmp	r2, #0
    1738:	beq	1748 <sfbpf_filter+0x6a4>
    173c:	ldrb	r2, [r0, #2]
    1740:	lsl	r2, r2, #3
    1744:	b	1750 <sfbpf_filter+0x6ac>
    1748:	ldrb	r2, [r0, #3]
    174c:	lsl	r2, r2, #3
    1750:	add	r0, r0, r2
    1754:	b	18b4 <sfbpf_filter+0x810>
    1758:	cmp	r4, r5
    175c:	bls	176c <sfbpf_filter+0x6c8>
    1760:	ldrb	r2, [r0, #2]
    1764:	lsl	r2, r2, #3
    1768:	b	1774 <sfbpf_filter+0x6d0>
    176c:	ldrb	r2, [r0, #3]
    1770:	lsl	r2, r2, #3
    1774:	add	r0, r0, r2
    1778:	b	18b4 <sfbpf_filter+0x810>
    177c:	cmp	r4, r5
    1780:	bcc	1790 <sfbpf_filter+0x6ec>
    1784:	ldrb	r2, [r0, #2]
    1788:	lsl	r2, r2, #3
    178c:	b	1798 <sfbpf_filter+0x6f4>
    1790:	ldrb	r2, [r0, #3]
    1794:	lsl	r2, r2, #3
    1798:	add	r0, r0, r2
    179c:	b	18b4 <sfbpf_filter+0x810>
    17a0:	cmp	r4, r5
    17a4:	bne	17b4 <sfbpf_filter+0x710>
    17a8:	ldrb	r2, [r0, #2]
    17ac:	lsl	r2, r2, #3
    17b0:	b	17bc <sfbpf_filter+0x718>
    17b4:	ldrb	r2, [r0, #3]
    17b8:	lsl	r2, r2, #3
    17bc:	add	r0, r0, r2
    17c0:	b	18b4 <sfbpf_filter+0x810>
    17c4:	and	r2, r4, r5
    17c8:	cmp	r2, #0
    17cc:	beq	17dc <sfbpf_filter+0x738>
    17d0:	ldrb	r2, [r0, #2]
    17d4:	lsl	r2, r2, #3
    17d8:	b	17e4 <sfbpf_filter+0x740>
    17dc:	ldrb	r2, [r0, #3]
    17e0:	lsl	r2, r2, #3
    17e4:	add	r0, r0, r2
    17e8:	b	18b4 <sfbpf_filter+0x810>
    17ec:	add	r4, r4, r5
    17f0:	b	18b4 <sfbpf_filter+0x810>
    17f4:	sub	r4, r4, r5
    17f8:	b	18b4 <sfbpf_filter+0x810>
    17fc:	mul	r4, r5, r4
    1800:	b	18b4 <sfbpf_filter+0x810>
    1804:	cmp	r5, #0
    1808:	bne	1814 <sfbpf_filter+0x770>
    180c:	mov	r3, #0
    1810:	b	18b8 <sfbpf_filter+0x814>
    1814:	udiv	r4, r4, r5
    1818:	b	18b4 <sfbpf_filter+0x810>
    181c:	and	r4, r4, r5
    1820:	b	18b4 <sfbpf_filter+0x810>
    1824:	orr	r4, r4, r5
    1828:	b	18b4 <sfbpf_filter+0x810>
    182c:	lsl	r4, r4, r5
    1830:	b	18b4 <sfbpf_filter+0x810>
    1834:	lsr	r4, r4, r5
    1838:	b	18b4 <sfbpf_filter+0x810>
    183c:	ldr	r2, [r0, #4]
    1840:	add	r4, r4, r2
    1844:	b	18b4 <sfbpf_filter+0x810>
    1848:	ldr	r2, [r0, #4]
    184c:	sub	r4, r4, r2
    1850:	b	18b4 <sfbpf_filter+0x810>
    1854:	ldr	r2, [r0, #4]
    1858:	mul	r4, r2, r4
    185c:	b	18b4 <sfbpf_filter+0x810>
    1860:	ldr	r2, [r0, #4]
    1864:	udiv	r4, r4, r2
    1868:	b	18b4 <sfbpf_filter+0x810>
    186c:	ldr	r2, [r0, #4]
    1870:	and	r4, r4, r2
    1874:	b	18b4 <sfbpf_filter+0x810>
    1878:	ldr	r2, [r0, #4]
    187c:	orr	r4, r4, r2
    1880:	b	18b4 <sfbpf_filter+0x810>
    1884:	ldr	r2, [r0, #4]
    1888:	lsl	r4, r4, r2
    188c:	b	18b4 <sfbpf_filter+0x810>
    1890:	ldr	r2, [r0, #4]
    1894:	lsr	r4, r4, r2
    1898:	b	18b4 <sfbpf_filter+0x810>
    189c:	rsb	r4, r4, #0
    18a0:	b	18b4 <sfbpf_filter+0x810>
    18a4:	mov	r5, r4
    18a8:	b	18b4 <sfbpf_filter+0x810>
    18ac:	mov	r4, r5
    18b0:	nop	{0}
    18b4:	b	10dc <sfbpf_filter+0x38>
    18b8:	mov	r0, r3
    18bc:	sub	sp, fp, #16
    18c0:	ldrd	r4, [sp]
    18c4:	ldr	r6, [sp, #8]
    18c8:	ldr	fp, [sp, #12]
    18cc:	add	sp, sp, #16
    18d0:	pop	{pc}		; (ldr pc, [sp], #4)

000018d4 <sfbpf_validate>:
    18d4:	push	{fp}		; (str fp, [sp, #-4]!)
    18d8:	add	fp, sp, #0
    18dc:	sub	sp, sp, #28
    18e0:	str	r0, [fp, #-24]	; 0xffffffe8
    18e4:	str	r1, [fp, #-28]	; 0xffffffe4
    18e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    18ec:	cmp	r3, #0
    18f0:	bgt	18fc <sfbpf_validate+0x28>
    18f4:	mov	r3, #0
    18f8:	b	1be4 <sfbpf_validate+0x310>
    18fc:	mov	r3, #0
    1900:	str	r3, [fp, #-8]
    1904:	b	1ba8 <sfbpf_validate+0x2d4>
    1908:	ldr	r3, [fp, #-8]
    190c:	lsl	r3, r3, #3
    1910:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1914:	add	r3, r2, r3
    1918:	str	r3, [fp, #-12]
    191c:	ldr	r3, [fp, #-12]
    1920:	ldrh	r3, [r3]
    1924:	and	r3, r3, #7
    1928:	cmp	r3, #7
    192c:	addls	pc, pc, r3, lsl #2
    1930:	b	1b88 <sfbpf_validate+0x2b4>
    1934:	b	1954 <sfbpf_validate+0x80>
    1938:	b	1954 <sfbpf_validate+0x80>
    193c:	b	19dc <sfbpf_validate+0x108>
    1940:	b	19dc <sfbpf_validate+0x108>
    1944:	b	19f4 <sfbpf_validate+0x120>
    1948:	b	1ab4 <sfbpf_validate+0x1e0>
    194c:	b	1b90 <sfbpf_validate+0x2bc>
    1950:	b	1b90 <sfbpf_validate+0x2bc>
    1954:	ldr	r3, [fp, #-12]
    1958:	ldrh	r3, [r3]
    195c:	and	r3, r3, #224	; 0xe0
    1960:	cmp	r3, #64	; 0x40
    1964:	beq	19bc <sfbpf_validate+0xe8>
    1968:	cmp	r3, #64	; 0x40
    196c:	bgt	1984 <sfbpf_validate+0xb0>
    1970:	cmp	r3, #0
    1974:	beq	19c4 <sfbpf_validate+0xf0>
    1978:	cmp	r3, #32
    197c:	beq	19bc <sfbpf_validate+0xe8>
    1980:	b	19b4 <sfbpf_validate+0xe0>
    1984:	cmp	r3, #128	; 0x80
    1988:	beq	19cc <sfbpf_validate+0xf8>
    198c:	cmp	r3, #160	; 0xa0
    1990:	beq	19bc <sfbpf_validate+0xe8>
    1994:	cmp	r3, #96	; 0x60
    1998:	bne	19b4 <sfbpf_validate+0xe0>
    199c:	ldr	r3, [fp, #-12]
    19a0:	ldr	r3, [r3, #4]
    19a4:	cmp	r3, #15
    19a8:	bls	19d4 <sfbpf_validate+0x100>
    19ac:	mov	r3, #0
    19b0:	b	1be4 <sfbpf_validate+0x310>
    19b4:	mov	r3, #0
    19b8:	b	1be4 <sfbpf_validate+0x310>
    19bc:	nop	{0}
    19c0:	b	1b9c <sfbpf_validate+0x2c8>
    19c4:	nop	{0}
    19c8:	b	1b9c <sfbpf_validate+0x2c8>
    19cc:	nop	{0}
    19d0:	b	1b9c <sfbpf_validate+0x2c8>
    19d4:	nop	{0}
    19d8:	b	1b9c <sfbpf_validate+0x2c8>
    19dc:	ldr	r3, [fp, #-12]
    19e0:	ldr	r3, [r3, #4]
    19e4:	cmp	r3, #15
    19e8:	bls	1b98 <sfbpf_validate+0x2c4>
    19ec:	mov	r3, #0
    19f0:	b	1be4 <sfbpf_validate+0x310>
    19f4:	ldr	r3, [fp, #-12]
    19f8:	ldrh	r3, [r3]
    19fc:	and	r3, r3, #240	; 0xf0
    1a00:	cmp	r3, #64	; 0x40
    1a04:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a08:	cmp	r3, #64	; 0x40
    1a0c:	bgt	1a40 <sfbpf_validate+0x16c>
    1a10:	cmp	r3, #16
    1a14:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a18:	cmp	r3, #16
    1a1c:	bgt	1a2c <sfbpf_validate+0x158>
    1a20:	cmp	r3, #0
    1a24:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a28:	b	1a9c <sfbpf_validate+0x1c8>
    1a2c:	cmp	r3, #32
    1a30:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a34:	cmp	r3, #48	; 0x30
    1a38:	beq	1a70 <sfbpf_validate+0x19c>
    1a3c:	b	1a9c <sfbpf_validate+0x1c8>
    1a40:	cmp	r3, #96	; 0x60
    1a44:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a48:	cmp	r3, #96	; 0x60
    1a4c:	bgt	1a5c <sfbpf_validate+0x188>
    1a50:	cmp	r3, #80	; 0x50
    1a54:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a58:	b	1a9c <sfbpf_validate+0x1c8>
    1a5c:	cmp	r3, #112	; 0x70
    1a60:	beq	1aa4 <sfbpf_validate+0x1d0>
    1a64:	cmp	r3, #128	; 0x80
    1a68:	bne	1a9c <sfbpf_validate+0x1c8>
    1a6c:	b	1aa4 <sfbpf_validate+0x1d0>
    1a70:	ldr	r3, [fp, #-12]
    1a74:	ldrh	r3, [r3]
    1a78:	and	r3, r3, #24
    1a7c:	cmp	r3, #0
    1a80:	bne	1aac <sfbpf_validate+0x1d8>
    1a84:	ldr	r3, [fp, #-12]
    1a88:	ldr	r3, [r3, #4]
    1a8c:	cmp	r3, #0
    1a90:	bne	1aac <sfbpf_validate+0x1d8>
    1a94:	mov	r3, #0
    1a98:	b	1be4 <sfbpf_validate+0x310>
    1a9c:	mov	r3, #0
    1aa0:	b	1be4 <sfbpf_validate+0x310>
    1aa4:	nop	{0}
    1aa8:	b	1b9c <sfbpf_validate+0x2c8>
    1aac:	nop	{0}
    1ab0:	b	1b9c <sfbpf_validate+0x2c8>
    1ab4:	ldr	r3, [fp, #-8]
    1ab8:	add	r3, r3, #1
    1abc:	str	r3, [fp, #-16]
    1ac0:	ldr	r3, [fp, #-12]
    1ac4:	ldrh	r3, [r3]
    1ac8:	and	r3, r3, #240	; 0xf0
    1acc:	cmp	r3, #32
    1ad0:	beq	1b28 <sfbpf_validate+0x254>
    1ad4:	cmp	r3, #32
    1ad8:	bgt	1af0 <sfbpf_validate+0x21c>
    1adc:	cmp	r3, #0
    1ae0:	beq	1b04 <sfbpf_validate+0x230>
    1ae4:	cmp	r3, #16
    1ae8:	beq	1b28 <sfbpf_validate+0x254>
    1aec:	b	1b70 <sfbpf_validate+0x29c>
    1af0:	cmp	r3, #48	; 0x30
    1af4:	beq	1b28 <sfbpf_validate+0x254>
    1af8:	cmp	r3, #64	; 0x40
    1afc:	beq	1b28 <sfbpf_validate+0x254>
    1b00:	b	1b70 <sfbpf_validate+0x29c>
    1b04:	ldr	r3, [fp, #-12]
    1b08:	ldr	r2, [r3, #4]
    1b0c:	ldr	r3, [fp, #-16]
    1b10:	add	r2, r2, r3
    1b14:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1b18:	cmp	r2, r3
    1b1c:	bcc	1b78 <sfbpf_validate+0x2a4>
    1b20:	mov	r3, #0
    1b24:	b	1be4 <sfbpf_validate+0x310>
    1b28:	ldr	r3, [fp, #-12]
    1b2c:	ldrb	r3, [r3, #2]
    1b30:	mov	r2, r3
    1b34:	ldr	r3, [fp, #-16]
    1b38:	add	r2, r2, r3
    1b3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1b40:	cmp	r2, r3
    1b44:	bcs	1b68 <sfbpf_validate+0x294>
    1b48:	ldr	r3, [fp, #-12]
    1b4c:	ldrb	r3, [r3, #3]
    1b50:	mov	r2, r3
    1b54:	ldr	r3, [fp, #-16]
    1b58:	add	r2, r2, r3
    1b5c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1b60:	cmp	r2, r3
    1b64:	bcc	1b80 <sfbpf_validate+0x2ac>
    1b68:	mov	r3, #0
    1b6c:	b	1be4 <sfbpf_validate+0x310>
    1b70:	mov	r3, #0
    1b74:	b	1be4 <sfbpf_validate+0x310>
    1b78:	nop	{0}
    1b7c:	b	1b9c <sfbpf_validate+0x2c8>
    1b80:	nop	{0}
    1b84:	b	1b9c <sfbpf_validate+0x2c8>
    1b88:	mov	r3, #0
    1b8c:	b	1be4 <sfbpf_validate+0x310>
    1b90:	nop	{0}
    1b94:	b	1b9c <sfbpf_validate+0x2c8>
    1b98:	nop	{0}
    1b9c:	ldr	r3, [fp, #-8]
    1ba0:	add	r3, r3, #1
    1ba4:	str	r3, [fp, #-8]
    1ba8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1bac:	ldr	r2, [fp, #-8]
    1bb0:	cmp	r2, r3
    1bb4:	bcc	1908 <sfbpf_validate+0x34>
    1bb8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1bbc:	sub	r3, r3, #-536870911	; 0xe0000001
    1bc0:	lsl	r3, r3, #3
    1bc4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1bc8:	add	r3, r2, r3
    1bcc:	ldrh	r3, [r3]
    1bd0:	and	r3, r3, #7
    1bd4:	cmp	r3, #6
    1bd8:	moveq	r3, #1
    1bdc:	movne	r3, #0
    1be0:	uxtb	r3, r3
    1be4:	mov	r0, r3
    1be8:	add	sp, fp, #0
    1bec:	pop	{fp}		; (ldr fp, [sp], #4)
    1bf0:	bx	lr

00001bf4 <get_code_name>:
    1bf4:	push	{fp}		; (str fp, [sp, #-4]!)
    1bf8:	add	fp, sp, #0
    1bfc:	sub	sp, sp, #20
    1c00:	str	r0, [fp, #-16]
    1c04:	str	r1, [fp, #-20]	; 0xffffffec
    1c08:	mov	r3, #0
    1c0c:	str	r3, [fp, #-8]
    1c10:	b	1c58 <get_code_name+0x64>
    1c14:	ldr	r3, [fp, #-8]
    1c18:	lsl	r3, r3, #3
    1c1c:	ldr	r2, [fp, #-16]
    1c20:	add	r3, r2, r3
    1c24:	ldr	r3, [r3]
    1c28:	ldr	r2, [fp, #-20]	; 0xffffffec
    1c2c:	cmp	r2, r3
    1c30:	bne	1c4c <get_code_name+0x58>
    1c34:	ldr	r3, [fp, #-8]
    1c38:	lsl	r3, r3, #3
    1c3c:	ldr	r2, [fp, #-16]
    1c40:	add	r3, r2, r3
    1c44:	ldr	r3, [r3, #4]
    1c48:	b	1c78 <get_code_name+0x84>
    1c4c:	ldr	r3, [fp, #-8]
    1c50:	add	r3, r3, #1
    1c54:	str	r3, [fp, #-8]
    1c58:	ldr	r3, [fp, #-8]
    1c5c:	lsl	r3, r3, #3
    1c60:	ldr	r2, [fp, #-16]
    1c64:	add	r3, r2, r3
    1c68:	ldr	r3, [r3, #4]
    1c6c:	cmp	r3, #0
    1c70:	bne	1c14 <get_code_name+0x20>
    1c74:	mov	r3, #0
    1c78:	mov	r0, r3
    1c7c:	add	sp, fp, #0
    1c80:	pop	{fp}		; (ldr fp, [sp], #4)
    1c84:	bx	lr

00001c88 <get_size>:
    1c88:	push	{fp}		; (str fp, [sp, #-4]!)
    1c8c:	add	fp, sp, #0
    1c90:	sub	sp, sp, #12
    1c94:	str	r0, [fp, #-8]
    1c98:	ldr	r3, [fp, #-8]
    1c9c:	and	r3, r3, #24
    1ca0:	str	r3, [fp, #-8]
    1ca4:	ldr	r3, [fp, #-8]
    1ca8:	cmp	r3, #0
    1cac:	bne	1cb8 <get_size+0x30>
    1cb0:	mov	r3, #4
    1cb4:	b	1ce4 <get_size+0x5c>
    1cb8:	ldr	r3, [fp, #-8]
    1cbc:	cmp	r3, #8
    1cc0:	bne	1ccc <get_size+0x44>
    1cc4:	mov	r3, #2
    1cc8:	b	1ce4 <get_size+0x5c>
    1ccc:	ldr	r3, [fp, #-8]
    1cd0:	cmp	r3, #16
    1cd4:	bne	1ce0 <get_size+0x58>
    1cd8:	mov	r3, #1
    1cdc:	b	1ce4 <get_size+0x5c>
    1ce0:	mov	r3, #0
    1ce4:	mov	r0, r3
    1ce8:	add	sp, fp, #0
    1cec:	pop	{fp}		; (ldr fp, [sp], #4)
    1cf0:	bx	lr

00001cf4 <print_ld>:
    1cf4:	str	r4, [sp, #-12]!
    1cf8:	str	fp, [sp, #4]
    1cfc:	str	lr, [sp, #8]
    1d00:	add	fp, sp, #8
    1d04:	sub	sp, sp, #12
    1d08:	str	r0, [fp, #-16]
    1d0c:	ldr	r3, [pc, #320]	; 1e54 <print_ld+0x160>
    1d10:	add	r3, pc, r3
    1d14:	mov	r0, r3
    1d18:	bl	d88 <printf@plt>
    1d1c:	ldr	r3, [fp, #-16]
    1d20:	ldrh	r3, [r3]
    1d24:	and	r3, r3, #224	; 0xe0
    1d28:	cmp	r3, #64	; 0x40
    1d2c:	beq	1d98 <print_ld+0xa4>
    1d30:	cmp	r3, #64	; 0x40
    1d34:	bgt	1d4c <print_ld+0x58>
    1d38:	cmp	r3, #0
    1d3c:	beq	1de4 <print_ld+0xf0>
    1d40:	cmp	r3, #32
    1d44:	beq	1d60 <print_ld+0x6c>
    1d48:	b	1e24 <print_ld+0x130>
    1d4c:	cmp	r3, #96	; 0x60
    1d50:	beq	1e04 <print_ld+0x110>
    1d54:	cmp	r3, #128	; 0x80
    1d58:	beq	1dd0 <print_ld+0xdc>
    1d5c:	b	1e24 <print_ld+0x130>
    1d60:	ldr	r3, [fp, #-16]
    1d64:	ldr	r4, [r3, #4]
    1d68:	ldr	r3, [fp, #-16]
    1d6c:	ldrh	r3, [r3]
    1d70:	mov	r0, r3
    1d74:	bl	1c88 <get_size>
    1d78:	mov	r3, r0
    1d7c:	mov	r2, r3
    1d80:	mov	r1, r4
    1d84:	ldr	r3, [pc, #204]	; 1e58 <print_ld+0x164>
    1d88:	add	r3, pc, r3
    1d8c:	mov	r0, r3
    1d90:	bl	d88 <printf@plt>
    1d94:	b	1e34 <print_ld+0x140>
    1d98:	ldr	r3, [fp, #-16]
    1d9c:	ldr	r4, [r3, #4]
    1da0:	ldr	r3, [fp, #-16]
    1da4:	ldrh	r3, [r3]
    1da8:	mov	r0, r3
    1dac:	bl	1c88 <get_size>
    1db0:	mov	r3, r0
    1db4:	mov	r2, r3
    1db8:	mov	r1, r4
    1dbc:	ldr	r3, [pc, #152]	; 1e5c <print_ld+0x168>
    1dc0:	add	r3, pc, r3
    1dc4:	mov	r0, r3
    1dc8:	bl	d88 <printf@plt>
    1dcc:	b	1e34 <print_ld+0x140>
    1dd0:	ldr	r3, [pc, #136]	; 1e60 <print_ld+0x16c>
    1dd4:	add	r3, pc, r3
    1dd8:	mov	r0, r3
    1ddc:	bl	d88 <printf@plt>
    1de0:	b	1e34 <print_ld+0x140>
    1de4:	ldr	r3, [fp, #-16]
    1de8:	ldr	r3, [r3, #4]
    1dec:	mov	r1, r3
    1df0:	ldr	r3, [pc, #108]	; 1e64 <print_ld+0x170>
    1df4:	add	r3, pc, r3
    1df8:	mov	r0, r3
    1dfc:	bl	d88 <printf@plt>
    1e00:	b	1e34 <print_ld+0x140>
    1e04:	ldr	r3, [fp, #-16]
    1e08:	ldr	r3, [r3, #4]
    1e0c:	mov	r1, r3
    1e10:	ldr	r3, [pc, #80]	; 1e68 <print_ld+0x174>
    1e14:	add	r3, pc, r3
    1e18:	mov	r0, r3
    1e1c:	bl	d88 <printf@plt>
    1e20:	b	1e34 <print_ld+0x140>
    1e24:	ldr	r3, [pc, #64]	; 1e6c <print_ld+0x178>
    1e28:	add	r3, pc, r3
    1e2c:	mov	r0, r3
    1e30:	bl	d88 <printf@plt>
    1e34:	mov	r0, #10
    1e38:	bl	ecc <putchar@plt>
    1e3c:	nop	{0}
    1e40:	sub	sp, fp, #8
    1e44:	ldr	r4, [sp]
    1e48:	ldr	fp, [sp, #4]
    1e4c:	add	sp, sp, #8
    1e50:	pop	{pc}		; (ldr pc, [sp], #4)
    1e54:	.word	0x0001ab78
    1e58:	.word	0x0001ab0c
    1e5c:	.word	0x0001aae0
    1e60:	.word	0x0001aad8
    1e64:	.word	0x0001aabc
    1e68:	.word	0x0001aaa0
    1e6c:	.word	0x0001aa94

00001e70 <print_ldx>:
    1e70:	str	fp, [sp, #-8]!
    1e74:	str	lr, [sp, #4]
    1e78:	add	fp, sp, #4
    1e7c:	sub	sp, sp, #8
    1e80:	str	r0, [fp, #-8]
    1e84:	ldr	r3, [pc, #212]	; 1f60 <print_ldx+0xf0>
    1e88:	add	r3, pc, r3
    1e8c:	mov	r0, r3
    1e90:	bl	d88 <printf@plt>
    1e94:	ldr	r3, [fp, #-8]
    1e98:	ldrh	r3, [r3]
    1e9c:	and	r3, r3, #224	; 0xe0
    1ea0:	cmp	r3, #96	; 0x60
    1ea4:	beq	1f04 <print_ldx+0x94>
    1ea8:	cmp	r3, #96	; 0x60
    1eac:	bgt	1ebc <print_ldx+0x4c>
    1eb0:	cmp	r3, #0
    1eb4:	beq	1ee4 <print_ldx+0x74>
    1eb8:	b	1f44 <print_ldx+0xd4>
    1ebc:	cmp	r3, #128	; 0x80
    1ec0:	beq	1ed0 <print_ldx+0x60>
    1ec4:	cmp	r3, #160	; 0xa0
    1ec8:	beq	1f24 <print_ldx+0xb4>
    1ecc:	b	1f44 <print_ldx+0xd4>
    1ed0:	ldr	r3, [pc, #140]	; 1f64 <print_ldx+0xf4>
    1ed4:	add	r3, pc, r3
    1ed8:	mov	r0, r3
    1edc:	bl	d88 <printf@plt>
    1ee0:	b	1f44 <print_ldx+0xd4>
    1ee4:	ldr	r3, [fp, #-8]
    1ee8:	ldr	r3, [r3, #4]
    1eec:	mov	r1, r3
    1ef0:	ldr	r3, [pc, #112]	; 1f68 <print_ldx+0xf8>
    1ef4:	add	r3, pc, r3
    1ef8:	mov	r0, r3
    1efc:	bl	d88 <printf@plt>
    1f00:	b	1f44 <print_ldx+0xd4>
    1f04:	ldr	r3, [fp, #-8]
    1f08:	ldr	r3, [r3, #4]
    1f0c:	mov	r1, r3
    1f10:	ldr	r3, [pc, #84]	; 1f6c <print_ldx+0xfc>
    1f14:	add	r3, pc, r3
    1f18:	mov	r0, r3
    1f1c:	bl	d88 <printf@plt>
    1f20:	b	1f44 <print_ldx+0xd4>
    1f24:	ldr	r3, [fp, #-8]
    1f28:	ldr	r3, [r3, #4]
    1f2c:	mov	r1, r3
    1f30:	ldr	r3, [pc, #56]	; 1f70 <print_ldx+0x100>
    1f34:	add	r3, pc, r3
    1f38:	mov	r0, r3
    1f3c:	bl	d88 <printf@plt>
    1f40:	nop	{0}
    1f44:	mov	r0, #10
    1f48:	bl	ecc <putchar@plt>
    1f4c:	nop	{0}
    1f50:	sub	sp, fp, #4
    1f54:	ldr	fp, [sp]
    1f58:	add	sp, sp, #4
    1f5c:	pop	{pc}		; (ldr pc, [sp], #4)
    1f60:	.word	0x0001aa38
    1f64:	.word	0x0001a9d8
    1f68:	.word	0x0001a9bc
    1f6c:	.word	0x0001a9a0
    1f70:	.word	0x0001a998

00001f74 <print_alu>:
    1f74:	str	fp, [sp, #-8]!
    1f78:	str	lr, [sp, #4]
    1f7c:	add	fp, sp, #4
    1f80:	sub	sp, sp, #16
    1f84:	str	r0, [fp, #-16]
    1f88:	ldr	r3, [fp, #-16]
    1f8c:	ldrh	r3, [r3]
    1f90:	and	r3, r3, #240	; 0xf0
    1f94:	cmp	r3, #64	; 0x40
    1f98:	beq	2044 <print_alu+0xd0>
    1f9c:	cmp	r3, #64	; 0x40
    1fa0:	bgt	1fd4 <print_alu+0x60>
    1fa4:	cmp	r3, #16
    1fa8:	beq	2014 <print_alu+0xa0>
    1fac:	cmp	r3, #16
    1fb0:	bgt	1fc0 <print_alu+0x4c>
    1fb4:	cmp	r3, #0
    1fb8:	beq	2004 <print_alu+0x90>
    1fbc:	b	2098 <print_alu+0x124>
    1fc0:	cmp	r3, #32
    1fc4:	beq	2024 <print_alu+0xb0>
    1fc8:	cmp	r3, #48	; 0x30
    1fcc:	beq	2034 <print_alu+0xc0>
    1fd0:	b	2098 <print_alu+0x124>
    1fd4:	cmp	r3, #96	; 0x60
    1fd8:	beq	2064 <print_alu+0xf0>
    1fdc:	cmp	r3, #96	; 0x60
    1fe0:	bgt	1ff0 <print_alu+0x7c>
    1fe4:	cmp	r3, #80	; 0x50
    1fe8:	beq	2054 <print_alu+0xe0>
    1fec:	b	2098 <print_alu+0x124>
    1ff0:	cmp	r3, #112	; 0x70
    1ff4:	beq	2074 <print_alu+0x100>
    1ff8:	cmp	r3, #128	; 0x80
    1ffc:	beq	2084 <print_alu+0x110>
    2000:	b	2098 <print_alu+0x124>
    2004:	ldr	r3, [pc, #292]	; 2130 <print_alu+0x1bc>
    2008:	add	r3, pc, r3
    200c:	str	r3, [fp, #-8]
    2010:	b	20a8 <print_alu+0x134>
    2014:	ldr	r3, [pc, #280]	; 2134 <print_alu+0x1c0>
    2018:	add	r3, pc, r3
    201c:	str	r3, [fp, #-8]
    2020:	b	20a8 <print_alu+0x134>
    2024:	ldr	r3, [pc, #268]	; 2138 <print_alu+0x1c4>
    2028:	add	r3, pc, r3
    202c:	str	r3, [fp, #-8]
    2030:	b	20a8 <print_alu+0x134>
    2034:	ldr	r3, [pc, #256]	; 213c <print_alu+0x1c8>
    2038:	add	r3, pc, r3
    203c:	str	r3, [fp, #-8]
    2040:	b	20a8 <print_alu+0x134>
    2044:	ldr	r3, [pc, #244]	; 2140 <print_alu+0x1cc>
    2048:	add	r3, pc, r3
    204c:	str	r3, [fp, #-8]
    2050:	b	20a8 <print_alu+0x134>
    2054:	ldr	r3, [pc, #232]	; 2144 <print_alu+0x1d0>
    2058:	add	r3, pc, r3
    205c:	str	r3, [fp, #-8]
    2060:	b	20a8 <print_alu+0x134>
    2064:	ldr	r3, [pc, #220]	; 2148 <print_alu+0x1d4>
    2068:	add	r3, pc, r3
    206c:	str	r3, [fp, #-8]
    2070:	b	20a8 <print_alu+0x134>
    2074:	ldr	r3, [pc, #208]	; 214c <print_alu+0x1d8>
    2078:	add	r3, pc, r3
    207c:	str	r3, [fp, #-8]
    2080:	b	20a8 <print_alu+0x134>
    2084:	ldr	r3, [pc, #196]	; 2150 <print_alu+0x1dc>
    2088:	add	r3, pc, r3
    208c:	mov	r0, r3
    2090:	bl	e30 <puts@plt>
    2094:	b	2120 <print_alu+0x1ac>
    2098:	ldr	r3, [pc, #180]	; 2154 <print_alu+0x1e0>
    209c:	add	r3, pc, r3
    20a0:	str	r3, [fp, #-8]
    20a4:	nop	{0}
    20a8:	ldr	r1, [fp, #-8]
    20ac:	ldr	r3, [pc, #164]	; 2158 <print_alu+0x1e4>
    20b0:	add	r3, pc, r3
    20b4:	mov	r0, r3
    20b8:	bl	d88 <printf@plt>
    20bc:	ldr	r3, [fp, #-16]
    20c0:	ldrh	r3, [r3]
    20c4:	and	r3, r3, #8
    20c8:	cmp	r3, #0
    20cc:	beq	20dc <print_alu+0x168>
    20d0:	cmp	r3, #8
    20d4:	beq	20fc <print_alu+0x188>
    20d8:	b	2108 <print_alu+0x194>
    20dc:	ldr	r3, [fp, #-16]
    20e0:	ldr	r3, [r3, #4]
    20e4:	mov	r1, r3
    20e8:	ldr	r3, [pc, #108]	; 215c <print_alu+0x1e8>
    20ec:	add	r3, pc, r3
    20f0:	mov	r0, r3
    20f4:	bl	d88 <printf@plt>
    20f8:	b	2118 <print_alu+0x1a4>
    20fc:	mov	r0, #88	; 0x58
    2100:	bl	ecc <putchar@plt>
    2104:	b	2118 <print_alu+0x1a4>
    2108:	ldr	r3, [pc, #80]	; 2160 <print_alu+0x1ec>
    210c:	add	r3, pc, r3
    2110:	mov	r0, r3
    2114:	bl	d88 <printf@plt>
    2118:	mov	r0, #10
    211c:	bl	ecc <putchar@plt>
    2120:	sub	sp, fp, #4
    2124:	ldr	fp, [sp]
    2128:	add	sp, sp, #4
    212c:	pop	{pc}		; (ldr pc, [sp], #4)
    2130:	.word	0x0001a8d4
    2134:	.word	0x0001a8c8
    2138:	.word	0x0001a8bc
    213c:	.word	0x0001a8b0
    2140:	.word	0x0001a8a4
    2144:	.word	0x0001a898
    2148:	.word	0x0001a88c
    214c:	.word	0x0001a880
    2150:	.word	0x0001a874
    2154:	.word	0x0001a820
    2158:	.word	0x0001a854
    215c:	.word	0x0001a7c4
    2160:	.word	0x0001a7b0

00002164 <print_jmp>:
    2164:	str	fp, [sp, #-8]!
    2168:	str	lr, [sp, #4]
    216c:	add	fp, sp, #4
    2170:	sub	sp, sp, #16
    2174:	str	r0, [fp, #-16]
    2178:	str	r1, [fp, #-20]	; 0xffffffec
    217c:	ldr	r3, [fp, #-16]
    2180:	ldrh	r3, [r3]
    2184:	and	r3, r3, #240	; 0xf0
    2188:	cmp	r3, #32
    218c:	beq	21fc <print_jmp+0x98>
    2190:	cmp	r3, #32
    2194:	bgt	21ac <print_jmp+0x48>
    2198:	cmp	r3, #0
    219c:	beq	21c0 <print_jmp+0x5c>
    21a0:	cmp	r3, #16
    21a4:	beq	21ec <print_jmp+0x88>
    21a8:	b	222c <print_jmp+0xc8>
    21ac:	cmp	r3, #48	; 0x30
    21b0:	beq	220c <print_jmp+0xa8>
    21b4:	cmp	r3, #64	; 0x40
    21b8:	beq	221c <print_jmp+0xb8>
    21bc:	b	222c <print_jmp+0xc8>
    21c0:	ldr	r3, [fp, #-16]
    21c4:	ldr	r2, [r3, #4]
    21c8:	ldr	r3, [fp, #-20]	; 0xffffffec
    21cc:	add	r3, r2, r3
    21d0:	add	r3, r3, #1
    21d4:	mov	r1, r3
    21d8:	ldr	r3, [pc, #284]	; 22fc <print_jmp+0x198>
    21dc:	add	r3, pc, r3
    21e0:	mov	r0, r3
    21e4:	bl	d88 <printf@plt>
    21e8:	b	22ec <print_jmp+0x188>
    21ec:	ldr	r3, [pc, #268]	; 2300 <print_jmp+0x19c>
    21f0:	add	r3, pc, r3
    21f4:	str	r3, [fp, #-8]
    21f8:	b	223c <print_jmp+0xd8>
    21fc:	ldr	r3, [pc, #256]	; 2304 <print_jmp+0x1a0>
    2200:	add	r3, pc, r3
    2204:	str	r3, [fp, #-8]
    2208:	b	223c <print_jmp+0xd8>
    220c:	ldr	r3, [pc, #244]	; 2308 <print_jmp+0x1a4>
    2210:	add	r3, pc, r3
    2214:	str	r3, [fp, #-8]
    2218:	b	223c <print_jmp+0xd8>
    221c:	ldr	r3, [pc, #232]	; 230c <print_jmp+0x1a8>
    2220:	add	r3, pc, r3
    2224:	str	r3, [fp, #-8]
    2228:	b	223c <print_jmp+0xd8>
    222c:	ldr	r3, [pc, #220]	; 2310 <print_jmp+0x1ac>
    2230:	add	r3, pc, r3
    2234:	str	r3, [fp, #-8]
    2238:	nop	{0}
    223c:	ldr	r1, [fp, #-8]
    2240:	ldr	r3, [pc, #204]	; 2314 <print_jmp+0x1b0>
    2244:	add	r3, pc, r3
    2248:	mov	r0, r3
    224c:	bl	d88 <printf@plt>
    2250:	ldr	r3, [fp, #-16]
    2254:	ldrh	r3, [r3]
    2258:	and	r3, r3, #8
    225c:	cmp	r3, #0
    2260:	beq	2270 <print_jmp+0x10c>
    2264:	cmp	r3, #8
    2268:	beq	2290 <print_jmp+0x12c>
    226c:	b	229c <print_jmp+0x138>
    2270:	ldr	r3, [fp, #-16]
    2274:	ldr	r3, [r3, #4]
    2278:	mov	r1, r3
    227c:	ldr	r3, [pc, #148]	; 2318 <print_jmp+0x1b4>
    2280:	add	r3, pc, r3
    2284:	mov	r0, r3
    2288:	bl	d88 <printf@plt>
    228c:	b	22b0 <print_jmp+0x14c>
    2290:	mov	r0, #88	; 0x58
    2294:	bl	ecc <putchar@plt>
    2298:	b	22b0 <print_jmp+0x14c>
    229c:	ldr	r3, [pc, #120]	; 231c <print_jmp+0x1b8>
    22a0:	add	r3, pc, r3
    22a4:	mov	r0, r3
    22a8:	bl	d88 <printf@plt>
    22ac:	nop	{0}
    22b0:	ldr	r3, [fp, #-20]	; 0xffffffec
    22b4:	add	r3, r3, #1
    22b8:	ldr	r2, [fp, #-16]
    22bc:	ldrb	r2, [r2, #2]
    22c0:	add	r1, r3, r2
    22c4:	ldr	r3, [fp, #-20]	; 0xffffffec
    22c8:	add	r3, r3, #1
    22cc:	ldr	r2, [fp, #-16]
    22d0:	ldrb	r2, [r2, #3]
    22d4:	add	r3, r3, r2
    22d8:	mov	r2, r3
    22dc:	ldr	r3, [pc, #60]	; 2320 <print_jmp+0x1bc>
    22e0:	add	r3, pc, r3
    22e4:	mov	r0, r3
    22e8:	bl	d88 <printf@plt>
    22ec:	sub	sp, fp, #4
    22f0:	ldr	fp, [sp]
    22f4:	add	sp, sp, #4
    22f8:	pop	{pc}		; (ldr pc, [sp], #4)
    22fc:	.word	0x0001a73c
    2300:	.word	0x0001a734
    2304:	.word	0x0001a728
    2308:	.word	0x0001a71c
    230c:	.word	0x0001a6d0
    2310:	.word	0x0001a68c
    2314:	.word	0x0001a6ec
    2318:	.word	0x0001a630
    231c:	.word	0x0001a61c
    2320:	.word	0x0001a65c

00002324 <print_ret>:
    2324:	str	fp, [sp, #-8]!
    2328:	str	lr, [sp, #4]
    232c:	add	fp, sp, #4
    2330:	sub	sp, sp, #8
    2334:	str	r0, [fp, #-8]
    2338:	ldr	r3, [pc, #156]	; 23dc <print_ret+0xb8>
    233c:	add	r3, pc, r3
    2340:	mov	r0, r3
    2344:	bl	d88 <printf@plt>
    2348:	ldr	r3, [fp, #-8]
    234c:	ldrh	r3, [r3]
    2350:	and	r3, r3, #24
    2354:	cmp	r3, #8
    2358:	beq	238c <print_ret+0x68>
    235c:	cmp	r3, #16
    2360:	beq	2398 <print_ret+0x74>
    2364:	cmp	r3, #0
    2368:	bne	23a4 <print_ret+0x80>
    236c:	ldr	r3, [fp, #-8]
    2370:	ldr	r3, [r3, #4]
    2374:	mov	r1, r3
    2378:	ldr	r3, [pc, #96]	; 23e0 <print_ret+0xbc>
    237c:	add	r3, pc, r3
    2380:	mov	r0, r3
    2384:	bl	d88 <printf@plt>
    2388:	b	23b8 <print_ret+0x94>
    238c:	mov	r0, #88	; 0x58
    2390:	bl	ecc <putchar@plt>
    2394:	b	23b8 <print_ret+0x94>
    2398:	mov	r0, #65	; 0x41
    239c:	bl	ecc <putchar@plt>
    23a0:	b	23b8 <print_ret+0x94>
    23a4:	ldr	r3, [pc, #56]	; 23e4 <print_ret+0xc0>
    23a8:	add	r3, pc, r3
    23ac:	mov	r0, r3
    23b0:	bl	d88 <printf@plt>
    23b4:	nop	{0}
    23b8:	ldr	r3, [pc, #40]	; 23e8 <print_ret+0xc4>
    23bc:	add	r3, pc, r3
    23c0:	mov	r0, r3
    23c4:	bl	e30 <puts@plt>
    23c8:	nop	{0}
    23cc:	sub	sp, fp, #4
    23d0:	ldr	fp, [sp]
    23d4:	add	sp, sp, #4
    23d8:	pop	{pc}		; (ldr pc, [sp], #4)
    23dc:	.word	0x0001a610
    23e0:	.word	0x0001a534
    23e4:	.word	0x0001a514
    23e8:	.word	0x0001a5a0

000023ec <print_misc>:
    23ec:	str	fp, [sp, #-8]!
    23f0:	str	lr, [sp, #4]
    23f4:	add	fp, sp, #4
    23f8:	sub	sp, sp, #8
    23fc:	str	r0, [fp, #-8]
    2400:	ldr	r3, [pc, #128]	; 2488 <print_misc+0x9c>
    2404:	add	r3, pc, r3
    2408:	mov	r0, r3
    240c:	bl	d88 <printf@plt>
    2410:	ldr	r3, [fp, #-8]
    2414:	ldrh	r3, [r3]
    2418:	and	r3, r3, #248	; 0xf8
    241c:	cmp	r3, #0
    2420:	beq	2430 <print_misc+0x44>
    2424:	cmp	r3, #128	; 0x80
    2428:	beq	2444 <print_misc+0x58>
    242c:	b	2458 <print_misc+0x6c>
    2430:	ldr	r3, [pc, #84]	; 248c <print_misc+0xa0>
    2434:	add	r3, pc, r3
    2438:	mov	r0, r3
    243c:	bl	d88 <printf@plt>
    2440:	b	246c <print_misc+0x80>
    2444:	ldr	r3, [pc, #68]	; 2490 <print_misc+0xa4>
    2448:	add	r3, pc, r3
    244c:	mov	r0, r3
    2450:	bl	d88 <printf@plt>
    2454:	b	246c <print_misc+0x80>
    2458:	ldr	r3, [pc, #52]	; 2494 <print_misc+0xa8>
    245c:	add	r3, pc, r3
    2460:	mov	r0, r3
    2464:	bl	d88 <printf@plt>
    2468:	nop	{0}
    246c:	mov	r0, #10
    2470:	bl	ecc <putchar@plt>
    2474:	nop	{0}
    2478:	sub	sp, fp, #4
    247c:	ldr	fp, [sp]
    2480:	add	sp, sp, #4
    2484:	pop	{pc}		; (ldr pc, [sp], #4)
    2488:	.word	0x0001a560
    248c:	.word	0x0001a538
    2490:	.word	0x0001a52c
    2494:	.word	0x0001a460

00002498 <pretty_print_instruction>:
    2498:	str	fp, [sp, #-8]!
    249c:	str	lr, [sp, #4]
    24a0:	add	fp, sp, #4
    24a4:	sub	sp, sp, #8
    24a8:	str	r0, [fp, #-8]
    24ac:	str	r1, [fp, #-12]
    24b0:	ldr	r3, [fp, #-8]
    24b4:	ldrh	r3, [r3]
    24b8:	and	r3, r3, #7
    24bc:	cmp	r3, #7
    24c0:	addls	pc, pc, r3, lsl #2
    24c4:	b	2574 <pretty_print_instruction+0xdc>
    24c8:	b	24e8 <pretty_print_instruction+0x50>
    24cc:	b	24f4 <pretty_print_instruction+0x5c>
    24d0:	b	2500 <pretty_print_instruction+0x68>
    24d4:	b	2520 <pretty_print_instruction+0x88>
    24d8:	b	2540 <pretty_print_instruction+0xa8>
    24dc:	b	254c <pretty_print_instruction+0xb4>
    24e0:	b	255c <pretty_print_instruction+0xc4>
    24e4:	b	2568 <pretty_print_instruction+0xd0>
    24e8:	ldr	r0, [fp, #-8]
    24ec:	bl	1cf4 <print_ld>
    24f0:	b	2574 <pretty_print_instruction+0xdc>
    24f4:	ldr	r0, [fp, #-8]
    24f8:	bl	1e70 <print_ldx>
    24fc:	b	2574 <pretty_print_instruction+0xdc>
    2500:	ldr	r3, [fp, #-8]
    2504:	ldr	r3, [r3, #4]
    2508:	mov	r1, r3
    250c:	ldr	r3, [pc, #116]	; 2588 <pretty_print_instruction+0xf0>
    2510:	add	r3, pc, r3
    2514:	mov	r0, r3
    2518:	bl	d88 <printf@plt>
    251c:	b	2574 <pretty_print_instruction+0xdc>
    2520:	ldr	r3, [fp, #-8]
    2524:	ldr	r3, [r3, #4]
    2528:	mov	r1, r3
    252c:	ldr	r3, [pc, #88]	; 258c <pretty_print_instruction+0xf4>
    2530:	add	r3, pc, r3
    2534:	mov	r0, r3
    2538:	bl	d88 <printf@plt>
    253c:	b	2574 <pretty_print_instruction+0xdc>
    2540:	ldr	r0, [fp, #-8]
    2544:	bl	1f74 <print_alu>
    2548:	b	2574 <pretty_print_instruction+0xdc>
    254c:	ldr	r1, [fp, #-12]
    2550:	ldr	r0, [fp, #-8]
    2554:	bl	2164 <print_jmp>
    2558:	b	2574 <pretty_print_instruction+0xdc>
    255c:	ldr	r0, [fp, #-8]
    2560:	bl	2324 <print_ret>
    2564:	b	2574 <pretty_print_instruction+0xdc>
    2568:	ldr	r0, [fp, #-8]
    256c:	bl	23ec <print_misc>
    2570:	nop	{0}
    2574:	nop	{0}
    2578:	sub	sp, fp, #4
    257c:	ldr	fp, [sp]
    2580:	add	sp, sp, #4
    2584:	pop	{pc}		; (ldr pc, [sp], #4)
    2588:	.word	0x0001a46c
    258c:	.word	0x0001a460

00002590 <print_instruction>:
    2590:	str	r4, [sp, #-12]!
    2594:	str	fp, [sp, #4]
    2598:	str	lr, [sp, #8]
    259c:	add	fp, sp, #8
    25a0:	sub	sp, sp, #12
    25a4:	str	r0, [fp, #-16]
    25a8:	ldr	r3, [fp, #-16]
    25ac:	ldrh	r3, [r3]
    25b0:	and	r3, r3, #7
    25b4:	mov	r1, r3
    25b8:	ldr	r3, [pc, #576]	; 2800 <print_instruction+0x270>
    25bc:	add	r3, pc, r3
    25c0:	mov	r0, r3
    25c4:	bl	1bf4 <get_code_name>
    25c8:	mov	r3, r0
    25cc:	mov	r1, r3
    25d0:	ldr	r3, [pc, #556]	; 2804 <print_instruction+0x274>
    25d4:	add	r3, pc, r3
    25d8:	mov	r0, r3
    25dc:	bl	d88 <printf@plt>
    25e0:	ldr	r3, [fp, #-16]
    25e4:	ldrh	r3, [r3]
    25e8:	and	r3, r3, #7
    25ec:	cmp	r3, #7
    25f0:	addls	pc, pc, r3, lsl #2
    25f4:	b	27bc <print_instruction+0x22c>
    25f8:	b	2618 <print_instruction+0x88>
    25fc:	b	2618 <print_instruction+0x88>
    2600:	b	27bc <print_instruction+0x22c>
    2604:	b	27bc <print_instruction+0x22c>
    2608:	b	267c <print_instruction+0xec>
    260c:	b	26e0 <print_instruction+0x150>
    2610:	b	2744 <print_instruction+0x1b4>
    2614:	b	2780 <print_instruction+0x1f0>
    2618:	ldr	r3, [fp, #-16]
    261c:	ldrh	r3, [r3]
    2620:	and	r3, r3, #24
    2624:	mov	r1, r3
    2628:	ldr	r3, [pc, #472]	; 2808 <print_instruction+0x278>
    262c:	add	r3, pc, r3
    2630:	mov	r0, r3
    2634:	bl	1bf4 <get_code_name>
    2638:	mov	r4, r0
    263c:	ldr	r3, [fp, #-16]
    2640:	ldrh	r3, [r3]
    2644:	and	r3, r3, #224	; 0xe0
    2648:	mov	r1, r3
    264c:	ldr	r3, [pc, #440]	; 280c <print_instruction+0x27c>
    2650:	add	r3, pc, r3
    2654:	mov	r0, r3
    2658:	bl	1bf4 <get_code_name>
    265c:	mov	r3, r0
    2660:	mov	r2, r3
    2664:	mov	r1, r4
    2668:	ldr	r3, [pc, #416]	; 2810 <print_instruction+0x280>
    266c:	add	r3, pc, r3
    2670:	mov	r0, r3
    2674:	bl	d88 <printf@plt>
    2678:	b	27bc <print_instruction+0x22c>
    267c:	ldr	r3, [fp, #-16]
    2680:	ldrh	r3, [r3]
    2684:	and	r3, r3, #240	; 0xf0
    2688:	mov	r1, r3
    268c:	ldr	r3, [pc, #384]	; 2814 <print_instruction+0x284>
    2690:	add	r3, pc, r3
    2694:	mov	r0, r3
    2698:	bl	1bf4 <get_code_name>
    269c:	mov	r4, r0
    26a0:	ldr	r3, [fp, #-16]
    26a4:	ldrh	r3, [r3]
    26a8:	and	r3, r3, #8
    26ac:	mov	r1, r3
    26b0:	ldr	r3, [pc, #352]	; 2818 <print_instruction+0x288>
    26b4:	add	r3, pc, r3
    26b8:	mov	r0, r3
    26bc:	bl	1bf4 <get_code_name>
    26c0:	mov	r3, r0
    26c4:	mov	r2, r3
    26c8:	mov	r1, r4
    26cc:	ldr	r3, [pc, #328]	; 281c <print_instruction+0x28c>
    26d0:	add	r3, pc, r3
    26d4:	mov	r0, r3
    26d8:	bl	d88 <printf@plt>
    26dc:	b	27bc <print_instruction+0x22c>
    26e0:	ldr	r3, [fp, #-16]
    26e4:	ldrh	r3, [r3]
    26e8:	and	r3, r3, #240	; 0xf0
    26ec:	mov	r1, r3
    26f0:	ldr	r3, [pc, #296]	; 2820 <print_instruction+0x290>
    26f4:	add	r3, pc, r3
    26f8:	mov	r0, r3
    26fc:	bl	1bf4 <get_code_name>
    2700:	mov	r4, r0
    2704:	ldr	r3, [fp, #-16]
    2708:	ldrh	r3, [r3]
    270c:	and	r3, r3, #8
    2710:	mov	r1, r3
    2714:	ldr	r3, [pc, #264]	; 2824 <print_instruction+0x294>
    2718:	add	r3, pc, r3
    271c:	mov	r0, r3
    2720:	bl	1bf4 <get_code_name>
    2724:	mov	r3, r0
    2728:	mov	r2, r3
    272c:	mov	r1, r4
    2730:	ldr	r3, [pc, #240]	; 2828 <print_instruction+0x298>
    2734:	add	r3, pc, r3
    2738:	mov	r0, r3
    273c:	bl	d88 <printf@plt>
    2740:	b	27bc <print_instruction+0x22c>
    2744:	ldr	r3, [fp, #-16]
    2748:	ldrh	r3, [r3]
    274c:	and	r3, r3, #24
    2750:	mov	r1, r3
    2754:	ldr	r3, [pc, #208]	; 282c <print_instruction+0x29c>
    2758:	add	r3, pc, r3
    275c:	mov	r0, r3
    2760:	bl	1bf4 <get_code_name>
    2764:	mov	r3, r0
    2768:	mov	r1, r3
    276c:	ldr	r3, [pc, #188]	; 2830 <print_instruction+0x2a0>
    2770:	add	r3, pc, r3
    2774:	mov	r0, r3
    2778:	bl	d88 <printf@plt>
    277c:	b	27bc <print_instruction+0x22c>
    2780:	ldr	r3, [fp, #-16]
    2784:	ldrh	r3, [r3]
    2788:	and	r3, r3, #248	; 0xf8
    278c:	mov	r1, r3
    2790:	ldr	r3, [pc, #156]	; 2834 <print_instruction+0x2a4>
    2794:	add	r3, pc, r3
    2798:	mov	r0, r3
    279c:	bl	1bf4 <get_code_name>
    27a0:	mov	r3, r0
    27a4:	mov	r1, r3
    27a8:	ldr	r3, [pc, #136]	; 2838 <print_instruction+0x2a8>
    27ac:	add	r3, pc, r3
    27b0:	mov	r0, r3
    27b4:	bl	d88 <printf@plt>
    27b8:	nop	{0}
    27bc:	ldr	r3, [fp, #-16]
    27c0:	ldrb	r3, [r3, #2]
    27c4:	mov	r1, r3
    27c8:	ldr	r3, [fp, #-16]
    27cc:	ldrb	r3, [r3, #3]
    27d0:	mov	r2, r3
    27d4:	ldr	r3, [fp, #-16]
    27d8:	ldr	r3, [r3, #4]
    27dc:	ldr	r0, [pc, #88]	; 283c <print_instruction+0x2ac>
    27e0:	add	r0, pc, r0
    27e4:	bl	d88 <printf@plt>
    27e8:	nop	{0}
    27ec:	sub	sp, fp, #8
    27f0:	ldr	r4, [sp]
    27f4:	ldr	fp, [sp, #4]
    27f8:	add	sp, sp, #8
    27fc:	pop	{pc}		; (ldr pc, [sp], #4)
    2800:	.word	0x00037b54
    2804:	.word	0x0001a3d0
    2808:	.word	0x00037b2c
    280c:	.word	0x00037b28
    2810:	.word	0x0001a33c
    2814:	.word	0x00037b20
    2818:	.word	0x00037b7c
    281c:	.word	0x0001a2ec
    2820:	.word	0x00037b0c
    2824:	.word	0x00037b18
    2828:	.word	0x0001a288
    282c:	.word	0x00037af0
    2830:	.word	0x0001a25c
    2834:	.word	0x00037ad4
    2838:	.word	0x0001a22c
    283c:	.word	0x0001a200

00002840 <sfbpf_print>:
    2840:	str	fp, [sp, #-8]!
    2844:	str	lr, [sp, #4]
    2848:	add	fp, sp, #4
    284c:	sub	sp, sp, #16
    2850:	str	r0, [fp, #-16]
    2854:	str	r1, [fp, #-20]	; 0xffffffec
    2858:	ldr	r3, [pc, #156]	; 28fc <sfbpf_print+0xbc>
    285c:	add	r3, pc, r3
    2860:	mov	r0, r3
    2864:	bl	e30 <puts@plt>
    2868:	mov	r3, #0
    286c:	str	r3, [fp, #-8]
    2870:	b	28d4 <sfbpf_print+0x94>
    2874:	ldr	r3, [fp, #-16]
    2878:	ldr	r2, [r3, #4]
    287c:	ldr	r3, [fp, #-8]
    2880:	lsl	r3, r3, #3
    2884:	add	r3, r2, r3
    2888:	str	r3, [fp, #-12]
    288c:	ldr	r1, [fp, #-8]
    2890:	ldr	r3, [pc, #104]	; 2900 <sfbpf_print+0xc0>
    2894:	add	r3, pc, r3
    2898:	mov	r0, r3
    289c:	bl	d88 <printf@plt>
    28a0:	ldr	r3, [fp, #-20]	; 0xffffffec
    28a4:	cmp	r3, #0
    28a8:	beq	28b8 <sfbpf_print+0x78>
    28ac:	ldr	r0, [fp, #-12]
    28b0:	bl	2590 <print_instruction>
    28b4:	b	28c8 <sfbpf_print+0x88>
    28b8:	ldr	r3, [fp, #-8]
    28bc:	mov	r1, r3
    28c0:	ldr	r0, [fp, #-12]
    28c4:	bl	2498 <pretty_print_instruction>
    28c8:	ldr	r3, [fp, #-8]
    28cc:	add	r3, r3, #1
    28d0:	str	r3, [fp, #-8]
    28d4:	ldr	r3, [fp, #-16]
    28d8:	ldr	r3, [r3]
    28dc:	ldr	r2, [fp, #-8]
    28e0:	cmp	r2, r3
    28e4:	bcc	2874 <sfbpf_print+0x34>
    28e8:	nop	{0}
    28ec:	sub	sp, fp, #4
    28f0:	ldr	fp, [sp]
    28f4:	add	sp, sp, #4
    28f8:	pop	{pc}		; (ldr pc, [sp], #4)
    28fc:	.word	0x0001a19c
    2900:	.word	0x0001a174

00002904 <sf_bpf_error>:
    2904:	push	{r0, r1, r2, r3}
    2908:	str	fp, [sp, #-8]!
    290c:	str	lr, [sp, #4]
    2910:	add	fp, sp, #4
    2914:	sub	sp, sp, #8
    2918:	add	r3, fp, #8
    291c:	str	r3, [fp, #-8]
    2920:	ldr	r3, [fp, #-8]
    2924:	ldr	r2, [fp, #4]
    2928:	mov	r1, #256	; 0x100
    292c:	ldr	r0, [pc, #24]	; 294c <sf_bpf_error+0x48>
    2930:	add	r0, pc, r0
    2934:	bl	f20 <vsnprintf@plt>
    2938:	mov	r1, #1
    293c:	ldr	r3, [pc, #12]	; 2950 <sf_bpf_error+0x4c>
    2940:	add	r3, pc, r3
    2944:	mov	r0, r3
    2948:	bl	dac <longjmp@plt>
    294c:	.word	0x00037bd0
    2950:	.word	0x00037a38

00002954 <newchunk>:
    2954:	str	fp, [sp, #-8]!
    2958:	str	lr, [sp, #4]
    295c:	add	fp, sp, #4
    2960:	sub	sp, sp, #24
    2964:	str	r0, [fp, #-24]	; 0xffffffe8
    2968:	ldr	r3, [fp, #-24]	; 0xffffffe8
    296c:	add	r3, r3, #3
    2970:	bic	r3, r3, #3
    2974:	str	r3, [fp, #-24]	; 0xffffffe8
    2978:	ldr	r3, [pc, #332]	; 2acc <newchunk+0x178>
    297c:	add	r3, pc, r3
    2980:	ldr	r3, [r3]
    2984:	lsl	r3, r3, #3
    2988:	ldr	r2, [pc, #320]	; 2ad0 <newchunk+0x17c>
    298c:	add	r2, pc, r2
    2990:	add	r3, r3, r2
    2994:	str	r3, [fp, #-8]
    2998:	ldr	r3, [fp, #-8]
    299c:	ldr	r3, [r3]
    29a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    29a4:	cmp	r2, r3
    29a8:	bls	2a8c <newchunk+0x138>
    29ac:	ldr	r3, [fp, #-8]
    29b0:	add	r3, r3, #8
    29b4:	str	r3, [fp, #-8]
    29b8:	ldr	r3, [pc, #276]	; 2ad4 <newchunk+0x180>
    29bc:	add	r3, pc, r3
    29c0:	ldr	r3, [r3]
    29c4:	add	r2, r3, #1
    29c8:	ldr	r3, [pc, #264]	; 2ad8 <newchunk+0x184>
    29cc:	add	r3, pc, r3
    29d0:	str	r2, [r3]
    29d4:	ldr	r3, [pc, #256]	; 2adc <newchunk+0x188>
    29d8:	add	r3, pc, r3
    29dc:	ldr	r3, [r3]
    29e0:	str	r3, [fp, #-12]
    29e4:	ldr	r3, [fp, #-12]
    29e8:	cmp	r3, #15
    29ec:	ble	2a00 <newchunk+0xac>
    29f0:	ldr	r3, [pc, #232]	; 2ae0 <newchunk+0x18c>
    29f4:	add	r3, pc, r3
    29f8:	mov	r0, r3
    29fc:	bl	2904 <sf_bpf_error>
    2a00:	mov	r2, #1024	; 0x400
    2a04:	ldr	r3, [fp, #-12]
    2a08:	lsl	r3, r2, r3
    2a0c:	str	r3, [fp, #-16]
    2a10:	ldr	r0, [fp, #-16]
    2a14:	bl	e3c <malloc@plt>
    2a18:	mov	r3, r0
    2a1c:	mov	r2, r3
    2a20:	ldr	r3, [fp, #-8]
    2a24:	str	r2, [r3, #4]
    2a28:	ldr	r3, [fp, #-8]
    2a2c:	ldr	r3, [r3, #4]
    2a30:	cmp	r3, #0
    2a34:	bne	2a48 <newchunk+0xf4>
    2a38:	ldr	r3, [pc, #164]	; 2ae4 <newchunk+0x190>
    2a3c:	add	r3, pc, r3
    2a40:	mov	r0, r3
    2a44:	bl	2904 <sf_bpf_error>
    2a48:	ldr	r3, [fp, #-8]
    2a4c:	ldr	r3, [r3, #4]
    2a50:	ldr	r2, [fp, #-16]
    2a54:	mov	r1, #0
    2a58:	mov	r0, r3
    2a5c:	bl	ec0 <memset@plt>
    2a60:	ldr	r3, [fp, #-8]
    2a64:	ldr	r2, [fp, #-16]
    2a68:	str	r2, [r3]
    2a6c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    2a70:	ldr	r3, [fp, #-16]
    2a74:	cmp	r2, r3
    2a78:	bls	2a8c <newchunk+0x138>
    2a7c:	ldr	r3, [pc, #100]	; 2ae8 <newchunk+0x194>
    2a80:	add	r3, pc, r3
    2a84:	mov	r0, r3
    2a88:	bl	2904 <sf_bpf_error>
    2a8c:	ldr	r3, [fp, #-8]
    2a90:	ldr	r2, [r3]
    2a94:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2a98:	sub	r2, r2, r3
    2a9c:	ldr	r3, [fp, #-8]
    2aa0:	str	r2, [r3]
    2aa4:	ldr	r3, [fp, #-8]
    2aa8:	ldr	r2, [r3, #4]
    2aac:	ldr	r3, [fp, #-8]
    2ab0:	ldr	r3, [r3]
    2ab4:	add	r3, r2, r3
    2ab8:	mov	r0, r3
    2abc:	sub	sp, fp, #4
    2ac0:	ldr	fp, [sp]
    2ac4:	add	sp, sp, #4
    2ac8:	pop	{pc}		; (ldr pc, [sp], #4)
    2acc:	.word	0x00037d10
    2ad0:	.word	0x00037c80
    2ad4:	.word	0x00037cd0
    2ad8:	.word	0x00037cc0
    2adc:	.word	0x00037cb4
    2ae0:	.word	0x0001a074
    2ae4:	.word	0x0001a02c
    2ae8:	.word	0x00019fe8

00002aec <freechunks>:
    2aec:	str	fp, [sp, #-8]!
    2af0:	str	lr, [sp, #4]
    2af4:	add	fp, sp, #4
    2af8:	sub	sp, sp, #8
    2afc:	ldr	r3, [pc, #156]	; 2ba0 <freechunks+0xb4>
    2b00:	add	r3, pc, r3
    2b04:	mov	r2, #0
    2b08:	str	r2, [r3]
    2b0c:	mov	r3, #0
    2b10:	str	r3, [fp, #-8]
    2b14:	b	2b80 <freechunks+0x94>
    2b18:	ldr	r2, [pc, #132]	; 2ba4 <freechunks+0xb8>
    2b1c:	add	r2, pc, r2
    2b20:	ldr	r3, [fp, #-8]
    2b24:	lsl	r3, r3, #3
    2b28:	add	r3, r2, r3
    2b2c:	ldr	r3, [r3, #4]
    2b30:	cmp	r3, #0
    2b34:	beq	2b74 <freechunks+0x88>
    2b38:	ldr	r2, [pc, #104]	; 2ba8 <freechunks+0xbc>
    2b3c:	add	r2, pc, r2
    2b40:	ldr	r3, [fp, #-8]
    2b44:	lsl	r3, r3, #3
    2b48:	add	r3, r2, r3
    2b4c:	ldr	r3, [r3, #4]
    2b50:	mov	r0, r3
    2b54:	bl	dc4 <free@plt>
    2b58:	ldr	r2, [pc, #76]	; 2bac <freechunks+0xc0>
    2b5c:	add	r2, pc, r2
    2b60:	ldr	r3, [fp, #-8]
    2b64:	lsl	r3, r3, #3
    2b68:	add	r3, r2, r3
    2b6c:	mov	r2, #0
    2b70:	str	r2, [r3, #4]
    2b74:	ldr	r3, [fp, #-8]
    2b78:	add	r3, r3, #1
    2b7c:	str	r3, [fp, #-8]
    2b80:	ldr	r3, [fp, #-8]
    2b84:	cmp	r3, #15
    2b88:	ble	2b18 <freechunks+0x2c>
    2b8c:	nop	{0}
    2b90:	sub	sp, fp, #4
    2b94:	ldr	fp, [sp]
    2b98:	add	sp, sp, #4
    2b9c:	pop	{pc}		; (ldr pc, [sp], #4)
    2ba0:	.word	0x00037b8c
    2ba4:	.word	0x00037af0
    2ba8:	.word	0x00037ad0
    2bac:	.word	0x00037ab0

00002bb0 <sf_sdup>:
    2bb0:	str	r4, [sp, #-12]!
    2bb4:	str	fp, [sp, #4]
    2bb8:	str	lr, [sp, #8]
    2bbc:	add	fp, sp, #8
    2bc0:	sub	sp, sp, #12
    2bc4:	mov	r4, r0
    2bc8:	mov	r0, r4
    2bcc:	bl	e78 <strlen@plt>
    2bd0:	mov	r3, r0
    2bd4:	add	r3, r3, #1
    2bd8:	str	r3, [fp, #-16]
    2bdc:	ldr	r3, [fp, #-16]
    2be0:	mov	r0, r3
    2be4:	bl	2954 <newchunk>
    2be8:	str	r0, [fp, #-20]	; 0xffffffec
    2bec:	ldr	r3, [fp, #-16]
    2bf0:	mov	r2, r3
    2bf4:	mov	r1, r4
    2bf8:	ldr	r0, [fp, #-20]	; 0xffffffec
    2bfc:	bl	ed8 <strncpy@plt>
    2c00:	ldr	r3, [fp, #-16]
    2c04:	cmp	r3, #0
    2c08:	ble	2c24 <sf_sdup+0x74>
    2c0c:	ldr	r3, [fp, #-16]
    2c10:	sub	r3, r3, #1
    2c14:	ldr	r2, [fp, #-20]	; 0xffffffec
    2c18:	add	r3, r2, r3
    2c1c:	mov	r2, #0
    2c20:	strb	r2, [r3]
    2c24:	ldr	r3, [fp, #-20]	; 0xffffffec
    2c28:	mov	r0, r3
    2c2c:	sub	sp, fp, #8
    2c30:	ldr	r4, [sp]
    2c34:	ldr	fp, [sp, #4]
    2c38:	add	sp, sp, #8
    2c3c:	pop	{pc}		; (ldr pc, [sp], #4)

00002c40 <new_block>:
    2c40:	str	fp, [sp, #-8]!
    2c44:	str	lr, [sp, #4]
    2c48:	add	fp, sp, #4
    2c4c:	sub	sp, sp, #16
    2c50:	str	r0, [fp, #-16]
    2c54:	mov	r0, #208	; 0xd0
    2c58:	bl	2954 <newchunk>
    2c5c:	str	r0, [fp, #-8]
    2c60:	ldr	r3, [fp, #-8]
    2c64:	ldr	r2, [fp, #-16]
    2c68:	str	r2, [r3, #8]
    2c6c:	ldr	r3, [fp, #-8]
    2c70:	ldr	r2, [fp, #-8]
    2c74:	str	r2, [r3, #96]	; 0x60
    2c78:	ldr	r3, [fp, #-8]
    2c7c:	mov	r0, r3
    2c80:	sub	sp, fp, #4
    2c84:	ldr	fp, [sp]
    2c88:	add	sp, sp, #4
    2c8c:	pop	{pc}		; (ldr pc, [sp], #4)

00002c90 <new_stmt>:
    2c90:	str	fp, [sp, #-8]!
    2c94:	str	lr, [sp, #4]
    2c98:	add	fp, sp, #4
    2c9c:	sub	sp, sp, #16
    2ca0:	str	r0, [fp, #-16]
    2ca4:	mov	r0, #20
    2ca8:	bl	2954 <newchunk>
    2cac:	str	r0, [fp, #-8]
    2cb0:	ldr	r3, [fp, #-8]
    2cb4:	ldr	r2, [fp, #-16]
    2cb8:	str	r2, [r3]
    2cbc:	ldr	r3, [fp, #-8]
    2cc0:	mov	r0, r3
    2cc4:	sub	sp, fp, #4
    2cc8:	ldr	fp, [sp]
    2ccc:	add	sp, sp, #4
    2cd0:	pop	{pc}		; (ldr pc, [sp], #4)

00002cd4 <gen_retblk>:
    2cd4:	str	fp, [sp, #-8]!
    2cd8:	str	lr, [sp, #4]
    2cdc:	add	fp, sp, #4
    2ce0:	sub	sp, sp, #16
    2ce4:	str	r0, [fp, #-16]
    2ce8:	mov	r0, #6
    2cec:	bl	2c40 <new_block>
    2cf0:	str	r0, [fp, #-8]
    2cf4:	ldr	r3, [fp, #-8]
    2cf8:	ldr	r2, [fp, #-16]
    2cfc:	str	r2, [r3, #20]
    2d00:	ldr	r3, [fp, #-8]
    2d04:	mov	r0, r3
    2d08:	sub	sp, fp, #4
    2d0c:	ldr	fp, [sp]
    2d10:	add	sp, sp, #4
    2d14:	pop	{pc}		; (ldr pc, [sp], #4)

00002d18 <syntax>:
    2d18:	str	fp, [sp, #-8]!
    2d1c:	str	lr, [sp, #4]
    2d20:	add	fp, sp, #4
    2d24:	ldr	r3, [pc, #8]	; 2d34 <syntax+0x1c>
    2d28:	add	r3, pc, r3
    2d2c:	mov	r0, r3
    2d30:	bl	2904 <sf_bpf_error>
    2d34:	.word	0x00019d50

00002d38 <sfbpf_compile>:
    2d38:	str	fp, [sp, #-8]!
    2d3c:	str	lr, [sp, #4]
    2d40:	add	fp, sp, #4
    2d44:	sub	sp, sp, #32
    2d48:	str	r0, [fp, #-16]
    2d4c:	str	r1, [fp, #-20]	; 0xffffffec
    2d50:	str	r2, [fp, #-24]	; 0xffffffe8
    2d54:	str	r3, [fp, #-28]	; 0xffffffe4
    2d58:	ldr	r1, [pc, #612]	; 2fc4 <sfbpf_compile+0x28c>
    2d5c:	add	r1, pc, r1
    2d60:	str	r1, [fp, #-32]	; 0xffffffe0
    2d64:	ldr	r3, [fp, #-28]	; 0xffffffe4
    2d68:	str	r3, [fp, #-8]
    2d6c:	ldr	r3, [pc, #596]	; 2fc8 <sfbpf_compile+0x290>
    2d70:	ldr	r3, [r1, r3]
    2d74:	mov	r2, #0
    2d78:	str	r2, [r3]
    2d7c:	ldr	r3, [pc, #584]	; 2fcc <sfbpf_compile+0x294>
    2d80:	ldr	r3, [r1, r3]
    2d84:	mov	r2, #0
    2d88:	str	r2, [r3]
    2d8c:	ldr	r3, [pc, #572]	; 2fd0 <sfbpf_compile+0x298>
    2d90:	add	r3, pc, r3
    2d94:	mov	r2, #0
    2d98:	str	r2, [r3]
    2d9c:	bl	e09c <init_regs>
    2da0:	ldr	r3, [pc, #556]	; 2fd4 <sfbpf_compile+0x29c>
    2da4:	add	r3, pc, r3
    2da8:	mov	r0, r3
    2dac:	bl	db8 <_setjmp@plt>
    2db0:	mov	r3, r0
    2db4:	cmp	r3, #0
    2db8:	beq	2e04 <sfbpf_compile+0xcc>
    2dbc:	ldr	r3, [pc, #532]	; 2fd8 <sfbpf_compile+0x2a0>
    2dc0:	add	r3, pc, r3
    2dc4:	ldr	r3, [r3]
    2dc8:	cmp	r3, #0
    2dcc:	beq	2df4 <sfbpf_compile+0xbc>
    2dd0:	ldr	r3, [pc, #516]	; 2fdc <sfbpf_compile+0x2a4>
    2dd4:	add	r3, pc, r3
    2dd8:	ldr	r3, [r3]
    2ddc:	mov	r0, r3
    2de0:	bl	f2c <freeaddrinfo@plt>
    2de4:	ldr	r3, [pc, #500]	; 2fe0 <sfbpf_compile+0x2a8>
    2de8:	add	r3, pc, r3
    2dec:	mov	r2, #0
    2df0:	str	r2, [r3]
    2df4:	bl	1c56c <sf_lex_cleanup>
    2df8:	bl	2aec <freechunks>
    2dfc:	mvn	r3, #0
    2e00:	b	2fb0 <sfbpf_compile+0x278>
    2e04:	ldr	r3, [pc, #472]	; 2fe4 <sfbpf_compile+0x2ac>
    2e08:	add	r3, pc, r3
    2e0c:	ldr	r2, [fp, #8]
    2e10:	str	r2, [r3]
    2e14:	ldr	r3, [pc, #460]	; 2fe8 <sfbpf_compile+0x2b0>
    2e18:	add	r3, pc, r3
    2e1c:	ldr	r2, [fp, #-16]
    2e20:	str	r2, [r3]
    2e24:	ldr	r3, [pc, #448]	; 2fec <sfbpf_compile+0x2b4>
    2e28:	add	r3, pc, r3
    2e2c:	ldr	r3, [r3]
    2e30:	cmp	r3, #0
    2e34:	bne	2e60 <sfbpf_compile+0x128>
    2e38:	ldr	r3, [pc, #432]	; 2ff0 <sfbpf_compile+0x2b8>
    2e3c:	add	r3, pc, r3
    2e40:	mov	r2, r3
    2e44:	mov	r1, #256	; 0x100
    2e48:	ldr	r3, [pc, #420]	; 2ff4 <sfbpf_compile+0x2bc>
    2e4c:	add	r3, pc, r3
    2e50:	mov	r0, r3
    2e54:	bl	eb4 <snprintf@plt>
    2e58:	mvn	r3, #0
    2e5c:	b	2fb0 <sfbpf_compile+0x278>
    2e60:	ldr	r3, [fp, #-8]
    2e64:	cmp	r3, #0
    2e68:	beq	2e74 <sfbpf_compile+0x13c>
    2e6c:	ldr	r3, [fp, #-8]
    2e70:	b	2e7c <sfbpf_compile+0x144>
    2e74:	ldr	r3, [pc, #380]	; 2ff8 <sfbpf_compile+0x2c0>
    2e78:	add	r3, pc, r3
    2e7c:	mov	r0, r3
    2e80:	bl	1c528 <sf_lex_init>
    2e84:	ldr	r0, [fp, #-20]	; 0xffffffec
    2e88:	bl	3898 <init_linktype>
    2e8c:	bl	16a6c <sfbpf_parse>
    2e90:	ldr	r3, [pc, #308]	; 2fcc <sfbpf_compile+0x294>
    2e94:	ldr	r2, [fp, #-32]	; 0xffffffe0
    2e98:	ldr	r3, [r2, r3]
    2e9c:	ldr	r3, [r3]
    2ea0:	cmp	r3, #0
    2ea4:	beq	2eac <sfbpf_compile+0x174>
    2ea8:	bl	2d18 <syntax>
    2eac:	ldr	r3, [pc, #328]	; 2ffc <sfbpf_compile+0x2c4>
    2eb0:	add	r3, pc, r3
    2eb4:	ldr	r3, [r3]
    2eb8:	cmp	r3, #0
    2ebc:	bne	2ee4 <sfbpf_compile+0x1ac>
    2ec0:	ldr	r3, [pc, #312]	; 3000 <sfbpf_compile+0x2c8>
    2ec4:	add	r3, pc, r3
    2ec8:	ldr	r3, [r3]
    2ecc:	mov	r0, r3
    2ed0:	bl	2cd4 <gen_retblk>
    2ed4:	mov	r2, r0
    2ed8:	ldr	r3, [pc, #292]	; 3004 <sfbpf_compile+0x2cc>
    2edc:	add	r3, pc, r3
    2ee0:	str	r2, [r3]
    2ee4:	ldr	r3, [fp, #4]
    2ee8:	cmp	r3, #0
    2eec:	beq	2f6c <sfbpf_compile+0x234>
    2ef0:	ldr	r3, [pc, #208]	; 2fc8 <sfbpf_compile+0x290>
    2ef4:	ldr	r2, [fp, #-32]	; 0xffffffe0
    2ef8:	ldr	r3, [r2, r3]
    2efc:	ldr	r3, [r3]
    2f00:	cmp	r3, #0
    2f04:	bne	2f6c <sfbpf_compile+0x234>
    2f08:	ldr	r3, [pc, #248]	; 3008 <sfbpf_compile+0x2d0>
    2f0c:	add	r3, pc, r3
    2f10:	mov	r0, r3
    2f14:	bl	14c6c <sf_bpf_optimize>
    2f18:	ldr	r3, [pc, #236]	; 300c <sfbpf_compile+0x2d4>
    2f1c:	add	r3, pc, r3
    2f20:	ldr	r3, [r3]
    2f24:	cmp	r3, #0
    2f28:	beq	2f5c <sfbpf_compile+0x224>
    2f2c:	ldr	r3, [pc, #220]	; 3010 <sfbpf_compile+0x2d8>
    2f30:	add	r3, pc, r3
    2f34:	ldr	r3, [r3]
    2f38:	ldr	r3, [r3, #8]
    2f3c:	cmp	r3, #6
    2f40:	bne	2f6c <sfbpf_compile+0x234>
    2f44:	ldr	r3, [pc, #200]	; 3014 <sfbpf_compile+0x2dc>
    2f48:	add	r3, pc, r3
    2f4c:	ldr	r3, [r3]
    2f50:	ldr	r3, [r3, #20]
    2f54:	cmp	r3, #0
    2f58:	bne	2f6c <sfbpf_compile+0x234>
    2f5c:	ldr	r3, [pc, #180]	; 3018 <sfbpf_compile+0x2e0>
    2f60:	add	r3, pc, r3
    2f64:	mov	r0, r3
    2f68:	bl	2904 <sf_bpf_error>
    2f6c:	ldr	r3, [pc, #168]	; 301c <sfbpf_compile+0x2e4>
    2f70:	add	r3, pc, r3
    2f74:	ldr	r3, [r3]
    2f78:	sub	r2, fp, #12
    2f7c:	mov	r1, r2
    2f80:	mov	r0, r3
    2f84:	bl	16328 <sf_icode_to_fcode>
    2f88:	mov	r2, r0
    2f8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2f90:	str	r2, [r3, #4]
    2f94:	ldr	r3, [fp, #-12]
    2f98:	mov	r2, r3
    2f9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2fa0:	str	r2, [r3]
    2fa4:	bl	1c56c <sf_lex_cleanup>
    2fa8:	bl	2aec <freechunks>
    2fac:	mov	r3, #0
    2fb0:	mov	r0, r3
    2fb4:	sub	sp, fp, #4
    2fb8:	ldr	fp, [sp]
    2fbc:	add	sp, sp, #4
    2fc0:	pop	{pc}		; (ldr pc, [sp], #4)
    2fc4:	.word	0x0003729c
    2fc8:	.word	0x0000010c
    2fcc:	.word	0x000000e4
    2fd0:	.word	0x00037874
    2fd4:	.word	0x000375d4
    2fd8:	.word	0x00037848
    2fdc:	.word	0x00037834
    2fe0:	.word	0x00037820
    2fe4:	.word	0x00037888
    2fe8:	.word	0x0003787c
    2fec:	.word	0x0003786c
    2ff0:	.word	0x00019c60
    2ff4:	.word	0x000376b4
    2ff8:	.word	0x00019c48
    2ffc:	.word	0x00037754
    3000:	.word	0x000377d0
    3004:	.word	0x00037728
    3008:	.word	0x000376f8
    300c:	.word	0x000376e8
    3010:	.word	0x000376d4
    3014:	.word	0x000376bc
    3018:	.word	0x00019b64
    301c:	.word	0x00037694

00003020 <sfbpf_freecode>:
    3020:	str	fp, [sp, #-8]!
    3024:	str	lr, [sp, #4]
    3028:	add	fp, sp, #4
    302c:	sub	sp, sp, #8
    3030:	str	r0, [fp, #-8]
    3034:	ldr	r3, [fp, #-8]
    3038:	mov	r2, #0
    303c:	str	r2, [r3]
    3040:	ldr	r3, [fp, #-8]
    3044:	ldr	r3, [r3, #4]
    3048:	cmp	r3, #0
    304c:	beq	306c <sfbpf_freecode+0x4c>
    3050:	ldr	r3, [fp, #-8]
    3054:	ldr	r3, [r3, #4]
    3058:	mov	r0, r3
    305c:	bl	dc4 <free@plt>
    3060:	ldr	r3, [fp, #-8]
    3064:	mov	r2, #0
    3068:	str	r2, [r3, #4]
    306c:	nop	{0}
    3070:	sub	sp, fp, #4
    3074:	ldr	fp, [sp]
    3078:	add	sp, sp, #4
    307c:	pop	{pc}		; (ldr pc, [sp], #4)

00003080 <backpatch>:
    3080:	push	{fp}		; (str fp, [sp, #-4]!)
    3084:	add	fp, sp, #0
    3088:	sub	sp, sp, #20
    308c:	str	r0, [fp, #-16]
    3090:	str	r1, [fp, #-20]	; 0xffffffec
    3094:	b	30e4 <backpatch+0x64>
    3098:	ldr	r3, [fp, #-16]
    309c:	ldr	r3, [r3, #44]	; 0x2c
    30a0:	cmp	r3, #0
    30a4:	bne	30c4 <backpatch+0x44>
    30a8:	ldr	r3, [fp, #-16]
    30ac:	ldr	r3, [r3, #60]	; 0x3c
    30b0:	str	r3, [fp, #-8]
    30b4:	ldr	r3, [fp, #-16]
    30b8:	ldr	r2, [fp, #-20]	; 0xffffffec
    30bc:	str	r2, [r3, #60]	; 0x3c
    30c0:	b	30dc <backpatch+0x5c>
    30c4:	ldr	r3, [fp, #-16]
    30c8:	ldr	r3, [r3, #84]	; 0x54
    30cc:	str	r3, [fp, #-8]
    30d0:	ldr	r3, [fp, #-16]
    30d4:	ldr	r2, [fp, #-20]	; 0xffffffec
    30d8:	str	r2, [r3, #84]	; 0x54
    30dc:	ldr	r3, [fp, #-8]
    30e0:	str	r3, [fp, #-16]
    30e4:	ldr	r3, [fp, #-16]
    30e8:	cmp	r3, #0
    30ec:	bne	3098 <backpatch+0x18>
    30f0:	nop	{0}
    30f4:	add	sp, fp, #0
    30f8:	pop	{fp}		; (ldr fp, [sp], #4)
    30fc:	bx	lr

00003100 <merge>:
    3100:	str	r4, [sp, #-8]!
    3104:	str	fp, [sp, #4]
    3108:	add	fp, sp, #4
    310c:	sub	sp, sp, #8
    3110:	str	r0, [fp, #-8]
    3114:	str	r1, [fp, #-12]
    3118:	sub	r4, fp, #8
    311c:	b	3148 <merge+0x48>
    3120:	ldr	r3, [r4]
    3124:	ldr	r3, [r3, #44]	; 0x2c
    3128:	cmp	r3, #0
    312c:	bne	313c <merge+0x3c>
    3130:	ldr	r3, [r4]
    3134:	add	r3, r3, #60	; 0x3c
    3138:	b	3144 <merge+0x44>
    313c:	ldr	r3, [r4]
    3140:	add	r3, r3, #84	; 0x54
    3144:	mov	r4, r3
    3148:	ldr	r3, [r4]
    314c:	cmp	r3, #0
    3150:	bne	3120 <merge+0x20>
    3154:	ldr	r3, [fp, #-12]
    3158:	str	r3, [r4]
    315c:	nop	{0}
    3160:	sub	sp, fp, #4
    3164:	ldr	r4, [sp]
    3168:	ldr	fp, [sp, #4]
    316c:	add	sp, sp, #8
    3170:	bx	lr

00003174 <sf_finish_parse>:
    3174:	str	fp, [sp, #-8]!
    3178:	str	lr, [sp, #4]
    317c:	add	fp, sp, #4
    3180:	sub	sp, sp, #16
    3184:	str	r0, [fp, #-16]
    3188:	ldr	r3, [fp, #-16]
    318c:	ldr	r3, [r3, #96]	; 0x60
    3190:	mov	r0, r3
    3194:	bl	67dc <insert_compute_vloffsets>
    3198:	bl	690c <gen_ppi_dlt_check>
    319c:	str	r0, [fp, #-8]
    31a0:	ldr	r3, [fp, #-8]
    31a4:	cmp	r3, #0
    31a8:	beq	31b8 <sf_finish_parse+0x44>
    31ac:	ldr	r1, [fp, #-16]
    31b0:	ldr	r0, [fp, #-8]
    31b4:	bl	3248 <sf_gen_and>
    31b8:	ldr	r3, [pc, #128]	; 3240 <sf_finish_parse+0xcc>
    31bc:	add	r3, pc, r3
    31c0:	ldr	r3, [r3]
    31c4:	mov	r0, r3
    31c8:	bl	2cd4 <gen_retblk>
    31cc:	mov	r3, r0
    31d0:	mov	r1, r3
    31d4:	ldr	r0, [fp, #-16]
    31d8:	bl	3080 <backpatch>
    31dc:	ldr	r3, [fp, #-16]
    31e0:	ldr	r3, [r3, #44]	; 0x2c
    31e4:	cmp	r3, #0
    31e8:	moveq	r3, #1
    31ec:	movne	r3, #0
    31f0:	uxtb	r3, r3
    31f4:	mov	r2, r3
    31f8:	ldr	r3, [fp, #-16]
    31fc:	str	r2, [r3, #44]	; 0x2c
    3200:	mov	r0, #0
    3204:	bl	2cd4 <gen_retblk>
    3208:	mov	r3, r0
    320c:	mov	r1, r3
    3210:	ldr	r0, [fp, #-16]
    3214:	bl	3080 <backpatch>
    3218:	ldr	r3, [fp, #-16]
    321c:	ldr	r2, [r3, #96]	; 0x60
    3220:	ldr	r3, [pc, #28]	; 3244 <sf_finish_parse+0xd0>
    3224:	add	r3, pc, r3
    3228:	str	r2, [r3]
    322c:	nop	{0}
    3230:	sub	sp, fp, #4
    3234:	ldr	fp, [sp]
    3238:	add	sp, sp, #4
    323c:	pop	{pc}		; (ldr pc, [sp], #4)
    3240:	.word	0x000374d8
    3244:	.word	0x000373e0

00003248 <sf_gen_and>:
    3248:	str	fp, [sp, #-8]!
    324c:	str	lr, [sp, #4]
    3250:	add	fp, sp, #4
    3254:	sub	sp, sp, #8
    3258:	str	r0, [fp, #-8]
    325c:	str	r1, [fp, #-12]
    3260:	ldr	r3, [fp, #-12]
    3264:	ldr	r3, [r3, #96]	; 0x60
    3268:	mov	r1, r3
    326c:	ldr	r0, [fp, #-8]
    3270:	bl	3080 <backpatch>
    3274:	ldr	r3, [fp, #-8]
    3278:	ldr	r3, [r3, #44]	; 0x2c
    327c:	cmp	r3, #0
    3280:	moveq	r3, #1
    3284:	movne	r3, #0
    3288:	uxtb	r3, r3
    328c:	mov	r2, r3
    3290:	ldr	r3, [fp, #-8]
    3294:	str	r2, [r3, #44]	; 0x2c
    3298:	ldr	r3, [fp, #-12]
    329c:	ldr	r3, [r3, #44]	; 0x2c
    32a0:	cmp	r3, #0
    32a4:	moveq	r3, #1
    32a8:	movne	r3, #0
    32ac:	uxtb	r3, r3
    32b0:	mov	r2, r3
    32b4:	ldr	r3, [fp, #-12]
    32b8:	str	r2, [r3, #44]	; 0x2c
    32bc:	ldr	r1, [fp, #-8]
    32c0:	ldr	r0, [fp, #-12]
    32c4:	bl	3100 <merge>
    32c8:	ldr	r3, [fp, #-12]
    32cc:	ldr	r3, [r3, #44]	; 0x2c
    32d0:	cmp	r3, #0
    32d4:	moveq	r3, #1
    32d8:	movne	r3, #0
    32dc:	uxtb	r3, r3
    32e0:	mov	r2, r3
    32e4:	ldr	r3, [fp, #-12]
    32e8:	str	r2, [r3, #44]	; 0x2c
    32ec:	ldr	r3, [fp, #-8]
    32f0:	ldr	r2, [r3, #96]	; 0x60
    32f4:	ldr	r3, [fp, #-12]
    32f8:	str	r2, [r3, #96]	; 0x60
    32fc:	nop	{0}
    3300:	sub	sp, fp, #4
    3304:	ldr	fp, [sp]
    3308:	add	sp, sp, #4
    330c:	pop	{pc}		; (ldr pc, [sp], #4)

00003310 <sf_gen_or>:
    3310:	str	fp, [sp, #-8]!
    3314:	str	lr, [sp, #4]
    3318:	add	fp, sp, #4
    331c:	sub	sp, sp, #8
    3320:	str	r0, [fp, #-8]
    3324:	str	r1, [fp, #-12]
    3328:	ldr	r3, [fp, #-8]
    332c:	ldr	r3, [r3, #44]	; 0x2c
    3330:	cmp	r3, #0
    3334:	moveq	r3, #1
    3338:	movne	r3, #0
    333c:	uxtb	r3, r3
    3340:	mov	r2, r3
    3344:	ldr	r3, [fp, #-8]
    3348:	str	r2, [r3, #44]	; 0x2c
    334c:	ldr	r3, [fp, #-12]
    3350:	ldr	r3, [r3, #96]	; 0x60
    3354:	mov	r1, r3
    3358:	ldr	r0, [fp, #-8]
    335c:	bl	3080 <backpatch>
    3360:	ldr	r3, [fp, #-8]
    3364:	ldr	r3, [r3, #44]	; 0x2c
    3368:	cmp	r3, #0
    336c:	moveq	r3, #1
    3370:	movne	r3, #0
    3374:	uxtb	r3, r3
    3378:	mov	r2, r3
    337c:	ldr	r3, [fp, #-8]
    3380:	str	r2, [r3, #44]	; 0x2c
    3384:	ldr	r1, [fp, #-8]
    3388:	ldr	r0, [fp, #-12]
    338c:	bl	3100 <merge>
    3390:	ldr	r3, [fp, #-8]
    3394:	ldr	r2, [r3, #96]	; 0x60
    3398:	ldr	r3, [fp, #-12]
    339c:	str	r2, [r3, #96]	; 0x60
    33a0:	nop	{0}
    33a4:	sub	sp, fp, #4
    33a8:	ldr	fp, [sp]
    33ac:	add	sp, sp, #4
    33b0:	pop	{pc}		; (ldr pc, [sp], #4)

000033b4 <sf_gen_not>:
    33b4:	push	{fp}		; (str fp, [sp, #-4]!)
    33b8:	add	fp, sp, #0
    33bc:	sub	sp, sp, #12
    33c0:	str	r0, [fp, #-8]
    33c4:	ldr	r3, [fp, #-8]
    33c8:	ldr	r3, [r3, #44]	; 0x2c
    33cc:	cmp	r3, #0
    33d0:	moveq	r3, #1
    33d4:	movne	r3, #0
    33d8:	uxtb	r3, r3
    33dc:	mov	r2, r3
    33e0:	ldr	r3, [fp, #-8]
    33e4:	str	r2, [r3, #44]	; 0x2c
    33e8:	nop	{0}
    33ec:	add	sp, fp, #0
    33f0:	pop	{fp}		; (ldr fp, [sp], #4)
    33f4:	bx	lr

000033f8 <gen_cmp>:
    33f8:	str	fp, [sp, #-8]!
    33fc:	str	lr, [sp, #4]
    3400:	add	fp, sp, #4
    3404:	sub	sp, sp, #32
    3408:	str	r0, [fp, #-8]
    340c:	str	r1, [fp, #-12]
    3410:	str	r2, [fp, #-16]
    3414:	str	r3, [fp, #-20]	; 0xffffffec
    3418:	ldr	r3, [fp, #-20]	; 0xffffffec
    341c:	str	r3, [sp, #8]
    3420:	mov	r3, #0
    3424:	str	r3, [sp, #4]
    3428:	mov	r3, #16
    342c:	str	r3, [sp]
    3430:	mvn	r3, #0
    3434:	ldr	r2, [fp, #-16]
    3438:	ldr	r1, [fp, #-12]
    343c:	ldr	r0, [fp, #-8]
    3440:	bl	37c4 <gen_ncmp>
    3444:	mov	r3, r0
    3448:	mov	r0, r3
    344c:	sub	sp, fp, #4
    3450:	ldr	fp, [sp]
    3454:	add	sp, sp, #4
    3458:	pop	{pc}		; (ldr pc, [sp], #4)

0000345c <gen_cmp_gt>:
    345c:	str	fp, [sp, #-8]!
    3460:	str	lr, [sp, #4]
    3464:	add	fp, sp, #4
    3468:	sub	sp, sp, #32
    346c:	str	r0, [fp, #-8]
    3470:	str	r1, [fp, #-12]
    3474:	str	r2, [fp, #-16]
    3478:	str	r3, [fp, #-20]	; 0xffffffec
    347c:	ldr	r3, [fp, #-20]	; 0xffffffec
    3480:	str	r3, [sp, #8]
    3484:	mov	r3, #0
    3488:	str	r3, [sp, #4]
    348c:	mov	r3, #32
    3490:	str	r3, [sp]
    3494:	mvn	r3, #0
    3498:	ldr	r2, [fp, #-16]
    349c:	ldr	r1, [fp, #-12]
    34a0:	ldr	r0, [fp, #-8]
    34a4:	bl	37c4 <gen_ncmp>
    34a8:	mov	r3, r0
    34ac:	mov	r0, r3
    34b0:	sub	sp, fp, #4
    34b4:	ldr	fp, [sp]
    34b8:	add	sp, sp, #4
    34bc:	pop	{pc}		; (ldr pc, [sp], #4)

000034c0 <gen_cmp_ge>:
    34c0:	str	fp, [sp, #-8]!
    34c4:	str	lr, [sp, #4]
    34c8:	add	fp, sp, #4
    34cc:	sub	sp, sp, #32
    34d0:	str	r0, [fp, #-8]
    34d4:	str	r1, [fp, #-12]
    34d8:	str	r2, [fp, #-16]
    34dc:	str	r3, [fp, #-20]	; 0xffffffec
    34e0:	ldr	r3, [fp, #-20]	; 0xffffffec
    34e4:	str	r3, [sp, #8]
    34e8:	mov	r3, #0
    34ec:	str	r3, [sp, #4]
    34f0:	mov	r3, #48	; 0x30
    34f4:	str	r3, [sp]
    34f8:	mvn	r3, #0
    34fc:	ldr	r2, [fp, #-16]
    3500:	ldr	r1, [fp, #-12]
    3504:	ldr	r0, [fp, #-8]
    3508:	bl	37c4 <gen_ncmp>
    350c:	mov	r3, r0
    3510:	mov	r0, r3
    3514:	sub	sp, fp, #4
    3518:	ldr	fp, [sp]
    351c:	add	sp, sp, #4
    3520:	pop	{pc}		; (ldr pc, [sp], #4)

00003524 <gen_cmp_lt>:
    3524:	str	fp, [sp, #-8]!
    3528:	str	lr, [sp, #4]
    352c:	add	fp, sp, #4
    3530:	sub	sp, sp, #32
    3534:	str	r0, [fp, #-8]
    3538:	str	r1, [fp, #-12]
    353c:	str	r2, [fp, #-16]
    3540:	str	r3, [fp, #-20]	; 0xffffffec
    3544:	ldr	r3, [fp, #-20]	; 0xffffffec
    3548:	str	r3, [sp, #8]
    354c:	mov	r3, #1
    3550:	str	r3, [sp, #4]
    3554:	mov	r3, #48	; 0x30
    3558:	str	r3, [sp]
    355c:	mvn	r3, #0
    3560:	ldr	r2, [fp, #-16]
    3564:	ldr	r1, [fp, #-12]
    3568:	ldr	r0, [fp, #-8]
    356c:	bl	37c4 <gen_ncmp>
    3570:	mov	r3, r0
    3574:	mov	r0, r3
    3578:	sub	sp, fp, #4
    357c:	ldr	fp, [sp]
    3580:	add	sp, sp, #4
    3584:	pop	{pc}		; (ldr pc, [sp], #4)

00003588 <gen_cmp_le>:
    3588:	str	fp, [sp, #-8]!
    358c:	str	lr, [sp, #4]
    3590:	add	fp, sp, #4
    3594:	sub	sp, sp, #32
    3598:	str	r0, [fp, #-8]
    359c:	str	r1, [fp, #-12]
    35a0:	str	r2, [fp, #-16]
    35a4:	str	r3, [fp, #-20]	; 0xffffffec
    35a8:	ldr	r3, [fp, #-20]	; 0xffffffec
    35ac:	str	r3, [sp, #8]
    35b0:	mov	r3, #1
    35b4:	str	r3, [sp, #4]
    35b8:	mov	r3, #32
    35bc:	str	r3, [sp]
    35c0:	mvn	r3, #0
    35c4:	ldr	r2, [fp, #-16]
    35c8:	ldr	r1, [fp, #-12]
    35cc:	ldr	r0, [fp, #-8]
    35d0:	bl	37c4 <gen_ncmp>
    35d4:	mov	r3, r0
    35d8:	mov	r0, r3
    35dc:	sub	sp, fp, #4
    35e0:	ldr	fp, [sp]
    35e4:	add	sp, sp, #4
    35e8:	pop	{pc}		; (ldr pc, [sp], #4)

000035ec <gen_mcmp>:
    35ec:	str	fp, [sp, #-8]!
    35f0:	str	lr, [sp, #4]
    35f4:	add	fp, sp, #4
    35f8:	sub	sp, sp, #32
    35fc:	str	r0, [fp, #-8]
    3600:	str	r1, [fp, #-12]
    3604:	str	r2, [fp, #-16]
    3608:	str	r3, [fp, #-20]	; 0xffffffec
    360c:	ldr	r3, [fp, #-20]	; 0xffffffec
    3610:	str	r3, [sp, #8]
    3614:	mov	r3, #0
    3618:	str	r3, [sp, #4]
    361c:	mov	r3, #16
    3620:	str	r3, [sp]
    3624:	ldr	r3, [fp, #4]
    3628:	ldr	r2, [fp, #-16]
    362c:	ldr	r1, [fp, #-12]
    3630:	ldr	r0, [fp, #-8]
    3634:	bl	37c4 <gen_ncmp>
    3638:	mov	r3, r0
    363c:	mov	r0, r3
    3640:	sub	sp, fp, #4
    3644:	ldr	fp, [sp]
    3648:	add	sp, sp, #4
    364c:	pop	{pc}		; (ldr pc, [sp], #4)

00003650 <gen_bcmp>:
    3650:	strd	r4, [sp, #-28]!	; 0xffffffe4
    3654:	strd	r6, [sp, #8]
    3658:	str	r8, [sp, #16]
    365c:	str	fp, [sp, #20]
    3660:	str	lr, [sp, #24]
    3664:	add	fp, sp, #24
    3668:	sub	sp, sp, #20
    366c:	str	r0, [fp, #-40]	; 0xffffffd8
    3670:	mov	r8, r1
    3674:	mov	r4, r2
    3678:	mov	r7, r3
    367c:	mov	r5, #0
    3680:	b	36fc <gen_bcmp+0xac>
    3684:	sub	r3, r4, #4
    3688:	add	r6, r7, r3
    368c:	ldrb	r3, [r6]
    3690:	lsl	r2, r3, #24
    3694:	add	r3, r6, #1
    3698:	ldrb	r3, [r3]
    369c:	lsl	r3, r3, #16
    36a0:	orr	r2, r2, r3
    36a4:	add	r3, r6, #2
    36a8:	ldrb	r3, [r3]
    36ac:	lsl	r3, r3, #8
    36b0:	orr	r3, r2, r3
    36b4:	add	r2, r6, #3
    36b8:	ldrb	r2, [r2]
    36bc:	orr	r3, r3, r2
    36c0:	str	r3, [fp, #-32]	; 0xffffffe0
    36c4:	add	r3, r8, r4
    36c8:	sub	r1, r3, #4
    36cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    36d0:	mov	r2, #0
    36d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    36d8:	bl	33f8 <gen_cmp>
    36dc:	mov	r6, r0
    36e0:	cmp	r5, #0
    36e4:	beq	36f4 <gen_bcmp+0xa4>
    36e8:	mov	r1, r6
    36ec:	mov	r0, r5
    36f0:	bl	3248 <sf_gen_and>
    36f4:	mov	r5, r6
    36f8:	sub	r4, r4, #4
    36fc:	cmp	r4, #3
    3700:	bhi	3684 <gen_bcmp+0x34>
    3704:	b	3760 <gen_bcmp+0x110>
    3708:	sub	r3, r4, #2
    370c:	add	r6, r7, r3
    3710:	ldrb	r3, [r6]
    3714:	lsl	r3, r3, #8
    3718:	add	r2, r6, #1
    371c:	ldrb	r2, [r2]
    3720:	orr	r3, r3, r2
    3724:	str	r3, [fp, #-36]	; 0xffffffdc
    3728:	add	r3, r8, r4
    372c:	sub	r1, r3, #2
    3730:	ldr	r3, [fp, #-36]	; 0xffffffdc
    3734:	mov	r2, #8
    3738:	ldr	r0, [fp, #-40]	; 0xffffffd8
    373c:	bl	33f8 <gen_cmp>
    3740:	mov	r6, r0
    3744:	cmp	r5, #0
    3748:	beq	3758 <gen_bcmp+0x108>
    374c:	mov	r1, r6
    3750:	mov	r0, r5
    3754:	bl	3248 <sf_gen_and>
    3758:	mov	r5, r6
    375c:	sub	r4, r4, #2
    3760:	cmp	r4, #1
    3764:	bhi	3708 <gen_bcmp+0xb8>
    3768:	cmp	r4, #0
    376c:	beq	37a0 <gen_bcmp+0x150>
    3770:	ldrb	r3, [r7]
    3774:	mov	r2, #16
    3778:	mov	r1, r8
    377c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3780:	bl	33f8 <gen_cmp>
    3784:	mov	r6, r0
    3788:	cmp	r5, #0
    378c:	beq	379c <gen_bcmp+0x14c>
    3790:	mov	r1, r6
    3794:	mov	r0, r5
    3798:	bl	3248 <sf_gen_and>
    379c:	mov	r5, r6
    37a0:	mov	r3, r5
    37a4:	mov	r0, r3
    37a8:	sub	sp, fp, #24
    37ac:	ldrd	r4, [sp]
    37b0:	ldrd	r6, [sp, #8]
    37b4:	ldr	r8, [sp, #16]
    37b8:	ldr	fp, [sp, #20]
    37bc:	add	sp, sp, #24
    37c0:	pop	{pc}		; (ldr pc, [sp], #4)

000037c4 <gen_ncmp>:
    37c4:	str	fp, [sp, #-8]!
    37c8:	str	lr, [sp, #4]
    37cc:	add	fp, sp, #4
    37d0:	sub	sp, sp, #32
    37d4:	str	r0, [fp, #-24]	; 0xffffffe8
    37d8:	str	r1, [fp, #-28]	; 0xffffffe4
    37dc:	str	r2, [fp, #-32]	; 0xffffffe0
    37e0:	str	r3, [fp, #-36]	; 0xffffffdc
    37e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
    37e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    37ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
    37f0:	bl	54fc <gen_load_a>
    37f4:	str	r0, [fp, #-8]
    37f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    37fc:	cmn	r3, #1
    3800:	beq	3828 <gen_ncmp+0x64>
    3804:	mov	r0, #84	; 0x54
    3808:	bl	2c90 <new_stmt>
    380c:	str	r0, [fp, #-12]
    3810:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3814:	ldr	r3, [fp, #-12]
    3818:	str	r2, [r3, #12]
    381c:	ldr	r1, [fp, #-12]
    3820:	ldr	r0, [fp, #-8]
    3824:	bl	d608 <sf_append>
    3828:	ldr	r3, [fp, #4]
    382c:	orr	r3, r3, #5
    3830:	mov	r0, r3
    3834:	bl	2c40 <new_block>
    3838:	str	r0, [fp, #-16]
    383c:	ldr	r3, [fp, #-16]
    3840:	ldr	r2, [fp, #-8]
    3844:	str	r2, [r3, #4]
    3848:	ldr	r3, [fp, #-16]
    384c:	ldr	r2, [fp, #12]
    3850:	str	r2, [r3, #20]
    3854:	ldr	r3, [fp, #8]
    3858:	cmp	r3, #0
    385c:	beq	3880 <gen_ncmp+0xbc>
    3860:	ldr	r3, [fp, #4]
    3864:	cmp	r3, #32
    3868:	beq	3878 <gen_ncmp+0xb4>
    386c:	ldr	r3, [fp, #4]
    3870:	cmp	r3, #48	; 0x30
    3874:	bne	3880 <gen_ncmp+0xbc>
    3878:	ldr	r0, [fp, #-16]
    387c:	bl	33b4 <sf_gen_not>
    3880:	ldr	r3, [fp, #-16]
    3884:	mov	r0, r3
    3888:	sub	sp, fp, #4
    388c:	ldr	fp, [sp]
    3890:	add	sp, sp, #4
    3894:	pop	{pc}		; (ldr pc, [sp], #4)

00003898 <init_linktype>:
    3898:	str	fp, [sp, #-8]!
    389c:	str	lr, [sp, #4]
    38a0:	add	fp, sp, #4
    38a4:	sub	sp, sp, #8
    38a8:	str	r0, [fp, #-8]
    38ac:	ldr	r3, [pc, #4016]	; 4864 <init_linktype+0xfcc>
    38b0:	add	r3, pc, r3
    38b4:	ldr	r2, [fp, #-8]
    38b8:	str	r2, [r3]
    38bc:	ldr	r3, [pc, #4004]	; 4868 <init_linktype+0xfd0>
    38c0:	add	r3, pc, r3
    38c4:	mov	r2, #0
    38c8:	str	r2, [r3]
    38cc:	ldr	r3, [pc, #3992]	; 486c <init_linktype+0xfd4>
    38d0:	add	r3, pc, r3
    38d4:	mov	r2, #0
    38d8:	str	r2, [r3]
    38dc:	ldr	r3, [pc, #3980]	; 4870 <init_linktype+0xfd8>
    38e0:	add	r3, pc, r3
    38e4:	mov	r2, #0
    38e8:	str	r2, [r3]
    38ec:	ldr	r3, [pc, #3968]	; 4874 <init_linktype+0xfdc>
    38f0:	add	r3, pc, r3
    38f4:	mvn	r2, #0
    38f8:	str	r2, [r3]
    38fc:	ldr	r3, [pc, #3956]	; 4878 <init_linktype+0xfe0>
    3900:	add	r3, pc, r3
    3904:	mvn	r2, #0
    3908:	str	r2, [r3]
    390c:	ldr	r3, [pc, #3944]	; 487c <init_linktype+0xfe4>
    3910:	add	r3, pc, r3
    3914:	mvn	r2, #0
    3918:	str	r2, [r3]
    391c:	ldr	r3, [pc, #3932]	; 4880 <init_linktype+0xfe8>
    3920:	add	r3, pc, r3
    3924:	mvn	r2, #0
    3928:	str	r2, [r3]
    392c:	ldr	r3, [pc, #3920]	; 4884 <init_linktype+0xfec>
    3930:	add	r3, pc, r3
    3934:	mov	r2, #0
    3938:	str	r2, [r3]
    393c:	ldr	r3, [pc, #3908]	; 4888 <init_linktype+0xff0>
    3940:	add	r3, pc, r3
    3944:	mvn	r2, #0
    3948:	str	r2, [r3]
    394c:	ldr	r3, [pc, #3896]	; 488c <init_linktype+0xff4>
    3950:	add	r3, pc, r3
    3954:	mvn	r2, #0
    3958:	str	r2, [r3]
    395c:	ldr	r3, [pc, #3884]	; 4890 <init_linktype+0xff8>
    3960:	add	r3, pc, r3
    3964:	mvn	r2, #0
    3968:	str	r2, [r3]
    396c:	ldr	r3, [pc, #3872]	; 4894 <init_linktype+0xffc>
    3970:	add	r3, pc, r3
    3974:	mvn	r2, #0
    3978:	str	r2, [r3]
    397c:	ldr	r3, [pc, #3860]	; 4898 <init_linktype+0x1000>
    3980:	add	r3, pc, r3
    3984:	mvn	r2, #0
    3988:	str	r2, [r3]
    398c:	ldr	r3, [pc, #3848]	; 489c <init_linktype+0x1004>
    3990:	add	r3, pc, r3
    3994:	mov	r2, #0
    3998:	str	r2, [r3]
    399c:	ldr	r3, [pc, #3836]	; 48a0 <init_linktype+0x1008>
    39a0:	add	r3, pc, r3
    39a4:	mov	r2, #0
    39a8:	str	r2, [r3]
    39ac:	ldr	r3, [pc, #3824]	; 48a4 <init_linktype+0x100c>
    39b0:	add	r3, pc, r3
    39b4:	mov	r2, #0
    39b8:	str	r2, [r3]
    39bc:	ldr	r3, [pc, #3812]	; 48a8 <init_linktype+0x1010>
    39c0:	add	r3, pc, r3
    39c4:	mvn	r2, #0
    39c8:	str	r2, [r3]
    39cc:	ldr	r3, [pc, #3800]	; 48ac <init_linktype+0x1014>
    39d0:	add	r3, pc, r3
    39d4:	mvn	r2, #0
    39d8:	str	r2, [r3]
    39dc:	ldr	r3, [pc, #3788]	; 48b0 <init_linktype+0x1018>
    39e0:	add	r3, pc, r3
    39e4:	mov	r2, #0
    39e8:	str	r2, [r3]
    39ec:	ldr	r3, [pc, #3776]	; 48b4 <init_linktype+0x101c>
    39f0:	add	r3, pc, r3
    39f4:	mvn	r2, #0
    39f8:	str	r2, [r3]
    39fc:	ldr	r3, [pc, #3764]	; 48b8 <init_linktype+0x1020>
    3a00:	add	r3, pc, r3
    3a04:	mvn	r2, #0
    3a08:	str	r2, [r3]
    3a0c:	ldr	r3, [pc, #3752]	; 48bc <init_linktype+0x1024>
    3a10:	add	r3, pc, r3
    3a14:	ldr	r3, [r3]
    3a18:	cmp	r3, #229	; 0xe5
    3a1c:	addls	pc, pc, r3, lsl #2
    3a20:	b	5374 <init_linktype+0x1adc>
    3a24:	b	3f10 <init_linktype+0x678>
    3a28:	b	3e44 <init_linktype+0x5ac>
    3a2c:	b	5374 <init_linktype+0x1adc>
    3a30:	b	5374 <init_linktype+0x1adc>
    3a34:	b	5374 <init_linktype+0x1adc>
    3a38:	b	5374 <init_linktype+0x1adc>
    3a3c:	b	40a8 <init_linktype+0x810>
    3a40:	b	3dbc <init_linktype+0x524>
    3a44:	b	3e88 <init_linktype+0x5f0>
    3a48:	b	3f98 <init_linktype+0x700>
    3a4c:	b	4064 <init_linktype+0x7cc>
    3a50:	b	4194 <init_linktype+0x8fc>
    3a54:	b	428c <init_linktype+0x9f4>
    3a58:	b	5374 <init_linktype+0x1adc>
    3a5c:	b	5374 <init_linktype+0x1adc>
    3a60:	b	3ecc <init_linktype+0x634>
    3a64:	b	4020 <init_linktype+0x788>
    3a68:	b	5374 <init_linktype+0x1adc>
    3a6c:	b	5374 <init_linktype+0x1adc>
    3a70:	b	4194 <init_linktype+0x8fc>
    3a74:	b	5374 <init_linktype+0x1adc>
    3a78:	b	5374 <init_linktype+0x1adc>
    3a7c:	b	5374 <init_linktype+0x1adc>
    3a80:	b	5374 <init_linktype+0x1adc>
    3a84:	b	5374 <init_linktype+0x1adc>
    3a88:	b	5374 <init_linktype+0x1adc>
    3a8c:	b	5374 <init_linktype+0x1adc>
    3a90:	b	5374 <init_linktype+0x1adc>
    3a94:	b	5374 <init_linktype+0x1adc>
    3a98:	b	5374 <init_linktype+0x1adc>
    3a9c:	b	5374 <init_linktype+0x1adc>
    3aa0:	b	5374 <init_linktype+0x1adc>
    3aa4:	b	5374 <init_linktype+0x1adc>
    3aa8:	b	5374 <init_linktype+0x1adc>
    3aac:	b	5374 <init_linktype+0x1adc>
    3ab0:	b	5374 <init_linktype+0x1adc>
    3ab4:	b	5374 <init_linktype+0x1adc>
    3ab8:	b	5374 <init_linktype+0x1adc>
    3abc:	b	5374 <init_linktype+0x1adc>
    3ac0:	b	5374 <init_linktype+0x1adc>
    3ac4:	b	5374 <init_linktype+0x1adc>
    3ac8:	b	5374 <init_linktype+0x1adc>
    3acc:	b	5374 <init_linktype+0x1adc>
    3ad0:	b	5374 <init_linktype+0x1adc>
    3ad4:	b	5374 <init_linktype+0x1adc>
    3ad8:	b	5374 <init_linktype+0x1adc>
    3adc:	b	5374 <init_linktype+0x1adc>
    3ae0:	b	5374 <init_linktype+0x1adc>
    3ae4:	b	5374 <init_linktype+0x1adc>
    3ae8:	b	5374 <init_linktype+0x1adc>
    3aec:	b	3f98 <init_linktype+0x700>
    3af0:	b	3fdc <init_linktype+0x744>
    3af4:	b	5374 <init_linktype+0x1adc>
    3af8:	b	5374 <init_linktype+0x1adc>
    3afc:	b	5374 <init_linktype+0x1adc>
    3b00:	b	5374 <init_linktype+0x1adc>
    3b04:	b	5374 <init_linktype+0x1adc>
    3b08:	b	5374 <init_linktype+0x1adc>
    3b0c:	b	5374 <init_linktype+0x1adc>
    3b10:	b	5374 <init_linktype+0x1adc>
    3b14:	b	5374 <init_linktype+0x1adc>
    3b18:	b	5374 <init_linktype+0x1adc>
    3b1c:	b	5374 <init_linktype+0x1adc>
    3b20:	b	5374 <init_linktype+0x1adc>
    3b24:	b	5374 <init_linktype+0x1adc>
    3b28:	b	5374 <init_linktype+0x1adc>
    3b2c:	b	5374 <init_linktype+0x1adc>
    3b30:	b	5374 <init_linktype+0x1adc>
    3b34:	b	5374 <init_linktype+0x1adc>
    3b38:	b	5374 <init_linktype+0x1adc>
    3b3c:	b	5374 <init_linktype+0x1adc>
    3b40:	b	5374 <init_linktype+0x1adc>
    3b44:	b	5374 <init_linktype+0x1adc>
    3b48:	b	5374 <init_linktype+0x1adc>
    3b4c:	b	5374 <init_linktype+0x1adc>
    3b50:	b	5374 <init_linktype+0x1adc>
    3b54:	b	5374 <init_linktype+0x1adc>
    3b58:	b	5374 <init_linktype+0x1adc>
    3b5c:	b	5374 <init_linktype+0x1adc>
    3b60:	b	5374 <init_linktype+0x1adc>
    3b64:	b	5374 <init_linktype+0x1adc>
    3b68:	b	5374 <init_linktype+0x1adc>
    3b6c:	b	5374 <init_linktype+0x1adc>
    3b70:	b	5374 <init_linktype+0x1adc>
    3b74:	b	5374 <init_linktype+0x1adc>
    3b78:	b	5374 <init_linktype+0x1adc>
    3b7c:	b	5374 <init_linktype+0x1adc>
    3b80:	b	5374 <init_linktype+0x1adc>
    3b84:	b	5374 <init_linktype+0x1adc>
    3b88:	b	5374 <init_linktype+0x1adc>
    3b8c:	b	5374 <init_linktype+0x1adc>
    3b90:	b	5374 <init_linktype+0x1adc>
    3b94:	b	5374 <init_linktype+0x1adc>
    3b98:	b	5374 <init_linktype+0x1adc>
    3b9c:	b	5374 <init_linktype+0x1adc>
    3ba0:	b	5374 <init_linktype+0x1adc>
    3ba4:	b	5374 <init_linktype+0x1adc>
    3ba8:	b	5374 <init_linktype+0x1adc>
    3bac:	b	5374 <init_linktype+0x1adc>
    3bb0:	b	44f0 <init_linktype+0xc58>
    3bb4:	b	5374 <init_linktype+0x1adc>
    3bb8:	b	5374 <init_linktype+0x1adc>
    3bbc:	b	5374 <init_linktype+0x1adc>
    3bc0:	b	5374 <init_linktype+0x1adc>
    3bc4:	b	3f98 <init_linktype+0x700>
    3bc8:	b	40ec <init_linktype+0x854>
    3bcc:	b	5374 <init_linktype+0x1adc>
    3bd0:	b	439c <init_linktype+0xb04>
    3bd4:	b	3f10 <init_linktype+0x678>
    3bd8:	b	3f54 <init_linktype+0x6bc>
    3bdc:	b	5374 <init_linktype+0x1adc>
    3be0:	b	5374 <init_linktype+0x1adc>
    3be4:	b	5374 <init_linktype+0x1adc>
    3be8:	b	42d0 <init_linktype+0xa38>
    3bec:	b	4314 <init_linktype+0xa7c>
    3bf0:	b	5374 <init_linktype+0x1adc>
    3bf4:	b	5374 <init_linktype+0x1adc>
    3bf8:	b	5374 <init_linktype+0x1adc>
    3bfc:	b	5374 <init_linktype+0x1adc>
    3c00:	b	40ec <init_linktype+0x854>
    3c04:	b	5374 <init_linktype+0x1adc>
    3c08:	b	5374 <init_linktype+0x1adc>
    3c0c:	b	4358 <init_linktype+0xac0>
    3c10:	b	41d8 <init_linktype+0x940>
    3c14:	b	5374 <init_linktype+0x1adc>
    3c18:	b	5374 <init_linktype+0x1adc>
    3c1c:	b	5374 <init_linktype+0x1adc>
    3c20:	b	40ec <init_linktype+0x854>
    3c24:	b	5374 <init_linktype+0x1adc>
    3c28:	b	3e00 <init_linktype+0x568>
    3c2c:	b	4534 <init_linktype+0xc9c>
    3c30:	b	4534 <init_linktype+0xc9c>
    3c34:	b	46cc <init_linktype+0xe34>
    3c38:	b	4688 <init_linktype+0xdf0>
    3c3c:	b	4534 <init_linktype+0xc9c>
    3c40:	b	45bc <init_linktype+0xd24>
    3c44:	b	4754 <init_linktype+0xebc>
    3c48:	b	4578 <init_linktype+0xce0>
    3c4c:	b	4424 <init_linktype+0xb8c>
    3c50:	b	4d74 <init_linktype+0x14dc>
    3c54:	b	4ce0 <init_linktype+0x1448>
    3c58:	b	5374 <init_linktype+0x1adc>
    3c5c:	b	5374 <init_linktype+0x1adc>
    3c60:	b	44ac <init_linktype+0xc14>
    3c64:	b	4468 <init_linktype+0xbd0>
    3c68:	b	5374 <init_linktype+0x1adc>
    3c6c:	b	5374 <init_linktype+0x1adc>
    3c70:	b	5374 <init_linktype+0x1adc>
    3c74:	b	5374 <init_linktype+0x1adc>
    3c78:	b	5374 <init_linktype+0x1adc>
    3c7c:	b	5374 <init_linktype+0x1adc>
    3c80:	b	5374 <init_linktype+0x1adc>
    3c84:	b	5374 <init_linktype+0x1adc>
    3c88:	b	5374 <init_linktype+0x1adc>
    3c8c:	b	5374 <init_linktype+0x1adc>
    3c90:	b	5374 <init_linktype+0x1adc>
    3c94:	b	5374 <init_linktype+0x1adc>
    3c98:	b	5374 <init_linktype+0x1adc>
    3c9c:	b	5374 <init_linktype+0x1adc>
    3ca0:	b	5374 <init_linktype+0x1adc>
    3ca4:	b	5374 <init_linktype+0x1adc>
    3ca8:	b	5374 <init_linktype+0x1adc>
    3cac:	b	5374 <init_linktype+0x1adc>
    3cb0:	b	40ec <init_linktype+0x854>
    3cb4:	b	4710 <init_linktype+0xe78>
    3cb8:	b	5374 <init_linktype+0x1adc>
    3cbc:	b	3f98 <init_linktype+0x700>
    3cc0:	b	4600 <init_linktype+0xd68>
    3cc4:	b	4644 <init_linktype+0xdac>
    3cc8:	b	5374 <init_linktype+0x1adc>
    3ccc:	b	5374 <init_linktype+0x1adc>
    3cd0:	b	5374 <init_linktype+0x1adc>
    3cd4:	b	5374 <init_linktype+0x1adc>
    3cd8:	b	5374 <init_linktype+0x1adc>
    3cdc:	b	5374 <init_linktype+0x1adc>
    3ce0:	b	5374 <init_linktype+0x1adc>
    3ce4:	b	5374 <init_linktype+0x1adc>
    3ce8:	b	4e9c <init_linktype+0x1604>
    3cec:	b	4600 <init_linktype+0xd68>
    3cf0:	b	4534 <init_linktype+0xc9c>
    3cf4:	b	4534 <init_linktype+0xc9c>
    3cf8:	b	4534 <init_linktype+0xc9c>
    3cfc:	b	43e0 <init_linktype+0xb48>
    3d00:	b	4798 <init_linktype+0xf00>
    3d04:	b	5374 <init_linktype+0x1adc>
    3d08:	b	5374 <init_linktype+0x1adc>
    3d0c:	b	4ee0 <init_linktype+0x1648>
    3d10:	b	4f24 <init_linktype+0x168c>
    3d14:	b	5374 <init_linktype+0x1adc>
    3d18:	b	4f68 <init_linktype+0x16d0>
    3d1c:	b	4fac <init_linktype+0x1714>
    3d20:	b	4ff0 <init_linktype+0x1758>
    3d24:	b	4140 <init_linktype+0x8a8>
    3d28:	b	5034 <init_linktype+0x179c>
    3d2c:	b	4820 <init_linktype+0xf88>
    3d30:	b	5078 <init_linktype+0x17e0>
    3d34:	b	50bc <init_linktype+0x1824>
    3d38:	b	4e08 <init_linktype+0x1570>
    3d3c:	b	5100 <init_linktype+0x1868>
    3d40:	b	5144 <init_linktype+0x18ac>
    3d44:	b	47dc <init_linktype+0xf44>
    3d48:	b	5188 <init_linktype+0x18f0>
    3d4c:	b	51cc <init_linktype+0x1934>
    3d50:	b	5374 <init_linktype+0x1adc>
    3d54:	b	5374 <init_linktype+0x1adc>
    3d58:	b	5374 <init_linktype+0x1adc>
    3d5c:	b	5374 <init_linktype+0x1adc>
    3d60:	b	5374 <init_linktype+0x1adc>
    3d64:	b	5374 <init_linktype+0x1adc>
    3d68:	b	5374 <init_linktype+0x1adc>
    3d6c:	b	5374 <init_linktype+0x1adc>
    3d70:	b	5374 <init_linktype+0x1adc>
    3d74:	b	5374 <init_linktype+0x1adc>
    3d78:	b	5374 <init_linktype+0x1adc>
    3d7c:	b	5374 <init_linktype+0x1adc>
    3d80:	b	5220 <init_linktype+0x1988>
    3d84:	b	5374 <init_linktype+0x1adc>
    3d88:	b	5374 <init_linktype+0x1adc>
    3d8c:	b	5374 <init_linktype+0x1adc>
    3d90:	b	5264 <init_linktype+0x19cc>
    3d94:	b	52a8 <init_linktype+0x1a10>
    3d98:	b	5374 <init_linktype+0x1adc>
    3d9c:	b	5374 <init_linktype+0x1adc>
    3da0:	b	5374 <init_linktype+0x1adc>
    3da4:	b	5374 <init_linktype+0x1adc>
    3da8:	b	5374 <init_linktype+0x1adc>
    3dac:	b	5330 <init_linktype+0x1a98>
    3db0:	b	52ec <init_linktype+0x1a54>
    3db4:	b	428c <init_linktype+0x9f4>
    3db8:	b	428c <init_linktype+0x9f4>
    3dbc:	ldr	r3, [pc, #2812]	; 48c0 <init_linktype+0x1028>
    3dc0:	add	r3, pc, r3
    3dc4:	mov	r2, #2
    3dc8:	str	r2, [r3]
    3dcc:	ldr	r3, [pc, #2800]	; 48c4 <init_linktype+0x102c>
    3dd0:	add	r3, pc, r3
    3dd4:	mov	r2, #6
    3dd8:	str	r2, [r3]
    3ddc:	ldr	r3, [pc, #2788]	; 48c8 <init_linktype+0x1030>
    3de0:	add	r3, pc, r3
    3de4:	mov	r2, #0
    3de8:	str	r2, [r3]
    3dec:	ldr	r3, [pc, #2776]	; 48cc <init_linktype+0x1034>
    3df0:	add	r3, pc, r3
    3df4:	mov	r2, #0
    3df8:	str	r2, [r3]
    3dfc:	b	5394 <init_linktype+0x1afc>
    3e00:	ldr	r3, [pc, #2760]	; 48d0 <init_linktype+0x1038>
    3e04:	add	r3, pc, r3
    3e08:	mov	r2, #4
    3e0c:	str	r2, [r3]
    3e10:	ldr	r3, [pc, #2748]	; 48d4 <init_linktype+0x103c>
    3e14:	add	r3, pc, r3
    3e18:	mov	r2, #8
    3e1c:	str	r2, [r3]
    3e20:	ldr	r3, [pc, #2736]	; 48d8 <init_linktype+0x1040>
    3e24:	add	r3, pc, r3
    3e28:	mov	r2, #0
    3e2c:	str	r2, [r3]
    3e30:	ldr	r3, [pc, #2724]	; 48dc <init_linktype+0x1044>
    3e34:	add	r3, pc, r3
    3e38:	mov	r2, #0
    3e3c:	str	r2, [r3]
    3e40:	b	5394 <init_linktype+0x1afc>
    3e44:	ldr	r3, [pc, #2708]	; 48e0 <init_linktype+0x1048>
    3e48:	add	r3, pc, r3
    3e4c:	mov	r2, #12
    3e50:	str	r2, [r3]
    3e54:	ldr	r3, [pc, #2696]	; 48e4 <init_linktype+0x104c>
    3e58:	add	r3, pc, r3
    3e5c:	mov	r2, #14
    3e60:	str	r2, [r3]
    3e64:	ldr	r3, [pc, #2684]	; 48e8 <init_linktype+0x1050>
    3e68:	add	r3, pc, r3
    3e6c:	mov	r2, #0
    3e70:	str	r2, [r3]
    3e74:	ldr	r3, [pc, #2672]	; 48ec <init_linktype+0x1054>
    3e78:	add	r3, pc, r3
    3e7c:	mov	r2, #3
    3e80:	str	r2, [r3]
    3e84:	b	5394 <init_linktype+0x1afc>
    3e88:	ldr	r3, [pc, #2656]	; 48f0 <init_linktype+0x1058>
    3e8c:	add	r3, pc, r3
    3e90:	mvn	r2, #0
    3e94:	str	r2, [r3]
    3e98:	ldr	r3, [pc, #2644]	; 48f4 <init_linktype+0x105c>
    3e9c:	add	r3, pc, r3
    3ea0:	mov	r2, #16
    3ea4:	str	r2, [r3]
    3ea8:	ldr	r3, [pc, #2632]	; 48f8 <init_linktype+0x1060>
    3eac:	add	r3, pc, r3
    3eb0:	mov	r2, #0
    3eb4:	str	r2, [r3]
    3eb8:	ldr	r3, [pc, #2620]	; 48fc <init_linktype+0x1064>
    3ebc:	add	r3, pc, r3
    3ec0:	mov	r2, #0
    3ec4:	str	r2, [r3]
    3ec8:	b	5394 <init_linktype+0x1afc>
    3ecc:	ldr	r3, [pc, #2604]	; 4900 <init_linktype+0x1068>
    3ed0:	add	r3, pc, r3
    3ed4:	mvn	r2, #0
    3ed8:	str	r2, [r3]
    3edc:	ldr	r3, [pc, #2592]	; 4904 <init_linktype+0x106c>
    3ee0:	add	r3, pc, r3
    3ee4:	mov	r2, #24
    3ee8:	str	r2, [r3]
    3eec:	ldr	r3, [pc, #2580]	; 4908 <init_linktype+0x1070>
    3ef0:	add	r3, pc, r3
    3ef4:	mov	r2, #0
    3ef8:	str	r2, [r3]
    3efc:	ldr	r3, [pc, #2568]	; 490c <init_linktype+0x1074>
    3f00:	add	r3, pc, r3
    3f04:	mov	r2, #0
    3f08:	str	r2, [r3]
    3f0c:	b	5394 <init_linktype+0x1afc>
    3f10:	ldr	r3, [pc, #2552]	; 4910 <init_linktype+0x1078>
    3f14:	add	r3, pc, r3
    3f18:	mov	r2, #0
    3f1c:	str	r2, [r3]
    3f20:	ldr	r3, [pc, #2540]	; 4914 <init_linktype+0x107c>
    3f24:	add	r3, pc, r3
    3f28:	mov	r2, #4
    3f2c:	str	r2, [r3]
    3f30:	ldr	r3, [pc, #2528]	; 4918 <init_linktype+0x1080>
    3f34:	add	r3, pc, r3
    3f38:	mov	r2, #0
    3f3c:	str	r2, [r3]
    3f40:	ldr	r3, [pc, #2516]	; 491c <init_linktype+0x1084>
    3f44:	add	r3, pc, r3
    3f48:	mov	r2, #0
    3f4c:	str	r2, [r3]
    3f50:	b	5394 <init_linktype+0x1afc>
    3f54:	ldr	r3, [pc, #2500]	; 4920 <init_linktype+0x1088>
    3f58:	add	r3, pc, r3
    3f5c:	mov	r2, #0
    3f60:	str	r2, [r3]
    3f64:	ldr	r3, [pc, #2488]	; 4924 <init_linktype+0x108c>
    3f68:	add	r3, pc, r3
    3f6c:	mov	r2, #12
    3f70:	str	r2, [r3]
    3f74:	ldr	r3, [pc, #2476]	; 4928 <init_linktype+0x1090>
    3f78:	add	r3, pc, r3
    3f7c:	mov	r2, #0
    3f80:	str	r2, [r3]
    3f84:	ldr	r3, [pc, #2464]	; 492c <init_linktype+0x1094>
    3f88:	add	r3, pc, r3
    3f8c:	mov	r2, #0
    3f90:	str	r2, [r3]
    3f94:	b	5394 <init_linktype+0x1afc>
    3f98:	ldr	r3, [pc, #2448]	; 4930 <init_linktype+0x1098>
    3f9c:	add	r3, pc, r3
    3fa0:	mov	r2, #2
    3fa4:	str	r2, [r3]
    3fa8:	ldr	r3, [pc, #2436]	; 4934 <init_linktype+0x109c>
    3fac:	add	r3, pc, r3
    3fb0:	mov	r2, #4
    3fb4:	str	r2, [r3]
    3fb8:	ldr	r3, [pc, #2424]	; 4938 <init_linktype+0x10a0>
    3fbc:	add	r3, pc, r3
    3fc0:	mov	r2, #0
    3fc4:	str	r2, [r3]
    3fc8:	ldr	r3, [pc, #2412]	; 493c <init_linktype+0x10a4>
    3fcc:	add	r3, pc, r3
    3fd0:	mov	r2, #0
    3fd4:	str	r2, [r3]
    3fd8:	b	5394 <init_linktype+0x1afc>
    3fdc:	ldr	r3, [pc, #2396]	; 4940 <init_linktype+0x10a8>
    3fe0:	add	r3, pc, r3
    3fe4:	mov	r2, #6
    3fe8:	str	r2, [r3]
    3fec:	ldr	r3, [pc, #2384]	; 4944 <init_linktype+0x10ac>
    3ff0:	add	r3, pc, r3
    3ff4:	mov	r2, #8
    3ff8:	str	r2, [r3]
    3ffc:	ldr	r3, [pc, #2372]	; 4948 <init_linktype+0x10b0>
    4000:	add	r3, pc, r3
    4004:	mov	r2, #0
    4008:	str	r2, [r3]
    400c:	ldr	r3, [pc, #2360]	; 494c <init_linktype+0x10b4>
    4010:	add	r3, pc, r3
    4014:	mov	r2, #0
    4018:	str	r2, [r3]
    401c:	b	5394 <init_linktype+0x1afc>
    4020:	ldr	r3, [pc, #2344]	; 4950 <init_linktype+0x10b8>
    4024:	add	r3, pc, r3
    4028:	mov	r2, #5
    402c:	str	r2, [r3]
    4030:	ldr	r3, [pc, #2332]	; 4954 <init_linktype+0x10bc>
    4034:	add	r3, pc, r3
    4038:	mov	r2, #24
    403c:	str	r2, [r3]
    4040:	ldr	r3, [pc, #2320]	; 4958 <init_linktype+0x10c0>
    4044:	add	r3, pc, r3
    4048:	mov	r2, #0
    404c:	str	r2, [r3]
    4050:	ldr	r3, [pc, #2308]	; 495c <init_linktype+0x10c4>
    4054:	add	r3, pc, r3
    4058:	mov	r2, #0
    405c:	str	r2, [r3]
    4060:	b	5394 <init_linktype+0x1afc>
    4064:	ldr	r3, [pc, #2292]	; 4960 <init_linktype+0x10c8>
    4068:	add	r3, pc, r3
    406c:	mov	r2, #13
    4070:	str	r2, [r3]
    4074:	ldr	r3, [pc, #2280]	; 4964 <init_linktype+0x10cc>
    4078:	add	r3, pc, r3
    407c:	mov	r2, #13
    4080:	str	r2, [r3]
    4084:	ldr	r3, [pc, #2268]	; 4968 <init_linktype+0x10d0>
    4088:	add	r3, pc, r3
    408c:	mov	r2, #8
    4090:	str	r2, [r3]
    4094:	ldr	r3, [pc, #2256]	; 496c <init_linktype+0x10d4>
    4098:	add	r3, pc, r3
    409c:	mov	r2, #3
    40a0:	str	r2, [r3]
    40a4:	b	5394 <init_linktype+0x1afc>
    40a8:	ldr	r3, [pc, #2240]	; 4970 <init_linktype+0x10d8>
    40ac:	add	r3, pc, r3
    40b0:	mov	r2, #14
    40b4:	str	r2, [r3]
    40b8:	ldr	r3, [pc, #2228]	; 4974 <init_linktype+0x10dc>
    40bc:	add	r3, pc, r3
    40c0:	mov	r2, #14
    40c4:	str	r2, [r3]
    40c8:	ldr	r3, [pc, #2216]	; 4978 <init_linktype+0x10e0>
    40cc:	add	r3, pc, r3
    40d0:	mov	r2, #8
    40d4:	str	r2, [r3]
    40d8:	ldr	r3, [pc, #2204]	; 497c <init_linktype+0x10e4>
    40dc:	add	r3, pc, r3
    40e0:	mov	r2, #3
    40e4:	str	r2, [r3]
    40e8:	b	5394 <init_linktype+0x1afc>
    40ec:	ldr	r3, [pc, #2188]	; 4980 <init_linktype+0x10e8>
    40f0:	add	r3, pc, r3
    40f4:	mov	r2, #24
    40f8:	str	r2, [r3]
    40fc:	ldr	r3, [pc, #2176]	; 4984 <init_linktype+0x10ec>
    4100:	add	r3, pc, r3
    4104:	mov	r2, #0
    4108:	str	r2, [r3]
    410c:	ldr	r3, [pc, #2164]	; 4988 <init_linktype+0x10f0>
    4110:	add	r3, pc, r3
    4114:	mov	r2, #1
    4118:	str	r2, [r3]
    411c:	ldr	r3, [pc, #2152]	; 498c <init_linktype+0x10f4>
    4120:	add	r3, pc, r3
    4124:	mov	r2, #8
    4128:	str	r2, [r3]
    412c:	ldr	r3, [pc, #2140]	; 4990 <init_linktype+0x10f8>
    4130:	add	r3, pc, r3
    4134:	mov	r2, #3
    4138:	str	r2, [r3]
    413c:	b	5394 <init_linktype+0x1afc>
    4140:	ldr	r3, [pc, #2124]	; 4994 <init_linktype+0x10fc>
    4144:	add	r3, pc, r3
    4148:	mov	r2, #24
    414c:	str	r2, [r3]
    4150:	ldr	r3, [pc, #2112]	; 4998 <init_linktype+0x1100>
    4154:	add	r3, pc, r3
    4158:	mov	r2, #0
    415c:	str	r2, [r3]
    4160:	ldr	r3, [pc, #2100]	; 499c <init_linktype+0x1104>
    4164:	add	r3, pc, r3
    4168:	mov	r2, #1
    416c:	str	r2, [r3]
    4170:	ldr	r3, [pc, #2088]	; 49a0 <init_linktype+0x1108>
    4174:	add	r3, pc, r3
    4178:	mov	r2, #8
    417c:	str	r2, [r3]
    4180:	ldr	r3, [pc, #2076]	; 49a4 <init_linktype+0x110c>
    4184:	add	r3, pc, r3
    4188:	mov	r2, #3
    418c:	str	r2, [r3]
    4190:	b	5394 <init_linktype+0x1afc>
    4194:	ldr	r3, [pc, #2060]	; 49a8 <init_linktype+0x1110>
    4198:	add	r3, pc, r3
    419c:	mov	r2, #0
    41a0:	str	r2, [r3]
    41a4:	ldr	r3, [pc, #2048]	; 49ac <init_linktype+0x1114>
    41a8:	add	r3, pc, r3
    41ac:	mov	r2, #0
    41b0:	str	r2, [r3]
    41b4:	ldr	r3, [pc, #2036]	; 49b0 <init_linktype+0x1118>
    41b8:	add	r3, pc, r3
    41bc:	mov	r2, #8
    41c0:	str	r2, [r3]
    41c4:	ldr	r3, [pc, #2024]	; 49b4 <init_linktype+0x111c>
    41c8:	add	r3, pc, r3
    41cc:	mov	r2, #3
    41d0:	str	r2, [r3]
    41d4:	b	5394 <init_linktype+0x1afc>
    41d8:	ldr	r3, [pc, #2008]	; 49b8 <init_linktype+0x1120>
    41dc:	add	r3, pc, r3
    41e0:	mov	r2, #1
    41e4:	str	r2, [r3]
    41e8:	ldr	r3, [pc, #1996]	; 49bc <init_linktype+0x1124>
    41ec:	add	r3, pc, r3
    41f0:	mov	r2, #1
    41f4:	str	r2, [r3]
    41f8:	ldr	r3, [pc, #1984]	; 49c0 <init_linktype+0x1128>
    41fc:	add	r3, pc, r3
    4200:	mov	r2, #2
    4204:	str	r2, [r3]
    4208:	ldr	r3, [pc, #1972]	; 49c4 <init_linktype+0x112c>
    420c:	add	r3, pc, r3
    4210:	mov	r2, #0
    4214:	str	r2, [r3]
    4218:	ldr	r3, [pc, #1960]	; 49c8 <init_linktype+0x1130>
    421c:	add	r3, pc, r3
    4220:	mvn	r2, #0
    4224:	str	r2, [r3]
    4228:	ldr	r3, [pc, #1948]	; 49cc <init_linktype+0x1134>
    422c:	add	r3, pc, r3
    4230:	mov	r2, #4
    4234:	str	r2, [r3]
    4238:	ldr	r3, [pc, #1936]	; 49d0 <init_linktype+0x1138>
    423c:	add	r3, pc, r3
    4240:	ldr	r2, [r3]
    4244:	ldr	r3, [pc, #1928]	; 49d4 <init_linktype+0x113c>
    4248:	add	r3, pc, r3
    424c:	str	r2, [r3]
    4250:	ldr	r3, [pc, #1920]	; 49d8 <init_linktype+0x1140>
    4254:	add	r3, pc, r3
    4258:	ldr	r2, [r3]
    425c:	ldr	r3, [pc, #1912]	; 49dc <init_linktype+0x1144>
    4260:	add	r3, pc, r3
    4264:	str	r2, [r3]
    4268:	ldr	r3, [pc, #1904]	; 49e0 <init_linktype+0x1148>
    426c:	add	r3, pc, r3
    4270:	mov	r2, #8
    4274:	str	r2, [r3]
    4278:	ldr	r3, [pc, #1892]	; 49e4 <init_linktype+0x114c>
    427c:	add	r3, pc, r3
    4280:	mov	r2, #3
    4284:	str	r2, [r3]
    4288:	b	5394 <init_linktype+0x1afc>
    428c:	ldr	r3, [pc, #1876]	; 49e8 <init_linktype+0x1150>
    4290:	add	r3, pc, r3
    4294:	mvn	r2, #0
    4298:	str	r2, [r3]
    429c:	ldr	r3, [pc, #1864]	; 49ec <init_linktype+0x1154>
    42a0:	add	r3, pc, r3
    42a4:	mov	r2, #0
    42a8:	str	r2, [r3]
    42ac:	ldr	r3, [pc, #1852]	; 49f0 <init_linktype+0x1158>
    42b0:	add	r3, pc, r3
    42b4:	mov	r2, #0
    42b8:	str	r2, [r3]
    42bc:	ldr	r3, [pc, #1840]	; 49f4 <init_linktype+0x115c>
    42c0:	add	r3, pc, r3
    42c4:	mov	r2, #0
    42c8:	str	r2, [r3]
    42cc:	b	5394 <init_linktype+0x1afc>
    42d0:	ldr	r3, [pc, #1824]	; 49f8 <init_linktype+0x1160>
    42d4:	add	r3, pc, r3
    42d8:	mov	r2, #14
    42dc:	str	r2, [r3]
    42e0:	ldr	r3, [pc, #1812]	; 49fc <init_linktype+0x1164>
    42e4:	add	r3, pc, r3
    42e8:	mov	r2, #16
    42ec:	str	r2, [r3]
    42f0:	ldr	r3, [pc, #1800]	; 4a00 <init_linktype+0x1168>
    42f4:	add	r3, pc, r3
    42f8:	mov	r2, #0
    42fc:	str	r2, [r3]
    4300:	ldr	r3, [pc, #1788]	; 4a04 <init_linktype+0x116c>
    4304:	add	r3, pc, r3
    4308:	mov	r2, #0
    430c:	str	r2, [r3]
    4310:	b	5394 <init_linktype+0x1afc>
    4314:	ldr	r3, [pc, #1772]	; 4a08 <init_linktype+0x1170>
    4318:	add	r3, pc, r3
    431c:	mvn	r2, #0
    4320:	str	r2, [r3]
    4324:	ldr	r3, [pc, #1760]	; 4a0c <init_linktype+0x1174>
    4328:	add	r3, pc, r3
    432c:	mov	r2, #0
    4330:	str	r2, [r3]
    4334:	ldr	r3, [pc, #1748]	; 4a10 <init_linktype+0x1178>
    4338:	add	r3, pc, r3
    433c:	mov	r2, #0
    4340:	str	r2, [r3]
    4344:	ldr	r3, [pc, #1736]	; 4a14 <init_linktype+0x117c>
    4348:	add	r3, pc, r3
    434c:	mov	r2, #0
    4350:	str	r2, [r3]
    4354:	b	5394 <init_linktype+0x1afc>
    4358:	ldr	r3, [pc, #1720]	; 4a18 <init_linktype+0x1180>
    435c:	add	r3, pc, r3
    4360:	mov	r2, #16
    4364:	str	r2, [r3]
    4368:	ldr	r3, [pc, #1708]	; 4a1c <init_linktype+0x1184>
    436c:	add	r3, pc, r3
    4370:	mov	r2, #16
    4374:	str	r2, [r3]
    4378:	ldr	r3, [pc, #1696]	; 4a20 <init_linktype+0x1188>
    437c:	add	r3, pc, r3
    4380:	mov	r2, #8
    4384:	str	r2, [r3]
    4388:	ldr	r3, [pc, #1684]	; 4a24 <init_linktype+0x118c>
    438c:	add	r3, pc, r3
    4390:	mov	r2, #3
    4394:	str	r2, [r3]
    4398:	b	5394 <init_linktype+0x1afc>
    439c:	ldr	r3, [pc, #1668]	; 4a28 <init_linktype+0x1190>
    43a0:	add	r3, pc, r3
    43a4:	mvn	r2, #0
    43a8:	str	r2, [r3]
    43ac:	ldr	r3, [pc, #1656]	; 4a2c <init_linktype+0x1194>
    43b0:	add	r3, pc, r3
    43b4:	mov	r2, #0
    43b8:	str	r2, [r3]
    43bc:	ldr	r3, [pc, #1644]	; 4a30 <init_linktype+0x1198>
    43c0:	add	r3, pc, r3
    43c4:	mov	r2, #0
    43c8:	str	r2, [r3]
    43cc:	ldr	r3, [pc, #1632]	; 4a34 <init_linktype+0x119c>
    43d0:	add	r3, pc, r3
    43d4:	mov	r2, #0
    43d8:	str	r2, [r3]
    43dc:	b	5394 <init_linktype+0x1afc>
    43e0:	ldr	r3, [pc, #1616]	; 4a38 <init_linktype+0x11a0>
    43e4:	add	r3, pc, r3
    43e8:	mvn	r2, #0
    43ec:	str	r2, [r3]
    43f0:	ldr	r3, [pc, #1604]	; 4a3c <init_linktype+0x11a4>
    43f4:	add	r3, pc, r3
    43f8:	mov	r2, #0
    43fc:	str	r2, [r3]
    4400:	ldr	r3, [pc, #1592]	; 4a40 <init_linktype+0x11a8>
    4404:	add	r3, pc, r3
    4408:	mov	r2, #4
    440c:	str	r2, [r3]
    4410:	ldr	r3, [pc, #1580]	; 4a44 <init_linktype+0x11ac>
    4414:	add	r3, pc, r3
    4418:	mov	r2, #0
    441c:	str	r2, [r3]
    4420:	b	5394 <init_linktype+0x1afc>
    4424:	ldr	r3, [pc, #1564]	; 4a48 <init_linktype+0x11b0>
    4428:	add	r3, pc, r3
    442c:	mov	r2, #16
    4430:	str	r2, [r3]
    4434:	ldr	r3, [pc, #1552]	; 4a4c <init_linktype+0x11b4>
    4438:	add	r3, pc, r3
    443c:	mov	r2, #18
    4440:	str	r2, [r3]
    4444:	ldr	r3, [pc, #1540]	; 4a50 <init_linktype+0x11b8>
    4448:	add	r3, pc, r3
    444c:	mov	r2, #0
    4450:	str	r2, [r3]
    4454:	ldr	r3, [pc, #1528]	; 4a54 <init_linktype+0x11bc>
    4458:	add	r3, pc, r3
    445c:	mov	r2, #0
    4460:	str	r2, [r3]
    4464:	b	5394 <init_linktype+0x1afc>
    4468:	ldr	r3, [pc, #1512]	; 4a58 <init_linktype+0x11c0>
    446c:	add	r3, pc, r3
    4470:	mvn	r2, #0
    4474:	str	r2, [r3]
    4478:	ldr	r3, [pc, #1500]	; 4a5c <init_linktype+0x11c4>
    447c:	add	r3, pc, r3
    4480:	mvn	r2, #0
    4484:	str	r2, [r3]
    4488:	ldr	r3, [pc, #1488]	; 4a60 <init_linktype+0x11c8>
    448c:	add	r3, pc, r3
    4490:	mvn	r2, #0
    4494:	str	r2, [r3]
    4498:	ldr	r3, [pc, #1476]	; 4a64 <init_linktype+0x11cc>
    449c:	add	r3, pc, r3
    44a0:	mvn	r2, #0
    44a4:	str	r2, [r3]
    44a8:	b	5394 <init_linktype+0x1afc>
    44ac:	ldr	r3, [pc, #1460]	; 4a68 <init_linktype+0x11d0>
    44b0:	add	r3, pc, r3
    44b4:	mvn	r2, #0
    44b8:	str	r2, [r3]
    44bc:	ldr	r3, [pc, #1448]	; 4a6c <init_linktype+0x11d4>
    44c0:	add	r3, pc, r3
    44c4:	mvn	r2, #0
    44c8:	str	r2, [r3]
    44cc:	ldr	r3, [pc, #1436]	; 4a70 <init_linktype+0x11d8>
    44d0:	add	r3, pc, r3
    44d4:	mvn	r2, #0
    44d8:	str	r2, [r3]
    44dc:	ldr	r3, [pc, #1424]	; 4a74 <init_linktype+0x11dc>
    44e0:	add	r3, pc, r3
    44e4:	mvn	r2, #0
    44e8:	str	r2, [r3]
    44ec:	b	5394 <init_linktype+0x1afc>
    44f0:	ldr	r3, [pc, #1408]	; 4a78 <init_linktype+0x11e0>
    44f4:	add	r3, pc, r3
    44f8:	mov	r2, #6
    44fc:	str	r2, [r3]
    4500:	ldr	r3, [pc, #1396]	; 4a7c <init_linktype+0x11e4>
    4504:	add	r3, pc, r3
    4508:	mov	r2, #44	; 0x2c
    450c:	str	r2, [r3]
    4510:	ldr	r3, [pc, #1384]	; 4a80 <init_linktype+0x11e8>
    4514:	add	r3, pc, r3
    4518:	mov	r2, #0
    451c:	str	r2, [r3]
    4520:	ldr	r3, [pc, #1372]	; 4a84 <init_linktype+0x11ec>
    4524:	add	r3, pc, r3
    4528:	mov	r2, #0
    452c:	str	r2, [r3]
    4530:	b	5394 <init_linktype+0x1afc>
    4534:	ldr	r3, [pc, #1356]	; 4a88 <init_linktype+0x11f0>
    4538:	add	r3, pc, r3
    453c:	mov	r2, #4
    4540:	str	r2, [r3]
    4544:	ldr	r3, [pc, #1344]	; 4a8c <init_linktype+0x11f4>
    4548:	add	r3, pc, r3
    454c:	mov	r2, #4
    4550:	str	r2, [r3]
    4554:	ldr	r3, [pc, #1332]	; 4a90 <init_linktype+0x11f8>
    4558:	add	r3, pc, r3
    455c:	mov	r2, #0
    4560:	str	r2, [r3]
    4564:	ldr	r3, [pc, #1320]	; 4a94 <init_linktype+0x11fc>
    4568:	add	r3, pc, r3
    456c:	mvn	r2, #0
    4570:	str	r2, [r3]
    4574:	b	5394 <init_linktype+0x1afc>
    4578:	ldr	r3, [pc, #1304]	; 4a98 <init_linktype+0x1200>
    457c:	add	r3, pc, r3
    4580:	mov	r2, #4
    4584:	str	r2, [r3]
    4588:	ldr	r3, [pc, #1292]	; 4a9c <init_linktype+0x1204>
    458c:	add	r3, pc, r3
    4590:	mov	r2, #4
    4594:	str	r2, [r3]
    4598:	ldr	r3, [pc, #1280]	; 4aa0 <init_linktype+0x1208>
    459c:	add	r3, pc, r3
    45a0:	mov	r2, #0
    45a4:	str	r2, [r3]
    45a8:	ldr	r3, [pc, #1268]	; 4aa4 <init_linktype+0x120c>
    45ac:	add	r3, pc, r3
    45b0:	mov	r2, #10
    45b4:	str	r2, [r3]
    45b8:	b	5394 <init_linktype+0x1afc>
    45bc:	ldr	r3, [pc, #1252]	; 4aa8 <init_linktype+0x1210>
    45c0:	add	r3, pc, r3
    45c4:	mov	r2, #8
    45c8:	str	r2, [r3]
    45cc:	ldr	r3, [pc, #1240]	; 4aac <init_linktype+0x1214>
    45d0:	add	r3, pc, r3
    45d4:	mov	r2, #8
    45d8:	str	r2, [r3]
    45dc:	ldr	r3, [pc, #1228]	; 4ab0 <init_linktype+0x1218>
    45e0:	add	r3, pc, r3
    45e4:	mov	r2, #0
    45e8:	str	r2, [r3]
    45ec:	ldr	r3, [pc, #1216]	; 4ab4 <init_linktype+0x121c>
    45f0:	add	r3, pc, r3
    45f4:	mov	r2, #10
    45f8:	str	r2, [r3]
    45fc:	b	5394 <init_linktype+0x1afc>
    4600:	ldr	r3, [pc, #1200]	; 4ab8 <init_linktype+0x1220>
    4604:	add	r3, pc, r3
    4608:	mov	r2, #14
    460c:	str	r2, [r3]
    4610:	ldr	r3, [pc, #1188]	; 4abc <init_linktype+0x1224>
    4614:	add	r3, pc, r3
    4618:	mov	r2, #16
    461c:	str	r2, [r3]
    4620:	ldr	r3, [pc, #1176]	; 4ac0 <init_linktype+0x1228>
    4624:	add	r3, pc, r3
    4628:	mov	r2, #18
    462c:	str	r2, [r3]
    4630:	ldr	r3, [pc, #1164]	; 4ac4 <init_linktype+0x122c>
    4634:	add	r3, pc, r3
    4638:	mov	r2, #21
    463c:	str	r2, [r3]
    4640:	b	5394 <init_linktype+0x1afc>
    4644:	ldr	r3, [pc, #1148]	; 4ac8 <init_linktype+0x1230>
    4648:	add	r3, pc, r3
    464c:	mov	r2, #4
    4650:	str	r2, [r3]
    4654:	ldr	r3, [pc, #1136]	; 4acc <init_linktype+0x1234>
    4658:	add	r3, pc, r3
    465c:	mov	r2, #6
    4660:	str	r2, [r3]
    4664:	ldr	r3, [pc, #1124]	; 4ad0 <init_linktype+0x1238>
    4668:	add	r3, pc, r3
    466c:	mov	r2, #0
    4670:	str	r2, [r3]
    4674:	ldr	r3, [pc, #1112]	; 4ad4 <init_linktype+0x123c>
    4678:	add	r3, pc, r3
    467c:	mvn	r2, #0
    4680:	str	r2, [r3]
    4684:	b	5394 <init_linktype+0x1afc>
    4688:	ldr	r3, [pc, #1096]	; 4ad8 <init_linktype+0x1240>
    468c:	add	r3, pc, r3
    4690:	mov	r2, #6
    4694:	str	r2, [r3]
    4698:	ldr	r3, [pc, #1084]	; 4adc <init_linktype+0x1244>
    469c:	add	r3, pc, r3
    46a0:	mov	r2, #12
    46a4:	str	r2, [r3]
    46a8:	ldr	r3, [pc, #1072]	; 4ae0 <init_linktype+0x1248>
    46ac:	add	r3, pc, r3
    46b0:	mov	r2, #0
    46b4:	str	r2, [r3]
    46b8:	ldr	r3, [pc, #1060]	; 4ae4 <init_linktype+0x124c>
    46bc:	add	r3, pc, r3
    46c0:	mvn	r2, #0
    46c4:	str	r2, [r3]
    46c8:	b	5394 <init_linktype+0x1afc>
    46cc:	ldr	r3, [pc, #1044]	; 4ae8 <init_linktype+0x1250>
    46d0:	add	r3, pc, r3
    46d4:	mov	r2, #6
    46d8:	str	r2, [r3]
    46dc:	ldr	r3, [pc, #1032]	; 4aec <init_linktype+0x1254>
    46e0:	add	r3, pc, r3
    46e4:	mvn	r2, #0
    46e8:	str	r2, [r3]
    46ec:	ldr	r3, [pc, #1020]	; 4af0 <init_linktype+0x1258>
    46f0:	add	r3, pc, r3
    46f4:	mvn	r2, #0
    46f8:	str	r2, [r3]
    46fc:	ldr	r3, [pc, #1008]	; 4af4 <init_linktype+0x125c>
    4700:	add	r3, pc, r3
    4704:	mvn	r2, #0
    4708:	str	r2, [r3]
    470c:	b	5394 <init_linktype+0x1afc>
    4710:	ldr	r3, [pc, #992]	; 4af8 <init_linktype+0x1260>
    4714:	add	r3, pc, r3
    4718:	mov	r2, #12
    471c:	str	r2, [r3]
    4720:	ldr	r3, [pc, #980]	; 4afc <init_linktype+0x1264>
    4724:	add	r3, pc, r3
    4728:	mov	r2, #12
    472c:	str	r2, [r3]
    4730:	ldr	r3, [pc, #968]	; 4b00 <init_linktype+0x1268>
    4734:	add	r3, pc, r3
    4738:	mov	r2, #0
    473c:	str	r2, [r3]
    4740:	ldr	r3, [pc, #956]	; 4b04 <init_linktype+0x126c>
    4744:	add	r3, pc, r3
    4748:	mvn	r2, #0
    474c:	str	r2, [r3]
    4750:	b	5394 <init_linktype+0x1afc>
    4754:	ldr	r3, [pc, #940]	; 4b08 <init_linktype+0x1270>
    4758:	add	r3, pc, r3
    475c:	mov	r2, #12
    4760:	str	r2, [r3]
    4764:	ldr	r3, [pc, #928]	; 4b0c <init_linktype+0x1274>
    4768:	add	r3, pc, r3
    476c:	mvn	r2, #0
    4770:	str	r2, [r3]
    4774:	ldr	r3, [pc, #916]	; 4b10 <init_linktype+0x1278>
    4778:	add	r3, pc, r3
    477c:	mvn	r2, #0
    4780:	str	r2, [r3]
    4784:	ldr	r3, [pc, #904]	; 4b14 <init_linktype+0x127c>
    4788:	add	r3, pc, r3
    478c:	mvn	r2, #0
    4790:	str	r2, [r3]
    4794:	b	5394 <init_linktype+0x1afc>
    4798:	ldr	r3, [pc, #888]	; 4b18 <init_linktype+0x1280>
    479c:	add	r3, pc, r3
    47a0:	mov	r2, #18
    47a4:	str	r2, [r3]
    47a8:	ldr	r3, [pc, #876]	; 4b1c <init_linktype+0x1284>
    47ac:	add	r3, pc, r3
    47b0:	mvn	r2, #0
    47b4:	str	r2, [r3]
    47b8:	ldr	r3, [pc, #864]	; 4b20 <init_linktype+0x1288>
    47bc:	add	r3, pc, r3
    47c0:	mvn	r2, #0
    47c4:	str	r2, [r3]
    47c8:	ldr	r3, [pc, #852]	; 4b24 <init_linktype+0x128c>
    47cc:	add	r3, pc, r3
    47d0:	mvn	r2, #0
    47d4:	str	r2, [r3]
    47d8:	b	5394 <init_linktype+0x1afc>
    47dc:	ldr	r3, [pc, #836]	; 4b28 <init_linktype+0x1290>
    47e0:	add	r3, pc, r3
    47e4:	mov	r2, #18
    47e8:	str	r2, [r3]
    47ec:	ldr	r3, [pc, #824]	; 4b2c <init_linktype+0x1294>
    47f0:	add	r3, pc, r3
    47f4:	mvn	r2, #0
    47f8:	str	r2, [r3]
    47fc:	ldr	r3, [pc, #812]	; 4b30 <init_linktype+0x1298>
    4800:	add	r3, pc, r3
    4804:	mvn	r2, #0
    4808:	str	r2, [r3]
    480c:	ldr	r3, [pc, #800]	; 4b34 <init_linktype+0x129c>
    4810:	add	r3, pc, r3
    4814:	mvn	r2, #0
    4818:	str	r2, [r3]
    481c:	b	5394 <init_linktype+0x1afc>
    4820:	ldr	r3, [pc, #784]	; 4b38 <init_linktype+0x12a0>
    4824:	add	r3, pc, r3
    4828:	mov	r2, #8
    482c:	str	r2, [r3]
    4830:	ldr	r3, [pc, #772]	; 4b3c <init_linktype+0x12a4>
    4834:	add	r3, pc, r3
    4838:	mvn	r2, #0
    483c:	str	r2, [r3]
    4840:	ldr	r3, [pc, #760]	; 4b40 <init_linktype+0x12a8>
    4844:	add	r3, pc, r3
    4848:	mvn	r2, #0
    484c:	str	r2, [r3]
    4850:	ldr	r3, [pc, #748]	; 4b44 <init_linktype+0x12ac>
    4854:	add	r3, pc, r3
    4858:	mvn	r2, #0
    485c:	str	r2, [r3]
    4860:	b	5394 <init_linktype+0x1afc>
    4864:	.word	0x00036e3c
    4868:	.word	0x00036de0
    486c:	.word	0x00036de8
    4870:	.word	0x00036ddc
    4874:	.word	0x00036dd0
    4878:	.word	0x00036dc4
    487c:	.word	0x00036db8
    4880:	.word	0x00036dc0
    4884:	.word	0x00036d84
    4888:	.word	0x00036d8c
    488c:	.word	0x00036d80
    4890:	.word	0x00036d74
    4894:	.word	0x00036d68
    4898:	.word	0x00036d5c
    489c:	.word	0x00036d08
    48a0:	.word	0x00036d04
    48a4:	.word	0x00036cf8
    48a8:	.word	0x000368c0
    48ac:	.word	0x000368b4
    48b0:	.word	0x000368a8
    48b4:	.word	0x00036cac
    48b8:	.word	0x00036cac
    48bc:	.word	0x00036cdc
    48c0:	.word	0x000368f0
    48c4:	.word	0x000368d4
    48c8:	.word	0x00036904
    48cc:	.word	0x000368f8
    48d0:	.word	0x000368ac
    48d4:	.word	0x00036890
    48d8:	.word	0x000368c0
    48dc:	.word	0x000368b4
    48e0:	.word	0x00036868
    48e4:	.word	0x0003684c
    48e8:	.word	0x0003687c
    48ec:	.word	0x00036870
    48f0:	.word	0x00036824
    48f4:	.word	0x00036808
    48f8:	.word	0x00036838
    48fc:	.word	0x0003682c
    4900:	.word	0x000367e0
    4904:	.word	0x000367c4
    4908:	.word	0x000367f4
    490c:	.word	0x000367e8
    4910:	.word	0x0003679c
    4914:	.word	0x00036780
    4918:	.word	0x000367b0
    491c:	.word	0x000367a4
    4920:	.word	0x00036758
    4924:	.word	0x0003673c
    4928:	.word	0x0003676c
    492c:	.word	0x00036760
    4930:	.word	0x00036714
    4934:	.word	0x000366f8
    4938:	.word	0x00036728
    493c:	.word	0x0003671c
    4940:	.word	0x000366d0
    4944:	.word	0x000366b4
    4948:	.word	0x000366e4
    494c:	.word	0x000366d8
    4950:	.word	0x0003668c
    4954:	.word	0x00036670
    4958:	.word	0x000366a0
    495c:	.word	0x00036694
    4960:	.word	0x00036648
    4964:	.word	0x0003662c
    4968:	.word	0x0003665c
    496c:	.word	0x00036650
    4970:	.word	0x00036604
    4974:	.word	0x000365e8
    4978:	.word	0x00036618
    497c:	.word	0x0003660c
    4980:	.word	0x000365c0
    4984:	.word	0x000365a4
    4988:	.word	0x00036598
    498c:	.word	0x000365c4
    4990:	.word	0x000365b8
    4994:	.word	0x0003656c
    4998:	.word	0x00036550
    499c:	.word	0x00036544
    49a0:	.word	0x00036570
    49a4:	.word	0x00036564
    49a8:	.word	0x00036518
    49ac:	.word	0x000364fc
    49b0:	.word	0x0003652c
    49b4:	.word	0x00036520
    49b8:	.word	0x000364dc
    49bc:	.word	0x000364d4
    49c0:	.word	0x000364c8
    49c4:	.word	0x000364bc
    49c8:	.word	0x00036484
    49cc:	.word	0x000364b4
    49d0:	.word	0x000364a4
    49d4:	.word	0x00036468
    49d8:	.word	0x0003648c
    49dc:	.word	0x00036444
    49e0:	.word	0x00036478
    49e4:	.word	0x0003646c
    49e8:	.word	0x00036420
    49ec:	.word	0x00036404
    49f0:	.word	0x00036434
    49f4:	.word	0x00036428
    49f8:	.word	0x000363dc
    49fc:	.word	0x000363c0
    4a00:	.word	0x000363f0
    4a04:	.word	0x000363e4
    4a08:	.word	0x00036398
    4a0c:	.word	0x0003637c
    4a10:	.word	0x000363ac
    4a14:	.word	0x000363a0
    4a18:	.word	0x00036354
    4a1c:	.word	0x00036338
    4a20:	.word	0x00036368
    4a24:	.word	0x0003635c
    4a28:	.word	0x00036310
    4a2c:	.word	0x000362f4
    4a30:	.word	0x00036324
    4a34:	.word	0x00036318
    4a38:	.word	0x000362cc
    4a3c:	.word	0x000362b0
    4a40:	.word	0x000362e0
    4a44:	.word	0x000362d4
    4a48:	.word	0x00036288
    4a4c:	.word	0x0003626c
    4a50:	.word	0x0003629c
    4a54:	.word	0x00036290
    4a58:	.word	0x00036244
    4a5c:	.word	0x00036228
    4a60:	.word	0x00036258
    4a64:	.word	0x0003624c
    4a68:	.word	0x00036200
    4a6c:	.word	0x000361e4
    4a70:	.word	0x00036214
    4a74:	.word	0x00036208
    4a78:	.word	0x000361bc
    4a7c:	.word	0x000361a0
    4a80:	.word	0x000361d0
    4a84:	.word	0x000361c4
    4a88:	.word	0x00036178
    4a8c:	.word	0x0003615c
    4a90:	.word	0x0003618c
    4a94:	.word	0x00036180
    4a98:	.word	0x00036134
    4a9c:	.word	0x00036118
    4aa0:	.word	0x00036148
    4aa4:	.word	0x0003613c
    4aa8:	.word	0x000360f0
    4aac:	.word	0x000360d4
    4ab0:	.word	0x00036104
    4ab4:	.word	0x000360f8
    4ab8:	.word	0x000360a0
    4abc:	.word	0x0003609c
    4ac0:	.word	0x000360c0
    4ac4:	.word	0x000360b4
    4ac8:	.word	0x00036068
    4acc:	.word	0x0003604c
    4ad0:	.word	0x0003607c
    4ad4:	.word	0x00036070
    4ad8:	.word	0x00036024
    4adc:	.word	0x00036008
    4ae0:	.word	0x00036038
    4ae4:	.word	0x0003602c
    4ae8:	.word	0x00035fe0
    4aec:	.word	0x00035fc4
    4af0:	.word	0x00035ff4
    4af4:	.word	0x00035fe8
    4af8:	.word	0x00035f9c
    4afc:	.word	0x00035f80
    4b00:	.word	0x00035fb0
    4b04:	.word	0x00035fa4
    4b08:	.word	0x00035f58
    4b0c:	.word	0x00035f3c
    4b10:	.word	0x00035f6c
    4b14:	.word	0x00035f60
    4b18:	.word	0x00035f14
    4b1c:	.word	0x00035ef8
    4b20:	.word	0x00035f28
    4b24:	.word	0x00035f1c
    4b28:	.word	0x00035ed0
    4b2c:	.word	0x00035eb4
    4b30:	.word	0x00035ee4
    4b34:	.word	0x00035ed8
    4b38:	.word	0x00035e8c
    4b3c:	.word	0x00035e70
    4b40:	.word	0x00035ea0
    4b44:	.word	0x00035e94
    4b48:	.word	0x000359e8
    4b4c:	.word	0x000359dc
    4b50:	.word	0x000359d0
    4b54:	.word	0x000359c4
    4b58:	.word	0x000359b8
    4b5c:	.word	0x0003597c
    4b60:	.word	0x00035960
    4b64:	.word	0x00035990
    4b68:	.word	0x00035984
    4b6c:	.word	0x00035954
    4b70:	.word	0x00035948
    4b74:	.word	0x0003593c
    4b78:	.word	0x00035930
    4b7c:	.word	0x00035924
    4b80:	.word	0x000358e8
    4b84:	.word	0x000358cc
    4b88:	.word	0x000358fc
    4b8c:	.word	0x000358f0
    4b90:	.word	0x000358c0
    4b94:	.word	0x000358b4
    4b98:	.word	0x000358a8
    4b9c:	.word	0x0003589c
    4ba0:	.word	0x00035890
    4ba4:	.word	0x00035854
    4ba8:	.word	0x00035838
    4bac:	.word	0x00035868
    4bb0:	.word	0x0003585c
    4bb4:	.word	0x00035810
    4bb8:	.word	0x000357f4
    4bbc:	.word	0x00035824
    4bc0:	.word	0x00035818
    4bc4:	.word	0x000357cc
    4bc8:	.word	0x000357b0
    4bcc:	.word	0x000357e0
    4bd0:	.word	0x000357d4
    4bd4:	.word	0x00035788
    4bd8:	.word	0x0003576c
    4bdc:	.word	0x0003579c
    4be0:	.word	0x00035790
    4be4:	.word	0x00035744
    4be8:	.word	0x00035728
    4bec:	.word	0x00035758
    4bf0:	.word	0x0003574c
    4bf4:	.word	0x00035700
    4bf8:	.word	0x000356e4
    4bfc:	.word	0x00035714
    4c00:	.word	0x00035708
    4c04:	.word	0x000356bc
    4c08:	.word	0x000356a0
    4c0c:	.word	0x000356d0
    4c10:	.word	0x000356c4
    4c14:	.word	0x00035678
    4c18:	.word	0x0003565c
    4c1c:	.word	0x0003568c
    4c20:	.word	0x00035680
    4c24:	.word	0x00035634
    4c28:	.word	0x00035618
    4c2c:	.word	0x00035648
    4c30:	.word	0x0003563c
    4c34:	.word	0x000355f0
    4c38:	.word	0x000355d4
    4c3c:	.word	0x00035604
    4c40:	.word	0x000355f8
    4c44:	.word	0x000355ac
    4c48:	.word	0x00035590
    4c4c:	.word	0x000355c0
    4c50:	.word	0x000355b4
    4c54:	.word	0x00035568
    4c58:	.word	0x0003554c
    4c5c:	.word	0x0003557c
    4c60:	.word	0x00035570
    4c64:	.word	0x00035524
    4c68:	.word	0x00035508
    4c6c:	.word	0x00035538
    4c70:	.word	0x0003552c
    4c74:	.word	0x000354e0
    4c78:	.word	0x000354c4
    4c7c:	.word	0x000354f4
    4c80:	.word	0x000354e8
    4c84:	.word	0x00035490
    4c88:	.word	0x0003548c
    4c8c:	.word	0x00035470
    4c90:	.word	0x000354a0
    4c94:	.word	0x00035494
    4c98:	.word	0x00035448
    4c9c:	.word	0x0003542c
    4ca0:	.word	0x0003545c
    4ca4:	.word	0x00035450
    4ca8:	.word	0x00035404
    4cac:	.word	0x000353e8
    4cb0:	.word	0x00035418
    4cb4:	.word	0x0003540c
    4cb8:	.word	0x000353c0
    4cbc:	.word	0x000353a4
    4cc0:	.word	0x000353d4
    4cc4:	.word	0x000353c8
    4cc8:	.word	0x0003537c
    4ccc:	.word	0x00035360
    4cd0:	.word	0x00035390
    4cd4:	.word	0x00035384
    4cd8:	.word	0x00035374
    4cdc:	.word	0x0001775c
    4ce0:	ldr	r3, [pc, #-416]	; 4b48 <init_linktype+0x12b0>
    4ce4:	add	r3, pc, r3
    4ce8:	mov	r2, #2
    4cec:	str	r2, [r3]
    4cf0:	ldr	r3, [pc, #-428]	; 4b4c <init_linktype+0x12b4>
    4cf4:	add	r3, pc, r3
    4cf8:	mov	r2, #3
    4cfc:	str	r2, [r3]
    4d00:	ldr	r3, [pc, #-440]	; 4b50 <init_linktype+0x12b8>
    4d04:	add	r3, pc, r3
    4d08:	mov	r2, #4
    4d0c:	str	r2, [r3]
    4d10:	ldr	r3, [pc, #-452]	; 4b54 <init_linktype+0x12bc>
    4d14:	add	r3, pc, r3
    4d18:	mov	r2, #4
    4d1c:	str	r2, [r3]
    4d20:	ldr	r3, [pc, #-464]	; 4b58 <init_linktype+0x12c0>
    4d24:	add	r3, pc, r3
    4d28:	mov	r2, #7
    4d2c:	str	r2, [r3]
    4d30:	ldr	r3, [pc, #-476]	; 4b5c <init_linktype+0x12c4>
    4d34:	add	r3, pc, r3
    4d38:	mvn	r2, #0
    4d3c:	str	r2, [r3]
    4d40:	ldr	r3, [pc, #-488]	; 4b60 <init_linktype+0x12c8>
    4d44:	add	r3, pc, r3
    4d48:	mvn	r2, #0
    4d4c:	str	r2, [r3]
    4d50:	ldr	r3, [pc, #-500]	; 4b64 <init_linktype+0x12cc>
    4d54:	add	r3, pc, r3
    4d58:	mvn	r2, #0
    4d5c:	str	r2, [r3]
    4d60:	ldr	r3, [pc, #-512]	; 4b68 <init_linktype+0x12d0>
    4d64:	add	r3, pc, r3
    4d68:	mvn	r2, #0
    4d6c:	str	r2, [r3]
    4d70:	b	5394 <init_linktype+0x1afc>
    4d74:	ldr	r3, [pc, #-528]	; 4b6c <init_linktype+0x12d4>
    4d78:	add	r3, pc, r3
    4d7c:	mov	r2, #6
    4d80:	str	r2, [r3]
    4d84:	ldr	r3, [pc, #-540]	; 4b70 <init_linktype+0x12d8>
    4d88:	add	r3, pc, r3
    4d8c:	mov	r2, #7
    4d90:	str	r2, [r3]
    4d94:	ldr	r3, [pc, #-552]	; 4b74 <init_linktype+0x12dc>
    4d98:	add	r3, pc, r3
    4d9c:	mov	r2, #8
    4da0:	str	r2, [r3]
    4da4:	ldr	r3, [pc, #-564]	; 4b78 <init_linktype+0x12e0>
    4da8:	add	r3, pc, r3
    4dac:	mov	r2, #8
    4db0:	str	r2, [r3]
    4db4:	ldr	r3, [pc, #-576]	; 4b7c <init_linktype+0x12e4>
    4db8:	add	r3, pc, r3
    4dbc:	mov	r2, #11
    4dc0:	str	r2, [r3]
    4dc4:	ldr	r3, [pc, #-588]	; 4b80 <init_linktype+0x12e8>
    4dc8:	add	r3, pc, r3
    4dcc:	mvn	r2, #0
    4dd0:	str	r2, [r3]
    4dd4:	ldr	r3, [pc, #-600]	; 4b84 <init_linktype+0x12ec>
    4dd8:	add	r3, pc, r3
    4ddc:	mvn	r2, #0
    4de0:	str	r2, [r3]
    4de4:	ldr	r3, [pc, #-612]	; 4b88 <init_linktype+0x12f0>
    4de8:	add	r3, pc, r3
    4dec:	mvn	r2, #0
    4df0:	str	r2, [r3]
    4df4:	ldr	r3, [pc, #-624]	; 4b8c <init_linktype+0x12f4>
    4df8:	add	r3, pc, r3
    4dfc:	mvn	r2, #0
    4e00:	str	r2, [r3]
    4e04:	b	5394 <init_linktype+0x1afc>
    4e08:	ldr	r3, [pc, #-640]	; 4b90 <init_linktype+0x12f8>
    4e0c:	add	r3, pc, r3
    4e10:	mov	r2, #22
    4e14:	str	r2, [r3]
    4e18:	ldr	r3, [pc, #-652]	; 4b94 <init_linktype+0x12fc>
    4e1c:	add	r3, pc, r3
    4e20:	mov	r2, #23
    4e24:	str	r2, [r3]
    4e28:	ldr	r3, [pc, #-664]	; 4b98 <init_linktype+0x1300>
    4e2c:	add	r3, pc, r3
    4e30:	mov	r2, #24
    4e34:	str	r2, [r3]
    4e38:	ldr	r3, [pc, #-676]	; 4b9c <init_linktype+0x1304>
    4e3c:	add	r3, pc, r3
    4e40:	mov	r2, #24
    4e44:	str	r2, [r3]
    4e48:	ldr	r3, [pc, #-688]	; 4ba0 <init_linktype+0x1308>
    4e4c:	add	r3, pc, r3
    4e50:	mov	r2, #27
    4e54:	str	r2, [r3]
    4e58:	ldr	r3, [pc, #-700]	; 4ba4 <init_linktype+0x130c>
    4e5c:	add	r3, pc, r3
    4e60:	mvn	r2, #0
    4e64:	str	r2, [r3]
    4e68:	ldr	r3, [pc, #-712]	; 4ba8 <init_linktype+0x1310>
    4e6c:	add	r3, pc, r3
    4e70:	mvn	r2, #0
    4e74:	str	r2, [r3]
    4e78:	ldr	r3, [pc, #-724]	; 4bac <init_linktype+0x1314>
    4e7c:	add	r3, pc, r3
    4e80:	mvn	r2, #0
    4e84:	str	r2, [r3]
    4e88:	ldr	r3, [pc, #-736]	; 4bb0 <init_linktype+0x1318>
    4e8c:	add	r3, pc, r3
    4e90:	mvn	r2, #0
    4e94:	str	r2, [r3]
    4e98:	b	5394 <init_linktype+0x1afc>
    4e9c:	ldr	r3, [pc, #-752]	; 4bb4 <init_linktype+0x131c>
    4ea0:	add	r3, pc, r3
    4ea4:	mvn	r2, #0
    4ea8:	str	r2, [r3]
    4eac:	ldr	r3, [pc, #-764]	; 4bb8 <init_linktype+0x1320>
    4eb0:	add	r3, pc, r3
    4eb4:	mvn	r2, #0
    4eb8:	str	r2, [r3]
    4ebc:	ldr	r3, [pc, #-776]	; 4bbc <init_linktype+0x1324>
    4ec0:	add	r3, pc, r3
    4ec4:	mvn	r2, #0
    4ec8:	str	r2, [r3]
    4ecc:	ldr	r3, [pc, #-788]	; 4bc0 <init_linktype+0x1328>
    4ed0:	add	r3, pc, r3
    4ed4:	mvn	r2, #0
    4ed8:	str	r2, [r3]
    4edc:	b	5394 <init_linktype+0x1afc>
    4ee0:	ldr	r3, [pc, #-804]	; 4bc4 <init_linktype+0x132c>
    4ee4:	add	r3, pc, r3
    4ee8:	mvn	r2, #0
    4eec:	str	r2, [r3]
    4ef0:	ldr	r3, [pc, #-816]	; 4bc8 <init_linktype+0x1330>
    4ef4:	add	r3, pc, r3
    4ef8:	mvn	r2, #0
    4efc:	str	r2, [r3]
    4f00:	ldr	r3, [pc, #-828]	; 4bcc <init_linktype+0x1334>
    4f04:	add	r3, pc, r3
    4f08:	mvn	r2, #0
    4f0c:	str	r2, [r3]
    4f10:	ldr	r3, [pc, #-840]	; 4bd0 <init_linktype+0x1338>
    4f14:	add	r3, pc, r3
    4f18:	mvn	r2, #0
    4f1c:	str	r2, [r3]
    4f20:	b	5394 <init_linktype+0x1afc>
    4f24:	ldr	r3, [pc, #-856]	; 4bd4 <init_linktype+0x133c>
    4f28:	add	r3, pc, r3
    4f2c:	mvn	r2, #0
    4f30:	str	r2, [r3]
    4f34:	ldr	r3, [pc, #-868]	; 4bd8 <init_linktype+0x1340>
    4f38:	add	r3, pc, r3
    4f3c:	mvn	r2, #0
    4f40:	str	r2, [r3]
    4f44:	ldr	r3, [pc, #-880]	; 4bdc <init_linktype+0x1344>
    4f48:	add	r3, pc, r3
    4f4c:	mvn	r2, #0
    4f50:	str	r2, [r3]
    4f54:	ldr	r3, [pc, #-892]	; 4be0 <init_linktype+0x1348>
    4f58:	add	r3, pc, r3
    4f5c:	mvn	r2, #0
    4f60:	str	r2, [r3]
    4f64:	b	5394 <init_linktype+0x1afc>
    4f68:	ldr	r3, [pc, #-908]	; 4be4 <init_linktype+0x134c>
    4f6c:	add	r3, pc, r3
    4f70:	mvn	r2, #0
    4f74:	str	r2, [r3]
    4f78:	ldr	r3, [pc, #-920]	; 4be8 <init_linktype+0x1350>
    4f7c:	add	r3, pc, r3
    4f80:	mvn	r2, #0
    4f84:	str	r2, [r3]
    4f88:	ldr	r3, [pc, #-932]	; 4bec <init_linktype+0x1354>
    4f8c:	add	r3, pc, r3
    4f90:	mvn	r2, #0
    4f94:	str	r2, [r3]
    4f98:	ldr	r3, [pc, #-944]	; 4bf0 <init_linktype+0x1358>
    4f9c:	add	r3, pc, r3
    4fa0:	mvn	r2, #0
    4fa4:	str	r2, [r3]
    4fa8:	b	5394 <init_linktype+0x1afc>
    4fac:	ldr	r3, [pc, #-960]	; 4bf4 <init_linktype+0x135c>
    4fb0:	add	r3, pc, r3
    4fb4:	mvn	r2, #0
    4fb8:	str	r2, [r3]
    4fbc:	ldr	r3, [pc, #-972]	; 4bf8 <init_linktype+0x1360>
    4fc0:	add	r3, pc, r3
    4fc4:	mvn	r2, #0
    4fc8:	str	r2, [r3]
    4fcc:	ldr	r3, [pc, #-984]	; 4bfc <init_linktype+0x1364>
    4fd0:	add	r3, pc, r3
    4fd4:	mvn	r2, #0
    4fd8:	str	r2, [r3]
    4fdc:	ldr	r3, [pc, #-996]	; 4c00 <init_linktype+0x1368>
    4fe0:	add	r3, pc, r3
    4fe4:	mvn	r2, #0
    4fe8:	str	r2, [r3]
    4fec:	b	5394 <init_linktype+0x1afc>
    4ff0:	ldr	r3, [pc, #-1012]	; 4c04 <init_linktype+0x136c>
    4ff4:	add	r3, pc, r3
    4ff8:	mvn	r2, #0
    4ffc:	str	r2, [r3]
    5000:	ldr	r3, [pc, #-1024]	; 4c08 <init_linktype+0x1370>
    5004:	add	r3, pc, r3
    5008:	mvn	r2, #0
    500c:	str	r2, [r3]
    5010:	ldr	r3, [pc, #-1036]	; 4c0c <init_linktype+0x1374>
    5014:	add	r3, pc, r3
    5018:	mvn	r2, #0
    501c:	str	r2, [r3]
    5020:	ldr	r3, [pc, #-1048]	; 4c10 <init_linktype+0x1378>
    5024:	add	r3, pc, r3
    5028:	mvn	r2, #0
    502c:	str	r2, [r3]
    5030:	b	5394 <init_linktype+0x1afc>
    5034:	ldr	r3, [pc, #-1064]	; 4c14 <init_linktype+0x137c>
    5038:	add	r3, pc, r3
    503c:	mvn	r2, #0
    5040:	str	r2, [r3]
    5044:	ldr	r3, [pc, #-1076]	; 4c18 <init_linktype+0x1380>
    5048:	add	r3, pc, r3
    504c:	mvn	r2, #0
    5050:	str	r2, [r3]
    5054:	ldr	r3, [pc, #-1088]	; 4c1c <init_linktype+0x1384>
    5058:	add	r3, pc, r3
    505c:	mvn	r2, #0
    5060:	str	r2, [r3]
    5064:	ldr	r3, [pc, #-1100]	; 4c20 <init_linktype+0x1388>
    5068:	add	r3, pc, r3
    506c:	mvn	r2, #0
    5070:	str	r2, [r3]
    5074:	b	5394 <init_linktype+0x1afc>
    5078:	ldr	r3, [pc, #-1116]	; 4c24 <init_linktype+0x138c>
    507c:	add	r3, pc, r3
    5080:	mvn	r2, #0
    5084:	str	r2, [r3]
    5088:	ldr	r3, [pc, #-1128]	; 4c28 <init_linktype+0x1390>
    508c:	add	r3, pc, r3
    5090:	mvn	r2, #0
    5094:	str	r2, [r3]
    5098:	ldr	r3, [pc, #-1140]	; 4c2c <init_linktype+0x1394>
    509c:	add	r3, pc, r3
    50a0:	mvn	r2, #0
    50a4:	str	r2, [r3]
    50a8:	ldr	r3, [pc, #-1152]	; 4c30 <init_linktype+0x1398>
    50ac:	add	r3, pc, r3
    50b0:	mvn	r2, #0
    50b4:	str	r2, [r3]
    50b8:	b	5394 <init_linktype+0x1afc>
    50bc:	ldr	r3, [pc, #-1168]	; 4c34 <init_linktype+0x139c>
    50c0:	add	r3, pc, r3
    50c4:	mvn	r2, #0
    50c8:	str	r2, [r3]
    50cc:	ldr	r3, [pc, #-1180]	; 4c38 <init_linktype+0x13a0>
    50d0:	add	r3, pc, r3
    50d4:	mvn	r2, #0
    50d8:	str	r2, [r3]
    50dc:	ldr	r3, [pc, #-1192]	; 4c3c <init_linktype+0x13a4>
    50e0:	add	r3, pc, r3
    50e4:	mvn	r2, #0
    50e8:	str	r2, [r3]
    50ec:	ldr	r3, [pc, #-1204]	; 4c40 <init_linktype+0x13a8>
    50f0:	add	r3, pc, r3
    50f4:	mvn	r2, #0
    50f8:	str	r2, [r3]
    50fc:	b	5394 <init_linktype+0x1afc>
    5100:	ldr	r3, [pc, #-1220]	; 4c44 <init_linktype+0x13ac>
    5104:	add	r3, pc, r3
    5108:	mvn	r2, #0
    510c:	str	r2, [r3]
    5110:	ldr	r3, [pc, #-1232]	; 4c48 <init_linktype+0x13b0>
    5114:	add	r3, pc, r3
    5118:	mvn	r2, #0
    511c:	str	r2, [r3]
    5120:	ldr	r3, [pc, #-1244]	; 4c4c <init_linktype+0x13b4>
    5124:	add	r3, pc, r3
    5128:	mvn	r2, #0
    512c:	str	r2, [r3]
    5130:	ldr	r3, [pc, #-1256]	; 4c50 <init_linktype+0x13b8>
    5134:	add	r3, pc, r3
    5138:	mvn	r2, #0
    513c:	str	r2, [r3]
    5140:	b	5394 <init_linktype+0x1afc>
    5144:	ldr	r3, [pc, #-1272]	; 4c54 <init_linktype+0x13bc>
    5148:	add	r3, pc, r3
    514c:	mvn	r2, #0
    5150:	str	r2, [r3]
    5154:	ldr	r3, [pc, #-1284]	; 4c58 <init_linktype+0x13c0>
    5158:	add	r3, pc, r3
    515c:	mvn	r2, #0
    5160:	str	r2, [r3]
    5164:	ldr	r3, [pc, #-1296]	; 4c5c <init_linktype+0x13c4>
    5168:	add	r3, pc, r3
    516c:	mvn	r2, #0
    5170:	str	r2, [r3]
    5174:	ldr	r3, [pc, #-1308]	; 4c60 <init_linktype+0x13c8>
    5178:	add	r3, pc, r3
    517c:	mvn	r2, #0
    5180:	str	r2, [r3]
    5184:	b	5394 <init_linktype+0x1afc>
    5188:	ldr	r3, [pc, #-1324]	; 4c64 <init_linktype+0x13cc>
    518c:	add	r3, pc, r3
    5190:	mvn	r2, #0
    5194:	str	r2, [r3]
    5198:	ldr	r3, [pc, #-1336]	; 4c68 <init_linktype+0x13d0>
    519c:	add	r3, pc, r3
    51a0:	mvn	r2, #0
    51a4:	str	r2, [r3]
    51a8:	ldr	r3, [pc, #-1348]	; 4c6c <init_linktype+0x13d4>
    51ac:	add	r3, pc, r3
    51b0:	mvn	r2, #0
    51b4:	str	r2, [r3]
    51b8:	ldr	r3, [pc, #-1360]	; 4c70 <init_linktype+0x13d8>
    51bc:	add	r3, pc, r3
    51c0:	mvn	r2, #0
    51c4:	str	r2, [r3]
    51c8:	b	5394 <init_linktype+0x1afc>
    51cc:	ldr	r3, [pc, #-1376]	; 4c74 <init_linktype+0x13dc>
    51d0:	add	r3, pc, r3
    51d4:	mvn	r2, #0
    51d8:	str	r2, [r3]
    51dc:	ldr	r3, [pc, #-1388]	; 4c78 <init_linktype+0x13e0>
    51e0:	add	r3, pc, r3
    51e4:	mvn	r2, #0
    51e8:	str	r2, [r3]
    51ec:	ldr	r3, [pc, #-1400]	; 4c7c <init_linktype+0x13e4>
    51f0:	add	r3, pc, r3
    51f4:	mvn	r2, #0
    51f8:	str	r2, [r3]
    51fc:	ldr	r3, [pc, #-1412]	; 4c80 <init_linktype+0x13e8>
    5200:	add	r3, pc, r3
    5204:	mvn	r2, #0
    5208:	str	r2, [r3]
    520c:	ldr	r3, [pc, #-1424]	; 4c84 <init_linktype+0x13ec>
    5210:	add	r3, pc, r3
    5214:	mov	r2, #1
    5218:	str	r2, [r3]
    521c:	b	5394 <init_linktype+0x1afc>
    5220:	ldr	r3, [pc, #-1440]	; 4c88 <init_linktype+0x13f0>
    5224:	add	r3, pc, r3
    5228:	mvn	r2, #0
    522c:	str	r2, [r3]
    5230:	ldr	r3, [pc, #-1452]	; 4c8c <init_linktype+0x13f4>
    5234:	add	r3, pc, r3
    5238:	mvn	r2, #0
    523c:	str	r2, [r3]
    5240:	ldr	r3, [pc, #-1464]	; 4c90 <init_linktype+0x13f8>
    5244:	add	r3, pc, r3
    5248:	mvn	r2, #0
    524c:	str	r2, [r3]
    5250:	ldr	r3, [pc, #-1476]	; 4c94 <init_linktype+0x13fc>
    5254:	add	r3, pc, r3
    5258:	mvn	r2, #0
    525c:	str	r2, [r3]
    5260:	b	5394 <init_linktype+0x1afc>
    5264:	ldr	r3, [pc, #-1492]	; 4c98 <init_linktype+0x1400>
    5268:	add	r3, pc, r3
    526c:	mvn	r2, #0
    5270:	str	r2, [r3]
    5274:	ldr	r3, [pc, #-1504]	; 4c9c <init_linktype+0x1404>
    5278:	add	r3, pc, r3
    527c:	mvn	r2, #0
    5280:	str	r2, [r3]
    5284:	ldr	r3, [pc, #-1516]	; 4ca0 <init_linktype+0x1408>
    5288:	add	r3, pc, r3
    528c:	mvn	r2, #0
    5290:	str	r2, [r3]
    5294:	ldr	r3, [pc, #-1528]	; 4ca4 <init_linktype+0x140c>
    5298:	add	r3, pc, r3
    529c:	mvn	r2, #0
    52a0:	str	r2, [r3]
    52a4:	b	5394 <init_linktype+0x1afc>
    52a8:	ldr	r3, [pc, #-1544]	; 4ca8 <init_linktype+0x1410>
    52ac:	add	r3, pc, r3
    52b0:	mvn	r2, #0
    52b4:	str	r2, [r3]
    52b8:	ldr	r3, [pc, #-1556]	; 4cac <init_linktype+0x1414>
    52bc:	add	r3, pc, r3
    52c0:	mvn	r2, #0
    52c4:	str	r2, [r3]
    52c8:	ldr	r3, [pc, #-1568]	; 4cb0 <init_linktype+0x1418>
    52cc:	add	r3, pc, r3
    52d0:	mvn	r2, #0
    52d4:	str	r2, [r3]
    52d8:	ldr	r3, [pc, #-1580]	; 4cb4 <init_linktype+0x141c>
    52dc:	add	r3, pc, r3
    52e0:	mvn	r2, #0
    52e4:	str	r2, [r3]
    52e8:	b	5394 <init_linktype+0x1afc>
    52ec:	ldr	r3, [pc, #-1596]	; 4cb8 <init_linktype+0x1420>
    52f0:	add	r3, pc, r3
    52f4:	mvn	r2, #0
    52f8:	str	r2, [r3]
    52fc:	ldr	r3, [pc, #-1608]	; 4cbc <init_linktype+0x1424>
    5300:	add	r3, pc, r3
    5304:	mvn	r2, #0
    5308:	str	r2, [r3]
    530c:	ldr	r3, [pc, #-1620]	; 4cc0 <init_linktype+0x1428>
    5310:	add	r3, pc, r3
    5314:	mvn	r2, #0
    5318:	str	r2, [r3]
    531c:	ldr	r3, [pc, #-1632]	; 4cc4 <init_linktype+0x142c>
    5320:	add	r3, pc, r3
    5324:	mvn	r2, #0
    5328:	str	r2, [r3]
    532c:	b	5394 <init_linktype+0x1afc>
    5330:	ldr	r3, [pc, #-1648]	; 4cc8 <init_linktype+0x1430>
    5334:	add	r3, pc, r3
    5338:	mov	r2, #1
    533c:	str	r2, [r3]
    5340:	ldr	r3, [pc, #-1660]	; 4ccc <init_linktype+0x1434>
    5344:	add	r3, pc, r3
    5348:	mov	r2, #24
    534c:	str	r2, [r3]
    5350:	ldr	r3, [pc, #-1672]	; 4cd0 <init_linktype+0x1438>
    5354:	add	r3, pc, r3
    5358:	mov	r2, #0
    535c:	str	r2, [r3]
    5360:	ldr	r3, [pc, #-1684]	; 4cd4 <init_linktype+0x143c>
    5364:	add	r3, pc, r3
    5368:	mvn	r2, #0
    536c:	str	r2, [r3]
    5370:	b	5394 <init_linktype+0x1afc>
    5374:	ldr	r3, [pc, #-1700]	; 4cd8 <init_linktype+0x1440>
    5378:	add	r3, pc, r3
    537c:	ldr	r3, [r3]
    5380:	mov	r1, r3
    5384:	ldr	r3, [pc, #-1712]	; 4cdc <init_linktype+0x1444>
    5388:	add	r3, pc, r3
    538c:	mov	r0, r3
    5390:	bl	2904 <sf_bpf_error>
    5394:	sub	sp, fp, #4
    5398:	ldr	fp, [sp]
    539c:	add	sp, sp, #4
    53a0:	pop	{pc}		; (ldr pc, [sp], #4)

000053a4 <gen_load_llrel>:
    53a4:	str	fp, [sp, #-8]!
    53a8:	str	lr, [sp, #4]
    53ac:	add	fp, sp, #4
    53b0:	sub	sp, sp, #16
    53b4:	str	r0, [fp, #-16]
    53b8:	str	r1, [fp, #-20]	; 0xffffffec
    53bc:	bl	6b84 <gen_llprefixlen>
    53c0:	str	r0, [fp, #-8]
    53c4:	ldr	r3, [fp, #-8]
    53c8:	cmp	r3, #0
    53cc:	beq	5400 <gen_load_llrel+0x5c>
    53d0:	ldr	r3, [fp, #-20]	; 0xffffffec
    53d4:	orr	r3, r3, #64	; 0x40
    53d8:	mov	r0, r3
    53dc:	bl	2c90 <new_stmt>
    53e0:	str	r0, [fp, #-12]
    53e4:	ldr	r2, [fp, #-16]
    53e8:	ldr	r3, [fp, #-12]
    53ec:	str	r2, [r3, #12]
    53f0:	ldr	r1, [fp, #-12]
    53f4:	ldr	r0, [fp, #-8]
    53f8:	bl	d608 <sf_append>
    53fc:	b	5434 <gen_load_llrel+0x90>
    5400:	ldr	r3, [fp, #-20]	; 0xffffffec
    5404:	orr	r3, r3, #32
    5408:	mov	r0, r3
    540c:	bl	2c90 <new_stmt>
    5410:	str	r0, [fp, #-8]
    5414:	ldr	r3, [pc, #48]	; 544c <gen_load_llrel+0xa8>
    5418:	add	r3, pc, r3
    541c:	ldr	r2, [r3]
    5420:	ldr	r3, [fp, #-16]
    5424:	add	r3, r2, r3
    5428:	mov	r2, r3
    542c:	ldr	r3, [fp, #-8]
    5430:	str	r2, [r3, #12]
    5434:	ldr	r3, [fp, #-8]
    5438:	mov	r0, r3
    543c:	sub	sp, fp, #4
    5440:	ldr	fp, [sp]
    5444:	add	sp, sp, #4
    5448:	pop	{pc}		; (ldr pc, [sp], #4)
    544c:	.word	0x00035280

00005450 <gen_load_macplrel>:
    5450:	str	fp, [sp, #-8]!
    5454:	str	lr, [sp, #4]
    5458:	add	fp, sp, #4
    545c:	sub	sp, sp, #16
    5460:	str	r0, [fp, #-16]
    5464:	str	r1, [fp, #-20]	; 0xffffffec
    5468:	bl	6c18 <gen_off_macpl>
    546c:	str	r0, [fp, #-8]
    5470:	ldr	r3, [fp, #-8]
    5474:	cmp	r3, #0
    5478:	beq	54ac <gen_load_macplrel+0x5c>
    547c:	ldr	r3, [fp, #-20]	; 0xffffffec
    5480:	orr	r3, r3, #64	; 0x40
    5484:	mov	r0, r3
    5488:	bl	2c90 <new_stmt>
    548c:	str	r0, [fp, #-12]
    5490:	ldr	r2, [fp, #-16]
    5494:	ldr	r3, [fp, #-12]
    5498:	str	r2, [r3, #12]
    549c:	ldr	r1, [fp, #-12]
    54a0:	ldr	r0, [fp, #-8]
    54a4:	bl	d608 <sf_append>
    54a8:	b	54e0 <gen_load_macplrel+0x90>
    54ac:	ldr	r3, [fp, #-20]	; 0xffffffec
    54b0:	orr	r3, r3, #32
    54b4:	mov	r0, r3
    54b8:	bl	2c90 <new_stmt>
    54bc:	str	r0, [fp, #-8]
    54c0:	ldr	r3, [pc, #48]	; 54f8 <gen_load_macplrel+0xa8>
    54c4:	add	r3, pc, r3
    54c8:	ldr	r2, [r3]
    54cc:	ldr	r3, [fp, #-16]
    54d0:	add	r3, r2, r3
    54d4:	mov	r2, r3
    54d8:	ldr	r3, [fp, #-8]
    54dc:	str	r2, [r3, #12]
    54e0:	ldr	r3, [fp, #-8]
    54e4:	mov	r0, r3
    54e8:	sub	sp, fp, #4
    54ec:	ldr	fp, [sp]
    54f0:	add	sp, sp, #4
    54f4:	pop	{pc}		; (ldr pc, [sp], #4)
    54f8:	.word	0x000351e0

000054fc <gen_load_a>:
    54fc:	str	fp, [sp, #-8]!
    5500:	str	lr, [sp, #4]
    5504:	add	fp, sp, #4
    5508:	sub	sp, sp, #24
    550c:	str	r0, [fp, #-16]
    5510:	str	r1, [fp, #-20]	; 0xffffffec
    5514:	str	r2, [fp, #-24]	; 0xffffffe8
    5518:	ldr	r3, [fp, #-16]
    551c:	cmp	r3, #6
    5520:	addls	pc, pc, r3, lsl #2
    5524:	b	5668 <gen_load_a+0x16c>
    5528:	b	5544 <gen_load_a+0x48>
    552c:	b	5568 <gen_load_a+0x6c>
    5530:	b	557c <gen_load_a+0x80>
    5534:	b	5590 <gen_load_a+0x94>
    5538:	b	55b8 <gen_load_a+0xbc>
    553c:	b	55e0 <gen_load_a+0xe4>
    5540:	b	563c <gen_load_a+0x140>
    5544:	ldr	r3, [fp, #-24]	; 0xffffffe8
    5548:	orr	r3, r3, #32
    554c:	mov	r0, r3
    5550:	bl	2c90 <new_stmt>
    5554:	str	r0, [fp, #-8]
    5558:	ldr	r2, [fp, #-20]	; 0xffffffec
    555c:	ldr	r3, [fp, #-8]
    5560:	str	r2, [r3, #12]
    5564:	b	566c <gen_load_a+0x170>
    5568:	ldr	r1, [fp, #-24]	; 0xffffffe8
    556c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5570:	bl	53a4 <gen_load_llrel>
    5574:	str	r0, [fp, #-8]
    5578:	b	566c <gen_load_a+0x170>
    557c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    5580:	ldr	r0, [fp, #-20]	; 0xffffffec
    5584:	bl	5450 <gen_load_macplrel>
    5588:	str	r0, [fp, #-8]
    558c:	b	566c <gen_load_a+0x170>
    5590:	ldr	r3, [pc, #236]	; 5684 <gen_load_a+0x188>
    5594:	add	r3, pc, r3
    5598:	ldr	r2, [r3]
    559c:	ldr	r3, [fp, #-20]	; 0xffffffec
    55a0:	add	r3, r2, r3
    55a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    55a8:	mov	r0, r3
    55ac:	bl	5450 <gen_load_macplrel>
    55b0:	str	r0, [fp, #-8]
    55b4:	b	566c <gen_load_a+0x170>
    55b8:	ldr	r3, [pc, #200]	; 5688 <gen_load_a+0x18c>
    55bc:	add	r3, pc, r3
    55c0:	ldr	r2, [r3]
    55c4:	ldr	r3, [fp, #-20]	; 0xffffffec
    55c8:	add	r3, r2, r3
    55cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    55d0:	mov	r0, r3
    55d4:	bl	5450 <gen_load_macplrel>
    55d8:	str	r0, [fp, #-8]
    55dc:	b	566c <gen_load_a+0x170>
    55e0:	bl	5698 <gen_loadx_iphdrlen>
    55e4:	str	r0, [fp, #-8]
    55e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    55ec:	orr	r3, r3, #64	; 0x40
    55f0:	mov	r0, r3
    55f4:	bl	2c90 <new_stmt>
    55f8:	str	r0, [fp, #-12]
    55fc:	ldr	r3, [pc, #136]	; 568c <gen_load_a+0x190>
    5600:	add	r3, pc, r3
    5604:	ldr	r2, [r3]
    5608:	ldr	r3, [pc, #128]	; 5690 <gen_load_a+0x194>
    560c:	add	r3, pc, r3
    5610:	ldr	r3, [r3]
    5614:	add	r2, r2, r3
    5618:	ldr	r3, [fp, #-20]	; 0xffffffec
    561c:	add	r3, r2, r3
    5620:	mov	r2, r3
    5624:	ldr	r3, [fp, #-12]
    5628:	str	r2, [r3, #12]
    562c:	ldr	r1, [fp, #-12]
    5630:	ldr	r0, [fp, #-8]
    5634:	bl	d608 <sf_append>
    5638:	b	566c <gen_load_a+0x170>
    563c:	ldr	r3, [pc, #80]	; 5694 <gen_load_a+0x198>
    5640:	add	r3, pc, r3
    5644:	ldr	r2, [r3]
    5648:	ldr	r3, [fp, #-20]	; 0xffffffec
    564c:	add	r3, r2, r3
    5650:	add	r3, r3, #40	; 0x28
    5654:	ldr	r1, [fp, #-24]	; 0xffffffe8
    5658:	mov	r0, r3
    565c:	bl	5450 <gen_load_macplrel>
    5660:	str	r0, [fp, #-8]
    5664:	b	566c <gen_load_a+0x170>
    5668:	bl	f68 <abort@plt>
    566c:	ldr	r3, [fp, #-8]
    5670:	mov	r0, r3
    5674:	sub	sp, fp, #4
    5678:	ldr	fp, [sp]
    567c:	add	sp, sp, #4
    5680:	pop	{pc}		; (ldr pc, [sp], #4)
    5684:	.word	0x00035150
    5688:	.word	0x0003512c
    568c:	.word	0x000350a4
    5690:	.word	0x000350d8
    5694:	.word	0x000350a4

00005698 <gen_loadx_iphdrlen>:
    5698:	str	fp, [sp, #-8]!
    569c:	str	lr, [sp, #4]
    56a0:	add	fp, sp, #4
    56a4:	sub	sp, sp, #8
    56a8:	bl	6c18 <gen_off_macpl>
    56ac:	str	r0, [fp, #-8]
    56b0:	ldr	r3, [fp, #-8]
    56b4:	cmp	r3, #0
    56b8:	beq	5768 <gen_loadx_iphdrlen+0xd0>
    56bc:	mov	r0, #80	; 0x50
    56c0:	bl	2c90 <new_stmt>
    56c4:	str	r0, [fp, #-12]
    56c8:	ldr	r3, [pc, #228]	; 57b4 <gen_loadx_iphdrlen+0x11c>
    56cc:	add	r3, pc, r3
    56d0:	ldr	r3, [r3]
    56d4:	mov	r2, r3
    56d8:	ldr	r3, [fp, #-12]
    56dc:	str	r2, [r3, #12]
    56e0:	ldr	r1, [fp, #-12]
    56e4:	ldr	r0, [fp, #-8]
    56e8:	bl	d608 <sf_append>
    56ec:	mov	r0, #84	; 0x54
    56f0:	bl	2c90 <new_stmt>
    56f4:	str	r0, [fp, #-12]
    56f8:	ldr	r3, [fp, #-12]
    56fc:	mov	r2, #15
    5700:	str	r2, [r3, #12]
    5704:	ldr	r1, [fp, #-12]
    5708:	ldr	r0, [fp, #-8]
    570c:	bl	d608 <sf_append>
    5710:	mov	r0, #100	; 0x64
    5714:	bl	2c90 <new_stmt>
    5718:	str	r0, [fp, #-12]
    571c:	ldr	r3, [fp, #-12]
    5720:	mov	r2, #2
    5724:	str	r2, [r3, #12]
    5728:	ldr	r1, [fp, #-12]
    572c:	ldr	r0, [fp, #-8]
    5730:	bl	d608 <sf_append>
    5734:	mov	r0, #12
    5738:	bl	2c90 <new_stmt>
    573c:	mov	r3, r0
    5740:	mov	r1, r3
    5744:	ldr	r0, [fp, #-8]
    5748:	bl	d608 <sf_append>
    574c:	mov	r0, #7
    5750:	bl	2c90 <new_stmt>
    5754:	mov	r3, r0
    5758:	mov	r1, r3
    575c:	ldr	r0, [fp, #-8]
    5760:	bl	d608 <sf_append>
    5764:	b	579c <gen_loadx_iphdrlen+0x104>
    5768:	mov	r0, #177	; 0xb1
    576c:	bl	2c90 <new_stmt>
    5770:	str	r0, [fp, #-8]
    5774:	ldr	r3, [pc, #60]	; 57b8 <gen_loadx_iphdrlen+0x120>
    5778:	add	r3, pc, r3
    577c:	ldr	r2, [r3]
    5780:	ldr	r3, [pc, #52]	; 57bc <gen_loadx_iphdrlen+0x124>
    5784:	add	r3, pc, r3
    5788:	ldr	r3, [r3]
    578c:	add	r3, r2, r3
    5790:	mov	r2, r3
    5794:	ldr	r3, [fp, #-8]
    5798:	str	r2, [r3, #12]
    579c:	ldr	r3, [fp, #-8]
    57a0:	mov	r0, r3
    57a4:	sub	sp, fp, #4
    57a8:	ldr	fp, [sp]
    57ac:	add	sp, sp, #4
    57b0:	pop	{pc}		; (ldr pc, [sp], #4)
    57b4:	.word	0x00035018
    57b8:	.word	0x00034f2c
    57bc:	.word	0x00034f60

000057c0 <gen_uncond>:
    57c0:	str	fp, [sp, #-8]!
    57c4:	str	lr, [sp, #4]
    57c8:	add	fp, sp, #4
    57cc:	sub	sp, sp, #16
    57d0:	str	r0, [fp, #-16]
    57d4:	mov	r0, #0
    57d8:	bl	2c90 <new_stmt>
    57dc:	str	r0, [fp, #-8]
    57e0:	ldr	r3, [fp, #-16]
    57e4:	cmp	r3, #0
    57e8:	moveq	r3, #1
    57ec:	movne	r3, #0
    57f0:	uxtb	r3, r3
    57f4:	mov	r2, r3
    57f8:	ldr	r3, [fp, #-8]
    57fc:	str	r2, [r3, #12]
    5800:	mov	r0, #21
    5804:	bl	2c40 <new_block>
    5808:	str	r0, [fp, #-12]
    580c:	ldr	r3, [fp, #-12]
    5810:	ldr	r2, [fp, #-8]
    5814:	str	r2, [r3, #4]
    5818:	ldr	r3, [fp, #-12]
    581c:	mov	r0, r3
    5820:	sub	sp, fp, #4
    5824:	ldr	fp, [sp]
    5828:	add	sp, sp, #4
    582c:	pop	{pc}		; (ldr pc, [sp], #4)

00005830 <gen_true>:
    5830:	str	fp, [sp, #-8]!
    5834:	str	lr, [sp, #4]
    5838:	add	fp, sp, #4
    583c:	mov	r0, #1
    5840:	bl	57c0 <gen_uncond>
    5844:	mov	r3, r0
    5848:	mov	r0, r3
    584c:	sub	sp, fp, #4
    5850:	ldr	fp, [sp]
    5854:	add	sp, sp, #4
    5858:	pop	{pc}		; (ldr pc, [sp], #4)

0000585c <gen_false>:
    585c:	str	fp, [sp, #-8]!
    5860:	str	lr, [sp, #4]
    5864:	add	fp, sp, #4
    5868:	mov	r0, #0
    586c:	bl	57c0 <gen_uncond>
    5870:	mov	r3, r0
    5874:	mov	r0, r3
    5878:	sub	sp, fp, #4
    587c:	ldr	fp, [sp]
    5880:	add	sp, sp, #4
    5884:	pop	{pc}		; (ldr pc, [sp], #4)

00005888 <gen_ether_linktype>:
    5888:	str	r4, [sp, #-12]!
    588c:	str	fp, [sp, #4]
    5890:	str	lr, [sp, #8]
    5894:	add	fp, sp, #8
    5898:	sub	sp, sp, #12
    589c:	mov	r4, r0
    58a0:	cmp	r4, #240	; 0xf0
    58a4:	beq	58e4 <gen_ether_linktype+0x5c>
    58a8:	cmp	r4, #240	; 0xf0
    58ac:	bgt	58c4 <gen_ether_linktype+0x3c>
    58b0:	cmp	r4, #6
    58b4:	beq	58e4 <gen_ether_linktype+0x5c>
    58b8:	cmp	r4, #224	; 0xe0
    58bc:	beq	593c <gen_ether_linktype+0xb4>
    58c0:	b	5a98 <gen_ether_linktype+0x210>
    58c4:	movw	r3, #32923	; 0x809b
    58c8:	cmp	r4, r3
    58cc:	beq	59fc <gen_ether_linktype+0x174>
    58d0:	movw	r3, #33011	; 0x80f3
    58d4:	cmp	r4, r3
    58d8:	beq	59fc <gen_ether_linktype+0x174>
    58dc:	cmp	r4, #254	; 0xfe
    58e0:	bne	5a98 <gen_ether_linktype+0x210>
    58e4:	ldr	r3, [pc, #592]	; 5b3c <gen_ether_linktype+0x2b4>
    58e8:	add	r3, pc, r3
    58ec:	ldr	r1, [r3]
    58f0:	movw	r3, #1500	; 0x5dc
    58f4:	mov	r2, #8
    58f8:	mov	r0, #1
    58fc:	bl	345c <gen_cmp_gt>
    5900:	str	r0, [fp, #-20]	; 0xffffffec
    5904:	ldr	r0, [fp, #-20]	; 0xffffffec
    5908:	bl	33b4 <sf_gen_not>
    590c:	lsl	r3, r4, #8
    5910:	orr	r3, r4, r3
    5914:	mov	r2, #8
    5918:	mov	r1, #0
    591c:	mov	r0, #2
    5920:	bl	33f8 <gen_cmp>
    5924:	str	r0, [fp, #-16]
    5928:	ldr	r1, [fp, #-16]
    592c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5930:	bl	3248 <sf_gen_and>
    5934:	ldr	r3, [fp, #-16]
    5938:	b	5b24 <gen_ether_linktype+0x29c>
    593c:	mov	r3, #224	; 0xe0
    5940:	mov	r2, #16
    5944:	mov	r1, #0
    5948:	mov	r0, #2
    594c:	bl	33f8 <gen_cmp>
    5950:	str	r0, [fp, #-20]	; 0xffffffec
    5954:	movw	r3, #65535	; 0xffff
    5958:	mov	r2, #8
    595c:	mov	r1, #0
    5960:	mov	r0, #2
    5964:	bl	33f8 <gen_cmp>
    5968:	str	r0, [fp, #-16]
    596c:	ldr	r1, [fp, #-16]
    5970:	ldr	r0, [fp, #-20]	; 0xffffffec
    5974:	bl	3310 <sf_gen_or>
    5978:	movw	r1, #33079	; 0x8137
    597c:	mov	r0, #0
    5980:	bl	7a14 <gen_snap>
    5984:	str	r0, [fp, #-20]	; 0xffffffec
    5988:	ldr	r1, [fp, #-16]
    598c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5990:	bl	3310 <sf_gen_or>
    5994:	ldr	r3, [pc, #420]	; 5b40 <gen_ether_linktype+0x2b8>
    5998:	add	r3, pc, r3
    599c:	ldr	r1, [r3]
    59a0:	movw	r3, #1500	; 0x5dc
    59a4:	mov	r2, #8
    59a8:	mov	r0, #1
    59ac:	bl	345c <gen_cmp_gt>
    59b0:	str	r0, [fp, #-20]	; 0xffffffec
    59b4:	ldr	r0, [fp, #-20]	; 0xffffffec
    59b8:	bl	33b4 <sf_gen_not>
    59bc:	ldr	r1, [fp, #-16]
    59c0:	ldr	r0, [fp, #-20]	; 0xffffffec
    59c4:	bl	3248 <sf_gen_and>
    59c8:	ldr	r3, [pc, #372]	; 5b44 <gen_ether_linktype+0x2bc>
    59cc:	add	r3, pc, r3
    59d0:	ldr	r1, [r3]
    59d4:	movw	r3, #33079	; 0x8137
    59d8:	mov	r2, #8
    59dc:	mov	r0, #1
    59e0:	bl	33f8 <gen_cmp>
    59e4:	str	r0, [fp, #-20]	; 0xffffffec
    59e8:	ldr	r1, [fp, #-16]
    59ec:	ldr	r0, [fp, #-20]	; 0xffffffec
    59f0:	bl	3310 <sf_gen_or>
    59f4:	ldr	r3, [fp, #-16]
    59f8:	b	5b24 <gen_ether_linktype+0x29c>
    59fc:	ldr	r3, [pc, #324]	; 5b48 <gen_ether_linktype+0x2c0>
    5a00:	add	r3, pc, r3
    5a04:	ldr	r1, [r3]
    5a08:	movw	r3, #1500	; 0x5dc
    5a0c:	mov	r2, #8
    5a10:	mov	r0, #1
    5a14:	bl	345c <gen_cmp_gt>
    5a18:	str	r0, [fp, #-20]	; 0xffffffec
    5a1c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5a20:	bl	33b4 <sf_gen_not>
    5a24:	movw	r3, #32923	; 0x809b
    5a28:	cmp	r4, r3
    5a2c:	bne	5a48 <gen_ether_linktype+0x1c0>
    5a30:	movw	r1, #32923	; 0x809b
    5a34:	mov	r0, #7
    5a38:	movt	r0, #8
    5a3c:	bl	7a14 <gen_snap>
    5a40:	str	r0, [fp, #-16]
    5a44:	b	5a58 <gen_ether_linktype+0x1d0>
    5a48:	movw	r1, #33011	; 0x80f3
    5a4c:	mov	r0, #0
    5a50:	bl	7a14 <gen_snap>
    5a54:	str	r0, [fp, #-16]
    5a58:	ldr	r1, [fp, #-16]
    5a5c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5a60:	bl	3248 <sf_gen_and>
    5a64:	ldr	r3, [pc, #224]	; 5b4c <gen_ether_linktype+0x2c4>
    5a68:	add	r3, pc, r3
    5a6c:	ldr	r1, [r3]
    5a70:	mov	r3, r4
    5a74:	mov	r2, #8
    5a78:	mov	r0, #1
    5a7c:	bl	33f8 <gen_cmp>
    5a80:	str	r0, [fp, #-20]	; 0xffffffec
    5a84:	ldr	r1, [fp, #-16]
    5a88:	ldr	r0, [fp, #-20]	; 0xffffffec
    5a8c:	bl	3310 <sf_gen_or>
    5a90:	ldr	r3, [fp, #-16]
    5a94:	b	5b24 <gen_ether_linktype+0x29c>
    5a98:	movw	r3, #1500	; 0x5dc
    5a9c:	cmp	r4, r3
    5aa0:	bgt	5b04 <gen_ether_linktype+0x27c>
    5aa4:	ldr	r3, [pc, #164]	; 5b50 <gen_ether_linktype+0x2c8>
    5aa8:	add	r3, pc, r3
    5aac:	ldr	r1, [r3]
    5ab0:	movw	r3, #1500	; 0x5dc
    5ab4:	mov	r2, #8
    5ab8:	mov	r0, #1
    5abc:	bl	345c <gen_cmp_gt>
    5ac0:	str	r0, [fp, #-20]	; 0xffffffec
    5ac4:	ldr	r0, [fp, #-20]	; 0xffffffec
    5ac8:	bl	33b4 <sf_gen_not>
    5acc:	ldr	r3, [pc, #128]	; 5b54 <gen_ether_linktype+0x2cc>
    5ad0:	add	r3, pc, r3
    5ad4:	ldr	r3, [r3]
    5ad8:	add	r1, r3, #2
    5adc:	mov	r3, r4
    5ae0:	mov	r2, #16
    5ae4:	mov	r0, #1
    5ae8:	bl	33f8 <gen_cmp>
    5aec:	str	r0, [fp, #-16]
    5af0:	ldr	r1, [fp, #-16]
    5af4:	ldr	r0, [fp, #-20]	; 0xffffffec
    5af8:	bl	3248 <sf_gen_and>
    5afc:	ldr	r3, [fp, #-16]
    5b00:	b	5b24 <gen_ether_linktype+0x29c>
    5b04:	ldr	r3, [pc, #76]	; 5b58 <gen_ether_linktype+0x2d0>
    5b08:	add	r3, pc, r3
    5b0c:	ldr	r1, [r3]
    5b10:	mov	r3, r4
    5b14:	mov	r2, #8
    5b18:	mov	r0, #1
    5b1c:	bl	33f8 <gen_cmp>
    5b20:	mov	r3, r0
    5b24:	mov	r0, r3
    5b28:	sub	sp, fp, #8
    5b2c:	ldr	r4, [sp]
    5b30:	ldr	fp, [sp, #4]
    5b34:	add	sp, sp, #8
    5b38:	pop	{pc}		; (ldr pc, [sp], #4)
    5b3c:	.word	0x00034dc8
    5b40:	.word	0x00034d18
    5b44:	.word	0x00034ce4
    5b48:	.word	0x00034cb0
    5b4c:	.word	0x00034c48
    5b50:	.word	0x00034c08
    5b54:	.word	0x00034be0
    5b58:	.word	0x00034ba8

00005b5c <gen_ipnet_linktype>:
    5b5c:	str	fp, [sp, #-8]!
    5b60:	str	lr, [sp, #4]
    5b64:	add	fp, sp, #4
    5b68:	mov	r3, r0
    5b6c:	cmp	r3, #2048	; 0x800
    5b70:	beq	5b90 <gen_ipnet_linktype+0x34>
    5b74:	movw	r2, #34525	; 0x86dd
    5b78:	cmp	r3, r2
    5b7c:	beq	5bb4 <gen_ipnet_linktype+0x58>
    5b80:	nop	{0}
    5b84:	bl	585c <gen_false>
    5b88:	mov	r3, r0
    5b8c:	b	5bd4 <gen_ipnet_linktype+0x78>
    5b90:	ldr	r3, [pc, #80]	; 5be8 <gen_ipnet_linktype+0x8c>
    5b94:	add	r3, pc, r3
    5b98:	ldr	r1, [r3]
    5b9c:	mov	r3, #2
    5ba0:	mov	r2, #16
    5ba4:	mov	r0, #1
    5ba8:	bl	33f8 <gen_cmp>
    5bac:	mov	r3, r0
    5bb0:	b	5bd4 <gen_ipnet_linktype+0x78>
    5bb4:	ldr	r3, [pc, #48]	; 5bec <gen_ipnet_linktype+0x90>
    5bb8:	add	r3, pc, r3
    5bbc:	ldr	r1, [r3]
    5bc0:	mov	r3, #26
    5bc4:	mov	r2, #16
    5bc8:	mov	r0, #1
    5bcc:	bl	33f8 <gen_cmp>
    5bd0:	mov	r3, r0
    5bd4:	mov	r0, r3
    5bd8:	sub	sp, fp, #4
    5bdc:	ldr	fp, [sp]
    5be0:	add	sp, sp, #4
    5be4:	pop	{pc}		; (ldr pc, [sp], #4)
    5be8:	.word	0x00034b1c
    5bec:	.word	0x00034af8

00005bf0 <gen_linux_sll_linktype>:
    5bf0:	str	r4, [sp, #-12]!
    5bf4:	str	fp, [sp, #4]
    5bf8:	str	lr, [sp, #8]
    5bfc:	add	fp, sp, #8
    5c00:	sub	sp, sp, #12
    5c04:	mov	r4, r0
    5c08:	cmp	r4, #240	; 0xf0
    5c0c:	beq	5c4c <gen_linux_sll_linktype+0x5c>
    5c10:	cmp	r4, #240	; 0xf0
    5c14:	bgt	5c2c <gen_linux_sll_linktype+0x3c>
    5c18:	cmp	r4, #6
    5c1c:	beq	5c4c <gen_linux_sll_linktype+0x5c>
    5c20:	cmp	r4, #224	; 0xe0
    5c24:	beq	5c9c <gen_linux_sll_linktype+0xac>
    5c28:	b	5df0 <gen_linux_sll_linktype+0x200>
    5c2c:	movw	r3, #32923	; 0x809b
    5c30:	cmp	r4, r3
    5c34:	beq	5d5c <gen_linux_sll_linktype+0x16c>
    5c38:	movw	r3, #33011	; 0x80f3
    5c3c:	cmp	r4, r3
    5c40:	beq	5d5c <gen_linux_sll_linktype+0x16c>
    5c44:	cmp	r4, #254	; 0xfe
    5c48:	bne	5df0 <gen_linux_sll_linktype+0x200>
    5c4c:	ldr	r3, [pc, #564]	; 5e88 <gen_linux_sll_linktype+0x298>
    5c50:	add	r3, pc, r3
    5c54:	ldr	r1, [r3]
    5c58:	mov	r3, #4
    5c5c:	mov	r2, #8
    5c60:	mov	r0, #1
    5c64:	bl	33f8 <gen_cmp>
    5c68:	str	r0, [fp, #-20]	; 0xffffffec
    5c6c:	lsl	r3, r4, #8
    5c70:	orr	r3, r4, r3
    5c74:	mov	r2, #8
    5c78:	mov	r1, #0
    5c7c:	mov	r0, #2
    5c80:	bl	33f8 <gen_cmp>
    5c84:	str	r0, [fp, #-16]
    5c88:	ldr	r1, [fp, #-16]
    5c8c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5c90:	bl	3248 <sf_gen_and>
    5c94:	ldr	r3, [fp, #-16]
    5c98:	b	5e70 <gen_linux_sll_linktype+0x280>
    5c9c:	mov	r3, #224	; 0xe0
    5ca0:	mov	r2, #16
    5ca4:	mov	r1, #0
    5ca8:	mov	r0, #2
    5cac:	bl	33f8 <gen_cmp>
    5cb0:	str	r0, [fp, #-20]	; 0xffffffec
    5cb4:	movw	r1, #33079	; 0x8137
    5cb8:	mov	r0, #0
    5cbc:	bl	7a14 <gen_snap>
    5cc0:	str	r0, [fp, #-16]
    5cc4:	ldr	r1, [fp, #-16]
    5cc8:	ldr	r0, [fp, #-20]	; 0xffffffec
    5ccc:	bl	3310 <sf_gen_or>
    5cd0:	ldr	r3, [pc, #436]	; 5e8c <gen_linux_sll_linktype+0x29c>
    5cd4:	add	r3, pc, r3
    5cd8:	ldr	r1, [r3]
    5cdc:	mov	r3, #4
    5ce0:	mov	r2, #8
    5ce4:	mov	r0, #1
    5ce8:	bl	33f8 <gen_cmp>
    5cec:	str	r0, [fp, #-20]	; 0xffffffec
    5cf0:	ldr	r1, [fp, #-16]
    5cf4:	ldr	r0, [fp, #-20]	; 0xffffffec
    5cf8:	bl	3248 <sf_gen_and>
    5cfc:	ldr	r3, [pc, #396]	; 5e90 <gen_linux_sll_linktype+0x2a0>
    5d00:	add	r3, pc, r3
    5d04:	ldr	r1, [r3]
    5d08:	mov	r3, #1
    5d0c:	mov	r2, #8
    5d10:	mov	r0, #1
    5d14:	bl	33f8 <gen_cmp>
    5d18:	str	r0, [fp, #-20]	; 0xffffffec
    5d1c:	ldr	r1, [fp, #-16]
    5d20:	ldr	r0, [fp, #-20]	; 0xffffffec
    5d24:	bl	3310 <sf_gen_or>
    5d28:	ldr	r3, [pc, #356]	; 5e94 <gen_linux_sll_linktype+0x2a4>
    5d2c:	add	r3, pc, r3
    5d30:	ldr	r1, [r3]
    5d34:	movw	r3, #33079	; 0x8137
    5d38:	mov	r2, #8
    5d3c:	mov	r0, #1
    5d40:	bl	33f8 <gen_cmp>
    5d44:	str	r0, [fp, #-20]	; 0xffffffec
    5d48:	ldr	r1, [fp, #-16]
    5d4c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5d50:	bl	3310 <sf_gen_or>
    5d54:	ldr	r3, [fp, #-16]
    5d58:	b	5e70 <gen_linux_sll_linktype+0x280>
    5d5c:	ldr	r3, [pc, #308]	; 5e98 <gen_linux_sll_linktype+0x2a8>
    5d60:	add	r3, pc, r3
    5d64:	ldr	r1, [r3]
    5d68:	mov	r3, #4
    5d6c:	mov	r2, #8
    5d70:	mov	r0, #1
    5d74:	bl	33f8 <gen_cmp>
    5d78:	str	r0, [fp, #-20]	; 0xffffffec
    5d7c:	movw	r3, #32923	; 0x809b
    5d80:	cmp	r4, r3
    5d84:	bne	5da0 <gen_linux_sll_linktype+0x1b0>
    5d88:	movw	r1, #32923	; 0x809b
    5d8c:	mov	r0, #7
    5d90:	movt	r0, #8
    5d94:	bl	7a14 <gen_snap>
    5d98:	str	r0, [fp, #-16]
    5d9c:	b	5db0 <gen_linux_sll_linktype+0x1c0>
    5da0:	movw	r1, #33011	; 0x80f3
    5da4:	mov	r0, #0
    5da8:	bl	7a14 <gen_snap>
    5dac:	str	r0, [fp, #-16]
    5db0:	ldr	r1, [fp, #-16]
    5db4:	ldr	r0, [fp, #-20]	; 0xffffffec
    5db8:	bl	3248 <sf_gen_and>
    5dbc:	ldr	r3, [pc, #216]	; 5e9c <gen_linux_sll_linktype+0x2ac>
    5dc0:	add	r3, pc, r3
    5dc4:	ldr	r1, [r3]
    5dc8:	mov	r3, r4
    5dcc:	mov	r2, #8
    5dd0:	mov	r0, #1
    5dd4:	bl	33f8 <gen_cmp>
    5dd8:	str	r0, [fp, #-20]	; 0xffffffec
    5ddc:	ldr	r1, [fp, #-16]
    5de0:	ldr	r0, [fp, #-20]	; 0xffffffec
    5de4:	bl	3310 <sf_gen_or>
    5de8:	ldr	r3, [fp, #-16]
    5dec:	b	5e70 <gen_linux_sll_linktype+0x280>
    5df0:	movw	r3, #1500	; 0x5dc
    5df4:	cmp	r4, r3
    5df8:	bgt	5e50 <gen_linux_sll_linktype+0x260>
    5dfc:	ldr	r3, [pc, #156]	; 5ea0 <gen_linux_sll_linktype+0x2b0>
    5e00:	add	r3, pc, r3
    5e04:	ldr	r1, [r3]
    5e08:	mov	r3, #4
    5e0c:	mov	r2, #8
    5e10:	mov	r0, #1
    5e14:	bl	33f8 <gen_cmp>
    5e18:	str	r0, [fp, #-20]	; 0xffffffec
    5e1c:	ldr	r3, [pc, #128]	; 5ea4 <gen_linux_sll_linktype+0x2b4>
    5e20:	add	r3, pc, r3
    5e24:	ldr	r1, [r3]
    5e28:	mov	r3, r4
    5e2c:	mov	r2, #16
    5e30:	mov	r0, #1
    5e34:	bl	33f8 <gen_cmp>
    5e38:	str	r0, [fp, #-16]
    5e3c:	ldr	r1, [fp, #-16]
    5e40:	ldr	r0, [fp, #-20]	; 0xffffffec
    5e44:	bl	3248 <sf_gen_and>
    5e48:	ldr	r3, [fp, #-16]
    5e4c:	b	5e70 <gen_linux_sll_linktype+0x280>
    5e50:	ldr	r3, [pc, #80]	; 5ea8 <gen_linux_sll_linktype+0x2b8>
    5e54:	add	r3, pc, r3
    5e58:	ldr	r1, [r3]
    5e5c:	mov	r3, r4
    5e60:	mov	r2, #8
    5e64:	mov	r0, #1
    5e68:	bl	33f8 <gen_cmp>
    5e6c:	mov	r3, r0
    5e70:	mov	r0, r3
    5e74:	sub	sp, fp, #8
    5e78:	ldr	r4, [sp]
    5e7c:	ldr	fp, [sp, #4]
    5e80:	add	sp, sp, #8
    5e84:	pop	{pc}		; (ldr pc, [sp], #4)
    5e88:	.word	0x00034a60
    5e8c:	.word	0x000349dc
    5e90:	.word	0x000349b0
    5e94:	.word	0x00034984
    5e98:	.word	0x00034950
    5e9c:	.word	0x000348f0
    5ea0:	.word	0x000348b0
    5ea4:	.word	0x00034884
    5ea8:	.word	0x0003485c

00005eac <gen_load_prism_llprefixlen>:
    5eac:	str	fp, [sp, #-8]!
    5eb0:	str	lr, [sp, #4]
    5eb4:	add	fp, sp, #4
    5eb8:	sub	sp, sp, #16
    5ebc:	ldr	r2, [pc, #384]	; 6044 <gen_load_prism_llprefixlen+0x198>
    5ec0:	add	r2, pc, r2
    5ec4:	ldr	r3, [pc, #380]	; 6048 <gen_load_prism_llprefixlen+0x19c>
    5ec8:	ldr	r3, [r2, r3]
    5ecc:	mov	r2, #1
    5ed0:	str	r2, [r3]
    5ed4:	ldr	r3, [pc, #368]	; 604c <gen_load_prism_llprefixlen+0x1a0>
    5ed8:	add	r3, pc, r3
    5edc:	ldr	r3, [r3]
    5ee0:	cmn	r3, #1
    5ee4:	beq	602c <gen_load_prism_llprefixlen+0x180>
    5ee8:	mov	r0, #32
    5eec:	bl	2c90 <new_stmt>
    5ef0:	str	r0, [fp, #-8]
    5ef4:	ldr	r3, [fp, #-8]
    5ef8:	mov	r2, #0
    5efc:	str	r2, [r3, #12]
    5f00:	mov	r0, #84	; 0x54
    5f04:	bl	2c90 <new_stmt>
    5f08:	str	r0, [fp, #-12]
    5f0c:	ldr	r2, [fp, #-12]
    5f10:	mov	r3, #61440	; 0xf000
    5f14:	movt	r3, #65535	; 0xffff
    5f18:	str	r3, [r2, #12]
    5f1c:	ldr	r1, [fp, #-12]
    5f20:	ldr	r0, [fp, #-8]
    5f24:	bl	d608 <sf_append>
    5f28:	mov	r0, #21
    5f2c:	bl	2c90 <new_stmt>
    5f30:	str	r0, [fp, #-16]
    5f34:	ldr	r2, [fp, #-16]
    5f38:	mov	r3, #4096	; 0x1000
    5f3c:	movt	r3, #32801	; 0x8021
    5f40:	str	r3, [r2, #12]
    5f44:	ldr	r1, [fp, #-16]
    5f48:	ldr	r0, [fp, #-8]
    5f4c:	bl	d608 <sf_append>
    5f50:	mov	r0, #32
    5f54:	bl	2c90 <new_stmt>
    5f58:	str	r0, [fp, #-12]
    5f5c:	ldr	r3, [fp, #-12]
    5f60:	mov	r2, #4
    5f64:	str	r2, [r3, #12]
    5f68:	ldr	r1, [fp, #-12]
    5f6c:	ldr	r0, [fp, #-8]
    5f70:	bl	d608 <sf_append>
    5f74:	ldr	r3, [fp, #-16]
    5f78:	ldr	r2, [fp, #-12]
    5f7c:	str	r2, [r3, #4]
    5f80:	mov	r0, #5
    5f84:	bl	2c90 <new_stmt>
    5f88:	str	r0, [fp, #-20]	; 0xffffffec
    5f8c:	ldr	r3, [fp, #-20]	; 0xffffffec
    5f90:	mov	r2, #1
    5f94:	str	r2, [r3, #12]
    5f98:	ldr	r1, [fp, #-20]	; 0xffffffec
    5f9c:	ldr	r0, [fp, #-8]
    5fa0:	bl	d608 <sf_append>
    5fa4:	mov	r0, #0
    5fa8:	bl	2c90 <new_stmt>
    5fac:	str	r0, [fp, #-12]
    5fb0:	ldr	r3, [fp, #-12]
    5fb4:	mov	r2, #144	; 0x90
    5fb8:	str	r2, [r3, #12]
    5fbc:	ldr	r1, [fp, #-12]
    5fc0:	ldr	r0, [fp, #-8]
    5fc4:	bl	d608 <sf_append>
    5fc8:	ldr	r3, [fp, #-16]
    5fcc:	ldr	r2, [fp, #-12]
    5fd0:	str	r2, [r3, #8]
    5fd4:	mov	r0, #2
    5fd8:	bl	2c90 <new_stmt>
    5fdc:	str	r0, [fp, #-12]
    5fe0:	ldr	r3, [pc, #104]	; 6050 <gen_load_prism_llprefixlen+0x1a4>
    5fe4:	add	r3, pc, r3
    5fe8:	ldr	r2, [r3]
    5fec:	ldr	r3, [fp, #-12]
    5ff0:	str	r2, [r3, #12]
    5ff4:	ldr	r1, [fp, #-12]
    5ff8:	ldr	r0, [fp, #-8]
    5ffc:	bl	d608 <sf_append>
    6000:	ldr	r3, [fp, #-20]	; 0xffffffec
    6004:	ldr	r2, [fp, #-12]
    6008:	str	r2, [r3, #8]
    600c:	mov	r0, #7
    6010:	bl	2c90 <new_stmt>
    6014:	str	r0, [fp, #-12]
    6018:	ldr	r1, [fp, #-12]
    601c:	ldr	r0, [fp, #-8]
    6020:	bl	d608 <sf_append>
    6024:	ldr	r3, [fp, #-8]
    6028:	b	6030 <gen_load_prism_llprefixlen+0x184>
    602c:	mov	r3, #0
    6030:	mov	r0, r3
    6034:	sub	sp, fp, #4
    6038:	ldr	fp, [sp]
    603c:	add	sp, sp, #4
    6040:	pop	{pc}		; (ldr pc, [sp], #4)
    6044:	.word	0x00034138
    6048:	.word	0x0000010c
    604c:	.word	0x000347c4
    6050:	.word	0x000346b8

00006054 <gen_load_avs_llprefixlen>:
    6054:	str	fp, [sp, #-8]!
    6058:	str	lr, [sp, #4]
    605c:	add	fp, sp, #4
    6060:	sub	sp, sp, #8
    6064:	ldr	r3, [pc, #136]	; 60f4 <gen_load_avs_llprefixlen+0xa0>
    6068:	add	r3, pc, r3
    606c:	ldr	r3, [r3]
    6070:	cmn	r3, #1
    6074:	beq	60dc <gen_load_avs_llprefixlen+0x88>
    6078:	mov	r0, #32
    607c:	bl	2c90 <new_stmt>
    6080:	str	r0, [fp, #-8]
    6084:	ldr	r3, [fp, #-8]
    6088:	mov	r2, #4
    608c:	str	r2, [r3, #12]
    6090:	mov	r0, #2
    6094:	bl	2c90 <new_stmt>
    6098:	str	r0, [fp, #-12]
    609c:	ldr	r3, [pc, #84]	; 60f8 <gen_load_avs_llprefixlen+0xa4>
    60a0:	add	r3, pc, r3
    60a4:	ldr	r2, [r3]
    60a8:	ldr	r3, [fp, #-12]
    60ac:	str	r2, [r3, #12]
    60b0:	ldr	r1, [fp, #-12]
    60b4:	ldr	r0, [fp, #-8]
    60b8:	bl	d608 <sf_append>
    60bc:	mov	r0, #7
    60c0:	bl	2c90 <new_stmt>
    60c4:	str	r0, [fp, #-12]
    60c8:	ldr	r1, [fp, #-12]
    60cc:	ldr	r0, [fp, #-8]
    60d0:	bl	d608 <sf_append>
    60d4:	ldr	r3, [fp, #-8]
    60d8:	b	60e0 <gen_load_avs_llprefixlen+0x8c>
    60dc:	mov	r3, #0
    60e0:	mov	r0, r3
    60e4:	sub	sp, fp, #4
    60e8:	ldr	fp, [sp]
    60ec:	add	sp, sp, #4
    60f0:	pop	{pc}		; (ldr pc, [sp], #4)
    60f4:	.word	0x00034634
    60f8:	.word	0x000345fc

000060fc <gen_load_radiotap_llprefixlen>:
    60fc:	str	fp, [sp, #-8]!
    6100:	str	lr, [sp, #4]
    6104:	add	fp, sp, #4
    6108:	sub	sp, sp, #8
    610c:	ldr	r3, [pc, #256]	; 6214 <gen_load_radiotap_llprefixlen+0x118>
    6110:	add	r3, pc, r3
    6114:	ldr	r3, [r3]
    6118:	cmn	r3, #1
    611c:	beq	61fc <gen_load_radiotap_llprefixlen+0x100>
    6120:	mov	r0, #48	; 0x30
    6124:	bl	2c90 <new_stmt>
    6128:	str	r0, [fp, #-8]
    612c:	ldr	r3, [fp, #-8]
    6130:	mov	r2, #3
    6134:	str	r2, [r3, #12]
    6138:	mov	r0, #100	; 0x64
    613c:	bl	2c90 <new_stmt>
    6140:	str	r0, [fp, #-12]
    6144:	ldr	r1, [fp, #-12]
    6148:	ldr	r0, [fp, #-8]
    614c:	bl	d608 <sf_append>
    6150:	ldr	r3, [fp, #-12]
    6154:	mov	r2, #8
    6158:	str	r2, [r3, #12]
    615c:	mov	r0, #7
    6160:	bl	2c90 <new_stmt>
    6164:	str	r0, [fp, #-12]
    6168:	ldr	r1, [fp, #-12]
    616c:	ldr	r0, [fp, #-8]
    6170:	bl	d608 <sf_append>
    6174:	mov	r0, #48	; 0x30
    6178:	bl	2c90 <new_stmt>
    617c:	str	r0, [fp, #-12]
    6180:	ldr	r1, [fp, #-12]
    6184:	ldr	r0, [fp, #-8]
    6188:	bl	d608 <sf_append>
    618c:	ldr	r3, [fp, #-12]
    6190:	mov	r2, #2
    6194:	str	r2, [r3, #12]
    6198:	mov	r0, #76	; 0x4c
    619c:	bl	2c90 <new_stmt>
    61a0:	str	r0, [fp, #-12]
    61a4:	ldr	r1, [fp, #-12]
    61a8:	ldr	r0, [fp, #-8]
    61ac:	bl	d608 <sf_append>
    61b0:	mov	r0, #2
    61b4:	bl	2c90 <new_stmt>
    61b8:	str	r0, [fp, #-12]
    61bc:	ldr	r3, [pc, #84]	; 6218 <gen_load_radiotap_llprefixlen+0x11c>
    61c0:	add	r3, pc, r3
    61c4:	ldr	r2, [r3]
    61c8:	ldr	r3, [fp, #-12]
    61cc:	str	r2, [r3, #12]
    61d0:	ldr	r1, [fp, #-12]
    61d4:	ldr	r0, [fp, #-8]
    61d8:	bl	d608 <sf_append>
    61dc:	mov	r0, #7
    61e0:	bl	2c90 <new_stmt>
    61e4:	str	r0, [fp, #-12]
    61e8:	ldr	r1, [fp, #-12]
    61ec:	ldr	r0, [fp, #-8]
    61f0:	bl	d608 <sf_append>
    61f4:	ldr	r3, [fp, #-8]
    61f8:	b	6200 <gen_load_radiotap_llprefixlen+0x104>
    61fc:	mov	r3, #0
    6200:	mov	r0, r3
    6204:	sub	sp, fp, #4
    6208:	ldr	fp, [sp]
    620c:	add	sp, sp, #4
    6210:	pop	{pc}		; (ldr pc, [sp], #4)
    6214:	.word	0x0003458c
    6218:	.word	0x000344dc

0000621c <gen_load_ppi_llprefixlen>:
    621c:	str	fp, [sp, #-8]!
    6220:	str	lr, [sp, #4]
    6224:	add	fp, sp, #4
    6228:	sub	sp, sp, #8
    622c:	ldr	r3, [pc, #256]	; 6334 <gen_load_ppi_llprefixlen+0x118>
    6230:	add	r3, pc, r3
    6234:	ldr	r3, [r3]
    6238:	cmn	r3, #1
    623c:	beq	631c <gen_load_ppi_llprefixlen+0x100>
    6240:	mov	r0, #48	; 0x30
    6244:	bl	2c90 <new_stmt>
    6248:	str	r0, [fp, #-8]
    624c:	ldr	r3, [fp, #-8]
    6250:	mov	r2, #3
    6254:	str	r2, [r3, #12]
    6258:	mov	r0, #100	; 0x64
    625c:	bl	2c90 <new_stmt>
    6260:	str	r0, [fp, #-12]
    6264:	ldr	r1, [fp, #-12]
    6268:	ldr	r0, [fp, #-8]
    626c:	bl	d608 <sf_append>
    6270:	ldr	r3, [fp, #-12]
    6274:	mov	r2, #8
    6278:	str	r2, [r3, #12]
    627c:	mov	r0, #7
    6280:	bl	2c90 <new_stmt>
    6284:	str	r0, [fp, #-12]
    6288:	ldr	r1, [fp, #-12]
    628c:	ldr	r0, [fp, #-8]
    6290:	bl	d608 <sf_append>
    6294:	mov	r0, #48	; 0x30
    6298:	bl	2c90 <new_stmt>
    629c:	str	r0, [fp, #-12]
    62a0:	ldr	r1, [fp, #-12]
    62a4:	ldr	r0, [fp, #-8]
    62a8:	bl	d608 <sf_append>
    62ac:	ldr	r3, [fp, #-12]
    62b0:	mov	r2, #2
    62b4:	str	r2, [r3, #12]
    62b8:	mov	r0, #76	; 0x4c
    62bc:	bl	2c90 <new_stmt>
    62c0:	str	r0, [fp, #-12]
    62c4:	ldr	r1, [fp, #-12]
    62c8:	ldr	r0, [fp, #-8]
    62cc:	bl	d608 <sf_append>
    62d0:	mov	r0, #2
    62d4:	bl	2c90 <new_stmt>
    62d8:	str	r0, [fp, #-12]
    62dc:	ldr	r3, [pc, #84]	; 6338 <gen_load_ppi_llprefixlen+0x11c>
    62e0:	add	r3, pc, r3
    62e4:	ldr	r2, [r3]
    62e8:	ldr	r3, [fp, #-12]
    62ec:	str	r2, [r3, #12]
    62f0:	ldr	r1, [fp, #-12]
    62f4:	ldr	r0, [fp, #-8]
    62f8:	bl	d608 <sf_append>
    62fc:	mov	r0, #7
    6300:	bl	2c90 <new_stmt>
    6304:	str	r0, [fp, #-12]
    6308:	ldr	r1, [fp, #-12]
    630c:	ldr	r0, [fp, #-8]
    6310:	bl	d608 <sf_append>
    6314:	ldr	r3, [fp, #-8]
    6318:	b	6320 <gen_load_ppi_llprefixlen+0x104>
    631c:	mov	r3, #0
    6320:	mov	r0, r3
    6324:	sub	sp, fp, #4
    6328:	ldr	fp, [sp]
    632c:	add	sp, sp, #4
    6330:	pop	{pc}		; (ldr pc, [sp], #4)
    6334:	.word	0x0003446c
    6338:	.word	0x000343bc

0000633c <gen_load_802_11_header_len>:
    633c:	str	fp, [sp, #-8]!
    6340:	str	lr, [sp, #4]
    6344:	add	fp, sp, #4
    6348:	sub	sp, sp, #48	; 0x30
    634c:	str	r0, [fp, #-48]	; 0xffffffd0
    6350:	str	r1, [fp, #-52]	; 0xffffffcc
    6354:	ldr	r2, [pc, #1112]	; 67b4 <gen_load_802_11_header_len+0x478>
    6358:	add	r2, pc, r2
    635c:	ldr	r3, [pc, #1108]	; 67b8 <gen_load_802_11_header_len+0x47c>
    6360:	add	r3, pc, r3
    6364:	ldr	r3, [r3]
    6368:	cmn	r3, #1
    636c:	bne	6378 <gen_load_802_11_header_len+0x3c>
    6370:	ldr	r3, [fp, #-48]	; 0xffffffd0
    6374:	b	67a0 <gen_load_802_11_header_len+0x464>
    6378:	ldr	r3, [pc, #1084]	; 67bc <gen_load_802_11_header_len+0x480>
    637c:	ldr	r3, [r2, r3]
    6380:	mov	r2, #1
    6384:	str	r2, [r3]
    6388:	ldr	r3, [fp, #-48]	; 0xffffffd0
    638c:	cmp	r3, #0
    6390:	bne	63b8 <gen_load_802_11_header_len+0x7c>
    6394:	mov	r0, #1
    6398:	bl	2c90 <new_stmt>
    639c:	str	r0, [fp, #-48]	; 0xffffffd0
    63a0:	ldr	r3, [pc, #1048]	; 67c0 <gen_load_802_11_header_len+0x484>
    63a4:	add	r3, pc, r3
    63a8:	ldr	r3, [r3]
    63ac:	mov	r2, r3
    63b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
    63b4:	str	r2, [r3, #12]
    63b8:	mov	r0, #135	; 0x87
    63bc:	bl	2c90 <new_stmt>
    63c0:	str	r0, [fp, #-8]
    63c4:	ldr	r1, [fp, #-8]
    63c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    63cc:	bl	d608 <sf_append>
    63d0:	mov	r0, #4
    63d4:	bl	2c90 <new_stmt>
    63d8:	str	r0, [fp, #-8]
    63dc:	ldr	r3, [fp, #-8]
    63e0:	mov	r2, #24
    63e4:	str	r2, [r3, #12]
    63e8:	ldr	r1, [fp, #-8]
    63ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
    63f0:	bl	d608 <sf_append>
    63f4:	mov	r0, #2
    63f8:	bl	2c90 <new_stmt>
    63fc:	str	r0, [fp, #-8]
    6400:	ldr	r3, [pc, #956]	; 67c4 <gen_load_802_11_header_len+0x488>
    6404:	add	r3, pc, r3
    6408:	ldr	r2, [r3]
    640c:	ldr	r3, [fp, #-8]
    6410:	str	r2, [r3, #12]
    6414:	ldr	r1, [fp, #-8]
    6418:	ldr	r0, [fp, #-48]	; 0xffffffd0
    641c:	bl	d608 <sf_append>
    6420:	mov	r0, #80	; 0x50
    6424:	bl	2c90 <new_stmt>
    6428:	str	r0, [fp, #-8]
    642c:	ldr	r3, [fp, #-8]
    6430:	mov	r2, #0
    6434:	str	r2, [r3, #12]
    6438:	ldr	r1, [fp, #-8]
    643c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6440:	bl	d608 <sf_append>
    6444:	mov	r0, #69	; 0x45
    6448:	bl	2c90 <new_stmt>
    644c:	str	r0, [fp, #-12]
    6450:	ldr	r3, [fp, #-12]
    6454:	mov	r2, #8
    6458:	str	r2, [r3, #12]
    645c:	ldr	r1, [fp, #-12]
    6460:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6464:	bl	d608 <sf_append>
    6468:	mov	r0, #69	; 0x45
    646c:	bl	2c90 <new_stmt>
    6470:	str	r0, [fp, #-16]
    6474:	ldr	r3, [fp, #-12]
    6478:	ldr	r2, [fp, #-16]
    647c:	str	r2, [r3, #4]
    6480:	ldr	r3, [fp, #-16]
    6484:	mov	r2, #4
    6488:	str	r2, [r3, #12]
    648c:	ldr	r1, [fp, #-16]
    6490:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6494:	bl	d608 <sf_append>
    6498:	ldr	r3, [fp, #-12]
    649c:	ldr	r2, [fp, #-52]	; 0xffffffcc
    64a0:	str	r2, [r3, #8]
    64a4:	ldr	r3, [fp, #-16]
    64a8:	ldr	r2, [fp, #-52]	; 0xffffffcc
    64ac:	str	r2, [r3, #4]
    64b0:	mov	r0, #69	; 0x45
    64b4:	bl	2c90 <new_stmt>
    64b8:	str	r0, [fp, #-20]	; 0xffffffec
    64bc:	ldr	r3, [fp, #-16]
    64c0:	ldr	r2, [fp, #-20]	; 0xffffffec
    64c4:	str	r2, [r3, #8]
    64c8:	ldr	r3, [fp, #-20]	; 0xffffffec
    64cc:	mov	r2, #128	; 0x80
    64d0:	str	r2, [r3, #12]
    64d4:	ldr	r1, [fp, #-20]	; 0xffffffec
    64d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    64dc:	bl	d608 <sf_append>
    64e0:	mov	r0, #96	; 0x60
    64e4:	bl	2c90 <new_stmt>
    64e8:	str	r0, [fp, #-8]
    64ec:	ldr	r3, [fp, #-20]	; 0xffffffec
    64f0:	ldr	r2, [fp, #-8]
    64f4:	str	r2, [r3, #4]
    64f8:	ldr	r3, [pc, #712]	; 67c8 <gen_load_802_11_header_len+0x48c>
    64fc:	add	r3, pc, r3
    6500:	ldr	r2, [r3]
    6504:	ldr	r3, [fp, #-8]
    6508:	str	r2, [r3, #12]
    650c:	ldr	r1, [fp, #-8]
    6510:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6514:	bl	d608 <sf_append>
    6518:	mov	r0, #4
    651c:	bl	2c90 <new_stmt>
    6520:	str	r0, [fp, #-8]
    6524:	ldr	r3, [fp, #-8]
    6528:	mov	r2, #2
    652c:	str	r2, [r3, #12]
    6530:	ldr	r1, [fp, #-8]
    6534:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6538:	bl	d608 <sf_append>
    653c:	mov	r0, #2
    6540:	bl	2c90 <new_stmt>
    6544:	str	r0, [fp, #-8]
    6548:	ldr	r3, [pc, #636]	; 67cc <gen_load_802_11_header_len+0x490>
    654c:	add	r3, pc, r3
    6550:	ldr	r2, [r3]
    6554:	ldr	r3, [fp, #-8]
    6558:	str	r2, [r3, #12]
    655c:	ldr	r1, [fp, #-8]
    6560:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6564:	bl	d608 <sf_append>
    6568:	ldr	r3, [pc, #608]	; 67d0 <gen_load_802_11_header_len+0x494>
    656c:	add	r3, pc, r3
    6570:	ldr	r3, [r3]
    6574:	cmp	r3, #127	; 0x7f
    6578:	bne	6790 <gen_load_802_11_header_len+0x454>
    657c:	mov	r0, #32
    6580:	bl	2c90 <new_stmt>
    6584:	str	r0, [fp, #-8]
    6588:	ldr	r3, [fp, #-20]	; 0xffffffec
    658c:	ldr	r2, [fp, #-8]
    6590:	str	r2, [r3, #8]
    6594:	ldr	r3, [fp, #-8]
    6598:	mov	r2, #4
    659c:	str	r2, [r3, #12]
    65a0:	ldr	r1, [fp, #-8]
    65a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    65a8:	bl	d608 <sf_append>
    65ac:	mov	r0, #69	; 0x45
    65b0:	bl	2c90 <new_stmt>
    65b4:	str	r0, [fp, #-24]	; 0xffffffe8
    65b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    65bc:	mov	r2, #33554432	; 0x2000000
    65c0:	str	r2, [r3, #12]
    65c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    65c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    65cc:	bl	d608 <sf_append>
    65d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    65d4:	ldr	r2, [fp, #-52]	; 0xffffffcc
    65d8:	str	r2, [r3, #8]
    65dc:	mov	r0, #69	; 0x45
    65e0:	bl	2c90 <new_stmt>
    65e4:	mov	r2, r0
    65e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    65ec:	str	r2, [r3, #4]
    65f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    65f4:	ldr	r3, [r3, #4]
    65f8:	str	r3, [fp, #-28]	; 0xffffffe4
    65fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
    6600:	mov	r2, #16777216	; 0x1000000
    6604:	str	r2, [r3, #12]
    6608:	ldr	r1, [fp, #-28]	; 0xffffffe4
    660c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6610:	bl	d608 <sf_append>
    6614:	mov	r0, #48	; 0x30
    6618:	bl	2c90 <new_stmt>
    661c:	str	r0, [fp, #-8]
    6620:	ldr	r3, [fp, #-28]	; 0xffffffe4
    6624:	ldr	r2, [fp, #-8]
    6628:	str	r2, [r3, #4]
    662c:	ldr	r3, [fp, #-8]
    6630:	mov	r2, #16
    6634:	str	r2, [r3, #12]
    6638:	ldr	r1, [fp, #-8]
    663c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6640:	bl	d608 <sf_append>
    6644:	mov	r0, #69	; 0x45
    6648:	bl	2c90 <new_stmt>
    664c:	str	r0, [fp, #-32]	; 0xffffffe0
    6650:	ldr	r3, [fp, #-32]	; 0xffffffe0
    6654:	mov	r2, #32
    6658:	str	r2, [r3, #12]
    665c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6660:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6664:	bl	d608 <sf_append>
    6668:	mov	r0, #48	; 0x30
    666c:	bl	2c90 <new_stmt>
    6670:	str	r0, [fp, #-8]
    6674:	ldr	r3, [fp, #-28]	; 0xffffffe4
    6678:	ldr	r2, [fp, #-8]
    667c:	str	r2, [r3, #8]
    6680:	ldr	r3, [fp, #-8]
    6684:	mov	r2, #8
    6688:	str	r2, [r3, #12]
    668c:	ldr	r1, [fp, #-8]
    6690:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6694:	bl	d608 <sf_append>
    6698:	mov	r0, #69	; 0x45
    669c:	bl	2c90 <new_stmt>
    66a0:	str	r0, [fp, #-36]	; 0xffffffdc
    66a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    66a8:	mov	r2, #32
    66ac:	str	r2, [r3, #12]
    66b0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    66b4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    66b8:	bl	d608 <sf_append>
    66bc:	mov	r0, #96	; 0x60
    66c0:	bl	2c90 <new_stmt>
    66c4:	str	r0, [fp, #-40]	; 0xffffffd8
    66c8:	ldr	r3, [pc, #260]	; 67d4 <gen_load_802_11_header_len+0x498>
    66cc:	add	r3, pc, r3
    66d0:	ldr	r2, [r3]
    66d4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    66d8:	str	r2, [r3, #12]
    66dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
    66e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    66e4:	bl	d608 <sf_append>
    66e8:	mov	r0, #4
    66ec:	bl	2c90 <new_stmt>
    66f0:	str	r0, [fp, #-8]
    66f4:	ldr	r3, [fp, #-8]
    66f8:	mov	r2, #3
    66fc:	str	r2, [r3, #12]
    6700:	ldr	r1, [fp, #-8]
    6704:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6708:	bl	d608 <sf_append>
    670c:	mov	r0, #84	; 0x54
    6710:	bl	2c90 <new_stmt>
    6714:	str	r0, [fp, #-8]
    6718:	ldr	r3, [fp, #-8]
    671c:	mvn	r2, #3
    6720:	str	r2, [r3, #12]
    6724:	ldr	r1, [fp, #-8]
    6728:	ldr	r0, [fp, #-48]	; 0xffffffd0
    672c:	bl	d608 <sf_append>
    6730:	mov	r0, #2
    6734:	bl	2c90 <new_stmt>
    6738:	str	r0, [fp, #-8]
    673c:	ldr	r3, [pc, #148]	; 67d8 <gen_load_802_11_header_len+0x49c>
    6740:	add	r3, pc, r3
    6744:	ldr	r2, [r3]
    6748:	ldr	r3, [fp, #-8]
    674c:	str	r2, [r3, #12]
    6750:	ldr	r1, [fp, #-8]
    6754:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6758:	bl	d608 <sf_append>
    675c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    6760:	ldr	r2, [fp, #-40]	; 0xffffffd8
    6764:	str	r2, [r3, #4]
    6768:	ldr	r3, [fp, #-32]	; 0xffffffe0
    676c:	ldr	r2, [fp, #-52]	; 0xffffffcc
    6770:	str	r2, [r3, #8]
    6774:	ldr	r3, [fp, #-36]	; 0xffffffdc
    6778:	ldr	r2, [fp, #-40]	; 0xffffffd8
    677c:	str	r2, [r3, #4]
    6780:	ldr	r3, [fp, #-36]	; 0xffffffdc
    6784:	ldr	r2, [fp, #-52]	; 0xffffffcc
    6788:	str	r2, [r3, #8]
    678c:	b	679c <gen_load_802_11_header_len+0x460>
    6790:	ldr	r3, [fp, #-20]	; 0xffffffec
    6794:	ldr	r2, [fp, #-52]	; 0xffffffcc
    6798:	str	r2, [r3, #8]
    679c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    67a0:	mov	r0, r3
    67a4:	sub	sp, fp, #4
    67a8:	ldr	fp, [sp]
    67ac:	add	sp, sp, #4
    67b0:	pop	{pc}		; (ldr pc, [sp], #4)
    67b4:	.word	0x00033ca0
    67b8:	.word	0x0003434c
    67bc:	.word	0x0000010c
    67c0:	.word	0x000342f4
    67c4:	.word	0x000342a8
    67c8:	.word	0x000341b0
    67cc:	.word	0x00034160
    67d0:	.word	0x00034180
    67d4:	.word	0x00033fe0
    67d8:	.word	0x00033f6c

000067dc <insert_compute_vloffsets>:
    67dc:	str	fp, [sp, #-8]!
    67e0:	str	lr, [sp, #4]
    67e4:	add	fp, sp, #4
    67e8:	sub	sp, sp, #16
    67ec:	str	r0, [fp, #-16]
    67f0:	ldr	r3, [pc, #268]	; 6904 <insert_compute_vloffsets+0x128>
    67f4:	add	r3, pc, r3
    67f8:	ldr	r3, [r3]
    67fc:	cmp	r3, #127	; 0x7f
    6800:	beq	6844 <insert_compute_vloffsets+0x68>
    6804:	cmp	r3, #127	; 0x7f
    6808:	bgt	6818 <insert_compute_vloffsets+0x3c>
    680c:	cmp	r3, #119	; 0x77
    6810:	beq	682c <insert_compute_vloffsets+0x50>
    6814:	b	685c <insert_compute_vloffsets+0x80>
    6818:	cmp	r3, #163	; 0xa3
    681c:	beq	6838 <insert_compute_vloffsets+0x5c>
    6820:	cmp	r3, #192	; 0xc0
    6824:	beq	6850 <insert_compute_vloffsets+0x74>
    6828:	b	685c <insert_compute_vloffsets+0x80>
    682c:	bl	5eac <gen_load_prism_llprefixlen>
    6830:	str	r0, [fp, #-8]
    6834:	b	6868 <insert_compute_vloffsets+0x8c>
    6838:	bl	6054 <gen_load_avs_llprefixlen>
    683c:	str	r0, [fp, #-8]
    6840:	b	6868 <insert_compute_vloffsets+0x8c>
    6844:	bl	60fc <gen_load_radiotap_llprefixlen>
    6848:	str	r0, [fp, #-8]
    684c:	b	6868 <insert_compute_vloffsets+0x8c>
    6850:	bl	621c <gen_load_ppi_llprefixlen>
    6854:	str	r0, [fp, #-8]
    6858:	b	6868 <insert_compute_vloffsets+0x8c>
    685c:	mov	r3, #0
    6860:	str	r3, [fp, #-8]
    6864:	nop	{0}
    6868:	ldr	r3, [pc, #152]	; 6908 <insert_compute_vloffsets+0x12c>
    686c:	add	r3, pc, r3
    6870:	ldr	r3, [r3]
    6874:	cmp	r3, #127	; 0x7f
    6878:	beq	68a8 <insert_compute_vloffsets+0xcc>
    687c:	cmp	r3, #127	; 0x7f
    6880:	bgt	6898 <insert_compute_vloffsets+0xbc>
    6884:	cmp	r3, #105	; 0x69
    6888:	beq	68a8 <insert_compute_vloffsets+0xcc>
    688c:	cmp	r3, #119	; 0x77
    6890:	beq	68a8 <insert_compute_vloffsets+0xcc>
    6894:	b	68c4 <insert_compute_vloffsets+0xe8>
    6898:	cmp	r3, #163	; 0xa3
    689c:	beq	68a8 <insert_compute_vloffsets+0xcc>
    68a0:	cmp	r3, #192	; 0xc0
    68a4:	bne	68c4 <insert_compute_vloffsets+0xe8>
    68a8:	ldr	r3, [fp, #-16]
    68ac:	ldr	r3, [r3, #4]
    68b0:	mov	r1, r3
    68b4:	ldr	r0, [fp, #-8]
    68b8:	bl	633c <gen_load_802_11_header_len>
    68bc:	str	r0, [fp, #-8]
    68c0:	nop	{0}
    68c4:	ldr	r3, [fp, #-8]
    68c8:	cmp	r3, #0
    68cc:	beq	68f0 <insert_compute_vloffsets+0x114>
    68d0:	ldr	r3, [fp, #-16]
    68d4:	ldr	r3, [r3, #4]
    68d8:	mov	r1, r3
    68dc:	ldr	r0, [fp, #-8]
    68e0:	bl	d608 <sf_append>
    68e4:	ldr	r3, [fp, #-16]
    68e8:	ldr	r2, [fp, #-8]
    68ec:	str	r2, [r3, #4]
    68f0:	nop	{0}
    68f4:	sub	sp, fp, #4
    68f8:	ldr	fp, [sp]
    68fc:	add	sp, sp, #4
    6900:	pop	{pc}		; (ldr pc, [sp], #4)
    6904:	.word	0x00033ef8
    6908:	.word	0x00033e80

0000690c <gen_ppi_dlt_check>:
    690c:	str	fp, [sp, #-8]!
    6910:	str	lr, [sp, #4]
    6914:	add	fp, sp, #4
    6918:	sub	sp, sp, #8
    691c:	ldr	r3, [pc, #108]	; 6990 <gen_ppi_dlt_check+0x84>
    6920:	add	r3, pc, r3
    6924:	ldr	r3, [r3]
    6928:	cmp	r3, #192	; 0xc0
    692c:	bne	6970 <gen_ppi_dlt_check+0x64>
    6930:	mov	r0, #32
    6934:	bl	2c90 <new_stmt>
    6938:	str	r0, [fp, #-12]
    693c:	ldr	r3, [fp, #-12]
    6940:	mov	r2, #4
    6944:	str	r2, [r3, #12]
    6948:	mov	r0, #21
    694c:	bl	2c40 <new_block>
    6950:	str	r0, [fp, #-8]
    6954:	ldr	r3, [fp, #-8]
    6958:	ldr	r2, [fp, #-12]
    695c:	str	r2, [r3, #4]
    6960:	ldr	r3, [fp, #-8]
    6964:	mov	r2, #1761607680	; 0x69000000
    6968:	str	r2, [r3, #20]
    696c:	b	6978 <gen_ppi_dlt_check+0x6c>
    6970:	mov	r3, #0
    6974:	str	r3, [fp, #-8]
    6978:	ldr	r3, [fp, #-8]
    697c:	mov	r0, r3
    6980:	sub	sp, fp, #4
    6984:	ldr	fp, [sp]
    6988:	add	sp, sp, #4
    698c:	pop	{pc}		; (ldr pc, [sp], #4)
    6990:	.word	0x00033dcc

00006994 <gen_prism_llprefixlen>:
    6994:	str	fp, [sp, #-8]!
    6998:	str	lr, [sp, #4]
    699c:	add	fp, sp, #4
    69a0:	sub	sp, sp, #8
    69a4:	ldr	r3, [pc, #88]	; 6a04 <gen_prism_llprefixlen+0x70>
    69a8:	add	r3, pc, r3
    69ac:	ldr	r3, [r3]
    69b0:	cmn	r3, #1
    69b4:	bne	69cc <gen_prism_llprefixlen+0x38>
    69b8:	bl	e0ec <alloc_reg>
    69bc:	mov	r2, r0
    69c0:	ldr	r3, [pc, #64]	; 6a08 <gen_prism_llprefixlen+0x74>
    69c4:	add	r3, pc, r3
    69c8:	str	r2, [r3]
    69cc:	mov	r0, #97	; 0x61
    69d0:	bl	2c90 <new_stmt>
    69d4:	str	r0, [fp, #-8]
    69d8:	ldr	r3, [pc, #44]	; 6a0c <gen_prism_llprefixlen+0x78>
    69dc:	add	r3, pc, r3
    69e0:	ldr	r2, [r3]
    69e4:	ldr	r3, [fp, #-8]
    69e8:	str	r2, [r3, #12]
    69ec:	ldr	r3, [fp, #-8]
    69f0:	mov	r0, r3
    69f4:	sub	sp, fp, #4
    69f8:	ldr	fp, [sp]
    69fc:	add	sp, sp, #4
    6a00:	pop	{pc}		; (ldr pc, [sp], #4)
    6a04:	.word	0x00033cf4
    6a08:	.word	0x00033cd8
    6a0c:	.word	0x00033cc0

00006a10 <gen_avs_llprefixlen>:
    6a10:	str	fp, [sp, #-8]!
    6a14:	str	lr, [sp, #4]
    6a18:	add	fp, sp, #4
    6a1c:	sub	sp, sp, #8
    6a20:	ldr	r3, [pc, #88]	; 6a80 <gen_avs_llprefixlen+0x70>
    6a24:	add	r3, pc, r3
    6a28:	ldr	r3, [r3]
    6a2c:	cmn	r3, #1
    6a30:	bne	6a48 <gen_avs_llprefixlen+0x38>
    6a34:	bl	e0ec <alloc_reg>
    6a38:	mov	r2, r0
    6a3c:	ldr	r3, [pc, #64]	; 6a84 <gen_avs_llprefixlen+0x74>
    6a40:	add	r3, pc, r3
    6a44:	str	r2, [r3]
    6a48:	mov	r0, #97	; 0x61
    6a4c:	bl	2c90 <new_stmt>
    6a50:	str	r0, [fp, #-8]
    6a54:	ldr	r3, [pc, #44]	; 6a88 <gen_avs_llprefixlen+0x78>
    6a58:	add	r3, pc, r3
    6a5c:	ldr	r2, [r3]
    6a60:	ldr	r3, [fp, #-8]
    6a64:	str	r2, [r3, #12]
    6a68:	ldr	r3, [fp, #-8]
    6a6c:	mov	r0, r3
    6a70:	sub	sp, fp, #4
    6a74:	ldr	fp, [sp]
    6a78:	add	sp, sp, #4
    6a7c:	pop	{pc}		; (ldr pc, [sp], #4)
    6a80:	.word	0x00033c78
    6a84:	.word	0x00033c5c
    6a88:	.word	0x00033c44

00006a8c <gen_radiotap_llprefixlen>:
    6a8c:	str	fp, [sp, #-8]!
    6a90:	str	lr, [sp, #4]
    6a94:	add	fp, sp, #4
    6a98:	sub	sp, sp, #8
    6a9c:	ldr	r3, [pc, #88]	; 6afc <gen_radiotap_llprefixlen+0x70>
    6aa0:	add	r3, pc, r3
    6aa4:	ldr	r3, [r3]
    6aa8:	cmn	r3, #1
    6aac:	bne	6ac4 <gen_radiotap_llprefixlen+0x38>
    6ab0:	bl	e0ec <alloc_reg>
    6ab4:	mov	r2, r0
    6ab8:	ldr	r3, [pc, #64]	; 6b00 <gen_radiotap_llprefixlen+0x74>
    6abc:	add	r3, pc, r3
    6ac0:	str	r2, [r3]
    6ac4:	mov	r0, #97	; 0x61
    6ac8:	bl	2c90 <new_stmt>
    6acc:	str	r0, [fp, #-8]
    6ad0:	ldr	r3, [pc, #44]	; 6b04 <gen_radiotap_llprefixlen+0x78>
    6ad4:	add	r3, pc, r3
    6ad8:	ldr	r2, [r3]
    6adc:	ldr	r3, [fp, #-8]
    6ae0:	str	r2, [r3, #12]
    6ae4:	ldr	r3, [fp, #-8]
    6ae8:	mov	r0, r3
    6aec:	sub	sp, fp, #4
    6af0:	ldr	fp, [sp]
    6af4:	add	sp, sp, #4
    6af8:	pop	{pc}		; (ldr pc, [sp], #4)
    6afc:	.word	0x00033bfc
    6b00:	.word	0x00033be0
    6b04:	.word	0x00033bc8

00006b08 <gen_ppi_llprefixlen>:
    6b08:	str	fp, [sp, #-8]!
    6b0c:	str	lr, [sp, #4]
    6b10:	add	fp, sp, #4
    6b14:	sub	sp, sp, #8
    6b18:	ldr	r3, [pc, #88]	; 6b78 <gen_ppi_llprefixlen+0x70>
    6b1c:	add	r3, pc, r3
    6b20:	ldr	r3, [r3]
    6b24:	cmn	r3, #1
    6b28:	bne	6b40 <gen_ppi_llprefixlen+0x38>
    6b2c:	bl	e0ec <alloc_reg>
    6b30:	mov	r2, r0
    6b34:	ldr	r3, [pc, #64]	; 6b7c <gen_ppi_llprefixlen+0x74>
    6b38:	add	r3, pc, r3
    6b3c:	str	r2, [r3]
    6b40:	mov	r0, #97	; 0x61
    6b44:	bl	2c90 <new_stmt>
    6b48:	str	r0, [fp, #-8]
    6b4c:	ldr	r3, [pc, #44]	; 6b80 <gen_ppi_llprefixlen+0x78>
    6b50:	add	r3, pc, r3
    6b54:	ldr	r2, [r3]
    6b58:	ldr	r3, [fp, #-8]
    6b5c:	str	r2, [r3, #12]
    6b60:	ldr	r3, [fp, #-8]
    6b64:	mov	r0, r3
    6b68:	sub	sp, fp, #4
    6b6c:	ldr	fp, [sp]
    6b70:	add	sp, sp, #4
    6b74:	pop	{pc}		; (ldr pc, [sp], #4)
    6b78:	.word	0x00033b80
    6b7c:	.word	0x00033b64
    6b80:	.word	0x00033b4c

00006b84 <gen_llprefixlen>:
    6b84:	str	fp, [sp, #-8]!
    6b88:	str	lr, [sp, #4]
    6b8c:	add	fp, sp, #4
    6b90:	ldr	r3, [pc, #124]	; 6c14 <gen_llprefixlen+0x90>
    6b94:	add	r3, pc, r3
    6b98:	ldr	r3, [r3]
    6b9c:	cmp	r3, #127	; 0x7f
    6ba0:	beq	6be4 <gen_llprefixlen+0x60>
    6ba4:	cmp	r3, #127	; 0x7f
    6ba8:	bgt	6bb8 <gen_llprefixlen+0x34>
    6bac:	cmp	r3, #119	; 0x77
    6bb0:	beq	6bcc <gen_llprefixlen+0x48>
    6bb4:	b	6bfc <gen_llprefixlen+0x78>
    6bb8:	cmp	r3, #163	; 0xa3
    6bbc:	beq	6bd8 <gen_llprefixlen+0x54>
    6bc0:	cmp	r3, #192	; 0xc0
    6bc4:	beq	6bf0 <gen_llprefixlen+0x6c>
    6bc8:	b	6bfc <gen_llprefixlen+0x78>
    6bcc:	bl	6994 <gen_prism_llprefixlen>
    6bd0:	mov	r3, r0
    6bd4:	b	6c00 <gen_llprefixlen+0x7c>
    6bd8:	bl	6a10 <gen_avs_llprefixlen>
    6bdc:	mov	r3, r0
    6be0:	b	6c00 <gen_llprefixlen+0x7c>
    6be4:	bl	6a8c <gen_radiotap_llprefixlen>
    6be8:	mov	r3, r0
    6bec:	b	6c00 <gen_llprefixlen+0x7c>
    6bf0:	bl	6b08 <gen_ppi_llprefixlen>
    6bf4:	mov	r3, r0
    6bf8:	b	6c00 <gen_llprefixlen+0x7c>
    6bfc:	mov	r3, #0
    6c00:	mov	r0, r3
    6c04:	sub	sp, fp, #4
    6c08:	ldr	fp, [sp]
    6c0c:	add	sp, sp, #4
    6c10:	pop	{pc}		; (ldr pc, [sp], #4)
    6c14:	.word	0x00033b58

00006c18 <gen_off_macpl>:
    6c18:	str	fp, [sp, #-8]!
    6c1c:	str	lr, [sp, #4]
    6c20:	add	fp, sp, #4
    6c24:	sub	sp, sp, #8
    6c28:	ldr	r3, [pc, #116]	; 6ca4 <gen_off_macpl+0x8c>
    6c2c:	add	r3, pc, r3
    6c30:	ldr	r3, [r3]
    6c34:	cmp	r3, #0
    6c38:	beq	6c8c <gen_off_macpl+0x74>
    6c3c:	ldr	r3, [pc, #100]	; 6ca8 <gen_off_macpl+0x90>
    6c40:	add	r3, pc, r3
    6c44:	ldr	r3, [r3]
    6c48:	cmn	r3, #1
    6c4c:	bne	6c64 <gen_off_macpl+0x4c>
    6c50:	bl	e0ec <alloc_reg>
    6c54:	mov	r2, r0
    6c58:	ldr	r3, [pc, #76]	; 6cac <gen_off_macpl+0x94>
    6c5c:	add	r3, pc, r3
    6c60:	str	r2, [r3]
    6c64:	mov	r0, #97	; 0x61
    6c68:	bl	2c90 <new_stmt>
    6c6c:	str	r0, [fp, #-8]
    6c70:	ldr	r3, [pc, #56]	; 6cb0 <gen_off_macpl+0x98>
    6c74:	add	r3, pc, r3
    6c78:	ldr	r2, [r3]
    6c7c:	ldr	r3, [fp, #-8]
    6c80:	str	r2, [r3, #12]
    6c84:	ldr	r3, [fp, #-8]
    6c88:	b	6c90 <gen_off_macpl+0x78>
    6c8c:	mov	r3, #0
    6c90:	mov	r0, r3
    6c94:	sub	sp, fp, #4
    6c98:	ldr	fp, [sp]
    6c9c:	add	sp, sp, #4
    6ca0:	pop	{pc}		; (ldr pc, [sp], #4)
    6ca4:	.word	0x00033a7c
    6ca8:	.word	0x00033a6c
    6cac:	.word	0x00033a50
    6cb0:	.word	0x00033a38

00006cb4 <ethertype_to_ppptype>:
    6cb4:	push	{fp}		; (str fp, [sp, #-4]!)
    6cb8:	add	fp, sp, #0
    6cbc:	sub	sp, sp, #12
    6cc0:	str	r0, [fp, #-8]
    6cc4:	ldr	r3, [fp, #-8]
    6cc8:	cmp	r3, #1536	; 0x600
    6ccc:	beq	6d88 <ethertype_to_ppptype+0xd4>
    6cd0:	ldr	r3, [fp, #-8]
    6cd4:	cmp	r3, #1536	; 0x600
    6cd8:	bgt	6d04 <ethertype_to_ppptype+0x50>
    6cdc:	ldr	r3, [fp, #-8]
    6ce0:	cmp	r3, #224	; 0xe0
    6ce4:	beq	6dac <ethertype_to_ppptype+0xf8>
    6ce8:	ldr	r3, [fp, #-8]
    6cec:	cmp	r3, #254	; 0xfe
    6cf0:	beq	6d94 <ethertype_to_ppptype+0xe0>
    6cf4:	ldr	r3, [fp, #-8]
    6cf8:	cmp	r3, #66	; 0x42
    6cfc:	beq	6da0 <ethertype_to_ppptype+0xec>
    6d00:	b	6db8 <ethertype_to_ppptype+0x104>
    6d04:	ldr	r3, [fp, #-8]
    6d08:	movw	r2, #24579	; 0x6003
    6d0c:	cmp	r3, r2
    6d10:	beq	6d70 <ethertype_to_ppptype+0xbc>
    6d14:	ldr	r3, [fp, #-8]
    6d18:	movw	r2, #24579	; 0x6003
    6d1c:	cmp	r3, r2
    6d20:	bgt	6d34 <ethertype_to_ppptype+0x80>
    6d24:	ldr	r3, [fp, #-8]
    6d28:	cmp	r3, #2048	; 0x800
    6d2c:	beq	6d58 <ethertype_to_ppptype+0xa4>
    6d30:	b	6db8 <ethertype_to_ppptype+0x104>
    6d34:	ldr	r3, [fp, #-8]
    6d38:	movw	r2, #32923	; 0x809b
    6d3c:	cmp	r3, r2
    6d40:	beq	6d7c <ethertype_to_ppptype+0xc8>
    6d44:	ldr	r3, [fp, #-8]
    6d48:	movw	r2, #34525	; 0x86dd
    6d4c:	cmp	r3, r2
    6d50:	beq	6d64 <ethertype_to_ppptype+0xb0>
    6d54:	b	6db8 <ethertype_to_ppptype+0x104>
    6d58:	mov	r3, #33	; 0x21
    6d5c:	str	r3, [fp, #-8]
    6d60:	b	6db8 <ethertype_to_ppptype+0x104>
    6d64:	mov	r3, #87	; 0x57
    6d68:	str	r3, [fp, #-8]
    6d6c:	b	6db8 <ethertype_to_ppptype+0x104>
    6d70:	mov	r3, #39	; 0x27
    6d74:	str	r3, [fp, #-8]
    6d78:	b	6db8 <ethertype_to_ppptype+0x104>
    6d7c:	mov	r3, #41	; 0x29
    6d80:	str	r3, [fp, #-8]
    6d84:	b	6db8 <ethertype_to_ppptype+0x104>
    6d88:	mov	r3, #37	; 0x25
    6d8c:	str	r3, [fp, #-8]
    6d90:	b	6db8 <ethertype_to_ppptype+0x104>
    6d94:	mov	r3, #35	; 0x23
    6d98:	str	r3, [fp, #-8]
    6d9c:	b	6db8 <ethertype_to_ppptype+0x104>
    6da0:	mov	r3, #49	; 0x31
    6da4:	str	r3, [fp, #-8]
    6da8:	b	6db8 <ethertype_to_ppptype+0x104>
    6dac:	mov	r3, #43	; 0x2b
    6db0:	str	r3, [fp, #-8]
    6db4:	nop	{0}
    6db8:	ldr	r3, [fp, #-8]
    6dbc:	mov	r0, r3
    6dc0:	add	sp, fp, #0
    6dc4:	pop	{fp}		; (ldr fp, [sp], #4)
    6dc8:	bx	lr

00006dcc <gen_linktype>:
    6dcc:	str	r4, [sp, #-12]!
    6dd0:	str	fp, [sp, #4]
    6dd4:	str	lr, [sp, #8]
    6dd8:	add	fp, sp, #8
    6ddc:	sub	sp, sp, #28
    6de0:	mov	r4, r0
    6de4:	ldr	r3, [pc, #2960]	; 797c <gen_linktype+0xbb0>
    6de8:	add	r3, pc, r3
    6dec:	ldr	r3, [r3]
    6df0:	cmp	r3, #0
    6df4:	beq	6e5c <gen_linktype+0x90>
    6df8:	cmp	r4, #87	; 0x57
    6dfc:	beq	6e3c <gen_linktype+0x70>
    6e00:	cmp	r4, #87	; 0x57
    6e04:	bgt	6e14 <gen_linktype+0x48>
    6e08:	cmp	r4, #33	; 0x21
    6e0c:	beq	6e2c <gen_linktype+0x60>
    6e10:	b	6e4c <gen_linktype+0x80>
    6e14:	cmp	r4, #2048	; 0x800
    6e18:	beq	6e2c <gen_linktype+0x60>
    6e1c:	movw	r3, #34525	; 0x86dd
    6e20:	cmp	r4, r3
    6e24:	beq	6e3c <gen_linktype+0x70>
    6e28:	b	6e4c <gen_linktype+0x80>
    6e2c:	mov	r0, #2
    6e30:	bl	8d78 <gen_mpls_linktype>
    6e34:	mov	r3, r0
    6e38:	b	7964 <gen_linktype+0xb98>
    6e3c:	mov	r0, #17
    6e40:	bl	8d78 <gen_mpls_linktype>
    6e44:	mov	r3, r0
    6e48:	b	7964 <gen_linktype+0xb98>
    6e4c:	ldr	r3, [pc, #2860]	; 7980 <gen_linktype+0xbb4>
    6e50:	add	r3, pc, r3
    6e54:	mov	r0, r3
    6e58:	bl	2904 <sf_bpf_error>
    6e5c:	ldr	r3, [pc, #2848]	; 7984 <gen_linktype+0xbb8>
    6e60:	add	r3, pc, r3
    6e64:	ldr	r3, [r3]
    6e68:	cmp	r3, #0
    6e6c:	beq	6ea0 <gen_linktype+0xd4>
    6e70:	mov	r0, r4
    6e74:	bl	6cb4 <ethertype_to_ppptype>
    6e78:	mov	r4, r0
    6e7c:	ldr	r3, [pc, #2820]	; 7988 <gen_linktype+0xbbc>
    6e80:	add	r3, pc, r3
    6e84:	ldr	r1, [r3]
    6e88:	mov	r3, r4
    6e8c:	mov	r2, #8
    6e90:	mov	r0, #2
    6e94:	bl	33f8 <gen_cmp>
    6e98:	mov	r3, r0
    6e9c:	b	7964 <gen_linktype+0xb98>
    6ea0:	ldr	r3, [pc, #2788]	; 798c <gen_linktype+0xbc0>
    6ea4:	add	r3, pc, r3
    6ea8:	ldr	r3, [r3]
    6eac:	cmp	r3, #229	; 0xe5
    6eb0:	addls	pc, pc, r3, lsl #2
    6eb4:	b	792c <gen_linktype+0xb60>
    6eb8:	b	7520 <gen_linktype+0x754>
    6ebc:	b	7250 <gen_linktype+0x484>
    6ec0:	b	792c <gen_linktype+0xb60>
    6ec4:	b	792c <gen_linktype+0xb60>
    6ec8:	b	792c <gen_linktype+0xb60>
    6ecc:	b	792c <gen_linktype+0xb60>
    6ed0:	b	72cc <gen_linktype+0x500>
    6ed4:	b	75ac <gen_linktype+0x7e0>
    6ed8:	b	7388 <gen_linktype+0x5bc>
    6edc:	b	7438 <gen_linktype+0x66c>
    6ee0:	b	72bc <gen_linktype+0x4f0>
    6ee4:	b	72dc <gen_linktype+0x510>
    6ee8:	b	7388 <gen_linktype+0x5bc>
    6eec:	b	792c <gen_linktype+0xb60>
    6ef0:	b	792c <gen_linktype+0xb60>
    6ef4:	b	7388 <gen_linktype+0x5bc>
    6ef8:	b	7468 <gen_linktype+0x69c>
    6efc:	b	792c <gen_linktype+0xb60>
    6f00:	b	792c <gen_linktype+0xb60>
    6f04:	b	72dc <gen_linktype+0x510>
    6f08:	b	792c <gen_linktype+0xb60>
    6f0c:	b	792c <gen_linktype+0xb60>
    6f10:	b	792c <gen_linktype+0xb60>
    6f14:	b	792c <gen_linktype+0xb60>
    6f18:	b	792c <gen_linktype+0xb60>
    6f1c:	b	792c <gen_linktype+0xb60>
    6f20:	b	792c <gen_linktype+0xb60>
    6f24:	b	792c <gen_linktype+0xb60>
    6f28:	b	792c <gen_linktype+0xb60>
    6f2c:	b	792c <gen_linktype+0xb60>
    6f30:	b	792c <gen_linktype+0xb60>
    6f34:	b	792c <gen_linktype+0xb60>
    6f38:	b	792c <gen_linktype+0xb60>
    6f3c:	b	792c <gen_linktype+0xb60>
    6f40:	b	792c <gen_linktype+0xb60>
    6f44:	b	792c <gen_linktype+0xb60>
    6f48:	b	792c <gen_linktype+0xb60>
    6f4c:	b	792c <gen_linktype+0xb60>
    6f50:	b	792c <gen_linktype+0xb60>
    6f54:	b	792c <gen_linktype+0xb60>
    6f58:	b	792c <gen_linktype+0xb60>
    6f5c:	b	792c <gen_linktype+0xb60>
    6f60:	b	792c <gen_linktype+0xb60>
    6f64:	b	792c <gen_linktype+0xb60>
    6f68:	b	792c <gen_linktype+0xb60>
    6f6c:	b	792c <gen_linktype+0xb60>
    6f70:	b	792c <gen_linktype+0xb60>
    6f74:	b	792c <gen_linktype+0xb60>
    6f78:	b	792c <gen_linktype+0xb60>
    6f7c:	b	792c <gen_linktype+0xb60>
    6f80:	b	7438 <gen_linktype+0x66c>
    6f84:	b	7438 <gen_linktype+0x66c>
    6f88:	b	792c <gen_linktype+0xb60>
    6f8c:	b	792c <gen_linktype+0xb60>
    6f90:	b	792c <gen_linktype+0xb60>
    6f94:	b	792c <gen_linktype+0xb60>
    6f98:	b	792c <gen_linktype+0xb60>
    6f9c:	b	792c <gen_linktype+0xb60>
    6fa0:	b	792c <gen_linktype+0xb60>
    6fa4:	b	792c <gen_linktype+0xb60>
    6fa8:	b	792c <gen_linktype+0xb60>
    6fac:	b	792c <gen_linktype+0xb60>
    6fb0:	b	792c <gen_linktype+0xb60>
    6fb4:	b	792c <gen_linktype+0xb60>
    6fb8:	b	792c <gen_linktype+0xb60>
    6fbc:	b	792c <gen_linktype+0xb60>
    6fc0:	b	792c <gen_linktype+0xb60>
    6fc4:	b	792c <gen_linktype+0xb60>
    6fc8:	b	792c <gen_linktype+0xb60>
    6fcc:	b	792c <gen_linktype+0xb60>
    6fd0:	b	792c <gen_linktype+0xb60>
    6fd4:	b	792c <gen_linktype+0xb60>
    6fd8:	b	792c <gen_linktype+0xb60>
    6fdc:	b	792c <gen_linktype+0xb60>
    6fe0:	b	792c <gen_linktype+0xb60>
    6fe4:	b	792c <gen_linktype+0xb60>
    6fe8:	b	792c <gen_linktype+0xb60>
    6fec:	b	792c <gen_linktype+0xb60>
    6ff0:	b	792c <gen_linktype+0xb60>
    6ff4:	b	792c <gen_linktype+0xb60>
    6ff8:	b	792c <gen_linktype+0xb60>
    6ffc:	b	792c <gen_linktype+0xb60>
    7000:	b	792c <gen_linktype+0xb60>
    7004:	b	792c <gen_linktype+0xb60>
    7008:	b	792c <gen_linktype+0xb60>
    700c:	b	792c <gen_linktype+0xb60>
    7010:	b	792c <gen_linktype+0xb60>
    7014:	b	792c <gen_linktype+0xb60>
    7018:	b	792c <gen_linktype+0xb60>
    701c:	b	792c <gen_linktype+0xb60>
    7020:	b	792c <gen_linktype+0xb60>
    7024:	b	792c <gen_linktype+0xb60>
    7028:	b	792c <gen_linktype+0xb60>
    702c:	b	792c <gen_linktype+0xb60>
    7030:	b	792c <gen_linktype+0xb60>
    7034:	b	792c <gen_linktype+0xb60>
    7038:	b	792c <gen_linktype+0xb60>
    703c:	b	792c <gen_linktype+0xb60>
    7040:	b	792c <gen_linktype+0xb60>
    7044:	b	792c <gen_linktype+0xb60>
    7048:	b	792c <gen_linktype+0xb60>
    704c:	b	792c <gen_linktype+0xb60>
    7050:	b	792c <gen_linktype+0xb60>
    7054:	b	792c <gen_linktype+0xb60>
    7058:	b	7260 <gen_linktype+0x494>
    705c:	b	7294 <gen_linktype+0x4c8>
    7060:	b	792c <gen_linktype+0xb60>
    7064:	b	7738 <gen_linktype+0x96c>
    7068:	b	7520 <gen_linktype+0x754>
    706c:	b	7520 <gen_linktype+0x754>
    7070:	b	792c <gen_linktype+0xb60>
    7074:	b	792c <gen_linktype+0xb60>
    7078:	b	792c <gen_linktype+0xb60>
    707c:	b	7378 <gen_linktype+0x5ac>
    7080:	b	7714 <gen_linktype+0x948>
    7084:	b	792c <gen_linktype+0xb60>
    7088:	b	792c <gen_linktype+0xb60>
    708c:	b	792c <gen_linktype+0xb60>
    7090:	b	792c <gen_linktype+0xb60>
    7094:	b	7294 <gen_linktype+0x4c8>
    7098:	b	792c <gen_linktype+0xb60>
    709c:	b	792c <gen_linktype+0xb60>
    70a0:	b	72dc <gen_linktype+0x510>
    70a4:	b	72ec <gen_linktype+0x520>
    70a8:	b	792c <gen_linktype+0xb60>
    70ac:	b	792c <gen_linktype+0xb60>
    70b0:	b	792c <gen_linktype+0xb60>
    70b4:	b	7294 <gen_linktype+0x4c8>
    70b8:	b	792c <gen_linktype+0xb60>
    70bc:	b	75ac <gen_linktype+0x7e0>
    70c0:	b	7814 <gen_linktype+0xa48>
    70c4:	b	7814 <gen_linktype+0xa48>
    70c8:	b	7814 <gen_linktype+0xa48>
    70cc:	b	7814 <gen_linktype+0xa48>
    70d0:	b	7814 <gen_linktype+0xa48>
    70d4:	b	7814 <gen_linktype+0xa48>
    70d8:	b	7814 <gen_linktype+0xa48>
    70dc:	b	7814 <gen_linktype+0xa48>
    70e0:	b	792c <gen_linktype+0xb60>
    70e4:	b	786c <gen_linktype+0xaa0>
    70e8:	b	786c <gen_linktype+0xaa0>
    70ec:	b	792c <gen_linktype+0xb60>
    70f0:	b	792c <gen_linktype+0xb60>
    70f4:	b	785c <gen_linktype+0xa90>
    70f8:	b	784c <gen_linktype+0xa80>
    70fc:	b	792c <gen_linktype+0xb60>
    7100:	b	792c <gen_linktype+0xb60>
    7104:	b	792c <gen_linktype+0xb60>
    7108:	b	792c <gen_linktype+0xb60>
    710c:	b	792c <gen_linktype+0xb60>
    7110:	b	792c <gen_linktype+0xb60>
    7114:	b	792c <gen_linktype+0xb60>
    7118:	b	792c <gen_linktype+0xb60>
    711c:	b	792c <gen_linktype+0xb60>
    7120:	b	792c <gen_linktype+0xb60>
    7124:	b	792c <gen_linktype+0xb60>
    7128:	b	792c <gen_linktype+0xb60>
    712c:	b	792c <gen_linktype+0xb60>
    7130:	b	792c <gen_linktype+0xb60>
    7134:	b	792c <gen_linktype+0xb60>
    7138:	b	792c <gen_linktype+0xb60>
    713c:	b	792c <gen_linktype+0xb60>
    7140:	b	792c <gen_linktype+0xb60>
    7144:	b	7294 <gen_linktype+0x4c8>
    7148:	b	7814 <gen_linktype+0xa48>
    714c:	b	792c <gen_linktype+0xb60>
    7150:	b	7438 <gen_linktype+0x66c>
    7154:	b	7814 <gen_linktype+0xa48>
    7158:	b	7814 <gen_linktype+0xa48>
    715c:	b	792c <gen_linktype+0xb60>
    7160:	b	792c <gen_linktype+0xb60>
    7164:	b	792c <gen_linktype+0xb60>
    7168:	b	792c <gen_linktype+0xb60>
    716c:	b	792c <gen_linktype+0xb60>
    7170:	b	792c <gen_linktype+0xb60>
    7174:	b	792c <gen_linktype+0xb60>
    7178:	b	792c <gen_linktype+0xb60>
    717c:	b	788c <gen_linktype+0xac0>
    7180:	b	7814 <gen_linktype+0xa48>
    7184:	b	7814 <gen_linktype+0xa48>
    7188:	b	7814 <gen_linktype+0xa48>
    718c:	b	7814 <gen_linktype+0xa48>
    7190:	b	7804 <gen_linktype+0xa38>
    7194:	b	7814 <gen_linktype+0xa48>
    7198:	b	792c <gen_linktype+0xb60>
    719c:	b	792c <gen_linktype+0xb60>
    71a0:	b	789c <gen_linktype+0xad0>
    71a4:	b	78ac <gen_linktype+0xae0>
    71a8:	b	792c <gen_linktype+0xb60>
    71ac:	b	789c <gen_linktype+0xad0>
    71b0:	b	78bc <gen_linktype+0xaf0>
    71b4:	b	78cc <gen_linktype+0xb00>
    71b8:	b	7294 <gen_linktype+0x4c8>
    71bc:	b	78dc <gen_linktype+0xb10>
    71c0:	b	7814 <gen_linktype+0xa48>
    71c4:	b	78cc <gen_linktype+0xb00>
    71c8:	b	78ec <gen_linktype+0xb20>
    71cc:	b	787c <gen_linktype+0xab0>
    71d0:	b	78fc <gen_linktype+0xb30>
    71d4:	b	790c <gen_linktype+0xb40>
    71d8:	b	7814 <gen_linktype+0xa48>
    71dc:	b	78ac <gen_linktype+0xae0>
    71e0:	b	791c <gen_linktype+0xb50>
    71e4:	b	792c <gen_linktype+0xb60>
    71e8:	b	792c <gen_linktype+0xb60>
    71ec:	b	792c <gen_linktype+0xb60>
    71f0:	b	792c <gen_linktype+0xb60>
    71f4:	b	792c <gen_linktype+0xb60>
    71f8:	b	792c <gen_linktype+0xb60>
    71fc:	b	792c <gen_linktype+0xb60>
    7200:	b	792c <gen_linktype+0xb60>
    7204:	b	792c <gen_linktype+0xb60>
    7208:	b	792c <gen_linktype+0xb60>
    720c:	b	792c <gen_linktype+0xb60>
    7210:	b	792c <gen_linktype+0xb60>
    7214:	b	78cc <gen_linktype+0xb00>
    7218:	b	792c <gen_linktype+0xb60>
    721c:	b	792c <gen_linktype+0xb60>
    7220:	b	792c <gen_linktype+0xb60>
    7224:	b	792c <gen_linktype+0xb60>
    7228:	b	789c <gen_linktype+0xad0>
    722c:	b	792c <gen_linktype+0xb60>
    7230:	b	792c <gen_linktype+0xb60>
    7234:	b	792c <gen_linktype+0xb60>
    7238:	b	792c <gen_linktype+0xb60>
    723c:	b	792c <gen_linktype+0xb60>
    7240:	b	783c <gen_linktype+0xa70>
    7244:	b	78bc <gen_linktype+0xaf0>
    7248:	b	73f4 <gen_linktype+0x628>
    724c:	b	7414 <gen_linktype+0x648>
    7250:	mov	r0, r4
    7254:	bl	5888 <gen_ether_linktype>
    7258:	mov	r3, r0
    725c:	b	7964 <gen_linktype+0xb98>
    7260:	cmp	r4, #254	; 0xfe
    7264:	bne	7270 <gen_linktype+0x4a4>
    7268:	lsl	r3, r4, #8
    726c:	orr	r4, r3, #254	; 0xfe
    7270:	ldr	r3, [pc, #1816]	; 7990 <gen_linktype+0xbc4>
    7274:	add	r3, pc, r3
    7278:	ldr	r1, [r3]
    727c:	mov	r3, r4
    7280:	mov	r2, #8
    7284:	mov	r0, #1
    7288:	bl	33f8 <gen_cmp>
    728c:	mov	r3, r0
    7290:	b	7964 <gen_linktype+0xb98>
    7294:	bl	bc0c <gen_check_802_11_data_frame>
    7298:	str	r0, [fp, #-16]
    729c:	mov	r0, r4
    72a0:	bl	7ab8 <gen_llc_linktype>
    72a4:	str	r0, [fp, #-20]	; 0xffffffec
    72a8:	ldr	r1, [fp, #-20]	; 0xffffffec
    72ac:	ldr	r0, [fp, #-16]
    72b0:	bl	3248 <sf_gen_and>
    72b4:	ldr	r3, [fp, #-20]	; 0xffffffec
    72b8:	b	7964 <gen_linktype+0xb98>
    72bc:	mov	r0, r4
    72c0:	bl	7ab8 <gen_llc_linktype>
    72c4:	mov	r3, r0
    72c8:	b	7964 <gen_linktype+0xb98>
    72cc:	mov	r0, r4
    72d0:	bl	7ab8 <gen_llc_linktype>
    72d4:	mov	r3, r0
    72d8:	b	7964 <gen_linktype+0xb98>
    72dc:	mov	r0, r4
    72e0:	bl	7ab8 <gen_llc_linktype>
    72e4:	mov	r3, r0
    72e8:	b	7964 <gen_linktype+0xb98>
    72ec:	ldr	r3, [pc, #1696]	; 7994 <gen_linktype+0xbc8>
    72f0:	add	r3, pc, r3
    72f4:	ldr	r3, [r3]
    72f8:	cmp	r3, #0
    72fc:	beq	7340 <gen_linktype+0x574>
    7300:	mov	r3, #65280	; 0xff00
    7304:	mov	r2, #8
    7308:	mov	r1, #4
    730c:	mov	r0, #1
    7310:	bl	33f8 <gen_cmp>
    7314:	str	r0, [fp, #-16]
    7318:	ldr	r0, [fp, #-16]
    731c:	bl	33b4 <sf_gen_not>
    7320:	mov	r0, r4
    7324:	bl	5888 <gen_ether_linktype>
    7328:	str	r0, [fp, #-20]	; 0xffffffec
    732c:	ldr	r1, [fp, #-20]	; 0xffffffec
    7330:	ldr	r0, [fp, #-16]
    7334:	bl	3248 <sf_gen_and>
    7338:	ldr	r3, [fp, #-20]	; 0xffffffec
    733c:	b	7964 <gen_linktype+0xb98>
    7340:	mov	r3, #0
    7344:	mov	r2, #16
    7348:	mov	r1, #2
    734c:	mov	r0, #53	; 0x35
    7350:	bl	f5d8 <sf_gen_atmfield_code>
    7354:	str	r0, [fp, #-16]
    7358:	mov	r0, r4
    735c:	bl	7ab8 <gen_llc_linktype>
    7360:	str	r0, [fp, #-20]	; 0xffffffec
    7364:	ldr	r1, [fp, #-20]	; 0xffffffec
    7368:	ldr	r0, [fp, #-16]
    736c:	bl	3248 <sf_gen_and>
    7370:	ldr	r3, [fp, #-20]	; 0xffffffec
    7374:	b	7964 <gen_linktype+0xb98>
    7378:	mov	r0, r4
    737c:	bl	5bf0 <gen_linux_sll_linktype>
    7380:	mov	r3, r0
    7384:	b	7964 <gen_linktype+0xb98>
    7388:	cmp	r4, #2048	; 0x800
    738c:	beq	73a0 <gen_linktype+0x5d4>
    7390:	movw	r3, #34525	; 0x86dd
    7394:	cmp	r4, r3
    7398:	beq	73c4 <gen_linktype+0x5f8>
    739c:	b	73e8 <gen_linktype+0x61c>
    73a0:	mov	r3, #240	; 0xf0
    73a4:	str	r3, [sp]
    73a8:	mov	r3, #64	; 0x40
    73ac:	mov	r2, #16
    73b0:	mov	r1, #0
    73b4:	mov	r0, #1
    73b8:	bl	35ec <gen_mcmp>
    73bc:	mov	r3, r0
    73c0:	b	7964 <gen_linktype+0xb98>
    73c4:	mov	r3, #240	; 0xf0
    73c8:	str	r3, [sp]
    73cc:	mov	r3, #96	; 0x60
    73d0:	mov	r2, #16
    73d4:	mov	r1, #0
    73d8:	mov	r0, #1
    73dc:	bl	35ec <gen_mcmp>
    73e0:	mov	r3, r0
    73e4:	b	7964 <gen_linktype+0xb98>
    73e8:	bl	585c <gen_false>
    73ec:	mov	r3, r0
    73f0:	b	7964 <gen_linktype+0xb98>
    73f4:	cmp	r4, #2048	; 0x800
    73f8:	bne	7408 <gen_linktype+0x63c>
    73fc:	bl	5830 <gen_true>
    7400:	mov	r3, r0
    7404:	b	7964 <gen_linktype+0xb98>
    7408:	bl	585c <gen_false>
    740c:	mov	r3, r0
    7410:	b	7964 <gen_linktype+0xb98>
    7414:	movw	r3, #34525	; 0x86dd
    7418:	cmp	r4, r3
    741c:	bne	742c <gen_linktype+0x660>
    7420:	bl	5830 <gen_true>
    7424:	mov	r3, r0
    7428:	b	7964 <gen_linktype+0xb98>
    742c:	bl	585c <gen_false>
    7430:	mov	r3, r0
    7434:	b	7964 <gen_linktype+0xb98>
    7438:	mov	r0, r4
    743c:	bl	6cb4 <ethertype_to_ppptype>
    7440:	mov	r4, r0
    7444:	ldr	r3, [pc, #1356]	; 7998 <gen_linktype+0xbcc>
    7448:	add	r3, pc, r3
    744c:	ldr	r1, [r3]
    7450:	mov	r3, r4
    7454:	mov	r2, #8
    7458:	mov	r0, #1
    745c:	bl	33f8 <gen_cmp>
    7460:	mov	r3, r0
    7464:	b	7964 <gen_linktype+0xb98>
    7468:	cmp	r4, #2048	; 0x800
    746c:	bne	74f0 <gen_linktype+0x724>
    7470:	ldr	r3, [pc, #1316]	; 799c <gen_linktype+0xbd0>
    7474:	add	r3, pc, r3
    7478:	ldr	r1, [r3]
    747c:	mov	r3, #33	; 0x21
    7480:	mov	r2, #8
    7484:	mov	r0, #1
    7488:	bl	33f8 <gen_cmp>
    748c:	str	r0, [fp, #-16]
    7490:	ldr	r3, [pc, #1288]	; 79a0 <gen_linktype+0xbd4>
    7494:	add	r3, pc, r3
    7498:	ldr	r1, [r3]
    749c:	mov	r3, #45	; 0x2d
    74a0:	mov	r2, #8
    74a4:	mov	r0, #1
    74a8:	bl	33f8 <gen_cmp>
    74ac:	str	r0, [fp, #-20]	; 0xffffffec
    74b0:	ldr	r1, [fp, #-20]	; 0xffffffec
    74b4:	ldr	r0, [fp, #-16]
    74b8:	bl	3310 <sf_gen_or>
    74bc:	ldr	r3, [pc, #1248]	; 79a4 <gen_linktype+0xbd8>
    74c0:	add	r3, pc, r3
    74c4:	ldr	r1, [r3]
    74c8:	mov	r3, #47	; 0x2f
    74cc:	mov	r2, #8
    74d0:	mov	r0, #1
    74d4:	bl	33f8 <gen_cmp>
    74d8:	str	r0, [fp, #-16]
    74dc:	ldr	r1, [fp, #-16]
    74e0:	ldr	r0, [fp, #-20]	; 0xffffffec
    74e4:	bl	3310 <sf_gen_or>
    74e8:	ldr	r3, [fp, #-16]
    74ec:	b	7964 <gen_linktype+0xb98>
    74f0:	mov	r0, r4
    74f4:	bl	6cb4 <ethertype_to_ppptype>
    74f8:	mov	r4, r0
    74fc:	ldr	r3, [pc, #1188]	; 79a8 <gen_linktype+0xbdc>
    7500:	add	r3, pc, r3
    7504:	ldr	r1, [r3]
    7508:	mov	r3, r4
    750c:	mov	r2, #8
    7510:	mov	r0, #1
    7514:	bl	33f8 <gen_cmp>
    7518:	mov	r3, r0
    751c:	b	7964 <gen_linktype+0xb98>
    7520:	cmp	r4, #2048	; 0x800
    7524:	beq	7538 <gen_linktype+0x76c>
    7528:	movw	r3, #34525	; 0x86dd
    752c:	cmp	r4, r3
    7530:	beq	7540 <gen_linktype+0x774>
    7534:	b	7548 <gen_linktype+0x77c>
    7538:	mov	r4, #2
    753c:	b	7554 <gen_linktype+0x788>
    7540:	mov	r4, #10
    7544:	b	7554 <gen_linktype+0x788>
    7548:	bl	585c <gen_false>
    754c:	mov	r3, r0
    7550:	b	7964 <gen_linktype+0xb98>
    7554:	ldr	r3, [pc, #1104]	; 79ac <gen_linktype+0xbe0>
    7558:	add	r3, pc, r3
    755c:	ldr	r3, [r3]
    7560:	cmp	r3, #0
    7564:	beq	757c <gen_linktype+0x7b0>
    7568:	ldr	r3, [pc, #1088]	; 79b0 <gen_linktype+0xbe4>
    756c:	add	r3, pc, r3
    7570:	ldr	r3, [r3]
    7574:	cmp	r3, #109	; 0x6d
    7578:	bne	7590 <gen_linktype+0x7c4>
    757c:	mov	r3, r4
    7580:	mov	r0, r3
    7584:	bl	ef0 <htonl@plt>
    7588:	mov	r3, r0
    758c:	mov	r4, r3
    7590:	mov	r3, r4
    7594:	mov	r2, #0
    7598:	mov	r1, #0
    759c:	mov	r0, #1
    75a0:	bl	33f8 <gen_cmp>
    75a4:	mov	r3, r0
    75a8:	b	7964 <gen_linktype+0xb98>
    75ac:	movw	r3, #32821	; 0x8035
    75b0:	cmp	r4, r3
    75b4:	beq	76cc <gen_linktype+0x900>
    75b8:	movw	r3, #32821	; 0x8035
    75bc:	cmp	r4, r3
    75c0:	bgt	75dc <gen_linktype+0x810>
    75c4:	cmp	r4, #2048	; 0x800
    75c8:	beq	7624 <gen_linktype+0x858>
    75cc:	movw	r3, #2054	; 0x806
    75d0:	cmp	r4, r3
    75d4:	beq	7678 <gen_linktype+0x8ac>
    75d8:	b	75f4 <gen_linktype+0x828>
    75dc:	movw	r3, #32923	; 0x809b
    75e0:	cmp	r4, r3
    75e4:	beq	76f0 <gen_linktype+0x924>
    75e8:	movw	r3, #34525	; 0x86dd
    75ec:	cmp	r4, r3
    75f0:	beq	7600 <gen_linktype+0x834>
    75f4:	bl	585c <gen_false>
    75f8:	mov	r3, r0
    75fc:	b	7964 <gen_linktype+0xb98>
    7600:	ldr	r3, [pc, #940]	; 79b4 <gen_linktype+0xbe8>
    7604:	add	r3, pc, r3
    7608:	ldr	r1, [r3]
    760c:	mov	r3, #196	; 0xc4
    7610:	mov	r2, #16
    7614:	mov	r0, #1
    7618:	bl	33f8 <gen_cmp>
    761c:	mov	r3, r0
    7620:	b	7964 <gen_linktype+0xb98>
    7624:	ldr	r3, [pc, #908]	; 79b8 <gen_linktype+0xbec>
    7628:	add	r3, pc, r3
    762c:	ldr	r1, [r3]
    7630:	mov	r3, #212	; 0xd4
    7634:	mov	r2, #16
    7638:	mov	r0, #1
    763c:	bl	33f8 <gen_cmp>
    7640:	str	r0, [fp, #-16]
    7644:	ldr	r3, [pc, #880]	; 79bc <gen_linktype+0xbf0>
    7648:	add	r3, pc, r3
    764c:	ldr	r1, [r3]
    7650:	mov	r3, #240	; 0xf0
    7654:	mov	r2, #16
    7658:	mov	r0, #1
    765c:	bl	33f8 <gen_cmp>
    7660:	str	r0, [fp, #-20]	; 0xffffffec
    7664:	ldr	r1, [fp, #-20]	; 0xffffffec
    7668:	ldr	r0, [fp, #-16]
    766c:	bl	3310 <sf_gen_or>
    7670:	ldr	r3, [fp, #-20]	; 0xffffffec
    7674:	b	7964 <gen_linktype+0xb98>
    7678:	ldr	r3, [pc, #832]	; 79c0 <gen_linktype+0xbf4>
    767c:	add	r3, pc, r3
    7680:	ldr	r1, [r3]
    7684:	mov	r3, #213	; 0xd5
    7688:	mov	r2, #16
    768c:	mov	r0, #1
    7690:	bl	33f8 <gen_cmp>
    7694:	str	r0, [fp, #-16]
    7698:	ldr	r3, [pc, #804]	; 79c4 <gen_linktype+0xbf8>
    769c:	add	r3, pc, r3
    76a0:	ldr	r1, [r3]
    76a4:	mov	r3, #241	; 0xf1
    76a8:	mov	r2, #16
    76ac:	mov	r0, #1
    76b0:	bl	33f8 <gen_cmp>
    76b4:	str	r0, [fp, #-20]	; 0xffffffec
    76b8:	ldr	r1, [fp, #-20]	; 0xffffffec
    76bc:	ldr	r0, [fp, #-16]
    76c0:	bl	3310 <sf_gen_or>
    76c4:	ldr	r3, [fp, #-20]	; 0xffffffec
    76c8:	b	7964 <gen_linktype+0xb98>
    76cc:	ldr	r3, [pc, #756]	; 79c8 <gen_linktype+0xbfc>
    76d0:	add	r3, pc, r3
    76d4:	ldr	r1, [r3]
    76d8:	mov	r3, #214	; 0xd6
    76dc:	mov	r2, #16
    76e0:	mov	r0, #1
    76e4:	bl	33f8 <gen_cmp>
    76e8:	mov	r3, r0
    76ec:	b	7964 <gen_linktype+0xb98>
    76f0:	ldr	r3, [pc, #724]	; 79cc <gen_linktype+0xc00>
    76f4:	add	r3, pc, r3
    76f8:	ldr	r1, [r3]
    76fc:	mov	r3, #221	; 0xdd
    7700:	mov	r2, #16
    7704:	mov	r0, #1
    7708:	bl	33f8 <gen_cmp>
    770c:	mov	r3, r0
    7710:	b	7964 <gen_linktype+0xb98>
    7714:	movw	r3, #32923	; 0x809b
    7718:	cmp	r4, r3
    771c:	bne	772c <gen_linktype+0x960>
    7720:	bl	5830 <gen_true>
    7724:	mov	r3, r0
    7728:	b	7964 <gen_linktype+0xb98>
    772c:	bl	585c <gen_false>
    7730:	mov	r3, r0
    7734:	b	7964 <gen_linktype+0xb98>
    7738:	cmp	r4, #2048	; 0x800
    773c:	beq	7758 <gen_linktype+0x98c>
    7740:	movw	r3, #34525	; 0x86dd
    7744:	cmp	r4, r3
    7748:	beq	7774 <gen_linktype+0x9a8>
    774c:	cmp	r4, #254	; 0xfe
    7750:	beq	7790 <gen_linktype+0x9c4>
    7754:	b	77f8 <gen_linktype+0xa2c>
    7758:	mov	r3, #972	; 0x3cc
    775c:	mov	r2, #8
    7760:	mov	r1, #2
    7764:	mov	r0, #1
    7768:	bl	33f8 <gen_cmp>
    776c:	mov	r3, r0
    7770:	b	7964 <gen_linktype+0xb98>
    7774:	movw	r3, #910	; 0x38e
    7778:	mov	r2, #8
    777c:	mov	r1, #2
    7780:	mov	r0, #1
    7784:	bl	33f8 <gen_cmp>
    7788:	mov	r3, r0
    778c:	b	7964 <gen_linktype+0xb98>
    7790:	movw	r3, #897	; 0x381
    7794:	mov	r2, #8
    7798:	mov	r1, #2
    779c:	mov	r0, #1
    77a0:	bl	33f8 <gen_cmp>
    77a4:	str	r0, [fp, #-16]
    77a8:	movw	r3, #898	; 0x382
    77ac:	mov	r2, #8
    77b0:	mov	r1, #2
    77b4:	mov	r0, #1
    77b8:	bl	33f8 <gen_cmp>
    77bc:	str	r0, [fp, #-20]	; 0xffffffec
    77c0:	movw	r3, #899	; 0x383
    77c4:	mov	r2, #8
    77c8:	mov	r1, #2
    77cc:	mov	r0, #1
    77d0:	bl	33f8 <gen_cmp>
    77d4:	str	r0, [fp, #-24]	; 0xffffffe8
    77d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    77dc:	ldr	r0, [fp, #-20]	; 0xffffffec
    77e0:	bl	3310 <sf_gen_or>
    77e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    77e8:	ldr	r0, [fp, #-16]
    77ec:	bl	3310 <sf_gen_or>
    77f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    77f4:	b	7964 <gen_linktype+0xb98>
    77f8:	bl	585c <gen_false>
    77fc:	mov	r3, r0
    7800:	b	7964 <gen_linktype+0xb98>
    7804:	ldr	r3, [pc, #452]	; 79d0 <gen_linktype+0xc04>
    7808:	add	r3, pc, r3
    780c:	mov	r0, r3
    7810:	bl	2904 <sf_bpf_error>
    7814:	mvn	r3, #255	; 0xff
    7818:	str	r3, [sp]
    781c:	mov	r3, #17152	; 0x4300
    7820:	movt	r3, #19783	; 0x4d47
    7824:	mov	r2, #0
    7828:	mov	r1, #0
    782c:	mov	r0, #1
    7830:	bl	35ec <gen_mcmp>
    7834:	mov	r3, r0
    7838:	b	7964 <gen_linktype+0xb98>
    783c:	mov	r0, r4
    7840:	bl	5b5c <gen_ipnet_linktype>
    7844:	mov	r3, r0
    7848:	b	7964 <gen_linktype+0xb98>
    784c:	ldr	r3, [pc, #384]	; 79d4 <gen_linktype+0xc08>
    7850:	add	r3, pc, r3
    7854:	mov	r0, r3
    7858:	bl	2904 <sf_bpf_error>
    785c:	ldr	r3, [pc, #372]	; 79d8 <gen_linktype+0xc0c>
    7860:	add	r3, pc, r3
    7864:	mov	r0, r3
    7868:	bl	2904 <sf_bpf_error>
    786c:	ldr	r3, [pc, #360]	; 79dc <gen_linktype+0xc10>
    7870:	add	r3, pc, r3
    7874:	mov	r0, r3
    7878:	bl	2904 <sf_bpf_error>
    787c:	ldr	r3, [pc, #348]	; 79e0 <gen_linktype+0xc14>
    7880:	add	r3, pc, r3
    7884:	mov	r0, r3
    7888:	bl	2904 <sf_bpf_error>
    788c:	ldr	r3, [pc, #336]	; 79e4 <gen_linktype+0xc18>
    7890:	add	r3, pc, r3
    7894:	mov	r0, r3
    7898:	bl	2904 <sf_bpf_error>
    789c:	ldr	r3, [pc, #324]	; 79e8 <gen_linktype+0xc1c>
    78a0:	add	r3, pc, r3
    78a4:	mov	r0, r3
    78a8:	bl	2904 <sf_bpf_error>
    78ac:	ldr	r3, [pc, #312]	; 79ec <gen_linktype+0xc20>
    78b0:	add	r3, pc, r3
    78b4:	mov	r0, r3
    78b8:	bl	2904 <sf_bpf_error>
    78bc:	ldr	r3, [pc, #300]	; 79f0 <gen_linktype+0xc24>
    78c0:	add	r3, pc, r3
    78c4:	mov	r0, r3
    78c8:	bl	2904 <sf_bpf_error>
    78cc:	ldr	r3, [pc, #288]	; 79f4 <gen_linktype+0xc28>
    78d0:	add	r3, pc, r3
    78d4:	mov	r0, r3
    78d8:	bl	2904 <sf_bpf_error>
    78dc:	ldr	r3, [pc, #276]	; 79f8 <gen_linktype+0xc2c>
    78e0:	add	r3, pc, r3
    78e4:	mov	r0, r3
    78e8:	bl	2904 <sf_bpf_error>
    78ec:	ldr	r3, [pc, #264]	; 79fc <gen_linktype+0xc30>
    78f0:	add	r3, pc, r3
    78f4:	mov	r0, r3
    78f8:	bl	2904 <sf_bpf_error>
    78fc:	ldr	r3, [pc, #252]	; 7a00 <gen_linktype+0xc34>
    7900:	add	r3, pc, r3
    7904:	mov	r0, r3
    7908:	bl	2904 <sf_bpf_error>
    790c:	ldr	r3, [pc, #240]	; 7a04 <gen_linktype+0xc38>
    7910:	add	r3, pc, r3
    7914:	mov	r0, r3
    7918:	bl	2904 <sf_bpf_error>
    791c:	ldr	r3, [pc, #228]	; 7a08 <gen_linktype+0xc3c>
    7920:	add	r3, pc, r3
    7924:	mov	r0, r3
    7928:	bl	2904 <sf_bpf_error>
    792c:	ldr	r3, [pc, #216]	; 7a0c <gen_linktype+0xc40>
    7930:	add	r3, pc, r3
    7934:	ldr	r3, [r3]
    7938:	cmn	r3, #1
    793c:	bne	7944 <gen_linktype+0xb78>
    7940:	bl	f68 <abort@plt>
    7944:	ldr	r3, [pc, #196]	; 7a10 <gen_linktype+0xc44>
    7948:	add	r3, pc, r3
    794c:	ldr	r1, [r3]
    7950:	mov	r3, r4
    7954:	mov	r2, #8
    7958:	mov	r0, #1
    795c:	bl	33f8 <gen_cmp>
    7960:	mov	r3, r0
    7964:	mov	r0, r3
    7968:	sub	sp, fp, #8
    796c:	ldr	r4, [sp]
    7970:	ldr	fp, [sp, #4]
    7974:	add	sp, sp, #8
    7978:	pop	{pc}		; (ldr pc, [sp], #4)
    797c:	.word	0x000334a0
    7980:	.word	0x00015cb0
    7984:	.word	0x00033854
    7988:	.word	0x00033830
    798c:	.word	0x00033848
    7990:	.word	0x0003343c
    7994:	.word	0x000333cc
    7998:	.word	0x00033268
    799c:	.word	0x0003323c
    79a0:	.word	0x0003321c
    79a4:	.word	0x000331f0
    79a8:	.word	0x000331b0
    79ac:	.word	0x00033194
    79b0:	.word	0x00033180
    79b4:	.word	0x000330ac
    79b8:	.word	0x00033088
    79bc:	.word	0x00033068
    79c0:	.word	0x00033034
    79c4:	.word	0x00033014
    79c8:	.word	0x00032fe0
    79cc:	.word	0x00032fbc
    79d0:	.word	0x00015318
    79d4:	.word	0x00015314
    79d8:	.word	0x00015334
    79dc:	.word	0x00015358
    79e0:	.word	0x00015378
    79e4:	.word	0x00015398
    79e8:	.word	0x000153b8
    79ec:	.word	0x000153d8
    79f0:	.word	0x000153fc
    79f4:	.word	0x0001541c
    79f8:	.word	0x00015444
    79fc:	.word	0x0001546c
    7a00:	.word	0x0001548c
    7a04:	.word	0x000154ac
    7a08:	.word	0x000154cc
    7a0c:	.word	0x00032d80
    7a10:	.word	0x00032d68

00007a14 <gen_snap>:
    7a14:	str	fp, [sp, #-8]!
    7a18:	str	lr, [sp, #4]
    7a1c:	add	fp, sp, #4
    7a20:	sub	sp, sp, #16
    7a24:	str	r0, [fp, #-16]
    7a28:	str	r1, [fp, #-20]	; 0xffffffec
    7a2c:	mvn	r3, #85	; 0x55
    7a30:	strb	r3, [fp, #-12]
    7a34:	mvn	r3, #85	; 0x55
    7a38:	strb	r3, [fp, #-11]
    7a3c:	mov	r3, #3
    7a40:	strb	r3, [fp, #-10]
    7a44:	ldr	r3, [fp, #-16]
    7a48:	lsr	r3, r3, #16
    7a4c:	uxtb	r3, r3
    7a50:	strb	r3, [fp, #-9]
    7a54:	ldr	r3, [fp, #-16]
    7a58:	lsr	r3, r3, #8
    7a5c:	uxtb	r3, r3
    7a60:	strb	r3, [fp, #-8]
    7a64:	ldr	r3, [fp, #-16]
    7a68:	uxtb	r3, r3
    7a6c:	strb	r3, [fp, #-7]
    7a70:	ldr	r3, [fp, #-20]	; 0xffffffec
    7a74:	lsr	r3, r3, #8
    7a78:	uxtb	r3, r3
    7a7c:	strb	r3, [fp, #-6]
    7a80:	ldr	r3, [fp, #-20]	; 0xffffffec
    7a84:	uxtb	r3, r3
    7a88:	strb	r3, [fp, #-5]
    7a8c:	sub	r3, fp, #12
    7a90:	mov	r2, #8
    7a94:	mov	r1, #0
    7a98:	mov	r0, #2
    7a9c:	bl	3650 <gen_bcmp>
    7aa0:	mov	r3, r0
    7aa4:	mov	r0, r3
    7aa8:	sub	sp, fp, #4
    7aac:	ldr	fp, [sp]
    7ab0:	add	sp, sp, #4
    7ab4:	pop	{pc}		; (ldr pc, [sp], #4)

00007ab8 <gen_llc_linktype>:
    7ab8:	str	fp, [sp, #-8]!
    7abc:	str	lr, [sp, #4]
    7ac0:	add	fp, sp, #4
    7ac4:	sub	sp, sp, #8
    7ac8:	str	r0, [fp, #-8]
    7acc:	ldr	r3, [fp, #-8]
    7ad0:	cmp	r3, #240	; 0xf0
    7ad4:	beq	7b20 <gen_llc_linktype+0x68>
    7ad8:	ldr	r3, [fp, #-8]
    7adc:	cmp	r3, #240	; 0xf0
    7ae0:	bgt	7b00 <gen_llc_linktype+0x48>
    7ae4:	ldr	r3, [fp, #-8]
    7ae8:	cmp	r3, #6
    7aec:	beq	7b20 <gen_llc_linktype+0x68>
    7af0:	ldr	r3, [fp, #-8]
    7af4:	cmp	r3, #224	; 0xe0
    7af8:	beq	7b48 <gen_llc_linktype+0x90>
    7afc:	b	7b7c <gen_llc_linktype+0xc4>
    7b00:	ldr	r3, [fp, #-8]
    7b04:	cmp	r3, #254	; 0xfe
    7b08:	beq	7b20 <gen_llc_linktype+0x68>
    7b0c:	ldr	r3, [fp, #-8]
    7b10:	movw	r2, #32923	; 0x809b
    7b14:	cmp	r3, r2
    7b18:	beq	7b64 <gen_llc_linktype+0xac>
    7b1c:	b	7b7c <gen_llc_linktype+0xc4>
    7b20:	ldr	r3, [fp, #-8]
    7b24:	lsl	r2, r3, #8
    7b28:	ldr	r3, [fp, #-8]
    7b2c:	orr	r3, r2, r3
    7b30:	mov	r2, #8
    7b34:	mov	r1, #0
    7b38:	mov	r0, #2
    7b3c:	bl	33f8 <gen_cmp>
    7b40:	mov	r3, r0
    7b44:	b	7bc0 <gen_llc_linktype+0x108>
    7b48:	mov	r3, #224	; 0xe0
    7b4c:	mov	r2, #16
    7b50:	mov	r1, #0
    7b54:	mov	r0, #2
    7b58:	bl	33f8 <gen_cmp>
    7b5c:	mov	r3, r0
    7b60:	b	7bc0 <gen_llc_linktype+0x108>
    7b64:	movw	r1, #32923	; 0x809b
    7b68:	mov	r0, #7
    7b6c:	movt	r0, #8
    7b70:	bl	7a14 <gen_snap>
    7b74:	mov	r3, r0
    7b78:	b	7bc0 <gen_llc_linktype+0x108>
    7b7c:	ldr	r3, [fp, #-8]
    7b80:	movw	r2, #1500	; 0x5dc
    7b84:	cmp	r3, r2
    7b88:	bgt	7ba8 <gen_llc_linktype+0xf0>
    7b8c:	ldr	r3, [fp, #-8]
    7b90:	mov	r2, #16
    7b94:	mov	r1, #0
    7b98:	mov	r0, #2
    7b9c:	bl	33f8 <gen_cmp>
    7ba0:	mov	r3, r0
    7ba4:	b	7bc0 <gen_llc_linktype+0x108>
    7ba8:	ldr	r3, [fp, #-8]
    7bac:	mov	r2, #8
    7bb0:	mov	r1, #6
    7bb4:	mov	r0, #2
    7bb8:	bl	33f8 <gen_cmp>
    7bbc:	mov	r3, r0
    7bc0:	mov	r0, r3
    7bc4:	sub	sp, fp, #4
    7bc8:	ldr	fp, [sp]
    7bcc:	add	sp, sp, #4
    7bd0:	pop	{pc}		; (ldr pc, [sp], #4)

00007bd4 <gen_hostop>:
    7bd4:	str	fp, [sp, #-8]!
    7bd8:	str	lr, [sp, #4]
    7bdc:	add	fp, sp, #4
    7be0:	sub	sp, sp, #40	; 0x28
    7be4:	str	r0, [fp, #-24]	; 0xffffffe8
    7be8:	str	r1, [fp, #-28]	; 0xffffffe4
    7bec:	str	r2, [fp, #-32]	; 0xffffffe0
    7bf0:	str	r3, [fp, #-36]	; 0xffffffdc
    7bf4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7bf8:	cmp	r3, #4
    7bfc:	addls	pc, pc, r3, lsl #2
    7c00:	b	7cf8 <gen_hostop+0x124>
    7c04:	b	7c94 <gen_hostop+0xc0>
    7c08:	b	7c18 <gen_hostop+0x44>
    7c0c:	b	7c24 <gen_hostop+0x50>
    7c10:	b	7c94 <gen_hostop+0xc0>
    7c14:	b	7c30 <gen_hostop+0x5c>
    7c18:	ldr	r3, [fp, #4]
    7c1c:	str	r3, [fp, #-8]
    7c20:	b	7cfc <gen_hostop+0x128>
    7c24:	ldr	r3, [fp, #8]
    7c28:	str	r3, [fp, #-8]
    7c2c:	b	7cfc <gen_hostop+0x128>
    7c30:	ldr	r3, [fp, #8]
    7c34:	str	r3, [sp, #4]
    7c38:	ldr	r3, [fp, #4]
    7c3c:	str	r3, [sp]
    7c40:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7c44:	mov	r2, #1
    7c48:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7c4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7c50:	bl	7bd4 <gen_hostop>
    7c54:	str	r0, [fp, #-12]
    7c58:	ldr	r3, [fp, #8]
    7c5c:	str	r3, [sp, #4]
    7c60:	ldr	r3, [fp, #4]
    7c64:	str	r3, [sp]
    7c68:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7c6c:	mov	r2, #2
    7c70:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7c74:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7c78:	bl	7bd4 <gen_hostop>
    7c7c:	str	r0, [fp, #-16]
    7c80:	ldr	r1, [fp, #-16]
    7c84:	ldr	r0, [fp, #-12]
    7c88:	bl	3248 <sf_gen_and>
    7c8c:	ldr	r3, [fp, #-16]
    7c90:	b	7d3c <gen_hostop+0x168>
    7c94:	ldr	r3, [fp, #8]
    7c98:	str	r3, [sp, #4]
    7c9c:	ldr	r3, [fp, #4]
    7ca0:	str	r3, [sp]
    7ca4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7ca8:	mov	r2, #1
    7cac:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7cb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7cb4:	bl	7bd4 <gen_hostop>
    7cb8:	str	r0, [fp, #-12]
    7cbc:	ldr	r3, [fp, #8]
    7cc0:	str	r3, [sp, #4]
    7cc4:	ldr	r3, [fp, #4]
    7cc8:	str	r3, [sp]
    7ccc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7cd0:	mov	r2, #2
    7cd4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7cd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7cdc:	bl	7bd4 <gen_hostop>
    7ce0:	str	r0, [fp, #-16]
    7ce4:	ldr	r1, [fp, #-16]
    7ce8:	ldr	r0, [fp, #-12]
    7cec:	bl	3310 <sf_gen_or>
    7cf0:	ldr	r3, [fp, #-16]
    7cf4:	b	7d3c <gen_hostop+0x168>
    7cf8:	bl	f68 <abort@plt>
    7cfc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    7d00:	bl	6dcc <gen_linktype>
    7d04:	str	r0, [fp, #-12]
    7d08:	ldr	r2, [fp, #-24]	; 0xffffffe8
    7d0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7d10:	str	r3, [sp]
    7d14:	mov	r3, r2
    7d18:	mov	r2, #0
    7d1c:	ldr	r1, [fp, #-8]
    7d20:	mov	r0, #3
    7d24:	bl	35ec <gen_mcmp>
    7d28:	str	r0, [fp, #-16]
    7d2c:	ldr	r1, [fp, #-16]
    7d30:	ldr	r0, [fp, #-12]
    7d34:	bl	3248 <sf_gen_and>
    7d38:	ldr	r3, [fp, #-16]
    7d3c:	mov	r0, r3
    7d40:	sub	sp, fp, #4
    7d44:	ldr	fp, [sp]
    7d48:	add	sp, sp, #4
    7d4c:	pop	{pc}		; (ldr pc, [sp], #4)

00007d50 <gen_hostop6>:
    7d50:	strd	r4, [sp, #-16]!
    7d54:	str	fp, [sp, #8]
    7d58:	str	lr, [sp, #12]
    7d5c:	add	fp, sp, #12
    7d60:	sub	sp, sp, #48	; 0x30
    7d64:	str	r0, [fp, #-40]	; 0xffffffd8
    7d68:	str	r1, [fp, #-44]	; 0xffffffd4
    7d6c:	str	r2, [fp, #-48]	; 0xffffffd0
    7d70:	str	r3, [fp, #-52]	; 0xffffffcc
    7d74:	ldr	r3, [fp, #-48]	; 0xffffffd0
    7d78:	cmp	r3, #4
    7d7c:	addls	pc, pc, r3, lsl #2
    7d80:	b	7e78 <gen_hostop6+0x128>
    7d84:	b	7e14 <gen_hostop6+0xc4>
    7d88:	b	7d98 <gen_hostop6+0x48>
    7d8c:	b	7da4 <gen_hostop6+0x54>
    7d90:	b	7e14 <gen_hostop6+0xc4>
    7d94:	b	7db0 <gen_hostop6+0x60>
    7d98:	ldr	r3, [fp, #4]
    7d9c:	str	r3, [fp, #-16]
    7da0:	b	7e7c <gen_hostop6+0x12c>
    7da4:	ldr	r3, [fp, #8]
    7da8:	str	r3, [fp, #-16]
    7dac:	b	7e7c <gen_hostop6+0x12c>
    7db0:	ldr	r3, [fp, #8]
    7db4:	str	r3, [sp, #4]
    7db8:	ldr	r3, [fp, #4]
    7dbc:	str	r3, [sp]
    7dc0:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7dc4:	mov	r2, #1
    7dc8:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7dcc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7dd0:	bl	7d50 <gen_hostop6>
    7dd4:	str	r0, [fp, #-20]	; 0xffffffec
    7dd8:	ldr	r3, [fp, #8]
    7ddc:	str	r3, [sp, #4]
    7de0:	ldr	r3, [fp, #4]
    7de4:	str	r3, [sp]
    7de8:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7dec:	mov	r2, #2
    7df0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7df4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7df8:	bl	7d50 <gen_hostop6>
    7dfc:	str	r0, [fp, #-24]	; 0xffffffe8
    7e00:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7e04:	ldr	r0, [fp, #-20]	; 0xffffffec
    7e08:	bl	3248 <sf_gen_and>
    7e0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    7e10:	b	801c <gen_hostop6+0x2cc>
    7e14:	ldr	r3, [fp, #8]
    7e18:	str	r3, [sp, #4]
    7e1c:	ldr	r3, [fp, #4]
    7e20:	str	r3, [sp]
    7e24:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7e28:	mov	r2, #1
    7e2c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7e30:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7e34:	bl	7d50 <gen_hostop6>
    7e38:	str	r0, [fp, #-20]	; 0xffffffec
    7e3c:	ldr	r3, [fp, #8]
    7e40:	str	r3, [sp, #4]
    7e44:	ldr	r3, [fp, #4]
    7e48:	str	r3, [sp]
    7e4c:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7e50:	mov	r2, #2
    7e54:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7e58:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7e5c:	bl	7d50 <gen_hostop6>
    7e60:	str	r0, [fp, #-24]	; 0xffffffe8
    7e64:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7e68:	ldr	r0, [fp, #-20]	; 0xffffffec
    7e6c:	bl	3310 <sf_gen_or>
    7e70:	ldr	r3, [fp, #-24]	; 0xffffffe8
    7e74:	b	801c <gen_hostop6+0x2cc>
    7e78:	bl	f68 <abort@plt>
    7e7c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    7e80:	str	r3, [fp, #-28]	; 0xffffffe4
    7e84:	ldr	r3, [fp, #-44]	; 0xffffffd4
    7e88:	str	r3, [fp, #-32]	; 0xffffffe0
    7e8c:	ldr	r3, [fp, #-16]
    7e90:	add	r4, r3, #12
    7e94:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7e98:	add	r3, r3, #12
    7e9c:	ldr	r3, [r3]
    7ea0:	mov	r0, r3
    7ea4:	bl	e54 <ntohl@plt>
    7ea8:	mov	r3, r0
    7eac:	mov	r5, r3
    7eb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7eb4:	add	r3, r3, #12
    7eb8:	ldr	r3, [r3]
    7ebc:	mov	r0, r3
    7ec0:	bl	e54 <ntohl@plt>
    7ec4:	mov	r3, r0
    7ec8:	str	r3, [sp]
    7ecc:	mov	r3, r5
    7ed0:	mov	r2, #0
    7ed4:	mov	r1, r4
    7ed8:	mov	r0, #3
    7edc:	bl	35ec <gen_mcmp>
    7ee0:	str	r0, [fp, #-24]	; 0xffffffe8
    7ee4:	ldr	r3, [fp, #-16]
    7ee8:	add	r4, r3, #8
    7eec:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7ef0:	add	r3, r3, #8
    7ef4:	ldr	r3, [r3]
    7ef8:	mov	r0, r3
    7efc:	bl	e54 <ntohl@plt>
    7f00:	mov	r3, r0
    7f04:	mov	r5, r3
    7f08:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7f0c:	add	r3, r3, #8
    7f10:	ldr	r3, [r3]
    7f14:	mov	r0, r3
    7f18:	bl	e54 <ntohl@plt>
    7f1c:	mov	r3, r0
    7f20:	str	r3, [sp]
    7f24:	mov	r3, r5
    7f28:	mov	r2, #0
    7f2c:	mov	r1, r4
    7f30:	mov	r0, #3
    7f34:	bl	35ec <gen_mcmp>
    7f38:	str	r0, [fp, #-20]	; 0xffffffec
    7f3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7f40:	ldr	r0, [fp, #-20]	; 0xffffffec
    7f44:	bl	3248 <sf_gen_and>
    7f48:	ldr	r3, [fp, #-16]
    7f4c:	add	r4, r3, #4
    7f50:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7f54:	add	r3, r3, #4
    7f58:	ldr	r3, [r3]
    7f5c:	mov	r0, r3
    7f60:	bl	e54 <ntohl@plt>
    7f64:	mov	r3, r0
    7f68:	mov	r5, r3
    7f6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7f70:	add	r3, r3, #4
    7f74:	ldr	r3, [r3]
    7f78:	mov	r0, r3
    7f7c:	bl	e54 <ntohl@plt>
    7f80:	mov	r3, r0
    7f84:	str	r3, [sp]
    7f88:	mov	r3, r5
    7f8c:	mov	r2, #0
    7f90:	mov	r1, r4
    7f94:	mov	r0, #3
    7f98:	bl	35ec <gen_mcmp>
    7f9c:	str	r0, [fp, #-20]	; 0xffffffec
    7fa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7fa4:	ldr	r0, [fp, #-20]	; 0xffffffec
    7fa8:	bl	3248 <sf_gen_and>
    7fac:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7fb0:	ldr	r3, [r3]
    7fb4:	mov	r0, r3
    7fb8:	bl	e54 <ntohl@plt>
    7fbc:	mov	r3, r0
    7fc0:	mov	r4, r3
    7fc4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7fc8:	ldr	r3, [r3]
    7fcc:	mov	r0, r3
    7fd0:	bl	e54 <ntohl@plt>
    7fd4:	mov	r3, r0
    7fd8:	str	r3, [sp]
    7fdc:	mov	r3, r4
    7fe0:	mov	r2, #0
    7fe4:	ldr	r1, [fp, #-16]
    7fe8:	mov	r0, #3
    7fec:	bl	35ec <gen_mcmp>
    7ff0:	str	r0, [fp, #-20]	; 0xffffffec
    7ff4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7ff8:	ldr	r0, [fp, #-20]	; 0xffffffec
    7ffc:	bl	3248 <sf_gen_and>
    8000:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8004:	bl	6dcc <gen_linktype>
    8008:	str	r0, [fp, #-20]	; 0xffffffec
    800c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    8010:	ldr	r0, [fp, #-20]	; 0xffffffec
    8014:	bl	3248 <sf_gen_and>
    8018:	ldr	r3, [fp, #-24]	; 0xffffffe8
    801c:	mov	r0, r3
    8020:	sub	sp, fp, #12
    8024:	ldrd	r4, [sp]
    8028:	ldr	fp, [sp, #8]
    802c:	add	sp, sp, #12
    8030:	pop	{pc}		; (ldr pc, [sp], #4)

00008034 <gen_ehostop>:
    8034:	strd	r4, [sp, #-16]!
    8038:	str	fp, [sp, #8]
    803c:	str	lr, [sp, #12]
    8040:	add	fp, sp, #12
    8044:	mov	r4, r0
    8048:	mov	r3, r1
    804c:	cmp	r3, #4
    8050:	addls	pc, pc, r3, lsl #2
    8054:	b	8120 <gen_ehostop+0xec>
    8058:	b	80ec <gen_ehostop+0xb8>
    805c:	b	806c <gen_ehostop+0x38>
    8060:	b	8094 <gen_ehostop+0x60>
    8064:	b	80ec <gen_ehostop+0xb8>
    8068:	b	80b8 <gen_ehostop+0x84>
    806c:	ldr	r3, [pc, #200]	; 813c <gen_ehostop+0x108>
    8070:	add	r3, pc, r3
    8074:	ldr	r3, [r3]
    8078:	add	r1, r3, #6
    807c:	mov	r3, r4
    8080:	mov	r2, #6
    8084:	mov	r0, #1
    8088:	bl	3650 <gen_bcmp>
    808c:	mov	r3, r0
    8090:	b	8124 <gen_ehostop+0xf0>
    8094:	ldr	r3, [pc, #164]	; 8140 <gen_ehostop+0x10c>
    8098:	add	r3, pc, r3
    809c:	ldr	r1, [r3]
    80a0:	mov	r3, r4
    80a4:	mov	r2, #6
    80a8:	mov	r0, #1
    80ac:	bl	3650 <gen_bcmp>
    80b0:	mov	r3, r0
    80b4:	b	8124 <gen_ehostop+0xf0>
    80b8:	mov	r1, #1
    80bc:	mov	r0, r4
    80c0:	bl	8034 <gen_ehostop>
    80c4:	mov	r5, r0
    80c8:	mov	r1, #2
    80cc:	mov	r0, r4
    80d0:	bl	8034 <gen_ehostop>
    80d4:	mov	r4, r0
    80d8:	mov	r1, r4
    80dc:	mov	r0, r5
    80e0:	bl	3248 <sf_gen_and>
    80e4:	mov	r3, r4
    80e8:	b	8124 <gen_ehostop+0xf0>
    80ec:	mov	r1, #1
    80f0:	mov	r0, r4
    80f4:	bl	8034 <gen_ehostop>
    80f8:	mov	r5, r0
    80fc:	mov	r1, #2
    8100:	mov	r0, r4
    8104:	bl	8034 <gen_ehostop>
    8108:	mov	r4, r0
    810c:	mov	r1, r4
    8110:	mov	r0, r5
    8114:	bl	3310 <sf_gen_or>
    8118:	mov	r3, r4
    811c:	b	8124 <gen_ehostop+0xf0>
    8120:	bl	f68 <abort@plt>
    8124:	mov	r0, r3
    8128:	sub	sp, fp, #12
    812c:	ldrd	r4, [sp]
    8130:	ldr	fp, [sp, #8]
    8134:	add	sp, sp, #12
    8138:	pop	{pc}		; (ldr pc, [sp], #4)
    813c:	.word	0x00032630
    8140:	.word	0x00032608

00008144 <gen_fhostop>:
    8144:	str	r4, [sp, #-12]!
    8148:	str	fp, [sp, #4]
    814c:	str	lr, [sp, #8]
    8150:	add	fp, sp, #8
    8154:	sub	sp, sp, #12
    8158:	mov	r4, r0
    815c:	mov	r3, r1
    8160:	cmp	r3, #4
    8164:	addls	pc, pc, r3, lsl #2
    8168:	b	8220 <gen_fhostop+0xdc>
    816c:	b	81ec <gen_fhostop+0xa8>
    8170:	b	8180 <gen_fhostop+0x3c>
    8174:	b	819c <gen_fhostop+0x58>
    8178:	b	81ec <gen_fhostop+0xa8>
    817c:	b	81b8 <gen_fhostop+0x74>
    8180:	mov	r3, r4
    8184:	mov	r2, #6
    8188:	mov	r1, #7
    818c:	mov	r0, #1
    8190:	bl	3650 <gen_bcmp>
    8194:	mov	r3, r0
    8198:	b	8224 <gen_fhostop+0xe0>
    819c:	mov	r3, r4
    81a0:	mov	r2, #6
    81a4:	mov	r1, #1
    81a8:	mov	r0, #1
    81ac:	bl	3650 <gen_bcmp>
    81b0:	mov	r3, r0
    81b4:	b	8224 <gen_fhostop+0xe0>
    81b8:	mov	r1, #1
    81bc:	mov	r0, r4
    81c0:	bl	8144 <gen_fhostop>
    81c4:	str	r0, [fp, #-16]
    81c8:	mov	r1, #2
    81cc:	mov	r0, r4
    81d0:	bl	8144 <gen_fhostop>
    81d4:	str	r0, [fp, #-20]	; 0xffffffec
    81d8:	ldr	r1, [fp, #-20]	; 0xffffffec
    81dc:	ldr	r0, [fp, #-16]
    81e0:	bl	3248 <sf_gen_and>
    81e4:	ldr	r3, [fp, #-20]	; 0xffffffec
    81e8:	b	8224 <gen_fhostop+0xe0>
    81ec:	mov	r1, #1
    81f0:	mov	r0, r4
    81f4:	bl	8144 <gen_fhostop>
    81f8:	str	r0, [fp, #-16]
    81fc:	mov	r1, #2
    8200:	mov	r0, r4
    8204:	bl	8144 <gen_fhostop>
    8208:	str	r0, [fp, #-20]	; 0xffffffec
    820c:	ldr	r1, [fp, #-20]	; 0xffffffec
    8210:	ldr	r0, [fp, #-16]
    8214:	bl	3310 <sf_gen_or>
    8218:	ldr	r3, [fp, #-20]	; 0xffffffec
    821c:	b	8224 <gen_fhostop+0xe0>
    8220:	bl	f68 <abort@plt>
    8224:	mov	r0, r3
    8228:	sub	sp, fp, #8
    822c:	ldr	r4, [sp]
    8230:	ldr	fp, [sp, #4]
    8234:	add	sp, sp, #8
    8238:	pop	{pc}		; (ldr pc, [sp], #4)

0000823c <gen_thostop>:
    823c:	strd	r4, [sp, #-16]!
    8240:	str	fp, [sp, #8]
    8244:	str	lr, [sp, #12]
    8248:	add	fp, sp, #12
    824c:	mov	r4, r0
    8250:	mov	r3, r1
    8254:	cmp	r3, #4
    8258:	addls	pc, pc, r3, lsl #2
    825c:	b	8314 <gen_thostop+0xd8>
    8260:	b	82e0 <gen_thostop+0xa4>
    8264:	b	8274 <gen_thostop+0x38>
    8268:	b	8290 <gen_thostop+0x54>
    826c:	b	82e0 <gen_thostop+0xa4>
    8270:	b	82ac <gen_thostop+0x70>
    8274:	mov	r3, r4
    8278:	mov	r2, #6
    827c:	mov	r1, #8
    8280:	mov	r0, #1
    8284:	bl	3650 <gen_bcmp>
    8288:	mov	r3, r0
    828c:	b	8318 <gen_thostop+0xdc>
    8290:	mov	r3, r4
    8294:	mov	r2, #6
    8298:	mov	r1, #2
    829c:	mov	r0, #1
    82a0:	bl	3650 <gen_bcmp>
    82a4:	mov	r3, r0
    82a8:	b	8318 <gen_thostop+0xdc>
    82ac:	mov	r1, #1
    82b0:	mov	r0, r4
    82b4:	bl	823c <gen_thostop>
    82b8:	mov	r5, r0
    82bc:	mov	r1, #2
    82c0:	mov	r0, r4
    82c4:	bl	823c <gen_thostop>
    82c8:	mov	r4, r0
    82cc:	mov	r1, r4
    82d0:	mov	r0, r5
    82d4:	bl	3248 <sf_gen_and>
    82d8:	mov	r3, r4
    82dc:	b	8318 <gen_thostop+0xdc>
    82e0:	mov	r1, #1
    82e4:	mov	r0, r4
    82e8:	bl	823c <gen_thostop>
    82ec:	mov	r5, r0
    82f0:	mov	r1, #2
    82f4:	mov	r0, r4
    82f8:	bl	823c <gen_thostop>
    82fc:	mov	r4, r0
    8300:	mov	r1, r4
    8304:	mov	r0, r5
    8308:	bl	3310 <sf_gen_or>
    830c:	mov	r3, r4
    8310:	b	8318 <gen_thostop+0xdc>
    8314:	bl	f68 <abort@plt>
    8318:	mov	r0, r3
    831c:	sub	sp, fp, #12
    8320:	ldrd	r4, [sp]
    8324:	ldr	fp, [sp, #8]
    8328:	add	sp, sp, #12
    832c:	pop	{pc}		; (ldr pc, [sp], #4)

00008330 <gen_wlanhostop>:
    8330:	strd	r4, [sp, #-28]!	; 0xffffffe4
    8334:	strd	r6, [sp, #8]
    8338:	str	r8, [sp, #16]
    833c:	str	fp, [sp, #20]
    8340:	str	lr, [sp, #24]
    8344:	add	fp, sp, #24
    8348:	sub	sp, sp, #12
    834c:	mov	r8, r0
    8350:	mov	r3, r1
    8354:	cmp	r3, #8
    8358:	addls	pc, pc, r3, lsl #2
    835c:	b	8930 <gen_wlanhostop+0x600>
    8360:	b	88fc <gen_wlanhostop+0x5cc>
    8364:	b	8384 <gen_wlanhostop+0x54>
    8368:	b	85b8 <gen_wlanhostop+0x288>
    836c:	b	88fc <gen_wlanhostop+0x5cc>
    8370:	b	88c8 <gen_wlanhostop+0x598>
    8374:	b	8750 <gen_wlanhostop+0x420>
    8378:	b	876c <gen_wlanhostop+0x43c>
    837c:	b	8828 <gen_wlanhostop+0x4f8>
    8380:	b	887c <gen_wlanhostop+0x54c>
    8384:	mov	r2, #16
    8388:	mov	r1, #1
    838c:	mov	r0, #1
    8390:	bl	54fc <gen_load_a>
    8394:	mov	r5, r0
    8398:	mov	r0, #69	; 0x45
    839c:	bl	2c40 <new_block>
    83a0:	mov	r4, r0
    83a4:	mov	r3, #1
    83a8:	str	r3, [r4, #20]
    83ac:	str	r5, [r4, #4]
    83b0:	mov	r3, r8
    83b4:	mov	r2, #6
    83b8:	mov	r1, #24
    83bc:	mov	r0, #1
    83c0:	bl	3650 <gen_bcmp>
    83c4:	mov	r7, r0
    83c8:	mov	r1, r7
    83cc:	mov	r0, r4
    83d0:	bl	3248 <sf_gen_and>
    83d4:	mov	r2, #16
    83d8:	mov	r1, #1
    83dc:	mov	r0, #1
    83e0:	bl	54fc <gen_load_a>
    83e4:	mov	r5, r0
    83e8:	mov	r0, #69	; 0x45
    83ec:	bl	2c40 <new_block>
    83f0:	mov	r6, r0
    83f4:	mov	r3, #1
    83f8:	str	r3, [r6, #20]
    83fc:	str	r5, [r6, #4]
    8400:	mov	r0, r6
    8404:	bl	33b4 <sf_gen_not>
    8408:	mov	r3, r8
    840c:	mov	r2, #6
    8410:	mov	r1, #16
    8414:	mov	r0, #1
    8418:	bl	3650 <gen_bcmp>
    841c:	mov	r4, r0
    8420:	mov	r1, r4
    8424:	mov	r0, r6
    8428:	bl	3248 <sf_gen_and>
    842c:	mov	r1, r7
    8430:	mov	r0, r4
    8434:	bl	3310 <sf_gen_or>
    8438:	mov	r2, #16
    843c:	mov	r1, #1
    8440:	mov	r0, #1
    8444:	bl	54fc <gen_load_a>
    8448:	mov	r5, r0
    844c:	mov	r0, #69	; 0x45
    8450:	bl	2c40 <new_block>
    8454:	mov	r4, r0
    8458:	mov	r3, #2
    845c:	str	r3, [r4, #20]
    8460:	str	r5, [r4, #4]
    8464:	mov	r1, r7
    8468:	mov	r0, r4
    846c:	bl	3248 <sf_gen_and>
    8470:	mov	r2, #16
    8474:	mov	r1, #1
    8478:	mov	r0, #1
    847c:	bl	54fc <gen_load_a>
    8480:	mov	r5, r0
    8484:	mov	r0, #69	; 0x45
    8488:	bl	2c40 <new_block>
    848c:	mov	r6, r0
    8490:	mov	r3, #2
    8494:	str	r3, [r6, #20]
    8498:	str	r5, [r6, #4]
    849c:	mov	r0, r6
    84a0:	bl	33b4 <sf_gen_not>
    84a4:	mov	r3, r8
    84a8:	mov	r2, #6
    84ac:	mov	r1, #10
    84b0:	mov	r0, #1
    84b4:	bl	3650 <gen_bcmp>
    84b8:	mov	r4, r0
    84bc:	mov	r1, r4
    84c0:	mov	r0, r6
    84c4:	bl	3248 <sf_gen_and>
    84c8:	mov	r1, r7
    84cc:	mov	r0, r4
    84d0:	bl	3310 <sf_gen_or>
    84d4:	mov	r2, #16
    84d8:	mov	r1, #0
    84dc:	mov	r0, #1
    84e0:	bl	54fc <gen_load_a>
    84e4:	mov	r5, r0
    84e8:	mov	r0, #69	; 0x45
    84ec:	bl	2c40 <new_block>
    84f0:	mov	r4, r0
    84f4:	mov	r3, #8
    84f8:	str	r3, [r4, #20]
    84fc:	str	r5, [r4, #4]
    8500:	mov	r1, r7
    8504:	mov	r0, r4
    8508:	bl	3248 <sf_gen_and>
    850c:	mov	r2, #16
    8510:	mov	r1, #0
    8514:	mov	r0, #1
    8518:	bl	54fc <gen_load_a>
    851c:	mov	r5, r0
    8520:	mov	r0, #69	; 0x45
    8524:	bl	2c40 <new_block>
    8528:	mov	r6, r0
    852c:	mov	r3, #8
    8530:	str	r3, [r6, #20]
    8534:	str	r5, [r6, #4]
    8538:	mov	r0, r6
    853c:	bl	33b4 <sf_gen_not>
    8540:	mov	r3, r8
    8544:	mov	r2, #6
    8548:	mov	r1, #10
    854c:	mov	r0, #1
    8550:	bl	3650 <gen_bcmp>
    8554:	mov	r4, r0
    8558:	mov	r1, r4
    855c:	mov	r0, r6
    8560:	bl	3248 <sf_gen_and>
    8564:	mov	r1, r7
    8568:	mov	r0, r4
    856c:	bl	3310 <sf_gen_or>
    8570:	mov	r2, #16
    8574:	mov	r1, #0
    8578:	mov	r0, #1
    857c:	bl	54fc <gen_load_a>
    8580:	mov	r5, r0
    8584:	mov	r0, #69	; 0x45
    8588:	bl	2c40 <new_block>
    858c:	mov	r4, r0
    8590:	mov	r3, #4
    8594:	str	r3, [r4, #20]
    8598:	str	r5, [r4, #4]
    859c:	mov	r0, r4
    85a0:	bl	33b4 <sf_gen_not>
    85a4:	mov	r1, r7
    85a8:	mov	r0, r4
    85ac:	bl	3248 <sf_gen_and>
    85b0:	mov	r3, r7
    85b4:	b	8934 <gen_wlanhostop+0x604>
    85b8:	mov	r2, #16
    85bc:	mov	r1, #1
    85c0:	mov	r0, #1
    85c4:	bl	54fc <gen_load_a>
    85c8:	mov	r5, r0
    85cc:	mov	r0, #69	; 0x45
    85d0:	bl	2c40 <new_block>
    85d4:	mov	r4, r0
    85d8:	mov	r3, #1
    85dc:	str	r3, [r4, #20]
    85e0:	str	r5, [r4, #4]
    85e4:	mov	r3, r8
    85e8:	mov	r2, #6
    85ec:	mov	r1, #16
    85f0:	mov	r0, #1
    85f4:	bl	3650 <gen_bcmp>
    85f8:	mov	r7, r0
    85fc:	mov	r1, r7
    8600:	mov	r0, r4
    8604:	bl	3248 <sf_gen_and>
    8608:	mov	r2, #16
    860c:	mov	r1, #1
    8610:	mov	r0, #1
    8614:	bl	54fc <gen_load_a>
    8618:	mov	r5, r0
    861c:	mov	r0, #69	; 0x45
    8620:	bl	2c40 <new_block>
    8624:	mov	r6, r0
    8628:	mov	r3, #1
    862c:	str	r3, [r6, #20]
    8630:	str	r5, [r6, #4]
    8634:	mov	r0, r6
    8638:	bl	33b4 <sf_gen_not>
    863c:	mov	r3, r8
    8640:	mov	r2, #6
    8644:	mov	r1, #4
    8648:	mov	r0, #1
    864c:	bl	3650 <gen_bcmp>
    8650:	mov	r4, r0
    8654:	mov	r1, r4
    8658:	mov	r0, r6
    865c:	bl	3248 <sf_gen_and>
    8660:	mov	r1, r7
    8664:	mov	r0, r4
    8668:	bl	3310 <sf_gen_or>
    866c:	mov	r2, #16
    8670:	mov	r1, #0
    8674:	mov	r0, #1
    8678:	bl	54fc <gen_load_a>
    867c:	mov	r5, r0
    8680:	mov	r0, #69	; 0x45
    8684:	bl	2c40 <new_block>
    8688:	mov	r4, r0
    868c:	mov	r3, #8
    8690:	str	r3, [r4, #20]
    8694:	str	r5, [r4, #4]
    8698:	mov	r1, r7
    869c:	mov	r0, r4
    86a0:	bl	3248 <sf_gen_and>
    86a4:	mov	r2, #16
    86a8:	mov	r1, #0
    86ac:	mov	r0, #1
    86b0:	bl	54fc <gen_load_a>
    86b4:	mov	r5, r0
    86b8:	mov	r0, #69	; 0x45
    86bc:	bl	2c40 <new_block>
    86c0:	mov	r6, r0
    86c4:	mov	r3, #8
    86c8:	str	r3, [r6, #20]
    86cc:	str	r5, [r6, #4]
    86d0:	mov	r0, r6
    86d4:	bl	33b4 <sf_gen_not>
    86d8:	mov	r3, r8
    86dc:	mov	r2, #6
    86e0:	mov	r1, #4
    86e4:	mov	r0, #1
    86e8:	bl	3650 <gen_bcmp>
    86ec:	mov	r4, r0
    86f0:	mov	r1, r4
    86f4:	mov	r0, r6
    86f8:	bl	3248 <sf_gen_and>
    86fc:	mov	r1, r7
    8700:	mov	r0, r4
    8704:	bl	3310 <sf_gen_or>
    8708:	mov	r2, #16
    870c:	mov	r1, #0
    8710:	mov	r0, #1
    8714:	bl	54fc <gen_load_a>
    8718:	mov	r5, r0
    871c:	mov	r0, #69	; 0x45
    8720:	bl	2c40 <new_block>
    8724:	mov	r4, r0
    8728:	mov	r3, #4
    872c:	str	r3, [r4, #20]
    8730:	str	r5, [r4, #4]
    8734:	mov	r0, r4
    8738:	bl	33b4 <sf_gen_not>
    873c:	mov	r1, r7
    8740:	mov	r0, r4
    8744:	bl	3248 <sf_gen_and>
    8748:	mov	r3, r7
    874c:	b	8934 <gen_wlanhostop+0x604>
    8750:	mov	r3, r8
    8754:	mov	r2, #6
    8758:	mov	r1, #4
    875c:	mov	r0, #1
    8760:	bl	3650 <gen_bcmp>
    8764:	mov	r3, r0
    8768:	b	8934 <gen_wlanhostop+0x604>
    876c:	mov	r3, #12
    8770:	str	r3, [sp]
    8774:	mov	r3, #4
    8778:	mov	r2, #16
    877c:	mov	r1, #0
    8780:	mov	r0, #1
    8784:	bl	35ec <gen_mcmp>
    8788:	mov	r7, r0
    878c:	mov	r0, r7
    8790:	bl	33b4 <sf_gen_not>
    8794:	mov	r3, #240	; 0xf0
    8798:	str	r3, [sp]
    879c:	mov	r3, #192	; 0xc0
    87a0:	mov	r2, #16
    87a4:	mov	r1, #0
    87a8:	mov	r0, #1
    87ac:	bl	35ec <gen_mcmp>
    87b0:	mov	r4, r0
    87b4:	mov	r0, r4
    87b8:	bl	33b4 <sf_gen_not>
    87bc:	mov	r3, #240	; 0xf0
    87c0:	str	r3, [sp]
    87c4:	mov	r3, #208	; 0xd0
    87c8:	mov	r2, #16
    87cc:	mov	r1, #0
    87d0:	mov	r0, #1
    87d4:	bl	35ec <gen_mcmp>
    87d8:	mov	r6, r0
    87dc:	mov	r0, r6
    87e0:	bl	33b4 <sf_gen_not>
    87e4:	mov	r1, r6
    87e8:	mov	r0, r4
    87ec:	bl	3248 <sf_gen_and>
    87f0:	mov	r1, r6
    87f4:	mov	r0, r7
    87f8:	bl	3310 <sf_gen_or>
    87fc:	mov	r3, r8
    8800:	mov	r2, #6
    8804:	mov	r1, #10
    8808:	mov	r0, #1
    880c:	bl	3650 <gen_bcmp>
    8810:	mov	r4, r0
    8814:	mov	r1, r4
    8818:	mov	r0, r6
    881c:	bl	3248 <sf_gen_and>
    8820:	mov	r3, r4
    8824:	b	8934 <gen_wlanhostop+0x604>
    8828:	mov	r3, #12
    882c:	str	r3, [sp]
    8830:	mov	r3, #4
    8834:	mov	r2, #16
    8838:	mov	r1, #0
    883c:	mov	r0, #1
    8840:	bl	35ec <gen_mcmp>
    8844:	mov	r7, r0
    8848:	mov	r0, r7
    884c:	bl	33b4 <sf_gen_not>
    8850:	mov	r3, r8
    8854:	mov	r2, #6
    8858:	mov	r1, #16
    885c:	mov	r0, #1
    8860:	bl	3650 <gen_bcmp>
    8864:	mov	r4, r0
    8868:	mov	r1, r4
    886c:	mov	r0, r7
    8870:	bl	3248 <sf_gen_and>
    8874:	mov	r3, r4
    8878:	b	8934 <gen_wlanhostop+0x604>
    887c:	mov	r3, #3
    8880:	str	r3, [sp]
    8884:	mov	r3, #3
    8888:	mov	r2, #16
    888c:	mov	r1, #1
    8890:	mov	r0, #1
    8894:	bl	35ec <gen_mcmp>
    8898:	mov	r7, r0
    889c:	mov	r3, r8
    88a0:	mov	r2, #6
    88a4:	mov	r1, #24
    88a8:	mov	r0, #1
    88ac:	bl	3650 <gen_bcmp>
    88b0:	mov	r4, r0
    88b4:	mov	r1, r4
    88b8:	mov	r0, r7
    88bc:	bl	3248 <sf_gen_and>
    88c0:	mov	r3, r4
    88c4:	b	8934 <gen_wlanhostop+0x604>
    88c8:	mov	r1, #1
    88cc:	mov	r0, r8
    88d0:	bl	8330 <gen_wlanhostop>
    88d4:	mov	r7, r0
    88d8:	mov	r1, #2
    88dc:	mov	r0, r8
    88e0:	bl	8330 <gen_wlanhostop>
    88e4:	mov	r4, r0
    88e8:	mov	r1, r4
    88ec:	mov	r0, r7
    88f0:	bl	3248 <sf_gen_and>
    88f4:	mov	r3, r4
    88f8:	b	8934 <gen_wlanhostop+0x604>
    88fc:	mov	r1, #1
    8900:	mov	r0, r8
    8904:	bl	8330 <gen_wlanhostop>
    8908:	mov	r7, r0
    890c:	mov	r1, #2
    8910:	mov	r0, r8
    8914:	bl	8330 <gen_wlanhostop>
    8918:	mov	r4, r0
    891c:	mov	r1, r4
    8920:	mov	r0, r7
    8924:	bl	3310 <sf_gen_or>
    8928:	mov	r3, r4
    892c:	b	8934 <gen_wlanhostop+0x604>
    8930:	bl	f68 <abort@plt>
    8934:	mov	r0, r3
    8938:	sub	sp, fp, #24
    893c:	ldrd	r4, [sp]
    8940:	ldrd	r6, [sp, #8]
    8944:	ldr	r8, [sp, #16]
    8948:	ldr	fp, [sp, #20]
    894c:	add	sp, sp, #24
    8950:	pop	{pc}		; (ldr pc, [sp], #4)

00008954 <gen_ipfchostop>:
    8954:	strd	r4, [sp, #-16]!
    8958:	str	fp, [sp, #8]
    895c:	str	lr, [sp, #12]
    8960:	add	fp, sp, #12
    8964:	mov	r4, r0
    8968:	mov	r3, r1
    896c:	cmp	r3, #4
    8970:	addls	pc, pc, r3, lsl #2
    8974:	b	8a2c <gen_ipfchostop+0xd8>
    8978:	b	89f8 <gen_ipfchostop+0xa4>
    897c:	b	898c <gen_ipfchostop+0x38>
    8980:	b	89a8 <gen_ipfchostop+0x54>
    8984:	b	89f8 <gen_ipfchostop+0xa4>
    8988:	b	89c4 <gen_ipfchostop+0x70>
    898c:	mov	r3, r4
    8990:	mov	r2, #6
    8994:	mov	r1, #10
    8998:	mov	r0, #1
    899c:	bl	3650 <gen_bcmp>
    89a0:	mov	r3, r0
    89a4:	b	8a30 <gen_ipfchostop+0xdc>
    89a8:	mov	r3, r4
    89ac:	mov	r2, #6
    89b0:	mov	r1, #2
    89b4:	mov	r0, #1
    89b8:	bl	3650 <gen_bcmp>
    89bc:	mov	r3, r0
    89c0:	b	8a30 <gen_ipfchostop+0xdc>
    89c4:	mov	r1, #1
    89c8:	mov	r0, r4
    89cc:	bl	8954 <gen_ipfchostop>
    89d0:	mov	r5, r0
    89d4:	mov	r1, #2
    89d8:	mov	r0, r4
    89dc:	bl	8954 <gen_ipfchostop>
    89e0:	mov	r4, r0
    89e4:	mov	r1, r4
    89e8:	mov	r0, r5
    89ec:	bl	3248 <sf_gen_and>
    89f0:	mov	r3, r4
    89f4:	b	8a30 <gen_ipfchostop+0xdc>
    89f8:	mov	r1, #1
    89fc:	mov	r0, r4
    8a00:	bl	8954 <gen_ipfchostop>
    8a04:	mov	r5, r0
    8a08:	mov	r1, #2
    8a0c:	mov	r0, r4
    8a10:	bl	8954 <gen_ipfchostop>
    8a14:	mov	r4, r0
    8a18:	mov	r1, r4
    8a1c:	mov	r0, r5
    8a20:	bl	3310 <sf_gen_or>
    8a24:	mov	r3, r4
    8a28:	b	8a30 <gen_ipfchostop+0xdc>
    8a2c:	bl	f68 <abort@plt>
    8a30:	mov	r0, r3
    8a34:	sub	sp, fp, #12
    8a38:	ldrd	r4, [sp]
    8a3c:	ldr	fp, [sp, #8]
    8a40:	add	sp, sp, #12
    8a44:	pop	{pc}		; (ldr pc, [sp], #4)

00008a48 <gen_dnhostop>:
    8a48:	str	r4, [sp, #-12]!
    8a4c:	str	fp, [sp, #4]
    8a50:	str	lr, [sp, #8]
    8a54:	add	fp, sp, #8
    8a58:	sub	sp, sp, #44	; 0x2c
    8a5c:	str	r0, [fp, #-40]	; 0xffffffd8
    8a60:	str	r1, [fp, #-44]	; 0xffffffd4
    8a64:	ldr	r3, [fp, #-44]	; 0xffffffd4
    8a68:	cmp	r3, #24
    8a6c:	addls	pc, pc, r3, lsl #2
    8a70:	b	8b78 <gen_dnhostop+0x130>
    8a74:	b	8b34 <gen_dnhostop+0xec>
    8a78:	b	8aec <gen_dnhostop+0xa4>
    8a7c:	b	8ad8 <gen_dnhostop+0x90>
    8a80:	b	8b34 <gen_dnhostop+0xec>
    8a84:	b	8b00 <gen_dnhostop+0xb8>
    8a88:	b	8b78 <gen_dnhostop+0x130>
    8a8c:	b	8b78 <gen_dnhostop+0x130>
    8a90:	b	8b78 <gen_dnhostop+0x130>
    8a94:	b	8b78 <gen_dnhostop+0x130>
    8a98:	b	8b78 <gen_dnhostop+0x130>
    8a9c:	b	8b78 <gen_dnhostop+0x130>
    8aa0:	b	8b78 <gen_dnhostop+0x130>
    8aa4:	b	8b78 <gen_dnhostop+0x130>
    8aa8:	b	8b78 <gen_dnhostop+0x130>
    8aac:	b	8b78 <gen_dnhostop+0x130>
    8ab0:	b	8b78 <gen_dnhostop+0x130>
    8ab4:	b	8b78 <gen_dnhostop+0x130>
    8ab8:	b	8b78 <gen_dnhostop+0x130>
    8abc:	b	8b78 <gen_dnhostop+0x130>
    8ac0:	b	8b78 <gen_dnhostop+0x130>
    8ac4:	b	8b78 <gen_dnhostop+0x130>
    8ac8:	b	8b78 <gen_dnhostop+0x130>
    8acc:	b	8b78 <gen_dnhostop+0x130>
    8ad0:	b	8b78 <gen_dnhostop+0x130>
    8ad4:	b	8b68 <gen_dnhostop+0x120>
    8ad8:	mov	r3, #1
    8adc:	str	r3, [fp, #-20]	; 0xffffffec
    8ae0:	mov	r3, #7
    8ae4:	str	r3, [fp, #-16]
    8ae8:	b	8b7c <gen_dnhostop+0x134>
    8aec:	mov	r3, #3
    8af0:	str	r3, [fp, #-20]	; 0xffffffec
    8af4:	mov	r3, #15
    8af8:	str	r3, [fp, #-16]
    8afc:	b	8b7c <gen_dnhostop+0x134>
    8b00:	mov	r1, #1
    8b04:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8b08:	bl	8a48 <gen_dnhostop>
    8b0c:	str	r0, [fp, #-24]	; 0xffffffe8
    8b10:	mov	r1, #2
    8b14:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8b18:	bl	8a48 <gen_dnhostop>
    8b1c:	str	r0, [fp, #-28]	; 0xffffffe4
    8b20:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8b24:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8b28:	bl	3248 <sf_gen_and>
    8b2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    8b30:	b	8d5c <gen_dnhostop+0x314>
    8b34:	mov	r1, #1
    8b38:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8b3c:	bl	8a48 <gen_dnhostop>
    8b40:	str	r0, [fp, #-24]	; 0xffffffe8
    8b44:	mov	r1, #2
    8b48:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8b4c:	bl	8a48 <gen_dnhostop>
    8b50:	str	r0, [fp, #-28]	; 0xffffffe4
    8b54:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8b58:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8b5c:	bl	3310 <sf_gen_or>
    8b60:	ldr	r3, [fp, #-28]	; 0xffffffe4
    8b64:	b	8d5c <gen_dnhostop+0x314>
    8b68:	ldr	r3, [pc, #516]	; 8d74 <gen_dnhostop+0x32c>
    8b6c:	add	r3, pc, r3
    8b70:	mov	r0, r3
    8b74:	bl	2904 <sf_bpf_error>
    8b78:	bl	f68 <abort@plt>
    8b7c:	movw	r0, #24579	; 0x6003
    8b80:	bl	6dcc <gen_linktype>
    8b84:	str	r0, [fp, #-24]	; 0xffffffe8
    8b88:	movw	r0, #1665	; 0x681
    8b8c:	bl	efc <ntohs@plt>
    8b90:	mov	r3, r0
    8b94:	mov	r4, r3
    8b98:	movw	r0, #2047	; 0x7ff
    8b9c:	bl	efc <ntohs@plt>
    8ba0:	mov	r3, r0
    8ba4:	str	r3, [sp]
    8ba8:	mov	r3, r4
    8bac:	mov	r2, #8
    8bb0:	mov	r1, #2
    8bb4:	mov	r0, #3
    8bb8:	bl	35ec <gen_mcmp>
    8bbc:	str	r0, [fp, #-32]	; 0xffffffe0
    8bc0:	ldr	r3, [fp, #-16]
    8bc4:	add	r4, r3, #3
    8bc8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    8bcc:	uxth	r3, r3
    8bd0:	mov	r0, r3
    8bd4:	bl	efc <ntohs@plt>
    8bd8:	mov	r3, r0
    8bdc:	mov	r2, #8
    8be0:	mov	r1, r4
    8be4:	mov	r0, #3
    8be8:	bl	33f8 <gen_cmp>
    8bec:	str	r0, [fp, #-28]	; 0xffffffe4
    8bf0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8bf4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8bf8:	bl	3248 <sf_gen_and>
    8bfc:	mov	r3, #7
    8c00:	str	r3, [sp]
    8c04:	mov	r3, #6
    8c08:	mov	r2, #16
    8c0c:	mov	r1, #2
    8c10:	mov	r0, #3
    8c14:	bl	35ec <gen_mcmp>
    8c18:	str	r0, [fp, #-32]	; 0xffffffe0
    8c1c:	ldr	r3, [fp, #-16]
    8c20:	add	r4, r3, #2
    8c24:	ldr	r3, [fp, #-40]	; 0xffffffd8
    8c28:	uxth	r3, r3
    8c2c:	mov	r0, r3
    8c30:	bl	efc <ntohs@plt>
    8c34:	mov	r3, r0
    8c38:	mov	r2, #8
    8c3c:	mov	r1, r4
    8c40:	mov	r0, #3
    8c44:	bl	33f8 <gen_cmp>
    8c48:	str	r0, [fp, #-36]	; 0xffffffdc
    8c4c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    8c50:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8c54:	bl	3248 <sf_gen_and>
    8c58:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8c5c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    8c60:	bl	3310 <sf_gen_or>
    8c64:	movw	r0, #641	; 0x281
    8c68:	bl	efc <ntohs@plt>
    8c6c:	mov	r3, r0
    8c70:	mov	r4, r3
    8c74:	movw	r0, #2047	; 0x7ff
    8c78:	bl	efc <ntohs@plt>
    8c7c:	mov	r3, r0
    8c80:	str	r3, [sp]
    8c84:	mov	r3, r4
    8c88:	mov	r2, #8
    8c8c:	mov	r1, #2
    8c90:	mov	r0, #3
    8c94:	bl	35ec <gen_mcmp>
    8c98:	str	r0, [fp, #-32]	; 0xffffffe0
    8c9c:	ldr	r3, [fp, #-20]	; 0xffffffec
    8ca0:	add	r4, r3, #3
    8ca4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    8ca8:	uxth	r3, r3
    8cac:	mov	r0, r3
    8cb0:	bl	efc <ntohs@plt>
    8cb4:	mov	r3, r0
    8cb8:	mov	r2, #8
    8cbc:	mov	r1, r4
    8cc0:	mov	r0, #3
    8cc4:	bl	33f8 <gen_cmp>
    8cc8:	str	r0, [fp, #-36]	; 0xffffffdc
    8ccc:	ldr	r1, [fp, #-36]	; 0xffffffdc
    8cd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8cd4:	bl	3248 <sf_gen_and>
    8cd8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8cdc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    8ce0:	bl	3310 <sf_gen_or>
    8ce4:	mov	r3, #7
    8ce8:	str	r3, [sp]
    8cec:	mov	r3, #2
    8cf0:	mov	r2, #16
    8cf4:	mov	r1, #2
    8cf8:	mov	r0, #3
    8cfc:	bl	35ec <gen_mcmp>
    8d00:	str	r0, [fp, #-32]	; 0xffffffe0
    8d04:	ldr	r3, [fp, #-20]	; 0xffffffec
    8d08:	add	r4, r3, #2
    8d0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    8d10:	uxth	r3, r3
    8d14:	mov	r0, r3
    8d18:	bl	efc <ntohs@plt>
    8d1c:	mov	r3, r0
    8d20:	mov	r2, #8
    8d24:	mov	r1, r4
    8d28:	mov	r0, #3
    8d2c:	bl	33f8 <gen_cmp>
    8d30:	str	r0, [fp, #-36]	; 0xffffffdc
    8d34:	ldr	r1, [fp, #-36]	; 0xffffffdc
    8d38:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8d3c:	bl	3248 <sf_gen_and>
    8d40:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8d44:	ldr	r0, [fp, #-36]	; 0xffffffdc
    8d48:	bl	3310 <sf_gen_or>
    8d4c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8d50:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8d54:	bl	3248 <sf_gen_and>
    8d58:	ldr	r3, [fp, #-28]	; 0xffffffe4
    8d5c:	mov	r0, r3
    8d60:	sub	sp, fp, #8
    8d64:	ldr	r4, [sp]
    8d68:	ldr	fp, [sp, #4]
    8d6c:	add	sp, sp, #8
    8d70:	pop	{pc}		; (ldr pc, [sp], #4)
    8d74:	.word	0x000142b0

00008d78 <gen_mpls_linktype>:
    8d78:	str	fp, [sp, #-8]!
    8d7c:	str	lr, [sp, #4]
    8d80:	add	fp, sp, #4
    8d84:	sub	sp, sp, #24
    8d88:	str	r0, [fp, #-16]
    8d8c:	ldr	r3, [fp, #-16]
    8d90:	cmp	r3, #2
    8d94:	beq	8da8 <gen_mpls_linktype+0x30>
    8d98:	ldr	r3, [fp, #-16]
    8d9c:	cmp	r3, #17
    8da0:	beq	8dfc <gen_mpls_linktype+0x84>
    8da4:	b	8e50 <gen_mpls_linktype+0xd8>
    8da8:	mov	r3, #1
    8dac:	str	r3, [sp]
    8db0:	mov	r3, #1
    8db4:	mov	r2, #16
    8db8:	mvn	r1, #1
    8dbc:	mov	r0, #3
    8dc0:	bl	35ec <gen_mcmp>
    8dc4:	str	r0, [fp, #-8]
    8dc8:	mov	r3, #240	; 0xf0
    8dcc:	str	r3, [sp]
    8dd0:	mov	r3, #64	; 0x40
    8dd4:	mov	r2, #16
    8dd8:	mov	r1, #0
    8ddc:	mov	r0, #3
    8de0:	bl	35ec <gen_mcmp>
    8de4:	str	r0, [fp, #-12]
    8de8:	ldr	r1, [fp, #-12]
    8dec:	ldr	r0, [fp, #-8]
    8df0:	bl	3248 <sf_gen_and>
    8df4:	ldr	r3, [fp, #-12]
    8df8:	b	8e54 <gen_mpls_linktype+0xdc>
    8dfc:	mov	r3, #1
    8e00:	str	r3, [sp]
    8e04:	mov	r3, #1
    8e08:	mov	r2, #16
    8e0c:	mvn	r1, #1
    8e10:	mov	r0, #3
    8e14:	bl	35ec <gen_mcmp>
    8e18:	str	r0, [fp, #-8]
    8e1c:	mov	r3, #240	; 0xf0
    8e20:	str	r3, [sp]
    8e24:	mov	r3, #96	; 0x60
    8e28:	mov	r2, #16
    8e2c:	mov	r1, #0
    8e30:	mov	r0, #3
    8e34:	bl	35ec <gen_mcmp>
    8e38:	str	r0, [fp, #-12]
    8e3c:	ldr	r1, [fp, #-12]
    8e40:	ldr	r0, [fp, #-8]
    8e44:	bl	3248 <sf_gen_and>
    8e48:	ldr	r3, [fp, #-12]
    8e4c:	b	8e54 <gen_mpls_linktype+0xdc>
    8e50:	bl	f68 <abort@plt>
    8e54:	mov	r0, r3
    8e58:	sub	sp, fp, #4
    8e5c:	ldr	fp, [sp]
    8e60:	add	sp, sp, #4
    8e64:	pop	{pc}		; (ldr pc, [sp], #4)

00008e68 <gen_host>:
    8e68:	str	fp, [sp, #-8]!
    8e6c:	str	lr, [sp, #4]
    8e70:	add	fp, sp, #4
    8e74:	sub	sp, sp, #40	; 0x28
    8e78:	str	r0, [fp, #-24]	; 0xffffffe8
    8e7c:	str	r1, [fp, #-28]	; 0xffffffe4
    8e80:	str	r2, [fp, #-32]	; 0xffffffe0
    8e84:	str	r3, [fp, #-36]	; 0xffffffdc
    8e88:	ldr	r3, [fp, #4]
    8e8c:	cmp	r3, #2
    8e90:	bne	8ea4 <gen_host+0x3c>
    8e94:	ldr	r3, [pc, #1008]	; 928c <gen_host+0x424>
    8e98:	add	r3, pc, r3
    8e9c:	str	r3, [fp, #-12]
    8ea0:	b	8eb0 <gen_host+0x48>
    8ea4:	ldr	r3, [pc, #996]	; 9290 <gen_host+0x428>
    8ea8:	add	r3, pc, r3
    8eac:	str	r3, [fp, #-12]
    8eb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    8eb4:	cmp	r3, #40	; 0x28
    8eb8:	addls	pc, pc, r3, lsl #2
    8ebc:	b	9274 <gen_host+0x40c>
    8ec0:	b	8f64 <gen_host+0xfc>
    8ec4:	b	9274 <gen_host+0x40c>
    8ec8:	b	8ff8 <gen_host+0x190>
    8ecc:	b	9050 <gen_host+0x1e8>
    8ed0:	b	9024 <gen_host+0x1bc>
    8ed4:	b	9090 <gen_host+0x228>
    8ed8:	b	907c <gen_host+0x214>
    8edc:	b	90a4 <gen_host+0x23c>
    8ee0:	b	90b8 <gen_host+0x250>
    8ee4:	b	90cc <gen_host+0x264>
    8ee8:	b	90e0 <gen_host+0x278>
    8eec:	b	911c <gen_host+0x2b4>
    8ef0:	b	913c <gen_host+0x2d4>
    8ef4:	b	9160 <gen_host+0x2f8>
    8ef8:	b	9150 <gen_host+0x2e8>
    8efc:	b	9180 <gen_host+0x318>
    8f00:	b	9170 <gen_host+0x308>
    8f04:	b	9190 <gen_host+0x328>
    8f08:	b	91a0 <gen_host+0x338>
    8f0c:	b	91b4 <gen_host+0x34c>
    8f10:	b	91c8 <gen_host+0x360>
    8f14:	b	90f4 <gen_host+0x28c>
    8f18:	b	9108 <gen_host+0x2a0>
    8f1c:	b	912c <gen_host+0x2c4>
    8f20:	b	91dc <gen_host+0x374>
    8f24:	b	91ec <gen_host+0x384>
    8f28:	b	9200 <gen_host+0x398>
    8f2c:	b	9214 <gen_host+0x3ac>
    8f30:	b	9228 <gen_host+0x3c0>
    8f34:	b	923c <gen_host+0x3d4>
    8f38:	b	924c <gen_host+0x3e4>
    8f3c:	b	9274 <gen_host+0x40c>
    8f40:	b	9274 <gen_host+0x40c>
    8f44:	b	9274 <gen_host+0x40c>
    8f48:	b	9274 <gen_host+0x40c>
    8f4c:	b	9274 <gen_host+0x40c>
    8f50:	b	9274 <gen_host+0x40c>
    8f54:	b	9274 <gen_host+0x40c>
    8f58:	b	9274 <gen_host+0x40c>
    8f5c:	b	9274 <gen_host+0x40c>
    8f60:	b	9260 <gen_host+0x3f8>
    8f64:	ldr	r3, [fp, #4]
    8f68:	str	r3, [sp]
    8f6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    8f70:	mov	r2, #2
    8f74:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8f78:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8f7c:	bl	8e68 <gen_host>
    8f80:	str	r0, [fp, #-8]
    8f84:	ldr	r3, [pc, #776]	; 9294 <gen_host+0x42c>
    8f88:	add	r3, pc, r3
    8f8c:	ldr	r3, [r3]
    8f90:	cmp	r3, #0
    8f94:	bne	8ff0 <gen_host+0x188>
    8f98:	ldr	r3, [fp, #4]
    8f9c:	str	r3, [sp]
    8fa0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    8fa4:	mov	r2, #3
    8fa8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8fac:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8fb0:	bl	8e68 <gen_host>
    8fb4:	str	r0, [fp, #-16]
    8fb8:	ldr	r1, [fp, #-16]
    8fbc:	ldr	r0, [fp, #-8]
    8fc0:	bl	3310 <sf_gen_or>
    8fc4:	ldr	r3, [fp, #4]
    8fc8:	str	r3, [sp]
    8fcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    8fd0:	mov	r2, #4
    8fd4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8fd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8fdc:	bl	8e68 <gen_host>
    8fe0:	str	r0, [fp, #-8]
    8fe4:	ldr	r1, [fp, #-8]
    8fe8:	ldr	r0, [fp, #-16]
    8fec:	bl	3310 <sf_gen_or>
    8ff0:	ldr	r3, [fp, #-8]
    8ff4:	b	9278 <gen_host+0x410>
    8ff8:	mov	r3, #16
    8ffc:	str	r3, [sp, #4]
    9000:	mov	r3, #12
    9004:	str	r3, [sp]
    9008:	mov	r3, #2048	; 0x800
    900c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    9010:	ldr	r1, [fp, #-28]	; 0xffffffe4
    9014:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9018:	bl	7bd4 <gen_hostop>
    901c:	mov	r3, r0
    9020:	b	9278 <gen_host+0x410>
    9024:	mov	r3, #24
    9028:	str	r3, [sp, #4]
    902c:	mov	r3, #14
    9030:	str	r3, [sp]
    9034:	movw	r3, #32821	; 0x8035
    9038:	ldr	r2, [fp, #-36]	; 0xffffffdc
    903c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    9040:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9044:	bl	7bd4 <gen_hostop>
    9048:	mov	r3, r0
    904c:	b	9278 <gen_host+0x410>
    9050:	mov	r3, #24
    9054:	str	r3, [sp, #4]
    9058:	mov	r3, #14
    905c:	str	r3, [sp]
    9060:	movw	r3, #2054	; 0x806
    9064:	ldr	r2, [fp, #-36]	; 0xffffffdc
    9068:	ldr	r1, [fp, #-28]	; 0xffffffe4
    906c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9070:	bl	7bd4 <gen_hostop>
    9074:	mov	r3, r0
    9078:	b	9278 <gen_host+0x410>
    907c:	ldr	r1, [fp, #-12]
    9080:	ldr	r3, [pc, #528]	; 9298 <gen_host+0x430>
    9084:	add	r3, pc, r3
    9088:	mov	r0, r3
    908c:	bl	2904 <sf_bpf_error>
    9090:	ldr	r1, [fp, #-12]
    9094:	ldr	r3, [pc, #512]	; 929c <gen_host+0x434>
    9098:	add	r3, pc, r3
    909c:	mov	r0, r3
    90a0:	bl	2904 <sf_bpf_error>
    90a4:	ldr	r1, [fp, #-12]
    90a8:	ldr	r3, [pc, #496]	; 92a0 <gen_host+0x438>
    90ac:	add	r3, pc, r3
    90b0:	mov	r0, r3
    90b4:	bl	2904 <sf_bpf_error>
    90b8:	ldr	r1, [fp, #-12]
    90bc:	ldr	r3, [pc, #480]	; 92a4 <gen_host+0x43c>
    90c0:	add	r3, pc, r3
    90c4:	mov	r0, r3
    90c8:	bl	2904 <sf_bpf_error>
    90cc:	ldr	r1, [fp, #-12]
    90d0:	ldr	r3, [pc, #464]	; 92a8 <gen_host+0x440>
    90d4:	add	r3, pc, r3
    90d8:	mov	r0, r3
    90dc:	bl	2904 <sf_bpf_error>
    90e0:	ldr	r1, [fp, #-12]
    90e4:	ldr	r3, [pc, #448]	; 92ac <gen_host+0x444>
    90e8:	add	r3, pc, r3
    90ec:	mov	r0, r3
    90f0:	bl	2904 <sf_bpf_error>
    90f4:	ldr	r1, [fp, #-12]
    90f8:	ldr	r3, [pc, #432]	; 92b0 <gen_host+0x448>
    90fc:	add	r3, pc, r3
    9100:	mov	r0, r3
    9104:	bl	2904 <sf_bpf_error>
    9108:	ldr	r1, [fp, #-12]
    910c:	ldr	r3, [pc, #416]	; 92b4 <gen_host+0x44c>
    9110:	add	r3, pc, r3
    9114:	mov	r0, r3
    9118:	bl	2904 <sf_bpf_error>
    911c:	ldr	r3, [pc, #404]	; 92b8 <gen_host+0x450>
    9120:	add	r3, pc, r3
    9124:	mov	r0, r3
    9128:	bl	2904 <sf_bpf_error>
    912c:	ldr	r3, [pc, #392]	; 92bc <gen_host+0x454>
    9130:	add	r3, pc, r3
    9134:	mov	r0, r3
    9138:	bl	2904 <sf_bpf_error>
    913c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    9140:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9144:	bl	8a48 <gen_dnhostop>
    9148:	mov	r3, r0
    914c:	b	9278 <gen_host+0x410>
    9150:	ldr	r3, [pc, #360]	; 92c0 <gen_host+0x458>
    9154:	add	r3, pc, r3
    9158:	mov	r0, r3
    915c:	bl	2904 <sf_bpf_error>
    9160:	ldr	r3, [pc, #348]	; 92c4 <gen_host+0x45c>
    9164:	add	r3, pc, r3
    9168:	mov	r0, r3
    916c:	bl	2904 <sf_bpf_error>
    9170:	ldr	r3, [pc, #336]	; 92c8 <gen_host+0x460>
    9174:	add	r3, pc, r3
    9178:	mov	r0, r3
    917c:	bl	2904 <sf_bpf_error>
    9180:	ldr	r3, [pc, #324]	; 92cc <gen_host+0x464>
    9184:	add	r3, pc, r3
    9188:	mov	r0, r3
    918c:	bl	2904 <sf_bpf_error>
    9190:	ldr	r3, [pc, #312]	; 92d0 <gen_host+0x468>
    9194:	add	r3, pc, r3
    9198:	mov	r0, r3
    919c:	bl	2904 <sf_bpf_error>
    91a0:	ldr	r1, [fp, #-12]
    91a4:	ldr	r3, [pc, #296]	; 92d4 <gen_host+0x46c>
    91a8:	add	r3, pc, r3
    91ac:	mov	r0, r3
    91b0:	bl	2904 <sf_bpf_error>
    91b4:	ldr	r1, [fp, #-12]
    91b8:	ldr	r3, [pc, #280]	; 92d8 <gen_host+0x470>
    91bc:	add	r3, pc, r3
    91c0:	mov	r0, r3
    91c4:	bl	2904 <sf_bpf_error>
    91c8:	ldr	r1, [fp, #-12]
    91cc:	ldr	r3, [pc, #264]	; 92dc <gen_host+0x474>
    91d0:	add	r3, pc, r3
    91d4:	mov	r0, r3
    91d8:	bl	2904 <sf_bpf_error>
    91dc:	ldr	r3, [pc, #252]	; 92e0 <gen_host+0x478>
    91e0:	add	r3, pc, r3
    91e4:	mov	r0, r3
    91e8:	bl	2904 <sf_bpf_error>
    91ec:	ldr	r1, [fp, #-12]
    91f0:	ldr	r3, [pc, #236]	; 92e4 <gen_host+0x47c>
    91f4:	add	r3, pc, r3
    91f8:	mov	r0, r3
    91fc:	bl	2904 <sf_bpf_error>
    9200:	ldr	r1, [fp, #-12]
    9204:	ldr	r3, [pc, #220]	; 92e8 <gen_host+0x480>
    9208:	add	r3, pc, r3
    920c:	mov	r0, r3
    9210:	bl	2904 <sf_bpf_error>
    9214:	ldr	r1, [fp, #-12]
    9218:	ldr	r3, [pc, #204]	; 92ec <gen_host+0x484>
    921c:	add	r3, pc, r3
    9220:	mov	r0, r3
    9224:	bl	2904 <sf_bpf_error>
    9228:	ldr	r1, [fp, #-12]
    922c:	ldr	r3, [pc, #188]	; 92f0 <gen_host+0x488>
    9230:	add	r3, pc, r3
    9234:	mov	r0, r3
    9238:	bl	2904 <sf_bpf_error>
    923c:	ldr	r3, [pc, #176]	; 92f4 <gen_host+0x48c>
    9240:	add	r3, pc, r3
    9244:	mov	r0, r3
    9248:	bl	2904 <sf_bpf_error>
    924c:	ldr	r1, [fp, #-12]
    9250:	ldr	r3, [pc, #160]	; 92f8 <gen_host+0x490>
    9254:	add	r3, pc, r3
    9258:	mov	r0, r3
    925c:	bl	2904 <sf_bpf_error>
    9260:	ldr	r1, [fp, #-12]
    9264:	ldr	r3, [pc, #144]	; 92fc <gen_host+0x494>
    9268:	add	r3, pc, r3
    926c:	mov	r0, r3
    9270:	bl	2904 <sf_bpf_error>
    9274:	bl	f68 <abort@plt>
    9278:	mov	r0, r3
    927c:	sub	sp, fp, #4
    9280:	ldr	fp, [sp]
    9284:	add	sp, sp, #4
    9288:	pop	{pc}		; (ldr pc, [sp], #4)
    928c:	.word	0x00013fa8
    9290:	.word	0x00013f9c
    9294:	.word	0x00031300
    9298:	.word	0x00013dc8
    929c:	.word	0x00013dd4
    92a0:	.word	0x00013de0
    92a4:	.word	0x00013dec
    92a8:	.word	0x00013df8
    92ac:	.word	0x00013e04
    92b0:	.word	0x00013e10
    92b4:	.word	0x00013e1c
    92b8:	.word	0x00013e2c
    92bc:	.word	0x00013e44
    92c0:	.word	0x00013e44
    92c4:	.word	0x00013e58
    92c8:	.word	0x00013e6c
    92cc:	.word	0x00013e84
    92d0:	.word	0x00013e9c
    92d4:	.word	0x00013eac
    92d8:	.word	0x00013eb8
    92dc:	.word	0x00013ec0
    92e0:	.word	0x00013c3c
    92e4:	.word	0x00013ebc
    92e8:	.word	0x00013ec8
    92ec:	.word	0x00013ed4
    92f0:	.word	0x00013ee0
    92f4:	.word	0x00013ef0
    92f8:	.word	0x00013f00
    92fc:	.word	0x00013f10

00009300 <gen_host6>:
    9300:	str	fp, [sp, #-8]!
    9304:	str	lr, [sp, #4]
    9308:	add	fp, sp, #4
    930c:	sub	sp, sp, #32
    9310:	str	r0, [fp, #-16]
    9314:	str	r1, [fp, #-20]	; 0xffffffec
    9318:	str	r2, [fp, #-24]	; 0xffffffe8
    931c:	str	r3, [fp, #-28]	; 0xffffffe4
    9320:	ldr	r3, [fp, #4]
    9324:	cmp	r3, #2
    9328:	bne	933c <gen_host6+0x3c>
    932c:	ldr	r3, [pc, #852]	; 9688 <gen_host6+0x388>
    9330:	add	r3, pc, r3
    9334:	str	r3, [fp, #-8]
    9338:	b	9348 <gen_host6+0x48>
    933c:	ldr	r3, [pc, #840]	; 968c <gen_host6+0x38c>
    9340:	add	r3, pc, r3
    9344:	str	r3, [fp, #-8]
    9348:	ldr	r3, [fp, #-24]	; 0xffffffe8
    934c:	cmp	r3, #40	; 0x28
    9350:	addls	pc, pc, r3, lsl #2
    9354:	b	9670 <gen_host6+0x370>
    9358:	b	93fc <gen_host6+0xfc>
    935c:	b	9670 <gen_host6+0x370>
    9360:	b	9420 <gen_host6+0x120>
    9364:	b	9448 <gen_host6+0x148>
    9368:	b	9434 <gen_host6+0x134>
    936c:	b	945c <gen_host6+0x15c>
    9370:	b	9470 <gen_host6+0x170>
    9374:	b	9484 <gen_host6+0x184>
    9378:	b	9498 <gen_host6+0x198>
    937c:	b	94ac <gen_host6+0x1ac>
    9380:	b	94c0 <gen_host6+0x1c0>
    9384:	b	94fc <gen_host6+0x1fc>
    9388:	b	951c <gen_host6+0x21c>
    938c:	b	9540 <gen_host6+0x240>
    9390:	b	9530 <gen_host6+0x230>
    9394:	b	9560 <gen_host6+0x260>
    9398:	b	9550 <gen_host6+0x250>
    939c:	b	9570 <gen_host6+0x270>
    93a0:	b	959c <gen_host6+0x29c>
    93a4:	b	95b0 <gen_host6+0x2b0>
    93a8:	b	95c4 <gen_host6+0x2c4>
    93ac:	b	94d4 <gen_host6+0x1d4>
    93b0:	b	94e8 <gen_host6+0x1e8>
    93b4:	b	950c <gen_host6+0x20c>
    93b8:	b	95d8 <gen_host6+0x2d8>
    93bc:	b	95e8 <gen_host6+0x2e8>
    93c0:	b	95fc <gen_host6+0x2fc>
    93c4:	b	9610 <gen_host6+0x310>
    93c8:	b	9624 <gen_host6+0x324>
    93cc:	b	9638 <gen_host6+0x338>
    93d0:	b	9648 <gen_host6+0x348>
    93d4:	b	9670 <gen_host6+0x370>
    93d8:	b	9670 <gen_host6+0x370>
    93dc:	b	9670 <gen_host6+0x370>
    93e0:	b	9670 <gen_host6+0x370>
    93e4:	b	9670 <gen_host6+0x370>
    93e8:	b	9670 <gen_host6+0x370>
    93ec:	b	9670 <gen_host6+0x370>
    93f0:	b	9670 <gen_host6+0x370>
    93f4:	b	9670 <gen_host6+0x370>
    93f8:	b	965c <gen_host6+0x35c>
    93fc:	ldr	r3, [fp, #4]
    9400:	str	r3, [sp]
    9404:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9408:	mov	r2, #17
    940c:	ldr	r1, [fp, #-20]	; 0xffffffec
    9410:	ldr	r0, [fp, #-16]
    9414:	bl	9300 <gen_host6>
    9418:	mov	r3, r0
    941c:	b	9674 <gen_host6+0x374>
    9420:	ldr	r1, [fp, #-8]
    9424:	ldr	r3, [pc, #612]	; 9690 <gen_host6+0x390>
    9428:	add	r3, pc, r3
    942c:	mov	r0, r3
    9430:	bl	2904 <sf_bpf_error>
    9434:	ldr	r1, [fp, #-8]
    9438:	ldr	r3, [pc, #596]	; 9694 <gen_host6+0x394>
    943c:	add	r3, pc, r3
    9440:	mov	r0, r3
    9444:	bl	2904 <sf_bpf_error>
    9448:	ldr	r1, [fp, #-8]
    944c:	ldr	r3, [pc, #580]	; 9698 <gen_host6+0x398>
    9450:	add	r3, pc, r3
    9454:	mov	r0, r3
    9458:	bl	2904 <sf_bpf_error>
    945c:	ldr	r1, [fp, #-8]
    9460:	ldr	r3, [pc, #564]	; 969c <gen_host6+0x39c>
    9464:	add	r3, pc, r3
    9468:	mov	r0, r3
    946c:	bl	2904 <sf_bpf_error>
    9470:	ldr	r1, [fp, #-8]
    9474:	ldr	r3, [pc, #548]	; 96a0 <gen_host6+0x3a0>
    9478:	add	r3, pc, r3
    947c:	mov	r0, r3
    9480:	bl	2904 <sf_bpf_error>
    9484:	ldr	r1, [fp, #-8]
    9488:	ldr	r3, [pc, #532]	; 96a4 <gen_host6+0x3a4>
    948c:	add	r3, pc, r3
    9490:	mov	r0, r3
    9494:	bl	2904 <sf_bpf_error>
    9498:	ldr	r1, [fp, #-8]
    949c:	ldr	r3, [pc, #516]	; 96a8 <gen_host6+0x3a8>
    94a0:	add	r3, pc, r3
    94a4:	mov	r0, r3
    94a8:	bl	2904 <sf_bpf_error>
    94ac:	ldr	r1, [fp, #-8]
    94b0:	ldr	r3, [pc, #500]	; 96ac <gen_host6+0x3ac>
    94b4:	add	r3, pc, r3
    94b8:	mov	r0, r3
    94bc:	bl	2904 <sf_bpf_error>
    94c0:	ldr	r1, [fp, #-8]
    94c4:	ldr	r3, [pc, #484]	; 96b0 <gen_host6+0x3b0>
    94c8:	add	r3, pc, r3
    94cc:	mov	r0, r3
    94d0:	bl	2904 <sf_bpf_error>
    94d4:	ldr	r1, [fp, #-8]
    94d8:	ldr	r3, [pc, #468]	; 96b4 <gen_host6+0x3b4>
    94dc:	add	r3, pc, r3
    94e0:	mov	r0, r3
    94e4:	bl	2904 <sf_bpf_error>
    94e8:	ldr	r1, [fp, #-8]
    94ec:	ldr	r3, [pc, #452]	; 96b8 <gen_host6+0x3b8>
    94f0:	add	r3, pc, r3
    94f4:	mov	r0, r3
    94f8:	bl	2904 <sf_bpf_error>
    94fc:	ldr	r3, [pc, #440]	; 96bc <gen_host6+0x3bc>
    9500:	add	r3, pc, r3
    9504:	mov	r0, r3
    9508:	bl	2904 <sf_bpf_error>
    950c:	ldr	r3, [pc, #428]	; 96c0 <gen_host6+0x3c0>
    9510:	add	r3, pc, r3
    9514:	mov	r0, r3
    9518:	bl	2904 <sf_bpf_error>
    951c:	ldr	r1, [fp, #-8]
    9520:	ldr	r3, [pc, #412]	; 96c4 <gen_host6+0x3c4>
    9524:	add	r3, pc, r3
    9528:	mov	r0, r3
    952c:	bl	2904 <sf_bpf_error>
    9530:	ldr	r3, [pc, #400]	; 96c8 <gen_host6+0x3c8>
    9534:	add	r3, pc, r3
    9538:	mov	r0, r3
    953c:	bl	2904 <sf_bpf_error>
    9540:	ldr	r3, [pc, #388]	; 96cc <gen_host6+0x3cc>
    9544:	add	r3, pc, r3
    9548:	mov	r0, r3
    954c:	bl	2904 <sf_bpf_error>
    9550:	ldr	r3, [pc, #376]	; 96d0 <gen_host6+0x3d0>
    9554:	add	r3, pc, r3
    9558:	mov	r0, r3
    955c:	bl	2904 <sf_bpf_error>
    9560:	ldr	r3, [pc, #364]	; 96d4 <gen_host6+0x3d4>
    9564:	add	r3, pc, r3
    9568:	mov	r0, r3
    956c:	bl	2904 <sf_bpf_error>
    9570:	mov	r3, #24
    9574:	str	r3, [sp, #4]
    9578:	mov	r3, #8
    957c:	str	r3, [sp]
    9580:	movw	r3, #34525	; 0x86dd
    9584:	ldr	r2, [fp, #-28]	; 0xffffffe4
    9588:	ldr	r1, [fp, #-20]	; 0xffffffec
    958c:	ldr	r0, [fp, #-16]
    9590:	bl	7d50 <gen_hostop6>
    9594:	mov	r3, r0
    9598:	b	9674 <gen_host6+0x374>
    959c:	ldr	r1, [fp, #-8]
    95a0:	ldr	r3, [pc, #304]	; 96d8 <gen_host6+0x3d8>
    95a4:	add	r3, pc, r3
    95a8:	mov	r0, r3
    95ac:	bl	2904 <sf_bpf_error>
    95b0:	ldr	r1, [fp, #-8]
    95b4:	ldr	r3, [pc, #288]	; 96dc <gen_host6+0x3dc>
    95b8:	add	r3, pc, r3
    95bc:	mov	r0, r3
    95c0:	bl	2904 <sf_bpf_error>
    95c4:	ldr	r1, [fp, #-8]
    95c8:	ldr	r3, [pc, #272]	; 96e0 <gen_host6+0x3e0>
    95cc:	add	r3, pc, r3
    95d0:	mov	r0, r3
    95d4:	bl	2904 <sf_bpf_error>
    95d8:	ldr	r3, [pc, #260]	; 96e4 <gen_host6+0x3e4>
    95dc:	add	r3, pc, r3
    95e0:	mov	r0, r3
    95e4:	bl	2904 <sf_bpf_error>
    95e8:	ldr	r1, [fp, #-8]
    95ec:	ldr	r3, [pc, #244]	; 96e8 <gen_host6+0x3e8>
    95f0:	add	r3, pc, r3
    95f4:	mov	r0, r3
    95f8:	bl	2904 <sf_bpf_error>
    95fc:	ldr	r1, [fp, #-8]
    9600:	ldr	r3, [pc, #228]	; 96ec <gen_host6+0x3ec>
    9604:	add	r3, pc, r3
    9608:	mov	r0, r3
    960c:	bl	2904 <sf_bpf_error>
    9610:	ldr	r1, [fp, #-8]
    9614:	ldr	r3, [pc, #212]	; 96f0 <gen_host6+0x3f0>
    9618:	add	r3, pc, r3
    961c:	mov	r0, r3
    9620:	bl	2904 <sf_bpf_error>
    9624:	ldr	r1, [fp, #-8]
    9628:	ldr	r3, [pc, #196]	; 96f4 <gen_host6+0x3f4>
    962c:	add	r3, pc, r3
    9630:	mov	r0, r3
    9634:	bl	2904 <sf_bpf_error>
    9638:	ldr	r3, [pc, #184]	; 96f8 <gen_host6+0x3f8>
    963c:	add	r3, pc, r3
    9640:	mov	r0, r3
    9644:	bl	2904 <sf_bpf_error>
    9648:	ldr	r1, [fp, #-8]
    964c:	ldr	r3, [pc, #168]	; 96fc <gen_host6+0x3fc>
    9650:	add	r3, pc, r3
    9654:	mov	r0, r3
    9658:	bl	2904 <sf_bpf_error>
    965c:	ldr	r1, [fp, #-8]
    9660:	ldr	r3, [pc, #152]	; 9700 <gen_host6+0x400>
    9664:	add	r3, pc, r3
    9668:	mov	r0, r3
    966c:	bl	2904 <sf_bpf_error>
    9670:	bl	f68 <abort@plt>
    9674:	mov	r0, r3
    9678:	sub	sp, fp, #4
    967c:	ldr	fp, [sp]
    9680:	add	sp, sp, #4
    9684:	pop	{pc}		; (ldr pc, [sp], #4)
    9688:	.word	0x00013b10
    968c:	.word	0x00013b04
    9690:	.word	0x00013d70
    9694:	.word	0x00013d7c
    9698:	.word	0x00013d8c
    969c:	.word	0x00013a08
    96a0:	.word	0x000139d4
    96a4:	.word	0x00013a00
    96a8:	.word	0x00013a0c
    96ac:	.word	0x00013a18
    96b0:	.word	0x00013a24
    96b4:	.word	0x00013a30
    96b8:	.word	0x00013a3c
    96bc:	.word	0x00013a4c
    96c0:	.word	0x00013a64
    96c4:	.word	0x00013cdc
    96c8:	.word	0x00013a64
    96cc:	.word	0x00013a78
    96d0:	.word	0x00013a8c
    96d4:	.word	0x00013aa4
    96d8:	.word	0x00013ab0
    96dc:	.word	0x00013abc
    96e0:	.word	0x00013ac4
    96e4:	.word	0x00013840
    96e8:	.word	0x00013ac0
    96ec:	.word	0x00013acc
    96f0:	.word	0x00013ad8
    96f4:	.word	0x00013ae4
    96f8:	.word	0x00013af4
    96fc:	.word	0x00013b04
    9700:	.word	0x00013b14

00009704 <sf_gen_proto_abbrev>:
    9704:	str	fp, [sp, #-8]!
    9708:	str	lr, [sp, #4]
    970c:	add	fp, sp, #4
    9710:	sub	sp, sp, #16
    9714:	str	r0, [fp, #-16]
    9718:	ldr	r3, [fp, #-16]
    971c:	sub	r3, r3, #1
    9720:	cmp	r3, #39	; 0x27
    9724:	addls	pc, pc, r3, lsl #2
    9728:	b	9d94 <sf_gen_proto_abbrev+0x690>
    972c:	b	993c <sf_gen_proto_abbrev+0x238>
    9730:	b	990c <sf_gen_proto_abbrev+0x208>
    9734:	b	991c <sf_gen_proto_abbrev+0x218>
    9738:	b	992c <sf_gen_proto_abbrev+0x228>
    973c:	b	97cc <sf_gen_proto_abbrev+0xc8>
    9740:	b	9804 <sf_gen_proto_abbrev+0x100>
    9744:	b	983c <sf_gen_proto_abbrev+0x138>
    9748:	b	9874 <sf_gen_proto_abbrev+0x170>
    974c:	b	988c <sf_gen_proto_abbrev+0x188>
    9750:	b	98a4 <sf_gen_proto_abbrev+0x1a0>
    9754:	b	994c <sf_gen_proto_abbrev+0x248>
    9758:	b	996c <sf_gen_proto_abbrev+0x268>
    975c:	b	998c <sf_gen_proto_abbrev+0x288>
    9760:	b	997c <sf_gen_proto_abbrev+0x278>
    9764:	b	99ac <sf_gen_proto_abbrev+0x2a8>
    9768:	b	999c <sf_gen_proto_abbrev+0x298>
    976c:	b	99bc <sf_gen_proto_abbrev+0x2b8>
    9770:	b	99cc <sf_gen_proto_abbrev+0x2c8>
    9774:	b	99e4 <sf_gen_proto_abbrev+0x2e0>
    9778:	b	9a1c <sf_gen_proto_abbrev+0x318>
    977c:	b	98bc <sf_gen_proto_abbrev+0x1b8>
    9780:	b	98f4 <sf_gen_proto_abbrev+0x1f0>
    9784:	b	995c <sf_gen_proto_abbrev+0x258>
    9788:	b	9a54 <sf_gen_proto_abbrev+0x350>
    978c:	b	9a64 <sf_gen_proto_abbrev+0x360>
    9790:	b	9a7c <sf_gen_proto_abbrev+0x378>
    9794:	b	9d3c <sf_gen_proto_abbrev+0x638>
    9798:	b	9d54 <sf_gen_proto_abbrev+0x650>
    979c:	b	9d64 <sf_gen_proto_abbrev+0x660>
    97a0:	b	9d74 <sf_gen_proto_abbrev+0x670>
    97a4:	b	9a94 <sf_gen_proto_abbrev+0x390>
    97a8:	b	9b2c <sf_gen_proto_abbrev+0x428>
    97ac:	b	9bc4 <sf_gen_proto_abbrev+0x4c0>
    97b0:	b	9d94 <sf_gen_proto_abbrev+0x690>
    97b4:	b	9d94 <sf_gen_proto_abbrev+0x690>
    97b8:	b	9c54 <sf_gen_proto_abbrev+0x550>
    97bc:	b	9ccc <sf_gen_proto_abbrev+0x5c8>
    97c0:	b	9d04 <sf_gen_proto_abbrev+0x600>
    97c4:	b	9c1c <sf_gen_proto_abbrev+0x518>
    97c8:	b	9d84 <sf_gen_proto_abbrev+0x680>
    97cc:	mov	r2, #0
    97d0:	mov	r1, #2
    97d4:	mov	r0, #132	; 0x84
    97d8:	bl	bcb8 <gen_proto>
    97dc:	str	r0, [fp, #-8]
    97e0:	mov	r2, #0
    97e4:	mov	r1, #17
    97e8:	mov	r0, #132	; 0x84
    97ec:	bl	bcb8 <gen_proto>
    97f0:	str	r0, [fp, #-12]
    97f4:	ldr	r1, [fp, #-8]
    97f8:	ldr	r0, [fp, #-12]
    97fc:	bl	3310 <sf_gen_or>
    9800:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9804:	mov	r2, #0
    9808:	mov	r1, #2
    980c:	mov	r0, #6
    9810:	bl	bcb8 <gen_proto>
    9814:	str	r0, [fp, #-8]
    9818:	mov	r2, #0
    981c:	mov	r1, #17
    9820:	mov	r0, #6
    9824:	bl	bcb8 <gen_proto>
    9828:	str	r0, [fp, #-12]
    982c:	ldr	r1, [fp, #-8]
    9830:	ldr	r0, [fp, #-12]
    9834:	bl	3310 <sf_gen_or>
    9838:	b	9d98 <sf_gen_proto_abbrev+0x694>
    983c:	mov	r2, #0
    9840:	mov	r1, #2
    9844:	mov	r0, #17
    9848:	bl	bcb8 <gen_proto>
    984c:	str	r0, [fp, #-8]
    9850:	mov	r2, #0
    9854:	mov	r1, #17
    9858:	mov	r0, #17
    985c:	bl	bcb8 <gen_proto>
    9860:	str	r0, [fp, #-12]
    9864:	ldr	r1, [fp, #-8]
    9868:	ldr	r0, [fp, #-12]
    986c:	bl	3310 <sf_gen_or>
    9870:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9874:	mov	r2, #0
    9878:	mov	r1, #2
    987c:	mov	r0, #1
    9880:	bl	bcb8 <gen_proto>
    9884:	str	r0, [fp, #-8]
    9888:	b	9d98 <sf_gen_proto_abbrev+0x694>
    988c:	mov	r2, #0
    9890:	mov	r1, #2
    9894:	mov	r0, #2
    9898:	bl	bcb8 <gen_proto>
    989c:	str	r0, [fp, #-8]
    98a0:	b	9d98 <sf_gen_proto_abbrev+0x694>
    98a4:	mov	r2, #0
    98a8:	mov	r1, #2
    98ac:	mov	r0, #9
    98b0:	bl	bcb8 <gen_proto>
    98b4:	str	r0, [fp, #-8]
    98b8:	b	9d98 <sf_gen_proto_abbrev+0x694>
    98bc:	mov	r2, #0
    98c0:	mov	r1, #2
    98c4:	mov	r0, #103	; 0x67
    98c8:	bl	bcb8 <gen_proto>
    98cc:	str	r0, [fp, #-8]
    98d0:	mov	r2, #0
    98d4:	mov	r1, #17
    98d8:	mov	r0, #103	; 0x67
    98dc:	bl	bcb8 <gen_proto>
    98e0:	str	r0, [fp, #-12]
    98e4:	ldr	r1, [fp, #-8]
    98e8:	ldr	r0, [fp, #-12]
    98ec:	bl	3310 <sf_gen_or>
    98f0:	b	9d98 <sf_gen_proto_abbrev+0x694>
    98f4:	mov	r2, #0
    98f8:	mov	r1, #2
    98fc:	mov	r0, #112	; 0x70
    9900:	bl	bcb8 <gen_proto>
    9904:	str	r0, [fp, #-8]
    9908:	b	9d98 <sf_gen_proto_abbrev+0x694>
    990c:	mov	r0, #2048	; 0x800
    9910:	bl	6dcc <gen_linktype>
    9914:	str	r0, [fp, #-8]
    9918:	b	9d98 <sf_gen_proto_abbrev+0x694>
    991c:	movw	r0, #2054	; 0x806
    9920:	bl	6dcc <gen_linktype>
    9924:	str	r0, [fp, #-8]
    9928:	b	9d98 <sf_gen_proto_abbrev+0x694>
    992c:	movw	r0, #32821	; 0x8035
    9930:	bl	6dcc <gen_linktype>
    9934:	str	r0, [fp, #-8]
    9938:	b	9d98 <sf_gen_proto_abbrev+0x694>
    993c:	ldr	r3, [pc, #1132]	; 9db0 <sf_gen_proto_abbrev+0x6ac>
    9940:	add	r3, pc, r3
    9944:	mov	r0, r3
    9948:	bl	2904 <sf_bpf_error>
    994c:	movw	r0, #32923	; 0x809b
    9950:	bl	6dcc <gen_linktype>
    9954:	str	r0, [fp, #-8]
    9958:	b	9d98 <sf_gen_proto_abbrev+0x694>
    995c:	movw	r0, #33011	; 0x80f3
    9960:	bl	6dcc <gen_linktype>
    9964:	str	r0, [fp, #-8]
    9968:	b	9d98 <sf_gen_proto_abbrev+0x694>
    996c:	movw	r0, #24579	; 0x6003
    9970:	bl	6dcc <gen_linktype>
    9974:	str	r0, [fp, #-8]
    9978:	b	9d98 <sf_gen_proto_abbrev+0x694>
    997c:	movw	r0, #24583	; 0x6007
    9980:	bl	6dcc <gen_linktype>
    9984:	str	r0, [fp, #-8]
    9988:	b	9d98 <sf_gen_proto_abbrev+0x694>
    998c:	movw	r0, #24580	; 0x6004
    9990:	bl	6dcc <gen_linktype>
    9994:	str	r0, [fp, #-8]
    9998:	b	9d98 <sf_gen_proto_abbrev+0x694>
    999c:	movw	r0, #24577	; 0x6001
    99a0:	bl	6dcc <gen_linktype>
    99a4:	str	r0, [fp, #-8]
    99a8:	b	9d98 <sf_gen_proto_abbrev+0x694>
    99ac:	movw	r0, #24578	; 0x6002
    99b0:	bl	6dcc <gen_linktype>
    99b4:	str	r0, [fp, #-8]
    99b8:	b	9d98 <sf_gen_proto_abbrev+0x694>
    99bc:	movw	r0, #34525	; 0x86dd
    99c0:	bl	6dcc <gen_linktype>
    99c4:	str	r0, [fp, #-8]
    99c8:	b	9d98 <sf_gen_proto_abbrev+0x694>
    99cc:	mov	r2, #0
    99d0:	mov	r1, #17
    99d4:	mov	r0, #58	; 0x3a
    99d8:	bl	bcb8 <gen_proto>
    99dc:	str	r0, [fp, #-8]
    99e0:	b	9d98 <sf_gen_proto_abbrev+0x694>
    99e4:	mov	r2, #0
    99e8:	mov	r1, #2
    99ec:	mov	r0, #51	; 0x33
    99f0:	bl	bcb8 <gen_proto>
    99f4:	str	r0, [fp, #-8]
    99f8:	mov	r2, #0
    99fc:	mov	r1, #17
    9a00:	mov	r0, #51	; 0x33
    9a04:	bl	bcb8 <gen_proto>
    9a08:	str	r0, [fp, #-12]
    9a0c:	ldr	r1, [fp, #-8]
    9a10:	ldr	r0, [fp, #-12]
    9a14:	bl	3310 <sf_gen_or>
    9a18:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9a1c:	mov	r2, #0
    9a20:	mov	r1, #2
    9a24:	mov	r0, #50	; 0x32
    9a28:	bl	bcb8 <gen_proto>
    9a2c:	str	r0, [fp, #-8]
    9a30:	mov	r2, #0
    9a34:	mov	r1, #17
    9a38:	mov	r0, #50	; 0x32
    9a3c:	bl	bcb8 <gen_proto>
    9a40:	str	r0, [fp, #-12]
    9a44:	ldr	r1, [fp, #-8]
    9a48:	ldr	r0, [fp, #-12]
    9a4c:	bl	3310 <sf_gen_or>
    9a50:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9a54:	mov	r0, #254	; 0xfe
    9a58:	bl	6dcc <gen_linktype>
    9a5c:	str	r0, [fp, #-8]
    9a60:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9a64:	mov	r2, #0
    9a68:	mov	r1, #24
    9a6c:	mov	r0, #130	; 0x82
    9a70:	bl	bcb8 <gen_proto>
    9a74:	str	r0, [fp, #-8]
    9a78:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9a7c:	mov	r2, #0
    9a80:	mov	r1, #24
    9a84:	mov	r0, #131	; 0x83
    9a88:	bl	bcb8 <gen_proto>
    9a8c:	str	r0, [fp, #-8]
    9a90:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9a94:	mov	r2, #0
    9a98:	mov	r1, #26
    9a9c:	mov	r0, #15
    9aa0:	bl	bcb8 <gen_proto>
    9aa4:	str	r0, [fp, #-12]
    9aa8:	mov	r2, #0
    9aac:	mov	r1, #26
    9ab0:	mov	r0, #17
    9ab4:	bl	bcb8 <gen_proto>
    9ab8:	str	r0, [fp, #-8]
    9abc:	ldr	r1, [fp, #-8]
    9ac0:	ldr	r0, [fp, #-12]
    9ac4:	bl	3310 <sf_gen_or>
    9ac8:	mov	r2, #0
    9acc:	mov	r1, #26
    9ad0:	mov	r0, #18
    9ad4:	bl	bcb8 <gen_proto>
    9ad8:	str	r0, [fp, #-12]
    9adc:	ldr	r1, [fp, #-8]
    9ae0:	ldr	r0, [fp, #-12]
    9ae4:	bl	3310 <sf_gen_or>
    9ae8:	mov	r2, #0
    9aec:	mov	r1, #26
    9af0:	mov	r0, #24
    9af4:	bl	bcb8 <gen_proto>
    9af8:	str	r0, [fp, #-12]
    9afc:	ldr	r1, [fp, #-8]
    9b00:	ldr	r0, [fp, #-12]
    9b04:	bl	3310 <sf_gen_or>
    9b08:	mov	r2, #0
    9b0c:	mov	r1, #26
    9b10:	mov	r0, #26
    9b14:	bl	bcb8 <gen_proto>
    9b18:	str	r0, [fp, #-12]
    9b1c:	ldr	r1, [fp, #-8]
    9b20:	ldr	r0, [fp, #-12]
    9b24:	bl	3310 <sf_gen_or>
    9b28:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9b2c:	mov	r2, #0
    9b30:	mov	r1, #26
    9b34:	mov	r0, #16
    9b38:	bl	bcb8 <gen_proto>
    9b3c:	str	r0, [fp, #-12]
    9b40:	mov	r2, #0
    9b44:	mov	r1, #26
    9b48:	mov	r0, #17
    9b4c:	bl	bcb8 <gen_proto>
    9b50:	str	r0, [fp, #-8]
    9b54:	ldr	r1, [fp, #-8]
    9b58:	ldr	r0, [fp, #-12]
    9b5c:	bl	3310 <sf_gen_or>
    9b60:	mov	r2, #0
    9b64:	mov	r1, #26
    9b68:	mov	r0, #20
    9b6c:	bl	bcb8 <gen_proto>
    9b70:	str	r0, [fp, #-12]
    9b74:	ldr	r1, [fp, #-8]
    9b78:	ldr	r0, [fp, #-12]
    9b7c:	bl	3310 <sf_gen_or>
    9b80:	mov	r2, #0
    9b84:	mov	r1, #26
    9b88:	mov	r0, #25
    9b8c:	bl	bcb8 <gen_proto>
    9b90:	str	r0, [fp, #-12]
    9b94:	ldr	r1, [fp, #-8]
    9b98:	ldr	r0, [fp, #-12]
    9b9c:	bl	3310 <sf_gen_or>
    9ba0:	mov	r2, #0
    9ba4:	mov	r1, #26
    9ba8:	mov	r0, #27
    9bac:	bl	bcb8 <gen_proto>
    9bb0:	str	r0, [fp, #-12]
    9bb4:	ldr	r1, [fp, #-8]
    9bb8:	ldr	r0, [fp, #-12]
    9bbc:	bl	3310 <sf_gen_or>
    9bc0:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9bc4:	mov	r2, #0
    9bc8:	mov	r1, #26
    9bcc:	mov	r0, #15
    9bd0:	bl	bcb8 <gen_proto>
    9bd4:	str	r0, [fp, #-12]
    9bd8:	mov	r2, #0
    9bdc:	mov	r1, #26
    9be0:	mov	r0, #16
    9be4:	bl	bcb8 <gen_proto>
    9be8:	str	r0, [fp, #-8]
    9bec:	ldr	r1, [fp, #-8]
    9bf0:	ldr	r0, [fp, #-12]
    9bf4:	bl	3310 <sf_gen_or>
    9bf8:	mov	r2, #0
    9bfc:	mov	r1, #26
    9c00:	mov	r0, #17
    9c04:	bl	bcb8 <gen_proto>
    9c08:	str	r0, [fp, #-12]
    9c0c:	ldr	r1, [fp, #-8]
    9c10:	ldr	r0, [fp, #-12]
    9c14:	bl	3310 <sf_gen_or>
    9c18:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9c1c:	mov	r2, #0
    9c20:	mov	r1, #26
    9c24:	mov	r0, #18
    9c28:	bl	bcb8 <gen_proto>
    9c2c:	str	r0, [fp, #-12]
    9c30:	mov	r2, #0
    9c34:	mov	r1, #26
    9c38:	mov	r0, #20
    9c3c:	bl	bcb8 <gen_proto>
    9c40:	str	r0, [fp, #-8]
    9c44:	ldr	r1, [fp, #-8]
    9c48:	ldr	r0, [fp, #-12]
    9c4c:	bl	3310 <sf_gen_or>
    9c50:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9c54:	mov	r2, #0
    9c58:	mov	r1, #26
    9c5c:	mov	r0, #24
    9c60:	bl	bcb8 <gen_proto>
    9c64:	str	r0, [fp, #-12]
    9c68:	mov	r2, #0
    9c6c:	mov	r1, #26
    9c70:	mov	r0, #25
    9c74:	bl	bcb8 <gen_proto>
    9c78:	str	r0, [fp, #-8]
    9c7c:	ldr	r1, [fp, #-8]
    9c80:	ldr	r0, [fp, #-12]
    9c84:	bl	3310 <sf_gen_or>
    9c88:	mov	r2, #0
    9c8c:	mov	r1, #26
    9c90:	mov	r0, #26
    9c94:	bl	bcb8 <gen_proto>
    9c98:	str	r0, [fp, #-12]
    9c9c:	ldr	r1, [fp, #-8]
    9ca0:	ldr	r0, [fp, #-12]
    9ca4:	bl	3310 <sf_gen_or>
    9ca8:	mov	r2, #0
    9cac:	mov	r1, #26
    9cb0:	mov	r0, #27
    9cb4:	bl	bcb8 <gen_proto>
    9cb8:	str	r0, [fp, #-12]
    9cbc:	ldr	r1, [fp, #-8]
    9cc0:	ldr	r0, [fp, #-12]
    9cc4:	bl	3310 <sf_gen_or>
    9cc8:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9ccc:	mov	r2, #0
    9cd0:	mov	r1, #26
    9cd4:	mov	r0, #24
    9cd8:	bl	bcb8 <gen_proto>
    9cdc:	str	r0, [fp, #-12]
    9ce0:	mov	r2, #0
    9ce4:	mov	r1, #26
    9ce8:	mov	r0, #25
    9cec:	bl	bcb8 <gen_proto>
    9cf0:	str	r0, [fp, #-8]
    9cf4:	ldr	r1, [fp, #-8]
    9cf8:	ldr	r0, [fp, #-12]
    9cfc:	bl	3310 <sf_gen_or>
    9d00:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9d04:	mov	r2, #0
    9d08:	mov	r1, #26
    9d0c:	mov	r0, #26
    9d10:	bl	bcb8 <gen_proto>
    9d14:	str	r0, [fp, #-12]
    9d18:	mov	r2, #0
    9d1c:	mov	r1, #26
    9d20:	mov	r0, #27
    9d24:	bl	bcb8 <gen_proto>
    9d28:	str	r0, [fp, #-8]
    9d2c:	ldr	r1, [fp, #-8]
    9d30:	ldr	r0, [fp, #-12]
    9d34:	bl	3310 <sf_gen_or>
    9d38:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9d3c:	mov	r2, #0
    9d40:	mov	r1, #24
    9d44:	mov	r0, #129	; 0x81
    9d48:	bl	bcb8 <gen_proto>
    9d4c:	str	r0, [fp, #-8]
    9d50:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9d54:	mov	r0, #66	; 0x42
    9d58:	bl	6dcc <gen_linktype>
    9d5c:	str	r0, [fp, #-8]
    9d60:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9d64:	mov	r0, #224	; 0xe0
    9d68:	bl	6dcc <gen_linktype>
    9d6c:	str	r0, [fp, #-8]
    9d70:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9d74:	mov	r0, #240	; 0xf0
    9d78:	bl	6dcc <gen_linktype>
    9d7c:	str	r0, [fp, #-8]
    9d80:	b	9d98 <sf_gen_proto_abbrev+0x694>
    9d84:	ldr	r3, [pc, #40]	; 9db4 <sf_gen_proto_abbrev+0x6b0>
    9d88:	add	r3, pc, r3
    9d8c:	mov	r0, r3
    9d90:	bl	2904 <sf_bpf_error>
    9d94:	bl	f68 <abort@plt>
    9d98:	ldr	r3, [fp, #-8]
    9d9c:	mov	r0, r3
    9da0:	sub	sp, fp, #4
    9da4:	ldr	fp, [sp]
    9da8:	add	sp, sp, #4
    9dac:	pop	{pc}		; (ldr pc, [sp], #4)
    9db0:	.word	0x000138e4
    9db4:	.word	0x000134c0

00009db8 <gen_ipfrag>:
    9db8:	str	fp, [sp, #-8]!
    9dbc:	str	lr, [sp, #4]
    9dc0:	add	fp, sp, #4
    9dc4:	sub	sp, sp, #8
    9dc8:	mov	r2, #8
    9dcc:	mov	r1, #6
    9dd0:	mov	r0, #3
    9dd4:	bl	54fc <gen_load_a>
    9dd8:	str	r0, [fp, #-8]
    9ddc:	mov	r0, #69	; 0x45
    9de0:	bl	2c40 <new_block>
    9de4:	str	r0, [fp, #-12]
    9de8:	ldr	r3, [fp, #-12]
    9dec:	movw	r2, #8191	; 0x1fff
    9df0:	str	r2, [r3, #20]
    9df4:	ldr	r3, [fp, #-12]
    9df8:	ldr	r2, [fp, #-8]
    9dfc:	str	r2, [r3, #4]
    9e00:	ldr	r0, [fp, #-12]
    9e04:	bl	33b4 <sf_gen_not>
    9e08:	ldr	r3, [fp, #-12]
    9e0c:	mov	r0, r3
    9e10:	sub	sp, fp, #4
    9e14:	ldr	fp, [sp]
    9e18:	add	sp, sp, #4
    9e1c:	pop	{pc}		; (ldr pc, [sp], #4)

00009e20 <gen_portatom>:
    9e20:	str	fp, [sp, #-8]!
    9e24:	str	lr, [sp, #4]
    9e28:	add	fp, sp, #4
    9e2c:	sub	sp, sp, #8
    9e30:	str	r0, [fp, #-8]
    9e34:	str	r1, [fp, #-12]
    9e38:	ldr	r1, [fp, #-8]
    9e3c:	ldr	r3, [fp, #-12]
    9e40:	mov	r2, #8
    9e44:	mov	r0, #5
    9e48:	bl	33f8 <gen_cmp>
    9e4c:	mov	r3, r0
    9e50:	mov	r0, r3
    9e54:	sub	sp, fp, #4
    9e58:	ldr	fp, [sp]
    9e5c:	add	sp, sp, #4
    9e60:	pop	{pc}		; (ldr pc, [sp], #4)

00009e64 <gen_portatom6>:
    9e64:	str	fp, [sp, #-8]!
    9e68:	str	lr, [sp, #4]
    9e6c:	add	fp, sp, #4
    9e70:	sub	sp, sp, #8
    9e74:	str	r0, [fp, #-8]
    9e78:	str	r1, [fp, #-12]
    9e7c:	ldr	r1, [fp, #-8]
    9e80:	ldr	r3, [fp, #-12]
    9e84:	mov	r2, #8
    9e88:	mov	r0, #6
    9e8c:	bl	33f8 <gen_cmp>
    9e90:	mov	r3, r0
    9e94:	mov	r0, r3
    9e98:	sub	sp, fp, #4
    9e9c:	ldr	fp, [sp]
    9ea0:	add	sp, sp, #4
    9ea4:	pop	{pc}		; (ldr pc, [sp], #4)

00009ea8 <sf_gen_portop>:
    9ea8:	str	fp, [sp, #-8]!
    9eac:	str	lr, [sp, #4]
    9eb0:	add	fp, sp, #4
    9eb4:	sub	sp, sp, #32
    9eb8:	str	r0, [fp, #-24]	; 0xffffffe8
    9ebc:	str	r1, [fp, #-28]	; 0xffffffe4
    9ec0:	str	r2, [fp, #-32]	; 0xffffffe0
    9ec4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9ec8:	mov	r2, #16
    9ecc:	mov	r1, #9
    9ed0:	mov	r0, #3
    9ed4:	bl	33f8 <gen_cmp>
    9ed8:	str	r0, [fp, #-12]
    9edc:	bl	9db8 <gen_ipfrag>
    9ee0:	str	r0, [fp, #-16]
    9ee4:	ldr	r1, [fp, #-16]
    9ee8:	ldr	r0, [fp, #-12]
    9eec:	bl	3248 <sf_gen_and>
    9ef0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    9ef4:	cmp	r3, #4
    9ef8:	addls	pc, pc, r3, lsl #2
    9efc:	b	9f9c <sf_gen_portop+0xf4>
    9f00:	b	9f3c <sf_gen_portop+0x94>
    9f04:	b	9f14 <sf_gen_portop+0x6c>
    9f08:	b	9f28 <sf_gen_portop+0x80>
    9f0c:	b	9f3c <sf_gen_portop+0x94>
    9f10:	b	9f6c <sf_gen_portop+0xc4>
    9f14:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9f18:	mov	r0, #0
    9f1c:	bl	9e20 <gen_portatom>
    9f20:	str	r0, [fp, #-8]
    9f24:	b	9fa0 <sf_gen_portop+0xf8>
    9f28:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9f2c:	mov	r0, #2
    9f30:	bl	9e20 <gen_portatom>
    9f34:	str	r0, [fp, #-8]
    9f38:	b	9fa0 <sf_gen_portop+0xf8>
    9f3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9f40:	mov	r0, #0
    9f44:	bl	9e20 <gen_portatom>
    9f48:	str	r0, [fp, #-12]
    9f4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9f50:	mov	r0, #2
    9f54:	bl	9e20 <gen_portatom>
    9f58:	str	r0, [fp, #-8]
    9f5c:	ldr	r1, [fp, #-8]
    9f60:	ldr	r0, [fp, #-12]
    9f64:	bl	3310 <sf_gen_or>
    9f68:	b	9fa0 <sf_gen_portop+0xf8>
    9f6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9f70:	mov	r0, #0
    9f74:	bl	9e20 <gen_portatom>
    9f78:	str	r0, [fp, #-12]
    9f7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9f80:	mov	r0, #2
    9f84:	bl	9e20 <gen_portatom>
    9f88:	str	r0, [fp, #-8]
    9f8c:	ldr	r1, [fp, #-8]
    9f90:	ldr	r0, [fp, #-12]
    9f94:	bl	3248 <sf_gen_and>
    9f98:	b	9fa0 <sf_gen_portop+0xf8>
    9f9c:	bl	f68 <abort@plt>
    9fa0:	ldr	r1, [fp, #-8]
    9fa4:	ldr	r0, [fp, #-16]
    9fa8:	bl	3248 <sf_gen_and>
    9fac:	ldr	r3, [fp, #-8]
    9fb0:	mov	r0, r3
    9fb4:	sub	sp, fp, #4
    9fb8:	ldr	fp, [sp]
    9fbc:	add	sp, sp, #4
    9fc0:	pop	{pc}		; (ldr pc, [sp], #4)

00009fc4 <gen_port>:
    9fc4:	str	fp, [sp, #-8]!
    9fc8:	str	lr, [sp, #4]
    9fcc:	add	fp, sp, #4
    9fd0:	sub	sp, sp, #32
    9fd4:	str	r0, [fp, #-24]	; 0xffffffe8
    9fd8:	str	r1, [fp, #-28]	; 0xffffffe4
    9fdc:	str	r2, [fp, #-32]	; 0xffffffe0
    9fe0:	mov	r0, #2048	; 0x800
    9fe4:	bl	6dcc <gen_linktype>
    9fe8:	str	r0, [fp, #-12]
    9fec:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9ff0:	cmp	r3, #6
    9ff4:	beq	a02c <gen_port+0x68>
    9ff8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9ffc:	cmp	r3, #6
    a000:	bgt	a014 <gen_port+0x50>
    a004:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a008:	cmn	r3, #1
    a00c:	beq	a044 <gen_port+0x80>
    a010:	b	a09c <gen_port+0xd8>
    a014:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a018:	cmp	r3, #17
    a01c:	beq	a02c <gen_port+0x68>
    a020:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a024:	cmp	r3, #132	; 0x84
    a028:	bne	a09c <gen_port+0xd8>
    a02c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a030:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a034:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a038:	bl	9ea8 <sf_gen_portop>
    a03c:	str	r0, [fp, #-8]
    a040:	b	a0a0 <gen_port+0xdc>
    a044:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a048:	mov	r1, #6
    a04c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a050:	bl	9ea8 <sf_gen_portop>
    a054:	str	r0, [fp, #-16]
    a058:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a05c:	mov	r1, #17
    a060:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a064:	bl	9ea8 <sf_gen_portop>
    a068:	str	r0, [fp, #-8]
    a06c:	ldr	r1, [fp, #-8]
    a070:	ldr	r0, [fp, #-16]
    a074:	bl	3310 <sf_gen_or>
    a078:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a07c:	mov	r1, #132	; 0x84
    a080:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a084:	bl	9ea8 <sf_gen_portop>
    a088:	str	r0, [fp, #-16]
    a08c:	ldr	r1, [fp, #-8]
    a090:	ldr	r0, [fp, #-16]
    a094:	bl	3310 <sf_gen_or>
    a098:	b	a0a0 <gen_port+0xdc>
    a09c:	bl	f68 <abort@plt>
    a0a0:	ldr	r1, [fp, #-8]
    a0a4:	ldr	r0, [fp, #-12]
    a0a8:	bl	3248 <sf_gen_and>
    a0ac:	ldr	r3, [fp, #-8]
    a0b0:	mov	r0, r3
    a0b4:	sub	sp, fp, #4
    a0b8:	ldr	fp, [sp]
    a0bc:	add	sp, sp, #4
    a0c0:	pop	{pc}		; (ldr pc, [sp], #4)

0000a0c4 <sf_gen_portop6>:
    a0c4:	str	fp, [sp, #-8]!
    a0c8:	str	lr, [sp, #4]
    a0cc:	add	fp, sp, #4
    a0d0:	sub	sp, sp, #32
    a0d4:	str	r0, [fp, #-24]	; 0xffffffe8
    a0d8:	str	r1, [fp, #-28]	; 0xffffffe4
    a0dc:	str	r2, [fp, #-32]	; 0xffffffe0
    a0e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a0e4:	mov	r2, #16
    a0e8:	mov	r1, #6
    a0ec:	mov	r0, #3
    a0f0:	bl	33f8 <gen_cmp>
    a0f4:	str	r0, [fp, #-12]
    a0f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a0fc:	cmp	r3, #4
    a100:	addls	pc, pc, r3, lsl #2
    a104:	b	a1a4 <sf_gen_portop6+0xe0>
    a108:	b	a144 <sf_gen_portop6+0x80>
    a10c:	b	a11c <sf_gen_portop6+0x58>
    a110:	b	a130 <sf_gen_portop6+0x6c>
    a114:	b	a144 <sf_gen_portop6+0x80>
    a118:	b	a174 <sf_gen_portop6+0xb0>
    a11c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a120:	mov	r0, #0
    a124:	bl	9e64 <gen_portatom6>
    a128:	str	r0, [fp, #-8]
    a12c:	b	a1a8 <sf_gen_portop6+0xe4>
    a130:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a134:	mov	r0, #2
    a138:	bl	9e64 <gen_portatom6>
    a13c:	str	r0, [fp, #-8]
    a140:	b	a1a8 <sf_gen_portop6+0xe4>
    a144:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a148:	mov	r0, #0
    a14c:	bl	9e64 <gen_portatom6>
    a150:	str	r0, [fp, #-16]
    a154:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a158:	mov	r0, #2
    a15c:	bl	9e64 <gen_portatom6>
    a160:	str	r0, [fp, #-8]
    a164:	ldr	r1, [fp, #-8]
    a168:	ldr	r0, [fp, #-16]
    a16c:	bl	3310 <sf_gen_or>
    a170:	b	a1a8 <sf_gen_portop6+0xe4>
    a174:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a178:	mov	r0, #0
    a17c:	bl	9e64 <gen_portatom6>
    a180:	str	r0, [fp, #-16]
    a184:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a188:	mov	r0, #2
    a18c:	bl	9e64 <gen_portatom6>
    a190:	str	r0, [fp, #-8]
    a194:	ldr	r1, [fp, #-8]
    a198:	ldr	r0, [fp, #-16]
    a19c:	bl	3248 <sf_gen_and>
    a1a0:	b	a1a8 <sf_gen_portop6+0xe4>
    a1a4:	bl	f68 <abort@plt>
    a1a8:	ldr	r1, [fp, #-8]
    a1ac:	ldr	r0, [fp, #-12]
    a1b0:	bl	3248 <sf_gen_and>
    a1b4:	ldr	r3, [fp, #-8]
    a1b8:	mov	r0, r3
    a1bc:	sub	sp, fp, #4
    a1c0:	ldr	fp, [sp]
    a1c4:	add	sp, sp, #4
    a1c8:	pop	{pc}		; (ldr pc, [sp], #4)

0000a1cc <gen_port6>:
    a1cc:	str	fp, [sp, #-8]!
    a1d0:	str	lr, [sp, #4]
    a1d4:	add	fp, sp, #4
    a1d8:	sub	sp, sp, #32
    a1dc:	str	r0, [fp, #-24]	; 0xffffffe8
    a1e0:	str	r1, [fp, #-28]	; 0xffffffe4
    a1e4:	str	r2, [fp, #-32]	; 0xffffffe0
    a1e8:	movw	r0, #34525	; 0x86dd
    a1ec:	bl	6dcc <gen_linktype>
    a1f0:	str	r0, [fp, #-12]
    a1f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a1f8:	cmp	r3, #6
    a1fc:	beq	a234 <gen_port6+0x68>
    a200:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a204:	cmp	r3, #6
    a208:	bgt	a21c <gen_port6+0x50>
    a20c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a210:	cmn	r3, #1
    a214:	beq	a24c <gen_port6+0x80>
    a218:	b	a2a4 <gen_port6+0xd8>
    a21c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a220:	cmp	r3, #17
    a224:	beq	a234 <gen_port6+0x68>
    a228:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a22c:	cmp	r3, #132	; 0x84
    a230:	bne	a2a4 <gen_port6+0xd8>
    a234:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a238:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a23c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a240:	bl	a0c4 <sf_gen_portop6>
    a244:	str	r0, [fp, #-8]
    a248:	b	a2a8 <gen_port6+0xdc>
    a24c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a250:	mov	r1, #6
    a254:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a258:	bl	a0c4 <sf_gen_portop6>
    a25c:	str	r0, [fp, #-16]
    a260:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a264:	mov	r1, #17
    a268:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a26c:	bl	a0c4 <sf_gen_portop6>
    a270:	str	r0, [fp, #-8]
    a274:	ldr	r1, [fp, #-8]
    a278:	ldr	r0, [fp, #-16]
    a27c:	bl	3310 <sf_gen_or>
    a280:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a284:	mov	r1, #132	; 0x84
    a288:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a28c:	bl	a0c4 <sf_gen_portop6>
    a290:	str	r0, [fp, #-16]
    a294:	ldr	r1, [fp, #-8]
    a298:	ldr	r0, [fp, #-16]
    a29c:	bl	3310 <sf_gen_or>
    a2a0:	b	a2a8 <gen_port6+0xdc>
    a2a4:	bl	f68 <abort@plt>
    a2a8:	ldr	r1, [fp, #-8]
    a2ac:	ldr	r0, [fp, #-12]
    a2b0:	bl	3248 <sf_gen_and>
    a2b4:	ldr	r3, [fp, #-8]
    a2b8:	mov	r0, r3
    a2bc:	sub	sp, fp, #4
    a2c0:	ldr	fp, [sp]
    a2c4:	add	sp, sp, #4
    a2c8:	pop	{pc}		; (ldr pc, [sp], #4)

0000a2cc <gen_portrangeatom>:
    a2cc:	str	fp, [sp, #-8]!
    a2d0:	str	lr, [sp, #4]
    a2d4:	add	fp, sp, #4
    a2d8:	sub	sp, sp, #32
    a2dc:	str	r0, [fp, #-24]	; 0xffffffe8
    a2e0:	str	r1, [fp, #-28]	; 0xffffffe4
    a2e4:	str	r2, [fp, #-32]	; 0xffffffe0
    a2e8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a2ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a2f0:	cmp	r2, r3
    a2f4:	ble	a310 <gen_portrangeatom+0x44>
    a2f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a2fc:	str	r3, [fp, #-8]
    a300:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a304:	str	r3, [fp, #-28]	; 0xffffffe4
    a308:	ldr	r3, [fp, #-8]
    a30c:	str	r3, [fp, #-32]	; 0xffffffe0
    a310:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a314:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a318:	mov	r2, #8
    a31c:	mov	r0, #5
    a320:	bl	34c0 <gen_cmp_ge>
    a324:	str	r0, [fp, #-12]
    a328:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a32c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a330:	mov	r2, #8
    a334:	mov	r0, #5
    a338:	bl	3588 <gen_cmp_le>
    a33c:	str	r0, [fp, #-16]
    a340:	ldr	r1, [fp, #-16]
    a344:	ldr	r0, [fp, #-12]
    a348:	bl	3248 <sf_gen_and>
    a34c:	ldr	r3, [fp, #-16]
    a350:	mov	r0, r3
    a354:	sub	sp, fp, #4
    a358:	ldr	fp, [sp]
    a35c:	add	sp, sp, #4
    a360:	pop	{pc}		; (ldr pc, [sp], #4)

0000a364 <sf_gen_portrangeop>:
    a364:	str	fp, [sp, #-8]!
    a368:	str	lr, [sp, #4]
    a36c:	add	fp, sp, #4
    a370:	sub	sp, sp, #32
    a374:	str	r0, [fp, #-24]	; 0xffffffe8
    a378:	str	r1, [fp, #-28]	; 0xffffffe4
    a37c:	str	r2, [fp, #-32]	; 0xffffffe0
    a380:	str	r3, [fp, #-36]	; 0xffffffdc
    a384:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a388:	mov	r2, #16
    a38c:	mov	r1, #9
    a390:	mov	r0, #3
    a394:	bl	33f8 <gen_cmp>
    a398:	str	r0, [fp, #-12]
    a39c:	bl	9db8 <gen_ipfrag>
    a3a0:	str	r0, [fp, #-16]
    a3a4:	ldr	r1, [fp, #-16]
    a3a8:	ldr	r0, [fp, #-12]
    a3ac:	bl	3248 <sf_gen_and>
    a3b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a3b4:	cmp	r3, #4
    a3b8:	addls	pc, pc, r3, lsl #2
    a3bc:	b	a474 <sf_gen_portrangeop+0x110>
    a3c0:	b	a404 <sf_gen_portrangeop+0xa0>
    a3c4:	b	a3d4 <sf_gen_portrangeop+0x70>
    a3c8:	b	a3ec <sf_gen_portrangeop+0x88>
    a3cc:	b	a404 <sf_gen_portrangeop+0xa0>
    a3d0:	b	a43c <sf_gen_portrangeop+0xd8>
    a3d4:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a3d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a3dc:	mov	r0, #0
    a3e0:	bl	a2cc <gen_portrangeatom>
    a3e4:	str	r0, [fp, #-8]
    a3e8:	b	a478 <sf_gen_portrangeop+0x114>
    a3ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a3f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a3f4:	mov	r0, #2
    a3f8:	bl	a2cc <gen_portrangeatom>
    a3fc:	str	r0, [fp, #-8]
    a400:	b	a478 <sf_gen_portrangeop+0x114>
    a404:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a408:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a40c:	mov	r0, #0
    a410:	bl	a2cc <gen_portrangeatom>
    a414:	str	r0, [fp, #-12]
    a418:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a41c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a420:	mov	r0, #2
    a424:	bl	a2cc <gen_portrangeatom>
    a428:	str	r0, [fp, #-8]
    a42c:	ldr	r1, [fp, #-8]
    a430:	ldr	r0, [fp, #-12]
    a434:	bl	3310 <sf_gen_or>
    a438:	b	a478 <sf_gen_portrangeop+0x114>
    a43c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a440:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a444:	mov	r0, #0
    a448:	bl	a2cc <gen_portrangeatom>
    a44c:	str	r0, [fp, #-12]
    a450:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a454:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a458:	mov	r0, #2
    a45c:	bl	a2cc <gen_portrangeatom>
    a460:	str	r0, [fp, #-8]
    a464:	ldr	r1, [fp, #-8]
    a468:	ldr	r0, [fp, #-12]
    a46c:	bl	3248 <sf_gen_and>
    a470:	b	a478 <sf_gen_portrangeop+0x114>
    a474:	bl	f68 <abort@plt>
    a478:	ldr	r1, [fp, #-8]
    a47c:	ldr	r0, [fp, #-16]
    a480:	bl	3248 <sf_gen_and>
    a484:	ldr	r3, [fp, #-8]
    a488:	mov	r0, r3
    a48c:	sub	sp, fp, #4
    a490:	ldr	fp, [sp]
    a494:	add	sp, sp, #4
    a498:	pop	{pc}		; (ldr pc, [sp], #4)

0000a49c <gen_portrange>:
    a49c:	str	fp, [sp, #-8]!
    a4a0:	str	lr, [sp, #4]
    a4a4:	add	fp, sp, #4
    a4a8:	sub	sp, sp, #32
    a4ac:	str	r0, [fp, #-24]	; 0xffffffe8
    a4b0:	str	r1, [fp, #-28]	; 0xffffffe4
    a4b4:	str	r2, [fp, #-32]	; 0xffffffe0
    a4b8:	str	r3, [fp, #-36]	; 0xffffffdc
    a4bc:	mov	r0, #2048	; 0x800
    a4c0:	bl	6dcc <gen_linktype>
    a4c4:	str	r0, [fp, #-12]
    a4c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a4cc:	cmp	r3, #6
    a4d0:	beq	a508 <gen_portrange+0x6c>
    a4d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a4d8:	cmp	r3, #6
    a4dc:	bgt	a4f0 <gen_portrange+0x54>
    a4e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a4e4:	cmn	r3, #1
    a4e8:	beq	a524 <gen_portrange+0x88>
    a4ec:	b	a588 <gen_portrange+0xec>
    a4f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a4f4:	cmp	r3, #17
    a4f8:	beq	a508 <gen_portrange+0x6c>
    a4fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a500:	cmp	r3, #132	; 0x84
    a504:	bne	a588 <gen_portrange+0xec>
    a508:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a50c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a510:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a514:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a518:	bl	a364 <sf_gen_portrangeop>
    a51c:	str	r0, [fp, #-8]
    a520:	b	a58c <gen_portrange+0xf0>
    a524:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a528:	mov	r2, #6
    a52c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a530:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a534:	bl	a364 <sf_gen_portrangeop>
    a538:	str	r0, [fp, #-16]
    a53c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a540:	mov	r2, #17
    a544:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a548:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a54c:	bl	a364 <sf_gen_portrangeop>
    a550:	str	r0, [fp, #-8]
    a554:	ldr	r1, [fp, #-8]
    a558:	ldr	r0, [fp, #-16]
    a55c:	bl	3310 <sf_gen_or>
    a560:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a564:	mov	r2, #132	; 0x84
    a568:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a56c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a570:	bl	a364 <sf_gen_portrangeop>
    a574:	str	r0, [fp, #-16]
    a578:	ldr	r1, [fp, #-8]
    a57c:	ldr	r0, [fp, #-16]
    a580:	bl	3310 <sf_gen_or>
    a584:	b	a58c <gen_portrange+0xf0>
    a588:	bl	f68 <abort@plt>
    a58c:	ldr	r1, [fp, #-8]
    a590:	ldr	r0, [fp, #-12]
    a594:	bl	3248 <sf_gen_and>
    a598:	ldr	r3, [fp, #-8]
    a59c:	mov	r0, r3
    a5a0:	sub	sp, fp, #4
    a5a4:	ldr	fp, [sp]
    a5a8:	add	sp, sp, #4
    a5ac:	pop	{pc}		; (ldr pc, [sp], #4)

0000a5b0 <gen_portrangeatom6>:
    a5b0:	str	fp, [sp, #-8]!
    a5b4:	str	lr, [sp, #4]
    a5b8:	add	fp, sp, #4
    a5bc:	sub	sp, sp, #32
    a5c0:	str	r0, [fp, #-24]	; 0xffffffe8
    a5c4:	str	r1, [fp, #-28]	; 0xffffffe4
    a5c8:	str	r2, [fp, #-32]	; 0xffffffe0
    a5cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a5d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a5d4:	cmp	r2, r3
    a5d8:	ble	a5f4 <gen_portrangeatom6+0x44>
    a5dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a5e0:	str	r3, [fp, #-8]
    a5e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a5e8:	str	r3, [fp, #-28]	; 0xffffffe4
    a5ec:	ldr	r3, [fp, #-8]
    a5f0:	str	r3, [fp, #-32]	; 0xffffffe0
    a5f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a5f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a5fc:	mov	r2, #8
    a600:	mov	r0, #6
    a604:	bl	34c0 <gen_cmp_ge>
    a608:	str	r0, [fp, #-12]
    a60c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a610:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a614:	mov	r2, #8
    a618:	mov	r0, #6
    a61c:	bl	3588 <gen_cmp_le>
    a620:	str	r0, [fp, #-16]
    a624:	ldr	r1, [fp, #-16]
    a628:	ldr	r0, [fp, #-12]
    a62c:	bl	3248 <sf_gen_and>
    a630:	ldr	r3, [fp, #-16]
    a634:	mov	r0, r3
    a638:	sub	sp, fp, #4
    a63c:	ldr	fp, [sp]
    a640:	add	sp, sp, #4
    a644:	pop	{pc}		; (ldr pc, [sp], #4)

0000a648 <sf_gen_portrangeop6>:
    a648:	str	fp, [sp, #-8]!
    a64c:	str	lr, [sp, #4]
    a650:	add	fp, sp, #4
    a654:	sub	sp, sp, #32
    a658:	str	r0, [fp, #-24]	; 0xffffffe8
    a65c:	str	r1, [fp, #-28]	; 0xffffffe4
    a660:	str	r2, [fp, #-32]	; 0xffffffe0
    a664:	str	r3, [fp, #-36]	; 0xffffffdc
    a668:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a66c:	mov	r2, #16
    a670:	mov	r1, #6
    a674:	mov	r0, #3
    a678:	bl	33f8 <gen_cmp>
    a67c:	str	r0, [fp, #-12]
    a680:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a684:	cmp	r3, #4
    a688:	addls	pc, pc, r3, lsl #2
    a68c:	b	a744 <sf_gen_portrangeop6+0xfc>
    a690:	b	a6d4 <sf_gen_portrangeop6+0x8c>
    a694:	b	a6a4 <sf_gen_portrangeop6+0x5c>
    a698:	b	a6bc <sf_gen_portrangeop6+0x74>
    a69c:	b	a6d4 <sf_gen_portrangeop6+0x8c>
    a6a0:	b	a70c <sf_gen_portrangeop6+0xc4>
    a6a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a6a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a6ac:	mov	r0, #0
    a6b0:	bl	a5b0 <gen_portrangeatom6>
    a6b4:	str	r0, [fp, #-8]
    a6b8:	b	a748 <sf_gen_portrangeop6+0x100>
    a6bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a6c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a6c4:	mov	r0, #2
    a6c8:	bl	a5b0 <gen_portrangeatom6>
    a6cc:	str	r0, [fp, #-8]
    a6d0:	b	a748 <sf_gen_portrangeop6+0x100>
    a6d4:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a6d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a6dc:	mov	r0, #0
    a6e0:	bl	a5b0 <gen_portrangeatom6>
    a6e4:	str	r0, [fp, #-16]
    a6e8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a6ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a6f0:	mov	r0, #2
    a6f4:	bl	a5b0 <gen_portrangeatom6>
    a6f8:	str	r0, [fp, #-8]
    a6fc:	ldr	r1, [fp, #-8]
    a700:	ldr	r0, [fp, #-16]
    a704:	bl	3310 <sf_gen_or>
    a708:	b	a748 <sf_gen_portrangeop6+0x100>
    a70c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a710:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a714:	mov	r0, #0
    a718:	bl	a5b0 <gen_portrangeatom6>
    a71c:	str	r0, [fp, #-16]
    a720:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a724:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a728:	mov	r0, #2
    a72c:	bl	a5b0 <gen_portrangeatom6>
    a730:	str	r0, [fp, #-8]
    a734:	ldr	r1, [fp, #-8]
    a738:	ldr	r0, [fp, #-16]
    a73c:	bl	3248 <sf_gen_and>
    a740:	b	a748 <sf_gen_portrangeop6+0x100>
    a744:	bl	f68 <abort@plt>
    a748:	ldr	r1, [fp, #-8]
    a74c:	ldr	r0, [fp, #-12]
    a750:	bl	3248 <sf_gen_and>
    a754:	ldr	r3, [fp, #-8]
    a758:	mov	r0, r3
    a75c:	sub	sp, fp, #4
    a760:	ldr	fp, [sp]
    a764:	add	sp, sp, #4
    a768:	pop	{pc}		; (ldr pc, [sp], #4)

0000a76c <gen_portrange6>:
    a76c:	str	fp, [sp, #-8]!
    a770:	str	lr, [sp, #4]
    a774:	add	fp, sp, #4
    a778:	sub	sp, sp, #32
    a77c:	str	r0, [fp, #-24]	; 0xffffffe8
    a780:	str	r1, [fp, #-28]	; 0xffffffe4
    a784:	str	r2, [fp, #-32]	; 0xffffffe0
    a788:	str	r3, [fp, #-36]	; 0xffffffdc
    a78c:	movw	r0, #34525	; 0x86dd
    a790:	bl	6dcc <gen_linktype>
    a794:	str	r0, [fp, #-12]
    a798:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a79c:	cmp	r3, #6
    a7a0:	beq	a7d8 <gen_portrange6+0x6c>
    a7a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a7a8:	cmp	r3, #6
    a7ac:	bgt	a7c0 <gen_portrange6+0x54>
    a7b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a7b4:	cmn	r3, #1
    a7b8:	beq	a7f4 <gen_portrange6+0x88>
    a7bc:	b	a858 <gen_portrange6+0xec>
    a7c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a7c4:	cmp	r3, #17
    a7c8:	beq	a7d8 <gen_portrange6+0x6c>
    a7cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a7d0:	cmp	r3, #132	; 0x84
    a7d4:	bne	a858 <gen_portrange6+0xec>
    a7d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a7dc:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a7e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a7e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a7e8:	bl	a648 <sf_gen_portrangeop6>
    a7ec:	str	r0, [fp, #-8]
    a7f0:	b	a85c <gen_portrange6+0xf0>
    a7f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a7f8:	mov	r2, #6
    a7fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a800:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a804:	bl	a648 <sf_gen_portrangeop6>
    a808:	str	r0, [fp, #-16]
    a80c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a810:	mov	r2, #17
    a814:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a818:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a81c:	bl	a648 <sf_gen_portrangeop6>
    a820:	str	r0, [fp, #-8]
    a824:	ldr	r1, [fp, #-8]
    a828:	ldr	r0, [fp, #-16]
    a82c:	bl	3310 <sf_gen_or>
    a830:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a834:	mov	r2, #132	; 0x84
    a838:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a83c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a840:	bl	a648 <sf_gen_portrangeop6>
    a844:	str	r0, [fp, #-16]
    a848:	ldr	r1, [fp, #-8]
    a84c:	ldr	r0, [fp, #-16]
    a850:	bl	3310 <sf_gen_or>
    a854:	b	a85c <gen_portrange6+0xf0>
    a858:	bl	f68 <abort@plt>
    a85c:	ldr	r1, [fp, #-8]
    a860:	ldr	r0, [fp, #-12]
    a864:	bl	3248 <sf_gen_and>
    a868:	ldr	r3, [fp, #-8]
    a86c:	mov	r0, r3
    a870:	sub	sp, fp, #4
    a874:	ldr	fp, [sp]
    a878:	add	sp, sp, #4
    a87c:	pop	{pc}		; (ldr pc, [sp], #4)

0000a880 <lookup_proto>:
    a880:	strd	r4, [sp, #-16]!
    a884:	str	fp, [sp, #8]
    a888:	str	lr, [sp, #12]
    a88c:	add	fp, sp, #12
    a890:	mov	r5, r0
    a894:	mov	r3, r1
    a898:	cmp	r3, #24
    a89c:	addls	pc, pc, r3, lsl #2
    a8a0:	b	a9f8 <lookup_proto+0x178>
    a8a4:	b	a908 <lookup_proto+0x88>
    a8a8:	b	a930 <lookup_proto+0xb0>
    a8ac:	b	a908 <lookup_proto+0x88>
    a8b0:	b	a9f8 <lookup_proto+0x178>
    a8b4:	b	a9f8 <lookup_proto+0x178>
    a8b8:	b	a9f8 <lookup_proto+0x178>
    a8bc:	b	a9f8 <lookup_proto+0x178>
    a8c0:	b	a9f8 <lookup_proto+0x178>
    a8c4:	b	a9f8 <lookup_proto+0x178>
    a8c8:	b	a9f8 <lookup_proto+0x178>
    a8cc:	b	a9f8 <lookup_proto+0x178>
    a8d0:	b	a9f8 <lookup_proto+0x178>
    a8d4:	b	a9f8 <lookup_proto+0x178>
    a8d8:	b	a9f8 <lookup_proto+0x178>
    a8dc:	b	a9f8 <lookup_proto+0x178>
    a8e0:	b	a9f8 <lookup_proto+0x178>
    a8e4:	b	a9f8 <lookup_proto+0x178>
    a8e8:	b	a908 <lookup_proto+0x88>
    a8ec:	b	a9f8 <lookup_proto+0x178>
    a8f0:	b	a9f8 <lookup_proto+0x178>
    a8f4:	b	a9f8 <lookup_proto+0x178>
    a8f8:	b	a9f8 <lookup_proto+0x178>
    a8fc:	b	a9f8 <lookup_proto+0x178>
    a900:	b	a9f8 <lookup_proto+0x178>
    a904:	b	a96c <lookup_proto+0xec>
    a908:	mov	r0, r5
    a90c:	bl	10a98 <pcap_nametoproto>
    a910:	mov	r4, r0
    a914:	cmn	r4, #1
    a918:	bne	aa00 <lookup_proto+0x180>
    a91c:	mov	r1, r5
    a920:	ldr	r3, [pc, #256]	; aa28 <lookup_proto+0x1a8>
    a924:	add	r3, pc, r3
    a928:	mov	r0, r3
    a92c:	bl	2904 <sf_bpf_error>
    a930:	mov	r0, r5
    a934:	bl	10ae8 <pcap_nametoeproto>
    a938:	mov	r4, r0
    a93c:	cmn	r4, #1
    a940:	bne	aa08 <lookup_proto+0x188>
    a944:	mov	r0, r5
    a948:	bl	10b70 <pcap_nametollc>
    a94c:	mov	r4, r0
    a950:	cmn	r4, #1
    a954:	bne	aa08 <lookup_proto+0x188>
    a958:	mov	r1, r5
    a95c:	ldr	r3, [pc, #200]	; aa2c <lookup_proto+0x1ac>
    a960:	add	r3, pc, r3
    a964:	mov	r0, r3
    a968:	bl	2904 <sf_bpf_error>
    a96c:	ldr	r3, [pc, #188]	; aa30 <lookup_proto+0x1b0>
    a970:	add	r3, pc, r3
    a974:	mov	r1, r3
    a978:	mov	r0, r5
    a97c:	bl	d70 <strcmp@plt>
    a980:	mov	r3, r0
    a984:	cmp	r3, #0
    a988:	bne	a994 <lookup_proto+0x114>
    a98c:	mov	r4, #130	; 0x82
    a990:	b	aa0c <lookup_proto+0x18c>
    a994:	ldr	r3, [pc, #152]	; aa34 <lookup_proto+0x1b4>
    a998:	add	r3, pc, r3
    a99c:	mov	r1, r3
    a9a0:	mov	r0, r5
    a9a4:	bl	d70 <strcmp@plt>
    a9a8:	mov	r3, r0
    a9ac:	cmp	r3, #0
    a9b0:	bne	a9bc <lookup_proto+0x13c>
    a9b4:	mov	r4, #131	; 0x83
    a9b8:	b	aa0c <lookup_proto+0x18c>
    a9bc:	ldr	r3, [pc, #116]	; aa38 <lookup_proto+0x1b8>
    a9c0:	add	r3, pc, r3
    a9c4:	mov	r1, r3
    a9c8:	mov	r0, r5
    a9cc:	bl	d70 <strcmp@plt>
    a9d0:	mov	r3, r0
    a9d4:	cmp	r3, #0
    a9d8:	bne	a9e4 <lookup_proto+0x164>
    a9dc:	mov	r4, #129	; 0x81
    a9e0:	b	aa0c <lookup_proto+0x18c>
    a9e4:	mov	r1, r5
    a9e8:	ldr	r3, [pc, #76]	; aa3c <lookup_proto+0x1bc>
    a9ec:	add	r3, pc, r3
    a9f0:	mov	r0, r3
    a9f4:	bl	2904 <sf_bpf_error>
    a9f8:	mvn	r4, #0
    a9fc:	b	aa0c <lookup_proto+0x18c>
    aa00:	nop	{0}
    aa04:	b	aa0c <lookup_proto+0x18c>
    aa08:	nop	{0}
    aa0c:	mov	r3, r4
    aa10:	mov	r0, r3
    aa14:	sub	sp, fp, #12
    aa18:	ldrd	r4, [sp]
    aa1c:	ldr	fp, [sp, #8]
    aa20:	add	sp, sp, #12
    aa24:	pop	{pc}		; (ldr pc, [sp], #4)
    aa28:	.word	0x0001294c
    aa2c:	.word	0x00012928
    aa30:	.word	0x00012934
    aa34:	.word	0x00012914
    aa38:	.word	0x000128f4
    aa3c:	.word	0x000128d0

0000aa40 <gen_protochain>:
    aa40:	str	r4, [sp, #-12]!
    aa44:	str	fp, [sp, #4]
    aa48:	str	lr, [sp, #8]
    aa4c:	add	fp, sp, #8
    aa50:	sub	sp, sp, #484	; 0x1e4
    aa54:	str	r0, [fp, #-480]	; 0xfffffe20
    aa58:	str	r1, [fp, #-484]	; 0xfffffe1c
    aa5c:	str	r2, [fp, #-488]	; 0xfffffe18
    aa60:	ldr	r4, [pc, #2784]	; b548 <gen_protochain+0xb08>
    aa64:	add	r4, pc, r4
    aa68:	bl	e0ec <alloc_reg>
    aa6c:	str	r0, [fp, #-32]	; 0xffffffe0
    aa70:	sub	r3, fp, #476	; 0x1dc
    aa74:	mov	r2, #400	; 0x190
    aa78:	mov	r1, #0
    aa7c:	mov	r0, r3
    aa80:	bl	ec0 <memset@plt>
    aa84:	mov	r3, #0
    aa88:	str	r3, [fp, #-36]	; 0xffffffdc
    aa8c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    aa90:	str	r3, [fp, #-40]	; 0xffffffd8
    aa94:	ldr	r3, [fp, #-40]	; 0xffffffd8
    aa98:	str	r3, [fp, #-20]	; 0xffffffec
    aa9c:	ldr	r3, [fp, #-20]	; 0xffffffec
    aaa0:	str	r3, [fp, #-44]	; 0xffffffd4
    aaa4:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    aaa8:	cmp	r3, #2
    aaac:	beq	ab14 <gen_protochain+0xd4>
    aab0:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    aab4:	cmp	r3, #17
    aab8:	beq	ab14 <gen_protochain+0xd4>
    aabc:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    aac0:	cmp	r3, #0
    aac4:	bne	ab04 <gen_protochain+0xc4>
    aac8:	ldr	r2, [fp, #-488]	; 0xfffffe18
    aacc:	mov	r1, #2
    aad0:	ldr	r0, [fp, #-480]	; 0xfffffe20
    aad4:	bl	aa40 <gen_protochain>
    aad8:	str	r0, [fp, #-16]
    aadc:	ldr	r2, [fp, #-488]	; 0xfffffe18
    aae0:	mov	r1, #17
    aae4:	ldr	r0, [fp, #-480]	; 0xfffffe20
    aae8:	bl	aa40 <gen_protochain>
    aaec:	str	r0, [fp, #-76]	; 0xffffffb4
    aaf0:	ldr	r1, [fp, #-76]	; 0xffffffb4
    aaf4:	ldr	r0, [fp, #-16]
    aaf8:	bl	3310 <sf_gen_or>
    aafc:	ldr	r3, [fp, #-76]	; 0xffffffb4
    ab00:	b	bbf4 <gen_protochain+0x11b4>
    ab04:	ldr	r3, [pc, #2624]	; b54c <gen_protochain+0xb0c>
    ab08:	add	r3, pc, r3
    ab0c:	mov	r0, r3
    ab10:	bl	2904 <sf_bpf_error>
    ab14:	nop	{0}
    ab18:	ldr	r3, [pc, #2608]	; b550 <gen_protochain+0xb10>
    ab1c:	add	r3, pc, r3
    ab20:	ldr	r3, [r3]
    ab24:	cmp	r3, #127	; 0x7f
    ab28:	beq	ab58 <gen_protochain+0x118>
    ab2c:	cmp	r3, #127	; 0x7f
    ab30:	bgt	ab48 <gen_protochain+0x108>
    ab34:	cmp	r3, #105	; 0x69
    ab38:	beq	ab58 <gen_protochain+0x118>
    ab3c:	cmp	r3, #119	; 0x77
    ab40:	beq	ab58 <gen_protochain+0x118>
    ab44:	b	ab68 <gen_protochain+0x128>
    ab48:	cmp	r3, #163	; 0xa3
    ab4c:	beq	ab58 <gen_protochain+0x118>
    ab50:	cmp	r3, #192	; 0xc0
    ab54:	bne	ab68 <gen_protochain+0x128>
    ab58:	ldr	r3, [pc, #2548]	; b554 <gen_protochain+0xb14>
    ab5c:	add	r3, pc, r3
    ab60:	mov	r0, r3
    ab64:	bl	2904 <sf_bpf_error>
    ab68:	ldr	r3, [pc, #2536]	; b558 <gen_protochain+0xb18>
    ab6c:	ldr	r3, [r4, r3]
    ab70:	mov	r2, #1
    ab74:	str	r2, [r3]
    ab78:	mov	r3, #0
    ab7c:	str	r3, [fp, #-24]	; 0xffffffe8
    ab80:	mov	r0, #0
    ab84:	bl	2c90 <new_stmt>
    ab88:	mov	r2, r0
    ab8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab90:	lsl	r3, r3, #2
    ab94:	sub	r1, fp, #12
    ab98:	add	r3, r1, r3
    ab9c:	str	r2, [r3, #-464]	; 0xfffffe30
    aba0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aba4:	add	r3, r3, #1
    aba8:	str	r3, [fp, #-24]	; 0xffffffe8
    abac:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    abb0:	cmp	r3, #2
    abb4:	beq	abc8 <gen_protochain+0x188>
    abb8:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    abbc:	cmp	r3, #17
    abc0:	beq	ac9c <gen_protochain+0x25c>
    abc4:	b	ad58 <gen_protochain+0x318>
    abc8:	mov	r0, #2048	; 0x800
    abcc:	bl	6dcc <gen_linktype>
    abd0:	str	r0, [fp, #-16]
    abd4:	mov	r0, #48	; 0x30
    abd8:	bl	2c90 <new_stmt>
    abdc:	mov	r2, r0
    abe0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    abe4:	lsl	r3, r3, #2
    abe8:	sub	r1, fp, #12
    abec:	add	r3, r1, r3
    abf0:	str	r2, [r3, #-464]	; 0xfffffe30
    abf4:	ldr	r3, [pc, #2400]	; b55c <gen_protochain+0xb1c>
    abf8:	add	r3, pc, r3
    abfc:	ldr	r2, [r3]
    ac00:	ldr	r3, [pc, #2392]	; b560 <gen_protochain+0xb20>
    ac04:	add	r3, pc, r3
    ac08:	ldr	r3, [r3]
    ac0c:	add	r3, r2, r3
    ac10:	add	r2, r3, #9
    ac14:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac18:	lsl	r3, r3, #2
    ac1c:	sub	r1, fp, #12
    ac20:	add	r3, r1, r3
    ac24:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ac28:	str	r2, [r3, #12]
    ac2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac30:	add	r3, r3, #1
    ac34:	str	r3, [fp, #-24]	; 0xffffffe8
    ac38:	mov	r0, #177	; 0xb1
    ac3c:	bl	2c90 <new_stmt>
    ac40:	mov	r2, r0
    ac44:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac48:	lsl	r3, r3, #2
    ac4c:	sub	r1, fp, #12
    ac50:	add	r3, r1, r3
    ac54:	str	r2, [r3, #-464]	; 0xfffffe30
    ac58:	ldr	r3, [pc, #2308]	; b564 <gen_protochain+0xb24>
    ac5c:	add	r3, pc, r3
    ac60:	ldr	r2, [r3]
    ac64:	ldr	r3, [pc, #2300]	; b568 <gen_protochain+0xb28>
    ac68:	add	r3, pc, r3
    ac6c:	ldr	r3, [r3]
    ac70:	add	r2, r2, r3
    ac74:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac78:	lsl	r3, r3, #2
    ac7c:	sub	r1, fp, #12
    ac80:	add	r3, r1, r3
    ac84:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ac88:	str	r2, [r3, #12]
    ac8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac90:	add	r3, r3, #1
    ac94:	str	r3, [fp, #-24]	; 0xffffffe8
    ac98:	b	ad68 <gen_protochain+0x328>
    ac9c:	movw	r0, #34525	; 0x86dd
    aca0:	bl	6dcc <gen_linktype>
    aca4:	str	r0, [fp, #-16]
    aca8:	mov	r0, #48	; 0x30
    acac:	bl	2c90 <new_stmt>
    acb0:	mov	r2, r0
    acb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    acb8:	lsl	r3, r3, #2
    acbc:	sub	r1, fp, #12
    acc0:	add	r3, r1, r3
    acc4:	str	r2, [r3, #-464]	; 0xfffffe30
    acc8:	ldr	r3, [pc, #2204]	; b56c <gen_protochain+0xb2c>
    accc:	add	r3, pc, r3
    acd0:	ldr	r2, [r3]
    acd4:	ldr	r3, [pc, #2196]	; b570 <gen_protochain+0xb30>
    acd8:	add	r3, pc, r3
    acdc:	ldr	r3, [r3]
    ace0:	add	r3, r2, r3
    ace4:	add	r2, r3, #6
    ace8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    acec:	lsl	r3, r3, #2
    acf0:	sub	r1, fp, #12
    acf4:	add	r3, r1, r3
    acf8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    acfc:	str	r2, [r3, #12]
    ad00:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad04:	add	r3, r3, #1
    ad08:	str	r3, [fp, #-24]	; 0xffffffe8
    ad0c:	mov	r0, #1
    ad10:	bl	2c90 <new_stmt>
    ad14:	mov	r2, r0
    ad18:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad1c:	lsl	r3, r3, #2
    ad20:	sub	r1, fp, #12
    ad24:	add	r3, r1, r3
    ad28:	str	r2, [r3, #-464]	; 0xfffffe30
    ad2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad30:	lsl	r3, r3, #2
    ad34:	sub	r2, fp, #12
    ad38:	add	r3, r2, r3
    ad3c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ad40:	mov	r2, #40	; 0x28
    ad44:	str	r2, [r3, #12]
    ad48:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad4c:	add	r3, r3, #1
    ad50:	str	r3, [fp, #-24]	; 0xffffffe8
    ad54:	b	ad68 <gen_protochain+0x328>
    ad58:	ldr	r3, [pc, #2068]	; b574 <gen_protochain+0xb34>
    ad5c:	add	r3, pc, r3
    ad60:	mov	r0, r3
    ad64:	bl	2904 <sf_bpf_error>
    ad68:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad6c:	str	r3, [fp, #-48]	; 0xffffffd0
    ad70:	mov	r0, #21
    ad74:	bl	2c90 <new_stmt>
    ad78:	mov	r2, r0
    ad7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad80:	lsl	r3, r3, #2
    ad84:	sub	r1, fp, #12
    ad88:	add	r3, r1, r3
    ad8c:	str	r2, [r3, #-464]	; 0xfffffe30
    ad90:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad94:	lsl	r3, r3, #2
    ad98:	sub	r2, fp, #12
    ad9c:	add	r3, r2, r3
    ada0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ada4:	ldr	r2, [fp, #-480]	; 0xfffffe20
    ada8:	str	r2, [r3, #12]
    adac:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adb0:	lsl	r3, r3, #2
    adb4:	sub	r2, fp, #12
    adb8:	add	r3, r2, r3
    adbc:	ldr	r3, [r3, #-464]	; 0xfffffe30
    adc0:	mov	r2, #0
    adc4:	str	r2, [r3, #4]
    adc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adcc:	lsl	r3, r3, #2
    add0:	sub	r2, fp, #12
    add4:	add	r3, r2, r3
    add8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    addc:	mov	r2, #0
    ade0:	str	r2, [r3, #8]
    ade4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ade8:	str	r3, [fp, #-36]	; 0xffffffdc
    adec:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adf0:	add	r3, r3, #1
    adf4:	str	r3, [fp, #-24]	; 0xffffffe8
    adf8:	mov	r0, #21
    adfc:	bl	2c90 <new_stmt>
    ae00:	mov	r2, r0
    ae04:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae08:	lsl	r3, r3, #2
    ae0c:	sub	r1, fp, #12
    ae10:	add	r3, r1, r3
    ae14:	str	r2, [r3, #-464]	; 0xfffffe30
    ae18:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae1c:	lsl	r3, r3, #2
    ae20:	sub	r2, fp, #12
    ae24:	add	r3, r2, r3
    ae28:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ae2c:	mov	r2, #0
    ae30:	str	r2, [r3, #4]
    ae34:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae38:	lsl	r3, r3, #2
    ae3c:	sub	r2, fp, #12
    ae40:	add	r3, r2, r3
    ae44:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ae48:	mov	r2, #0
    ae4c:	str	r2, [r3, #8]
    ae50:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae54:	lsl	r3, r3, #2
    ae58:	sub	r2, fp, #12
    ae5c:	add	r3, r2, r3
    ae60:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ae64:	mov	r2, #59	; 0x3b
    ae68:	str	r2, [r3, #12]
    ae6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    ae70:	lsl	r3, r3, #2
    ae74:	sub	r2, fp, #12
    ae78:	add	r3, r2, r3
    ae7c:	ldr	r2, [r3, #-464]	; 0xfffffe30
    ae80:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae84:	lsl	r3, r3, #2
    ae88:	sub	r1, fp, #12
    ae8c:	add	r3, r1, r3
    ae90:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ae94:	str	r3, [r2, #8]
    ae98:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae9c:	str	r3, [fp, #-44]	; 0xffffffd4
    aea0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aea4:	add	r3, r3, #1
    aea8:	str	r3, [fp, #-24]	; 0xffffffe8
    aeac:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    aeb0:	cmp	r3, #17
    aeb4:	bne	b598 <gen_protochain+0xb58>
    aeb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aebc:	str	r3, [fp, #-52]	; 0xffffffcc
    aec0:	mov	r0, #21
    aec4:	bl	2c90 <new_stmt>
    aec8:	mov	r2, r0
    aecc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aed0:	lsl	r3, r3, #2
    aed4:	sub	r1, fp, #12
    aed8:	add	r3, r1, r3
    aedc:	str	r2, [r3, #-464]	; 0xfffffe30
    aee0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aee4:	lsl	r3, r3, #2
    aee8:	sub	r2, fp, #12
    aeec:	add	r3, r2, r3
    aef0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aef4:	mov	r2, #0
    aef8:	str	r2, [r3, #4]
    aefc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af00:	lsl	r3, r3, #2
    af04:	sub	r2, fp, #12
    af08:	add	r3, r2, r3
    af0c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    af10:	mov	r2, #0
    af14:	str	r2, [r3, #8]
    af18:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af1c:	lsl	r3, r3, #2
    af20:	sub	r2, fp, #12
    af24:	add	r3, r2, r3
    af28:	ldr	r3, [r3, #-464]	; 0xfffffe30
    af2c:	mov	r2, #0
    af30:	str	r2, [r3, #12]
    af34:	ldr	r3, [fp, #-44]	; 0xffffffd4
    af38:	lsl	r3, r3, #2
    af3c:	sub	r2, fp, #12
    af40:	add	r3, r2, r3
    af44:	ldr	r2, [r3, #-464]	; 0xfffffe30
    af48:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af4c:	lsl	r3, r3, #2
    af50:	sub	r1, fp, #12
    af54:	add	r3, r1, r3
    af58:	ldr	r3, [r3, #-464]	; 0xfffffe30
    af5c:	str	r3, [r2, #8]
    af60:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af64:	add	r3, r3, #1
    af68:	str	r3, [fp, #-24]	; 0xffffffe8
    af6c:	mov	r0, #21
    af70:	bl	2c90 <new_stmt>
    af74:	mov	r2, r0
    af78:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af7c:	lsl	r3, r3, #2
    af80:	sub	r1, fp, #12
    af84:	add	r3, r1, r3
    af88:	str	r2, [r3, #-464]	; 0xfffffe30
    af8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af90:	sub	r3, r3, #1
    af94:	lsl	r3, r3, #2
    af98:	sub	r2, fp, #12
    af9c:	add	r3, r2, r3
    afa0:	ldr	r2, [r3, #-464]	; 0xfffffe30
    afa4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    afa8:	lsl	r3, r3, #2
    afac:	sub	r1, fp, #12
    afb0:	add	r3, r1, r3
    afb4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    afb8:	str	r3, [r2, #8]
    afbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    afc0:	lsl	r3, r3, #2
    afc4:	sub	r2, fp, #12
    afc8:	add	r3, r2, r3
    afcc:	ldr	r3, [r3, #-464]	; 0xfffffe30
    afd0:	mov	r2, #0
    afd4:	str	r2, [r3, #4]
    afd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    afdc:	lsl	r3, r3, #2
    afe0:	sub	r2, fp, #12
    afe4:	add	r3, r2, r3
    afe8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    afec:	mov	r2, #0
    aff0:	str	r2, [r3, #8]
    aff4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aff8:	lsl	r3, r3, #2
    affc:	sub	r2, fp, #12
    b000:	add	r3, r2, r3
    b004:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b008:	mov	r2, #60	; 0x3c
    b00c:	str	r2, [r3, #12]
    b010:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b014:	add	r3, r3, #1
    b018:	str	r3, [fp, #-24]	; 0xffffffe8
    b01c:	mov	r0, #21
    b020:	bl	2c90 <new_stmt>
    b024:	mov	r2, r0
    b028:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b02c:	lsl	r3, r3, #2
    b030:	sub	r1, fp, #12
    b034:	add	r3, r1, r3
    b038:	str	r2, [r3, #-464]	; 0xfffffe30
    b03c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b040:	sub	r3, r3, #1
    b044:	lsl	r3, r3, #2
    b048:	sub	r2, fp, #12
    b04c:	add	r3, r2, r3
    b050:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b054:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b058:	lsl	r3, r3, #2
    b05c:	sub	r1, fp, #12
    b060:	add	r3, r1, r3
    b064:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b068:	str	r3, [r2, #8]
    b06c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b070:	lsl	r3, r3, #2
    b074:	sub	r2, fp, #12
    b078:	add	r3, r2, r3
    b07c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b080:	mov	r2, #0
    b084:	str	r2, [r3, #4]
    b088:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b08c:	lsl	r3, r3, #2
    b090:	sub	r2, fp, #12
    b094:	add	r3, r2, r3
    b098:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b09c:	mov	r2, #0
    b0a0:	str	r2, [r3, #8]
    b0a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0a8:	lsl	r3, r3, #2
    b0ac:	sub	r2, fp, #12
    b0b0:	add	r3, r2, r3
    b0b4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b0b8:	mov	r2, #43	; 0x2b
    b0bc:	str	r2, [r3, #12]
    b0c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0c4:	add	r3, r3, #1
    b0c8:	str	r3, [fp, #-24]	; 0xffffffe8
    b0cc:	mov	r0, #21
    b0d0:	bl	2c90 <new_stmt>
    b0d4:	mov	r2, r0
    b0d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0dc:	lsl	r3, r3, #2
    b0e0:	sub	r1, fp, #12
    b0e4:	add	r3, r1, r3
    b0e8:	str	r2, [r3, #-464]	; 0xfffffe30
    b0ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0f0:	sub	r3, r3, #1
    b0f4:	lsl	r3, r3, #2
    b0f8:	sub	r2, fp, #12
    b0fc:	add	r3, r2, r3
    b100:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b104:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b108:	lsl	r3, r3, #2
    b10c:	sub	r1, fp, #12
    b110:	add	r3, r1, r3
    b114:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b118:	str	r3, [r2, #8]
    b11c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b120:	lsl	r3, r3, #2
    b124:	sub	r2, fp, #12
    b128:	add	r3, r2, r3
    b12c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b130:	mov	r2, #0
    b134:	str	r2, [r3, #4]
    b138:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b13c:	lsl	r3, r3, #2
    b140:	sub	r2, fp, #12
    b144:	add	r3, r2, r3
    b148:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b14c:	mov	r2, #0
    b150:	str	r2, [r3, #8]
    b154:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b158:	lsl	r3, r3, #2
    b15c:	sub	r2, fp, #12
    b160:	add	r3, r2, r3
    b164:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b168:	mov	r2, #44	; 0x2c
    b16c:	str	r2, [r3, #12]
    b170:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b174:	str	r3, [fp, #-20]	; 0xffffffec
    b178:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b17c:	str	r3, [fp, #-56]	; 0xffffffc8
    b180:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b184:	add	r3, r3, #1
    b188:	str	r3, [fp, #-24]	; 0xffffffe8
    b18c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b190:	str	r3, [fp, #-60]	; 0xffffffc4
    b194:	mov	r0, #135	; 0x87
    b198:	bl	2c90 <new_stmt>
    b19c:	mov	r2, r0
    b1a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b1a4:	lsl	r3, r3, #2
    b1a8:	sub	r1, fp, #12
    b1ac:	add	r3, r1, r3
    b1b0:	str	r2, [r3, #-464]	; 0xfffffe30
    b1b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b1b8:	add	r3, r3, #1
    b1bc:	str	r3, [fp, #-24]	; 0xffffffe8
    b1c0:	mov	r0, #80	; 0x50
    b1c4:	bl	2c90 <new_stmt>
    b1c8:	mov	r2, r0
    b1cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b1d0:	lsl	r3, r3, #2
    b1d4:	sub	r1, fp, #12
    b1d8:	add	r3, r1, r3
    b1dc:	str	r2, [r3, #-464]	; 0xfffffe30
    b1e0:	ldr	r3, [pc, #912]	; b578 <gen_protochain+0xb38>
    b1e4:	add	r3, pc, r3
    b1e8:	ldr	r2, [r3]
    b1ec:	ldr	r3, [pc, #904]	; b57c <gen_protochain+0xb3c>
    b1f0:	add	r3, pc, r3
    b1f4:	ldr	r3, [r3]
    b1f8:	add	r2, r2, r3
    b1fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b200:	lsl	r3, r3, #2
    b204:	sub	r1, fp, #12
    b208:	add	r3, r1, r3
    b20c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b210:	str	r2, [r3, #12]
    b214:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b218:	add	r3, r3, #1
    b21c:	str	r3, [fp, #-24]	; 0xffffffe8
    b220:	mov	r0, #2
    b224:	bl	2c90 <new_stmt>
    b228:	mov	r2, r0
    b22c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b230:	lsl	r3, r3, #2
    b234:	sub	r1, fp, #12
    b238:	add	r3, r1, r3
    b23c:	str	r2, [r3, #-464]	; 0xfffffe30
    b240:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b244:	lsl	r3, r3, #2
    b248:	sub	r2, fp, #12
    b24c:	add	r3, r2, r3
    b250:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b254:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b258:	str	r2, [r3, #12]
    b25c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b260:	add	r3, r3, #1
    b264:	str	r3, [fp, #-24]	; 0xffffffe8
    b268:	mov	r0, #135	; 0x87
    b26c:	bl	2c90 <new_stmt>
    b270:	mov	r2, r0
    b274:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b278:	lsl	r3, r3, #2
    b27c:	sub	r1, fp, #12
    b280:	add	r3, r1, r3
    b284:	str	r2, [r3, #-464]	; 0xfffffe30
    b288:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b28c:	add	r3, r3, #1
    b290:	str	r3, [fp, #-24]	; 0xffffffe8
    b294:	mov	r0, #4
    b298:	bl	2c90 <new_stmt>
    b29c:	mov	r2, r0
    b2a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b2a4:	lsl	r3, r3, #2
    b2a8:	sub	r1, fp, #12
    b2ac:	add	r3, r1, r3
    b2b0:	str	r2, [r3, #-464]	; 0xfffffe30
    b2b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b2b8:	lsl	r3, r3, #2
    b2bc:	sub	r2, fp, #12
    b2c0:	add	r3, r2, r3
    b2c4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b2c8:	mov	r2, #1
    b2cc:	str	r2, [r3, #12]
    b2d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b2d4:	add	r3, r3, #1
    b2d8:	str	r3, [fp, #-24]	; 0xffffffe8
    b2dc:	mov	r0, #7
    b2e0:	bl	2c90 <new_stmt>
    b2e4:	mov	r2, r0
    b2e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b2ec:	lsl	r3, r3, #2
    b2f0:	sub	r1, fp, #12
    b2f4:	add	r3, r1, r3
    b2f8:	str	r2, [r3, #-464]	; 0xfffffe30
    b2fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b300:	add	r3, r3, #1
    b304:	str	r3, [fp, #-24]	; 0xffffffe8
    b308:	mov	r0, #80	; 0x50
    b30c:	bl	2c90 <new_stmt>
    b310:	mov	r2, r0
    b314:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b318:	lsl	r3, r3, #2
    b31c:	sub	r1, fp, #12
    b320:	add	r3, r1, r3
    b324:	str	r2, [r3, #-464]	; 0xfffffe30
    b328:	ldr	r3, [pc, #592]	; b580 <gen_protochain+0xb40>
    b32c:	add	r3, pc, r3
    b330:	ldr	r2, [r3]
    b334:	ldr	r3, [pc, #584]	; b584 <gen_protochain+0xb44>
    b338:	add	r3, pc, r3
    b33c:	ldr	r3, [r3]
    b340:	add	r2, r2, r3
    b344:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b348:	lsl	r3, r3, #2
    b34c:	sub	r1, fp, #12
    b350:	add	r3, r1, r3
    b354:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b358:	str	r2, [r3, #12]
    b35c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b360:	add	r3, r3, #1
    b364:	str	r3, [fp, #-24]	; 0xffffffe8
    b368:	mov	r0, #4
    b36c:	bl	2c90 <new_stmt>
    b370:	mov	r2, r0
    b374:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b378:	lsl	r3, r3, #2
    b37c:	sub	r1, fp, #12
    b380:	add	r3, r1, r3
    b384:	str	r2, [r3, #-464]	; 0xfffffe30
    b388:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b38c:	lsl	r3, r3, #2
    b390:	sub	r2, fp, #12
    b394:	add	r3, r2, r3
    b398:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b39c:	mov	r2, #1
    b3a0:	str	r2, [r3, #12]
    b3a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3a8:	add	r3, r3, #1
    b3ac:	str	r3, [fp, #-24]	; 0xffffffe8
    b3b0:	mov	r0, #36	; 0x24
    b3b4:	bl	2c90 <new_stmt>
    b3b8:	mov	r2, r0
    b3bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3c0:	lsl	r3, r3, #2
    b3c4:	sub	r1, fp, #12
    b3c8:	add	r3, r1, r3
    b3cc:	str	r2, [r3, #-464]	; 0xfffffe30
    b3d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3d4:	lsl	r3, r3, #2
    b3d8:	sub	r2, fp, #12
    b3dc:	add	r3, r2, r3
    b3e0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b3e4:	mov	r2, #8
    b3e8:	str	r2, [r3, #12]
    b3ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3f0:	add	r3, r3, #1
    b3f4:	str	r3, [fp, #-24]	; 0xffffffe8
    b3f8:	mov	r0, #7
    b3fc:	bl	2c90 <new_stmt>
    b400:	mov	r2, r0
    b404:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b408:	lsl	r3, r3, #2
    b40c:	sub	r1, fp, #12
    b410:	add	r3, r1, r3
    b414:	str	r2, [r3, #-464]	; 0xfffffe30
    b418:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b41c:	add	r3, r3, #1
    b420:	str	r3, [fp, #-24]	; 0xffffffe8
    b424:	mov	r0, #96	; 0x60
    b428:	bl	2c90 <new_stmt>
    b42c:	mov	r2, r0
    b430:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b434:	lsl	r3, r3, #2
    b438:	sub	r1, fp, #12
    b43c:	add	r3, r1, r3
    b440:	str	r2, [r3, #-464]	; 0xfffffe30
    b444:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b448:	lsl	r3, r3, #2
    b44c:	sub	r2, fp, #12
    b450:	add	r3, r2, r3
    b454:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b458:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b45c:	str	r2, [r3, #12]
    b460:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b464:	add	r3, r3, #1
    b468:	str	r3, [fp, #-24]	; 0xffffffe8
    b46c:	mov	r0, #5
    b470:	bl	2c90 <new_stmt>
    b474:	mov	r2, r0
    b478:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b47c:	lsl	r3, r3, #2
    b480:	sub	r1, fp, #12
    b484:	add	r3, r1, r3
    b488:	str	r2, [r3, #-464]	; 0xfffffe30
    b48c:	ldr	r2, [fp, #-48]	; 0xffffffd0
    b490:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b494:	sub	r2, r2, r3
    b498:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b49c:	lsl	r3, r3, #2
    b4a0:	sub	r1, fp, #12
    b4a4:	add	r3, r1, r3
    b4a8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b4ac:	sub	r2, r2, #1
    b4b0:	str	r2, [r3, #12]
    b4b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4b8:	sub	r3, r3, #1
    b4bc:	lsl	r3, r3, #2
    b4c0:	sub	r2, fp, #12
    b4c4:	add	r3, r2, r3
    b4c8:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b4cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4d0:	lsl	r3, r3, #2
    b4d4:	sub	r1, fp, #12
    b4d8:	add	r3, r1, r3
    b4dc:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b4e0:	str	r3, [r2, #8]
    b4e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4e8:	add	r3, r3, #1
    b4ec:	str	r3, [fp, #-24]	; 0xffffffe8
    b4f0:	ldr	r3, [fp, #-52]	; 0xffffffcc
    b4f4:	str	r3, [fp, #-28]	; 0xffffffe4
    b4f8:	b	b534 <gen_protochain+0xaf4>
    b4fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
    b500:	lsl	r3, r3, #2
    b504:	sub	r2, fp, #12
    b508:	add	r3, r2, r3
    b50c:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b510:	ldr	r3, [fp, #-60]	; 0xffffffc4
    b514:	lsl	r3, r3, #2
    b518:	sub	r1, fp, #12
    b51c:	add	r3, r1, r3
    b520:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b524:	str	r3, [r2, #4]
    b528:	ldr	r3, [fp, #-28]	; 0xffffffe4
    b52c:	add	r3, r3, #1
    b530:	str	r3, [fp, #-28]	; 0xffffffe4
    b534:	ldr	r2, [fp, #-28]	; 0xffffffe4
    b538:	ldr	r3, [fp, #-56]	; 0xffffffc8
    b53c:	cmp	r2, r3
    b540:	ble	b4fc <gen_protochain+0xabc>
    b544:	b	b60c <gen_protochain+0xbcc>
    b548:	.word	0x0002f594
    b54c:	.word	0x000127cc
    b550:	.word	0x0002fbd0
    b554:	.word	0x000127a0
    b558:	.word	0x0000010c
    b55c:	.word	0x0002faac
    b560:	.word	0x0002fae0
    b564:	.word	0x0002fa48
    b568:	.word	0x0002fa7c
    b56c:	.word	0x0002f9d8
    b570:	.word	0x0002fa0c
    b574:	.word	0x000125c8
    b578:	.word	0x0002f4c0
    b57c:	.word	0x0002f4f4
    b580:	.word	0x0002f378
    b584:	.word	0x0002f3ac
    b588:	.word	0x0002ef50
    b58c:	.word	0x0002ef84
    b590:	.word	0x0002edd8
    b594:	.word	0x0002ee0c
    b598:	mov	r0, #4
    b59c:	bl	2c90 <new_stmt>
    b5a0:	mov	r2, r0
    b5a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5a8:	lsl	r3, r3, #2
    b5ac:	sub	r1, fp, #12
    b5b0:	add	r3, r1, r3
    b5b4:	str	r2, [r3, #-464]	; 0xfffffe30
    b5b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5bc:	lsl	r3, r3, #2
    b5c0:	sub	r2, fp, #12
    b5c4:	add	r3, r2, r3
    b5c8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b5cc:	mov	r2, #0
    b5d0:	str	r2, [r3, #12]
    b5d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    b5d8:	lsl	r3, r3, #2
    b5dc:	sub	r2, fp, #12
    b5e0:	add	r3, r2, r3
    b5e4:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b5e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5ec:	lsl	r3, r3, #2
    b5f0:	sub	r1, fp, #12
    b5f4:	add	r3, r1, r3
    b5f8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b5fc:	str	r3, [r2, #8]
    b600:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b604:	add	r3, r3, #1
    b608:	str	r3, [fp, #-24]	; 0xffffffe8
    b60c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b610:	str	r3, [fp, #-64]	; 0xffffffc0
    b614:	mov	r0, #21
    b618:	bl	2c90 <new_stmt>
    b61c:	mov	r2, r0
    b620:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b624:	lsl	r3, r3, #2
    b628:	sub	r1, fp, #12
    b62c:	add	r3, r1, r3
    b630:	str	r2, [r3, #-464]	; 0xfffffe30
    b634:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b638:	lsl	r3, r3, #2
    b63c:	sub	r2, fp, #12
    b640:	add	r3, r2, r3
    b644:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b648:	mov	r2, #0
    b64c:	str	r2, [r3, #4]
    b650:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b654:	lsl	r3, r3, #2
    b658:	sub	r2, fp, #12
    b65c:	add	r3, r2, r3
    b660:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b664:	mov	r2, #0
    b668:	str	r2, [r3, #8]
    b66c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b670:	lsl	r3, r3, #2
    b674:	sub	r2, fp, #12
    b678:	add	r3, r2, r3
    b67c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b680:	mov	r2, #51	; 0x33
    b684:	str	r2, [r3, #12]
    b688:	ldr	r3, [fp, #-20]	; 0xffffffec
    b68c:	cmp	r3, #0
    b690:	beq	b6c0 <gen_protochain+0xc80>
    b694:	ldr	r3, [fp, #-20]	; 0xffffffec
    b698:	lsl	r3, r3, #2
    b69c:	sub	r2, fp, #12
    b6a0:	add	r3, r2, r3
    b6a4:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b6a8:	ldr	r3, [fp, #-64]	; 0xffffffc0
    b6ac:	lsl	r3, r3, #2
    b6b0:	sub	r1, fp, #12
    b6b4:	add	r3, r1, r3
    b6b8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b6bc:	str	r3, [r2, #8]
    b6c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b6c4:	str	r3, [fp, #-40]	; 0xffffffd8
    b6c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b6cc:	add	r3, r3, #1
    b6d0:	str	r3, [fp, #-24]	; 0xffffffe8
    b6d4:	mov	r0, #135	; 0x87
    b6d8:	bl	2c90 <new_stmt>
    b6dc:	mov	r2, r0
    b6e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b6e4:	lsl	r3, r3, #2
    b6e8:	sub	r1, fp, #12
    b6ec:	add	r3, r1, r3
    b6f0:	str	r2, [r3, #-464]	; 0xfffffe30
    b6f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b6f8:	sub	r3, r3, #1
    b6fc:	lsl	r3, r3, #2
    b700:	sub	r2, fp, #12
    b704:	add	r3, r2, r3
    b708:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b70c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b710:	lsl	r3, r3, #2
    b714:	sub	r1, fp, #12
    b718:	add	r3, r1, r3
    b71c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b720:	str	r3, [r2, #4]
    b724:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b728:	add	r3, r3, #1
    b72c:	str	r3, [fp, #-24]	; 0xffffffe8
    b730:	mov	r0, #80	; 0x50
    b734:	bl	2c90 <new_stmt>
    b738:	mov	r2, r0
    b73c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b740:	lsl	r3, r3, #2
    b744:	sub	r1, fp, #12
    b748:	add	r3, r1, r3
    b74c:	str	r2, [r3, #-464]	; 0xfffffe30
    b750:	ldr	r3, [pc, #-464]	; b588 <gen_protochain+0xb48>
    b754:	add	r3, pc, r3
    b758:	ldr	r2, [r3]
    b75c:	ldr	r3, [pc, #-472]	; b58c <gen_protochain+0xb4c>
    b760:	add	r3, pc, r3
    b764:	ldr	r3, [r3]
    b768:	add	r2, r2, r3
    b76c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b770:	lsl	r3, r3, #2
    b774:	sub	r1, fp, #12
    b778:	add	r3, r1, r3
    b77c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b780:	str	r2, [r3, #12]
    b784:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b788:	add	r3, r3, #1
    b78c:	str	r3, [fp, #-24]	; 0xffffffe8
    b790:	mov	r0, #2
    b794:	bl	2c90 <new_stmt>
    b798:	mov	r2, r0
    b79c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7a0:	lsl	r3, r3, #2
    b7a4:	sub	r1, fp, #12
    b7a8:	add	r3, r1, r3
    b7ac:	str	r2, [r3, #-464]	; 0xfffffe30
    b7b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7b4:	lsl	r3, r3, #2
    b7b8:	sub	r2, fp, #12
    b7bc:	add	r3, r2, r3
    b7c0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b7c4:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b7c8:	str	r2, [r3, #12]
    b7cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7d0:	add	r3, r3, #1
    b7d4:	str	r3, [fp, #-24]	; 0xffffffe8
    b7d8:	mov	r0, #135	; 0x87
    b7dc:	bl	2c90 <new_stmt>
    b7e0:	mov	r2, r0
    b7e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7e8:	lsl	r3, r3, #2
    b7ec:	sub	r1, fp, #12
    b7f0:	add	r3, r1, r3
    b7f4:	str	r2, [r3, #-464]	; 0xfffffe30
    b7f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7fc:	sub	r3, r3, #1
    b800:	lsl	r3, r3, #2
    b804:	sub	r2, fp, #12
    b808:	add	r3, r2, r3
    b80c:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b810:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b814:	lsl	r3, r3, #2
    b818:	sub	r1, fp, #12
    b81c:	add	r3, r1, r3
    b820:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b824:	str	r3, [r2, #4]
    b828:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b82c:	add	r3, r3, #1
    b830:	str	r3, [fp, #-24]	; 0xffffffe8
    b834:	mov	r0, #4
    b838:	bl	2c90 <new_stmt>
    b83c:	mov	r2, r0
    b840:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b844:	lsl	r3, r3, #2
    b848:	sub	r1, fp, #12
    b84c:	add	r3, r1, r3
    b850:	str	r2, [r3, #-464]	; 0xfffffe30
    b854:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b858:	lsl	r3, r3, #2
    b85c:	sub	r2, fp, #12
    b860:	add	r3, r2, r3
    b864:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b868:	mov	r2, #1
    b86c:	str	r2, [r3, #12]
    b870:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b874:	add	r3, r3, #1
    b878:	str	r3, [fp, #-24]	; 0xffffffe8
    b87c:	mov	r0, #7
    b880:	bl	2c90 <new_stmt>
    b884:	mov	r2, r0
    b888:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b88c:	lsl	r3, r3, #2
    b890:	sub	r1, fp, #12
    b894:	add	r3, r1, r3
    b898:	str	r2, [r3, #-464]	; 0xfffffe30
    b89c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b8a0:	add	r3, r3, #1
    b8a4:	str	r3, [fp, #-24]	; 0xffffffe8
    b8a8:	mov	r0, #80	; 0x50
    b8ac:	bl	2c90 <new_stmt>
    b8b0:	mov	r2, r0
    b8b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b8b8:	lsl	r3, r3, #2
    b8bc:	sub	r1, fp, #12
    b8c0:	add	r3, r1, r3
    b8c4:	str	r2, [r3, #-464]	; 0xfffffe30
    b8c8:	ldr	r3, [pc, #-832]	; b590 <gen_protochain+0xb50>
    b8cc:	add	r3, pc, r3
    b8d0:	ldr	r2, [r3]
    b8d4:	ldr	r3, [pc, #-840]	; b594 <gen_protochain+0xb54>
    b8d8:	add	r3, pc, r3
    b8dc:	ldr	r3, [r3]
    b8e0:	add	r2, r2, r3
    b8e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b8e8:	lsl	r3, r3, #2
    b8ec:	sub	r1, fp, #12
    b8f0:	add	r3, r1, r3
    b8f4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b8f8:	str	r2, [r3, #12]
    b8fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b900:	add	r3, r3, #1
    b904:	str	r3, [fp, #-24]	; 0xffffffe8
    b908:	mov	r0, #4
    b90c:	bl	2c90 <new_stmt>
    b910:	mov	r2, r0
    b914:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b918:	lsl	r3, r3, #2
    b91c:	sub	r1, fp, #12
    b920:	add	r3, r1, r3
    b924:	str	r2, [r3, #-464]	; 0xfffffe30
    b928:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b92c:	lsl	r3, r3, #2
    b930:	sub	r2, fp, #12
    b934:	add	r3, r2, r3
    b938:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b93c:	mov	r2, #2
    b940:	str	r2, [r3, #12]
    b944:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b948:	add	r3, r3, #1
    b94c:	str	r3, [fp, #-24]	; 0xffffffe8
    b950:	mov	r0, #36	; 0x24
    b954:	bl	2c90 <new_stmt>
    b958:	mov	r2, r0
    b95c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b960:	lsl	r3, r3, #2
    b964:	sub	r1, fp, #12
    b968:	add	r3, r1, r3
    b96c:	str	r2, [r3, #-464]	; 0xfffffe30
    b970:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b974:	lsl	r3, r3, #2
    b978:	sub	r2, fp, #12
    b97c:	add	r3, r2, r3
    b980:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b984:	mov	r2, #4
    b988:	str	r2, [r3, #12]
    b98c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b990:	add	r3, r3, #1
    b994:	str	r3, [fp, #-24]	; 0xffffffe8
    b998:	mov	r0, #7
    b99c:	bl	2c90 <new_stmt>
    b9a0:	mov	r2, r0
    b9a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b9a8:	lsl	r3, r3, #2
    b9ac:	sub	r1, fp, #12
    b9b0:	add	r3, r1, r3
    b9b4:	str	r2, [r3, #-464]	; 0xfffffe30
    b9b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b9bc:	add	r3, r3, #1
    b9c0:	str	r3, [fp, #-24]	; 0xffffffe8
    b9c4:	mov	r0, #96	; 0x60
    b9c8:	bl	2c90 <new_stmt>
    b9cc:	mov	r2, r0
    b9d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b9d4:	lsl	r3, r3, #2
    b9d8:	sub	r1, fp, #12
    b9dc:	add	r3, r1, r3
    b9e0:	str	r2, [r3, #-464]	; 0xfffffe30
    b9e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b9e8:	lsl	r3, r3, #2
    b9ec:	sub	r2, fp, #12
    b9f0:	add	r3, r2, r3
    b9f4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b9f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b9fc:	str	r2, [r3, #12]
    ba00:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba04:	add	r3, r3, #1
    ba08:	str	r3, [fp, #-24]	; 0xffffffe8
    ba0c:	mov	r0, #5
    ba10:	bl	2c90 <new_stmt>
    ba14:	mov	r2, r0
    ba18:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba1c:	lsl	r3, r3, #2
    ba20:	sub	r1, fp, #12
    ba24:	add	r3, r1, r3
    ba28:	str	r2, [r3, #-464]	; 0xfffffe30
    ba2c:	ldr	r2, [fp, #-48]	; 0xffffffd0
    ba30:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba34:	sub	r2, r2, r3
    ba38:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba3c:	lsl	r3, r3, #2
    ba40:	sub	r1, fp, #12
    ba44:	add	r3, r1, r3
    ba48:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ba4c:	sub	r2, r2, #1
    ba50:	str	r2, [r3, #12]
    ba54:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba58:	add	r3, r3, #1
    ba5c:	str	r3, [fp, #-24]	; 0xffffffe8
    ba60:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba64:	str	r3, [fp, #-68]	; 0xffffffbc
    ba68:	mov	r0, #4
    ba6c:	bl	2c90 <new_stmt>
    ba70:	mov	r2, r0
    ba74:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba78:	lsl	r3, r3, #2
    ba7c:	sub	r1, fp, #12
    ba80:	add	r3, r1, r3
    ba84:	str	r2, [r3, #-464]	; 0xfffffe30
    ba88:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ba8c:	lsl	r3, r3, #2
    ba90:	sub	r2, fp, #12
    ba94:	add	r3, r2, r3
    ba98:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ba9c:	mov	r2, #0
    baa0:	str	r2, [r3, #12]
    baa4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    baa8:	lsl	r3, r3, #2
    baac:	sub	r2, fp, #12
    bab0:	add	r3, r2, r3
    bab4:	ldr	r2, [r3, #-464]	; 0xfffffe30
    bab8:	ldr	r3, [fp, #-68]	; 0xffffffbc
    babc:	lsl	r3, r3, #2
    bac0:	sub	r1, fp, #12
    bac4:	add	r3, r1, r3
    bac8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    bacc:	str	r3, [r2, #4]
    bad0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    bad4:	lsl	r3, r3, #2
    bad8:	sub	r2, fp, #12
    badc:	add	r3, r2, r3
    bae0:	ldr	r2, [r3, #-464]	; 0xfffffe30
    bae4:	ldr	r3, [fp, #-68]	; 0xffffffbc
    bae8:	lsl	r3, r3, #2
    baec:	sub	r1, fp, #12
    baf0:	add	r3, r1, r3
    baf4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    baf8:	str	r3, [r2, #8]
    bafc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    bb00:	lsl	r3, r3, #2
    bb04:	sub	r2, fp, #12
    bb08:	add	r3, r2, r3
    bb0c:	ldr	r2, [r3, #-464]	; 0xfffffe30
    bb10:	ldr	r3, [fp, #-68]	; 0xffffffbc
    bb14:	lsl	r3, r3, #2
    bb18:	sub	r1, fp, #12
    bb1c:	add	r3, r1, r3
    bb20:	ldr	r3, [r3, #-464]	; 0xfffffe30
    bb24:	str	r3, [r2, #4]
    bb28:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bb2c:	add	r3, r3, #1
    bb30:	str	r3, [fp, #-24]	; 0xffffffe8
    bb34:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bb38:	str	r3, [fp, #-72]	; 0xffffffb8
    bb3c:	mov	r3, #0
    bb40:	str	r3, [fp, #-24]	; 0xffffffe8
    bb44:	b	bb84 <gen_protochain+0x1144>
    bb48:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bb4c:	add	r1, r3, #1
    bb50:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bb54:	lsl	r3, r3, #2
    bb58:	sub	r2, fp, #12
    bb5c:	add	r3, r2, r3
    bb60:	ldr	r2, [r3, #-464]	; 0xfffffe30
    bb64:	lsl	r3, r1, #2
    bb68:	sub	r1, fp, #12
    bb6c:	add	r3, r1, r3
    bb70:	ldr	r3, [r3, #-464]	; 0xfffffe30
    bb74:	str	r3, [r2, #16]
    bb78:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bb7c:	add	r3, r3, #1
    bb80:	str	r3, [fp, #-24]	; 0xffffffe8
    bb84:	ldr	r3, [fp, #-72]	; 0xffffffb8
    bb88:	sub	r3, r3, #1
    bb8c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    bb90:	cmp	r2, r3
    bb94:	blt	bb48 <gen_protochain+0x1108>
    bb98:	ldr	r3, [fp, #-72]	; 0xffffffb8
    bb9c:	sub	r3, r3, #1
    bba0:	lsl	r3, r3, #2
    bba4:	sub	r2, fp, #12
    bba8:	add	r3, r2, r3
    bbac:	ldr	r3, [r3, #-464]	; 0xfffffe30
    bbb0:	mov	r2, #0
    bbb4:	str	r2, [r3, #16]
    bbb8:	mov	r0, #21
    bbbc:	bl	2c40 <new_block>
    bbc0:	str	r0, [fp, #-76]	; 0xffffffb4
    bbc4:	ldr	r2, [fp, #-472]	; 0xfffffe28
    bbc8:	ldr	r3, [fp, #-76]	; 0xffffffb4
    bbcc:	str	r2, [r3, #4]
    bbd0:	ldr	r3, [fp, #-76]	; 0xffffffb4
    bbd4:	ldr	r2, [fp, #-480]	; 0xfffffe20
    bbd8:	str	r2, [r3, #20]
    bbdc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    bbe0:	bl	e1e0 <free_reg>
    bbe4:	ldr	r1, [fp, #-76]	; 0xffffffb4
    bbe8:	ldr	r0, [fp, #-16]
    bbec:	bl	3248 <sf_gen_and>
    bbf0:	ldr	r3, [fp, #-76]	; 0xffffffb4
    bbf4:	mov	r0, r3
    bbf8:	sub	sp, fp, #8
    bbfc:	ldr	r4, [sp]
    bc00:	ldr	fp, [sp, #4]
    bc04:	add	sp, sp, #8
    bc08:	pop	{pc}		; (ldr pc, [sp], #4)

0000bc0c <gen_check_802_11_data_frame>:
    bc0c:	str	fp, [sp, #-8]!
    bc10:	str	lr, [sp, #4]
    bc14:	add	fp, sp, #4
    bc18:	sub	sp, sp, #16
    bc1c:	mov	r2, #16
    bc20:	mov	r1, #0
    bc24:	mov	r0, #1
    bc28:	bl	54fc <gen_load_a>
    bc2c:	str	r0, [fp, #-8]
    bc30:	mov	r0, #69	; 0x45
    bc34:	bl	2c40 <new_block>
    bc38:	str	r0, [fp, #-12]
    bc3c:	ldr	r3, [fp, #-12]
    bc40:	mov	r2, #8
    bc44:	str	r2, [r3, #20]
    bc48:	ldr	r3, [fp, #-12]
    bc4c:	ldr	r2, [fp, #-8]
    bc50:	str	r2, [r3, #4]
    bc54:	mov	r2, #16
    bc58:	mov	r1, #0
    bc5c:	mov	r0, #1
    bc60:	bl	54fc <gen_load_a>
    bc64:	str	r0, [fp, #-8]
    bc68:	mov	r0, #69	; 0x45
    bc6c:	bl	2c40 <new_block>
    bc70:	str	r0, [fp, #-16]
    bc74:	ldr	r3, [fp, #-16]
    bc78:	mov	r2, #4
    bc7c:	str	r2, [r3, #20]
    bc80:	ldr	r3, [fp, #-16]
    bc84:	ldr	r2, [fp, #-8]
    bc88:	str	r2, [r3, #4]
    bc8c:	ldr	r0, [fp, #-16]
    bc90:	bl	33b4 <sf_gen_not>
    bc94:	ldr	r1, [fp, #-12]
    bc98:	ldr	r0, [fp, #-16]
    bc9c:	bl	3248 <sf_gen_and>
    bca0:	ldr	r3, [fp, #-12]
    bca4:	mov	r0, r3
    bca8:	sub	sp, fp, #4
    bcac:	ldr	fp, [sp]
    bcb0:	add	sp, sp, #4
    bcb4:	pop	{pc}		; (ldr pc, [sp], #4)

0000bcb8 <gen_proto>:
    bcb8:	str	fp, [sp, #-8]!
    bcbc:	str	lr, [sp, #4]
    bcc0:	add	fp, sp, #4
    bcc4:	sub	sp, sp, #24
    bcc8:	str	r0, [fp, #-16]
    bccc:	str	r1, [fp, #-20]	; 0xffffffec
    bcd0:	str	r2, [fp, #-24]	; 0xffffffe8
    bcd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bcd8:	cmp	r3, #0
    bcdc:	beq	bcf0 <gen_proto+0x38>
    bce0:	ldr	r3, [pc, #1004]	; c0d4 <gen_proto+0x41c>
    bce4:	add	r3, pc, r3
    bce8:	mov	r0, r3
    bcec:	bl	2904 <sf_bpf_error>
    bcf0:	ldr	r3, [fp, #-20]	; 0xffffffec
    bcf4:	cmp	r3, #40	; 0x28
    bcf8:	addls	pc, pc, r3, lsl #2
    bcfc:	b	c0bc <gen_proto+0x404>
    bd00:	b	bda4 <gen_proto+0xec>
    bd04:	b	bf84 <gen_proto+0x2cc>
    bd08:	b	bde0 <gen_proto+0x128>
    bd0c:	b	bf04 <gen_proto+0x24c>
    bd10:	b	bf14 <gen_proto+0x25c>
    bd14:	b	bfb4 <gen_proto+0x2fc>
    bd18:	b	bfa4 <gen_proto+0x2ec>
    bd1c:	b	bf94 <gen_proto+0x2dc>
    bd20:	b	bfc4 <gen_proto+0x30c>
    bd24:	b	bfd4 <gen_proto+0x31c>
    bd28:	b	bfe4 <gen_proto+0x32c>
    bd2c:	b	bf24 <gen_proto+0x26c>
    bd30:	b	bf34 <gen_proto+0x27c>
    bd34:	b	bf54 <gen_proto+0x29c>
    bd38:	b	bf44 <gen_proto+0x28c>
    bd3c:	b	bf64 <gen_proto+0x2ac>
    bd40:	b	bf74 <gen_proto+0x2bc>
    bd44:	b	c014 <gen_proto+0x35c>
    bd48:	b	c04c <gen_proto+0x394>
    bd4c:	b	c05c <gen_proto+0x3a4>
    bd50:	b	c06c <gen_proto+0x3b4>
    bd54:	b	bff4 <gen_proto+0x33c>
    bd58:	b	c004 <gen_proto+0x34c>
    bd5c:	b	c0bc <gen_proto+0x404>
    bd60:	b	be18 <gen_proto+0x160>
    bd64:	b	c0bc <gen_proto+0x404>
    bd68:	b	bec4 <gen_proto+0x20c>
    bd6c:	b	c0bc <gen_proto+0x404>
    bd70:	b	c07c <gen_proto+0x3c4>
    bd74:	b	c08c <gen_proto+0x3d4>
    bd78:	b	c09c <gen_proto+0x3e4>
    bd7c:	b	c0bc <gen_proto+0x404>
    bd80:	b	c0bc <gen_proto+0x404>
    bd84:	b	c0bc <gen_proto+0x404>
    bd88:	b	c0bc <gen_proto+0x404>
    bd8c:	b	c0bc <gen_proto+0x404>
    bd90:	b	c0bc <gen_proto+0x404>
    bd94:	b	c0bc <gen_proto+0x404>
    bd98:	b	c0bc <gen_proto+0x404>
    bd9c:	b	c0bc <gen_proto+0x404>
    bda0:	b	c0ac <gen_proto+0x3f4>
    bda4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    bda8:	mov	r1, #2
    bdac:	ldr	r0, [fp, #-16]
    bdb0:	bl	bcb8 <gen_proto>
    bdb4:	str	r0, [fp, #-8]
    bdb8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    bdbc:	mov	r1, #17
    bdc0:	ldr	r0, [fp, #-16]
    bdc4:	bl	bcb8 <gen_proto>
    bdc8:	str	r0, [fp, #-12]
    bdcc:	ldr	r1, [fp, #-12]
    bdd0:	ldr	r0, [fp, #-8]
    bdd4:	bl	3310 <sf_gen_or>
    bdd8:	ldr	r3, [fp, #-12]
    bddc:	b	c0c0 <gen_proto+0x408>
    bde0:	mov	r0, #2048	; 0x800
    bde4:	bl	6dcc <gen_linktype>
    bde8:	str	r0, [fp, #-8]
    bdec:	ldr	r3, [fp, #-16]
    bdf0:	mov	r2, #16
    bdf4:	mov	r1, #9
    bdf8:	mov	r0, #3
    bdfc:	bl	33f8 <gen_cmp>
    be00:	str	r0, [fp, #-12]
    be04:	ldr	r1, [fp, #-12]
    be08:	ldr	r0, [fp, #-8]
    be0c:	bl	3248 <sf_gen_and>
    be10:	ldr	r3, [fp, #-12]
    be14:	b	c0c0 <gen_proto+0x408>
    be18:	ldr	r3, [pc, #696]	; c0d8 <gen_proto+0x420>
    be1c:	add	r3, pc, r3
    be20:	ldr	r3, [r3]
    be24:	cmp	r3, #104	; 0x68
    be28:	beq	be54 <gen_proto+0x19c>
    be2c:	cmp	r3, #107	; 0x6b
    be30:	bne	be8c <gen_proto+0x1d4>
    be34:	ldr	r3, [fp, #-16]
    be38:	orr	r3, r3, #768	; 0x300
    be3c:	mov	r2, #8
    be40:	mov	r1, #2
    be44:	mov	r0, #1
    be48:	bl	33f8 <gen_cmp>
    be4c:	mov	r3, r0
    be50:	b	c0c0 <gen_proto+0x408>
    be54:	movw	r0, #65278	; 0xfefe
    be58:	bl	6dcc <gen_linktype>
    be5c:	str	r0, [fp, #-8]
    be60:	ldr	r3, [fp, #-16]
    be64:	mov	r2, #16
    be68:	mov	r1, #1
    be6c:	mov	r0, #4
    be70:	bl	33f8 <gen_cmp>
    be74:	str	r0, [fp, #-12]
    be78:	ldr	r1, [fp, #-12]
    be7c:	ldr	r0, [fp, #-8]
    be80:	bl	3248 <sf_gen_and>
    be84:	ldr	r3, [fp, #-12]
    be88:	b	c0c0 <gen_proto+0x408>
    be8c:	mov	r0, #254	; 0xfe
    be90:	bl	6dcc <gen_linktype>
    be94:	str	r0, [fp, #-8]
    be98:	ldr	r3, [fp, #-16]
    be9c:	mov	r2, #16
    bea0:	mov	r1, #0
    bea4:	mov	r0, #4
    bea8:	bl	33f8 <gen_cmp>
    beac:	str	r0, [fp, #-12]
    beb0:	ldr	r1, [fp, #-12]
    beb4:	ldr	r0, [fp, #-8]
    beb8:	bl	3248 <sf_gen_and>
    bebc:	ldr	r3, [fp, #-12]
    bec0:	b	c0c0 <gen_proto+0x408>
    bec4:	mov	r2, #0
    bec8:	mov	r1, #24
    becc:	mov	r0, #131	; 0x83
    bed0:	bl	bcb8 <gen_proto>
    bed4:	str	r0, [fp, #-8]
    bed8:	ldr	r3, [fp, #-16]
    bedc:	mov	r2, #16
    bee0:	mov	r1, #4
    bee4:	mov	r0, #4
    bee8:	bl	33f8 <gen_cmp>
    beec:	str	r0, [fp, #-12]
    bef0:	ldr	r1, [fp, #-12]
    bef4:	ldr	r0, [fp, #-8]
    bef8:	bl	3248 <sf_gen_and>
    befc:	ldr	r3, [fp, #-12]
    bf00:	b	c0c0 <gen_proto+0x408>
    bf04:	ldr	r3, [pc, #464]	; c0dc <gen_proto+0x424>
    bf08:	add	r3, pc, r3
    bf0c:	mov	r0, r3
    bf10:	bl	2904 <sf_bpf_error>
    bf14:	ldr	r3, [pc, #452]	; c0e0 <gen_proto+0x428>
    bf18:	add	r3, pc, r3
    bf1c:	mov	r0, r3
    bf20:	bl	2904 <sf_bpf_error>
    bf24:	ldr	r3, [pc, #440]	; c0e4 <gen_proto+0x42c>
    bf28:	add	r3, pc, r3
    bf2c:	mov	r0, r3
    bf30:	bl	2904 <sf_bpf_error>
    bf34:	ldr	r3, [pc, #428]	; c0e8 <gen_proto+0x430>
    bf38:	add	r3, pc, r3
    bf3c:	mov	r0, r3
    bf40:	bl	2904 <sf_bpf_error>
    bf44:	ldr	r3, [pc, #416]	; c0ec <gen_proto+0x434>
    bf48:	add	r3, pc, r3
    bf4c:	mov	r0, r3
    bf50:	bl	2904 <sf_bpf_error>
    bf54:	ldr	r3, [pc, #404]	; c0f0 <gen_proto+0x438>
    bf58:	add	r3, pc, r3
    bf5c:	mov	r0, r3
    bf60:	bl	2904 <sf_bpf_error>
    bf64:	ldr	r3, [pc, #392]	; c0f4 <gen_proto+0x43c>
    bf68:	add	r3, pc, r3
    bf6c:	mov	r0, r3
    bf70:	bl	2904 <sf_bpf_error>
    bf74:	ldr	r3, [pc, #380]	; c0f8 <gen_proto+0x440>
    bf78:	add	r3, pc, r3
    bf7c:	mov	r0, r3
    bf80:	bl	2904 <sf_bpf_error>
    bf84:	ldr	r0, [fp, #-16]
    bf88:	bl	6dcc <gen_linktype>
    bf8c:	mov	r3, r0
    bf90:	b	c0c0 <gen_proto+0x408>
    bf94:	ldr	r3, [pc, #352]	; c0fc <gen_proto+0x444>
    bf98:	add	r3, pc, r3
    bf9c:	mov	r0, r3
    bfa0:	bl	2904 <sf_bpf_error>
    bfa4:	ldr	r3, [pc, #340]	; c100 <gen_proto+0x448>
    bfa8:	add	r3, pc, r3
    bfac:	mov	r0, r3
    bfb0:	bl	2904 <sf_bpf_error>
    bfb4:	ldr	r3, [pc, #328]	; c104 <gen_proto+0x44c>
    bfb8:	add	r3, pc, r3
    bfbc:	mov	r0, r3
    bfc0:	bl	2904 <sf_bpf_error>
    bfc4:	ldr	r3, [pc, #316]	; c108 <gen_proto+0x450>
    bfc8:	add	r3, pc, r3
    bfcc:	mov	r0, r3
    bfd0:	bl	2904 <sf_bpf_error>
    bfd4:	ldr	r3, [pc, #304]	; c10c <gen_proto+0x454>
    bfd8:	add	r3, pc, r3
    bfdc:	mov	r0, r3
    bfe0:	bl	2904 <sf_bpf_error>
    bfe4:	ldr	r3, [pc, #292]	; c110 <gen_proto+0x458>
    bfe8:	add	r3, pc, r3
    bfec:	mov	r0, r3
    bff0:	bl	2904 <sf_bpf_error>
    bff4:	ldr	r3, [pc, #280]	; c114 <gen_proto+0x45c>
    bff8:	add	r3, pc, r3
    bffc:	mov	r0, r3
    c000:	bl	2904 <sf_bpf_error>
    c004:	ldr	r3, [pc, #268]	; c118 <gen_proto+0x460>
    c008:	add	r3, pc, r3
    c00c:	mov	r0, r3
    c010:	bl	2904 <sf_bpf_error>
    c014:	movw	r0, #34525	; 0x86dd
    c018:	bl	6dcc <gen_linktype>
    c01c:	str	r0, [fp, #-8]
    c020:	ldr	r3, [fp, #-16]
    c024:	mov	r2, #16
    c028:	mov	r1, #6
    c02c:	mov	r0, #3
    c030:	bl	33f8 <gen_cmp>
    c034:	str	r0, [fp, #-12]
    c038:	ldr	r1, [fp, #-12]
    c03c:	ldr	r0, [fp, #-8]
    c040:	bl	3248 <sf_gen_and>
    c044:	ldr	r3, [fp, #-12]
    c048:	b	c0c0 <gen_proto+0x408>
    c04c:	ldr	r3, [pc, #200]	; c11c <gen_proto+0x464>
    c050:	add	r3, pc, r3
    c054:	mov	r0, r3
    c058:	bl	2904 <sf_bpf_error>
    c05c:	ldr	r3, [pc, #188]	; c120 <gen_proto+0x468>
    c060:	add	r3, pc, r3
    c064:	mov	r0, r3
    c068:	bl	2904 <sf_bpf_error>
    c06c:	ldr	r3, [pc, #176]	; c124 <gen_proto+0x46c>
    c070:	add	r3, pc, r3
    c074:	mov	r0, r3
    c078:	bl	2904 <sf_bpf_error>
    c07c:	ldr	r3, [pc, #164]	; c128 <gen_proto+0x470>
    c080:	add	r3, pc, r3
    c084:	mov	r0, r3
    c088:	bl	2904 <sf_bpf_error>
    c08c:	ldr	r3, [pc, #152]	; c12c <gen_proto+0x474>
    c090:	add	r3, pc, r3
    c094:	mov	r0, r3
    c098:	bl	2904 <sf_bpf_error>
    c09c:	ldr	r3, [pc, #140]	; c130 <gen_proto+0x478>
    c0a0:	add	r3, pc, r3
    c0a4:	mov	r0, r3
    c0a8:	bl	2904 <sf_bpf_error>
    c0ac:	ldr	r3, [pc, #128]	; c134 <gen_proto+0x47c>
    c0b0:	add	r3, pc, r3
    c0b4:	mov	r0, r3
    c0b8:	bl	2904 <sf_bpf_error>
    c0bc:	bl	f68 <abort@plt>
    c0c0:	mov	r0, r3
    c0c4:	sub	sp, fp, #4
    c0c8:	ldr	fp, [sp]
    c0cc:	add	sp, sp, #4
    c0d0:	pop	{pc}		; (ldr pc, [sp], #4)
    c0d4:	.word	0x00011664
    c0d8:	.word	0x0002e8d0
    c0dc:	.word	0x00011460
    c0e0:	.word	0x0001147c
    c0e4:	.word	0x00011498
    c0e8:	.word	0x000114b0
    c0ec:	.word	0x000114c8
    c0f0:	.word	0x000114e4
    c0f4:	.word	0x00011500
    c0f8:	.word	0x0001151c
    c0fc:	.word	0x00011528
    c100:	.word	0x00011530
    c104:	.word	0x00011538
    c108:	.word	0x00011540
    c10c:	.word	0x00011548
    c110:	.word	0x00011550
    c114:	.word	0x00011558
    c118:	.word	0x00011560
    c11c:	.word	0x00011530
    c120:	.word	0x00011538
    c124:	.word	0x00011528
    c128:	.word	0x0001152c
    c12c:	.word	0x00011534
    c130:	.word	0x0001153c
    c134:	.word	0x00011548

0000c138 <sf_gen_scode>:
    c138:	str	r4, [sp, #-12]!
    c13c:	str	fp, [sp, #4]
    c140:	str	lr, [sp, #8]
    c144:	add	fp, sp, #8
    c148:	sub	sp, sp, #108	; 0x6c
    c14c:	mov	r4, r0
    c150:	str	r1, [fp, #-104]	; 0xffffff98
    c154:	ldrb	r3, [fp, #-103]	; 0xffffff99
    c158:	str	r3, [fp, #-44]	; 0xffffffd4
    c15c:	ldrb	r3, [fp, #-102]	; 0xffffff9a
    c160:	str	r3, [fp, #-48]	; 0xffffffd0
    c164:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c168:	cmp	r3, #4
    c16c:	beq	caa0 <sf_gen_scode+0x968>
    c170:	cmp	r3, #4
    c174:	bgt	c194 <sf_gen_scode+0x5c>
    c178:	cmp	r3, #2
    c17c:	beq	c1b8 <sf_gen_scode+0x80>
    c180:	cmp	r3, #2
    c184:	bgt	c738 <sf_gen_scode+0x600>
    c188:	cmp	r3, #0
    c18c:	blt	cb54 <sf_gen_scode+0xa1c>
    c190:	b	c248 <sf_gen_scode+0x110>
    c194:	cmp	r3, #6
    c198:	beq	cb00 <sf_gen_scode+0x9c8>
    c19c:	cmp	r3, #6
    c1a0:	blt	cab0 <sf_gen_scode+0x978>
    c1a4:	cmp	r3, #7
    c1a8:	beq	c8ec <sf_gen_scode+0x7b4>
    c1ac:	cmp	r3, #255	; 0xff
    c1b0:	beq	cb50 <sf_gen_scode+0xa18>
    c1b4:	b	cb54 <sf_gen_scode+0xa1c>
    c1b8:	mov	r0, r4
    c1bc:	bl	10784 <pcap_nametonetaddr>
    c1c0:	str	r0, [fp, #-24]	; 0xffffffe8
    c1c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    c1c8:	cmp	r3, #0
    c1cc:	bne	c1e4 <sf_gen_scode+0xac>
    c1d0:	mov	r1, r4
    c1d4:	ldr	r3, [pc, #2452]	; cb70 <sf_gen_scode+0xa38>
    c1d8:	add	r3, pc, r3
    c1dc:	mov	r0, r3
    c1e0:	bl	2904 <sf_bpf_error>
    c1e4:	mvn	r3, #0
    c1e8:	str	r3, [fp, #-20]	; 0xffffffec
    c1ec:	b	c208 <sf_gen_scode+0xd0>
    c1f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    c1f4:	lsl	r3, r3, #8
    c1f8:	str	r3, [fp, #-24]	; 0xffffffe8
    c1fc:	ldr	r3, [fp, #-20]	; 0xffffffec
    c200:	lsl	r3, r3, #8
    c204:	str	r3, [fp, #-20]	; 0xffffffec
    c208:	ldr	r3, [fp, #-24]	; 0xffffffe8
    c20c:	cmp	r3, #0
    c210:	beq	c224 <sf_gen_scode+0xec>
    c214:	ldr	r3, [fp, #-24]	; 0xffffffe8
    c218:	and	r3, r3, #-16777216	; 0xff000000
    c21c:	cmp	r3, #0
    c220:	beq	c1f0 <sf_gen_scode+0xb8>
    c224:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c228:	str	r3, [sp]
    c22c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c230:	ldr	r2, [fp, #-44]	; 0xffffffd4
    c234:	ldr	r1, [fp, #-20]	; 0xffffffec
    c238:	ldr	r0, [fp, #-24]	; 0xffffffe8
    c23c:	bl	8e68 <gen_host>
    c240:	mov	r3, r0
    c244:	b	cb58 <sf_gen_scode+0xa20>
    c248:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c24c:	cmp	r3, #1
    c250:	bne	c4f4 <sf_gen_scode+0x3bc>
    c254:	ldr	r3, [pc, #2328]	; cb74 <sf_gen_scode+0xa3c>
    c258:	add	r3, pc, r3
    c25c:	ldr	r3, [r3]
    c260:	cmp	r3, #119	; 0x77
    c264:	beq	c3bc <sf_gen_scode+0x284>
    c268:	cmp	r3, #119	; 0x77
    c26c:	bgt	c2a0 <sf_gen_scode+0x168>
    c270:	cmp	r3, #6
    c274:	beq	c370 <sf_gen_scode+0x238>
    c278:	cmp	r3, #6
    c27c:	bgt	c28c <sf_gen_scode+0x154>
    c280:	cmp	r3, #1
    c284:	beq	c2d8 <sf_gen_scode+0x1a0>
    c288:	b	c4e4 <sf_gen_scode+0x3ac>
    c28c:	cmp	r3, #10
    c290:	beq	c324 <sf_gen_scode+0x1ec>
    c294:	cmp	r3, #105	; 0x69
    c298:	beq	c3bc <sf_gen_scode+0x284>
    c29c:	b	c4e4 <sf_gen_scode+0x3ac>
    c2a0:	cmp	r3, #127	; 0x7f
    c2a4:	beq	c3bc <sf_gen_scode+0x284>
    c2a8:	cmp	r3, #127	; 0x7f
    c2ac:	bgt	c2c4 <sf_gen_scode+0x18c>
    c2b0:	cmp	r3, #122	; 0x7a
    c2b4:	beq	c408 <sf_gen_scode+0x2d0>
    c2b8:	cmp	r3, #123	; 0x7b
    c2bc:	beq	c454 <sf_gen_scode+0x31c>
    c2c0:	b	c4e4 <sf_gen_scode+0x3ac>
    c2c4:	cmp	r3, #163	; 0xa3
    c2c8:	beq	c3bc <sf_gen_scode+0x284>
    c2cc:	cmp	r3, #192	; 0xc0
    c2d0:	beq	c3bc <sf_gen_scode+0x284>
    c2d4:	b	c4e4 <sf_gen_scode+0x3ac>
    c2d8:	mov	r0, r4
    c2dc:	bl	10f50 <pcap_ether_hostton>
    c2e0:	str	r0, [fp, #-52]	; 0xffffffcc
    c2e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c2e8:	cmp	r3, #0
    c2ec:	bne	c304 <sf_gen_scode+0x1cc>
    c2f0:	mov	r1, r4
    c2f4:	ldr	r3, [pc, #2172]	; cb78 <sf_gen_scode+0xa40>
    c2f8:	add	r3, pc, r3
    c2fc:	mov	r0, r3
    c300:	bl	2904 <sf_bpf_error>
    c304:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c308:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c30c:	bl	8034 <gen_ehostop>
    c310:	str	r0, [fp, #-36]	; 0xffffffdc
    c314:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c318:	bl	dc4 <free@plt>
    c31c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c320:	b	cb58 <sf_gen_scode+0xa20>
    c324:	mov	r0, r4
    c328:	bl	10f50 <pcap_ether_hostton>
    c32c:	str	r0, [fp, #-52]	; 0xffffffcc
    c330:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c334:	cmp	r3, #0
    c338:	bne	c350 <sf_gen_scode+0x218>
    c33c:	mov	r1, r4
    c340:	ldr	r3, [pc, #2100]	; cb7c <sf_gen_scode+0xa44>
    c344:	add	r3, pc, r3
    c348:	mov	r0, r3
    c34c:	bl	2904 <sf_bpf_error>
    c350:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c354:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c358:	bl	8144 <gen_fhostop>
    c35c:	str	r0, [fp, #-36]	; 0xffffffdc
    c360:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c364:	bl	dc4 <free@plt>
    c368:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c36c:	b	cb58 <sf_gen_scode+0xa20>
    c370:	mov	r0, r4
    c374:	bl	10f50 <pcap_ether_hostton>
    c378:	str	r0, [fp, #-52]	; 0xffffffcc
    c37c:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c380:	cmp	r3, #0
    c384:	bne	c39c <sf_gen_scode+0x264>
    c388:	mov	r1, r4
    c38c:	ldr	r3, [pc, #2028]	; cb80 <sf_gen_scode+0xa48>
    c390:	add	r3, pc, r3
    c394:	mov	r0, r3
    c398:	bl	2904 <sf_bpf_error>
    c39c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c3a0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c3a4:	bl	823c <gen_thostop>
    c3a8:	str	r0, [fp, #-36]	; 0xffffffdc
    c3ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c3b0:	bl	dc4 <free@plt>
    c3b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c3b8:	b	cb58 <sf_gen_scode+0xa20>
    c3bc:	mov	r0, r4
    c3c0:	bl	10f50 <pcap_ether_hostton>
    c3c4:	str	r0, [fp, #-52]	; 0xffffffcc
    c3c8:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c3cc:	cmp	r3, #0
    c3d0:	bne	c3e8 <sf_gen_scode+0x2b0>
    c3d4:	mov	r1, r4
    c3d8:	ldr	r3, [pc, #1956]	; cb84 <sf_gen_scode+0xa4c>
    c3dc:	add	r3, pc, r3
    c3e0:	mov	r0, r3
    c3e4:	bl	2904 <sf_bpf_error>
    c3e8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c3ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c3f0:	bl	8330 <gen_wlanhostop>
    c3f4:	str	r0, [fp, #-36]	; 0xffffffdc
    c3f8:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c3fc:	bl	dc4 <free@plt>
    c400:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c404:	b	cb58 <sf_gen_scode+0xa20>
    c408:	mov	r0, r4
    c40c:	bl	10f50 <pcap_ether_hostton>
    c410:	str	r0, [fp, #-52]	; 0xffffffcc
    c414:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c418:	cmp	r3, #0
    c41c:	bne	c434 <sf_gen_scode+0x2fc>
    c420:	mov	r1, r4
    c424:	ldr	r3, [pc, #1884]	; cb88 <sf_gen_scode+0xa50>
    c428:	add	r3, pc, r3
    c42c:	mov	r0, r3
    c430:	bl	2904 <sf_bpf_error>
    c434:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c438:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c43c:	bl	8954 <gen_ipfchostop>
    c440:	str	r0, [fp, #-36]	; 0xffffffdc
    c444:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c448:	bl	dc4 <free@plt>
    c44c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c450:	b	cb58 <sf_gen_scode+0xa20>
    c454:	ldr	r3, [pc, #1840]	; cb8c <sf_gen_scode+0xa54>
    c458:	add	r3, pc, r3
    c45c:	ldr	r3, [r3]
    c460:	cmp	r3, #0
    c464:	beq	c4e0 <sf_gen_scode+0x3a8>
    c468:	mov	r3, #65280	; 0xff00
    c46c:	mov	r2, #8
    c470:	mov	r1, #4
    c474:	mov	r0, #1
    c478:	bl	33f8 <gen_cmp>
    c47c:	str	r0, [fp, #-40]	; 0xffffffd8
    c480:	ldr	r0, [fp, #-40]	; 0xffffffd8
    c484:	bl	33b4 <sf_gen_not>
    c488:	mov	r0, r4
    c48c:	bl	10f50 <pcap_ether_hostton>
    c490:	str	r0, [fp, #-52]	; 0xffffffcc
    c494:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c498:	cmp	r3, #0
    c49c:	bne	c4b4 <sf_gen_scode+0x37c>
    c4a0:	mov	r1, r4
    c4a4:	ldr	r3, [pc, #1764]	; cb90 <sf_gen_scode+0xa58>
    c4a8:	add	r3, pc, r3
    c4ac:	mov	r0, r3
    c4b0:	bl	2904 <sf_bpf_error>
    c4b4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c4b8:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c4bc:	bl	8034 <gen_ehostop>
    c4c0:	str	r0, [fp, #-36]	; 0xffffffdc
    c4c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    c4c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    c4cc:	bl	3248 <sf_gen_and>
    c4d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c4d4:	bl	dc4 <free@plt>
    c4d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c4dc:	b	cb58 <sf_gen_scode+0xa20>
    c4e0:	nop	{0}
    c4e4:	ldr	r3, [pc, #1704]	; cb94 <sf_gen_scode+0xa5c>
    c4e8:	add	r3, pc, r3
    c4ec:	mov	r0, r3
    c4f0:	bl	2904 <sf_bpf_error>
    c4f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c4f8:	cmp	r3, #12
    c4fc:	bne	c534 <sf_gen_scode+0x3fc>
    c500:	mov	r0, r4
    c504:	bl	110d0 <__pcap_nametodnaddr>
    c508:	mov	r3, r0
    c50c:	strh	r3, [fp, #-54]	; 0xffffffca
    c510:	ldrh	r0, [fp, #-54]	; 0xffffffca
    c514:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c518:	str	r3, [sp]
    c51c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c520:	ldr	r2, [fp, #-44]	; 0xffffffd4
    c524:	mov	r1, #0
    c528:	bl	8e68 <gen_host>
    c52c:	mov	r3, r0
    c530:	b	cb58 <sf_gen_scode+0xa20>
    c534:	sub	r3, fp, #84	; 0x54
    c538:	mov	r2, #16
    c53c:	mov	r1, #255	; 0xff
    c540:	mov	r0, r3
    c544:	bl	ec0 <memset@plt>
    c548:	mov	r0, r4
    c54c:	bl	10700 <pcap_nametoaddrinfo>
    c550:	str	r0, [fp, #-32]	; 0xffffffe0
    c554:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c558:	str	r3, [fp, #-60]	; 0xffffffc4
    c55c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c560:	cmp	r3, #0
    c564:	bne	c57c <sf_gen_scode+0x444>
    c568:	mov	r1, r4
    c56c:	ldr	r3, [pc, #1572]	; cb98 <sf_gen_scode+0xa60>
    c570:	add	r3, pc, r3
    c574:	mov	r0, r3
    c578:	bl	2904 <sf_bpf_error>
    c57c:	ldr	r3, [pc, #1560]	; cb9c <sf_gen_scode+0xa64>
    c580:	add	r3, pc, r3
    c584:	ldr	r2, [fp, #-32]	; 0xffffffe0
    c588:	str	r2, [r3]
    c58c:	mov	r3, #0
    c590:	str	r3, [fp, #-40]	; 0xffffffd8
    c594:	ldr	r3, [fp, #-40]	; 0xffffffd8
    c598:	str	r3, [fp, #-36]	; 0xffffffdc
    c59c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c5a0:	str	r3, [fp, #-28]	; 0xffffffe4
    c5a4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    c5a8:	str	r3, [fp, #-16]
    c5ac:	ldr	r3, [pc, #1516]	; cba0 <sf_gen_scode+0xa68>
    c5b0:	add	r3, pc, r3
    c5b4:	ldr	r3, [r3]
    c5b8:	cmn	r3, #1
    c5bc:	bne	c5dc <sf_gen_scode+0x4a4>
    c5c0:	ldr	r3, [fp, #-16]
    c5c4:	cmp	r3, #0
    c5c8:	bne	c5dc <sf_gen_scode+0x4a4>
    c5cc:	mov	r3, #2
    c5d0:	str	r3, [fp, #-16]
    c5d4:	mov	r3, #17
    c5d8:	str	r3, [fp, #-28]	; 0xffffffe4
    c5dc:	ldr	r3, [fp, #-60]	; 0xffffffc4
    c5e0:	str	r3, [fp, #-32]	; 0xffffffe0
    c5e4:	b	c6c8 <sf_gen_scode+0x590>
    c5e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c5ec:	ldr	r3, [r3, #4]
    c5f0:	cmp	r3, #2
    c5f4:	beq	c604 <sf_gen_scode+0x4cc>
    c5f8:	cmp	r3, #10
    c5fc:	beq	c64c <sf_gen_scode+0x514>
    c600:	b	c6bc <sf_gen_scode+0x584>
    c604:	ldr	r3, [fp, #-16]
    c608:	cmp	r3, #17
    c60c:	beq	c6b0 <sf_gen_scode+0x578>
    c610:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c614:	ldr	r3, [r3, #20]
    c618:	str	r3, [fp, #-64]	; 0xffffffc0
    c61c:	ldr	r3, [fp, #-64]	; 0xffffffc0
    c620:	ldr	r3, [r3, #4]
    c624:	mov	r0, r3
    c628:	bl	e54 <ntohl@plt>
    c62c:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c630:	str	r3, [sp]
    c634:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c638:	ldr	r2, [fp, #-16]
    c63c:	mvn	r1, #0
    c640:	bl	8e68 <gen_host>
    c644:	str	r0, [fp, #-40]	; 0xffffffd8
    c648:	b	c68c <sf_gen_scode+0x554>
    c64c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    c650:	cmp	r3, #2
    c654:	beq	c6b8 <sf_gen_scode+0x580>
    c658:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c65c:	ldr	r3, [r3, #20]
    c660:	str	r3, [fp, #-68]	; 0xffffffbc
    c664:	ldr	r3, [fp, #-68]	; 0xffffffbc
    c668:	add	r0, r3, #8
    c66c:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c670:	sub	r1, fp, #84	; 0x54
    c674:	str	r3, [sp]
    c678:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c67c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    c680:	bl	9300 <gen_host6>
    c684:	str	r0, [fp, #-40]	; 0xffffffd8
    c688:	nop	{0}
    c68c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c690:	cmp	r3, #0
    c694:	beq	c6a4 <sf_gen_scode+0x56c>
    c698:	ldr	r1, [fp, #-40]	; 0xffffffd8
    c69c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    c6a0:	bl	3310 <sf_gen_or>
    c6a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    c6a8:	str	r3, [fp, #-36]	; 0xffffffdc
    c6ac:	b	c6bc <sf_gen_scode+0x584>
    c6b0:	nop	{0}
    c6b4:	b	c6bc <sf_gen_scode+0x584>
    c6b8:	nop	{0}
    c6bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c6c0:	ldr	r3, [r3, #28]
    c6c4:	str	r3, [fp, #-32]	; 0xffffffe0
    c6c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c6cc:	cmp	r3, #0
    c6d0:	bne	c5e8 <sf_gen_scode+0x4b0>
    c6d4:	ldr	r3, [pc, #1224]	; cba4 <sf_gen_scode+0xa6c>
    c6d8:	add	r3, pc, r3
    c6dc:	mov	r2, #0
    c6e0:	str	r2, [r3]
    c6e4:	ldr	r0, [fp, #-60]	; 0xffffffc4
    c6e8:	bl	f2c <freeaddrinfo@plt>
    c6ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c6f0:	cmp	r3, #0
    c6f4:	bne	c730 <sf_gen_scode+0x5f8>
    c6f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c6fc:	cmp	r3, #0
    c700:	bne	c710 <sf_gen_scode+0x5d8>
    c704:	ldr	r3, [pc, #1180]	; cba8 <sf_gen_scode+0xa70>
    c708:	add	r3, pc, r3
    c70c:	b	c718 <sf_gen_scode+0x5e0>
    c710:	ldr	r3, [pc, #1172]	; cbac <sf_gen_scode+0xa74>
    c714:	add	r3, pc, r3
    c718:	mov	r2, r3
    c71c:	mov	r1, r4
    c720:	ldr	r3, [pc, #1160]	; cbb0 <sf_gen_scode+0xa78>
    c724:	add	r3, pc, r3
    c728:	mov	r0, r3
    c72c:	bl	2904 <sf_bpf_error>
    c730:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c734:	b	cb58 <sf_gen_scode+0xa20>
    c738:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c73c:	cmp	r3, #0
    c740:	beq	c778 <sf_gen_scode+0x640>
    c744:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c748:	cmp	r3, #7
    c74c:	beq	c778 <sf_gen_scode+0x640>
    c750:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c754:	cmp	r3, #6
    c758:	beq	c778 <sf_gen_scode+0x640>
    c75c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c760:	cmp	r3, #5
    c764:	beq	c778 <sf_gen_scode+0x640>
    c768:	ldr	r3, [pc, #1092]	; cbb4 <sf_gen_scode+0xa7c>
    c76c:	add	r3, pc, r3
    c770:	mov	r0, r3
    c774:	bl	2904 <sf_bpf_error>
    c778:	sub	r2, fp, #92	; 0x5c
    c77c:	sub	r3, fp, #88	; 0x58
    c780:	mov	r1, r3
    c784:	mov	r0, r4
    c788:	bl	107d4 <pcap_nametoport>
    c78c:	mov	r3, r0
    c790:	cmp	r3, #0
    c794:	bne	c7ac <sf_gen_scode+0x674>
    c798:	mov	r1, r4
    c79c:	ldr	r3, [pc, #1044]	; cbb8 <sf_gen_scode+0xa80>
    c7a0:	add	r3, pc, r3
    c7a4:	mov	r0, r3
    c7a8:	bl	2904 <sf_bpf_error>
    c7ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c7b0:	cmp	r3, #7
    c7b4:	bne	c800 <sf_gen_scode+0x6c8>
    c7b8:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c7bc:	cmp	r3, #6
    c7c0:	bne	c7d8 <sf_gen_scode+0x6a0>
    c7c4:	mov	r1, r4
    c7c8:	ldr	r3, [pc, #1004]	; cbbc <sf_gen_scode+0xa84>
    c7cc:	add	r3, pc, r3
    c7d0:	mov	r0, r3
    c7d4:	bl	2904 <sf_bpf_error>
    c7d8:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c7dc:	cmp	r3, #132	; 0x84
    c7e0:	bne	c7f8 <sf_gen_scode+0x6c0>
    c7e4:	mov	r1, r4
    c7e8:	ldr	r3, [pc, #976]	; cbc0 <sf_gen_scode+0xa88>
    c7ec:	add	r3, pc, r3
    c7f0:	mov	r0, r3
    c7f4:	bl	2904 <sf_bpf_error>
    c7f8:	mov	r3, #17
    c7fc:	str	r3, [fp, #-92]	; 0xffffffa4
    c800:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c804:	cmp	r3, #6
    c808:	bne	c854 <sf_gen_scode+0x71c>
    c80c:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c810:	cmp	r3, #17
    c814:	bne	c82c <sf_gen_scode+0x6f4>
    c818:	mov	r1, r4
    c81c:	ldr	r3, [pc, #928]	; cbc4 <sf_gen_scode+0xa8c>
    c820:	add	r3, pc, r3
    c824:	mov	r0, r3
    c828:	bl	2904 <sf_bpf_error>
    c82c:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c830:	cmp	r3, #132	; 0x84
    c834:	bne	c84c <sf_gen_scode+0x714>
    c838:	mov	r1, r4
    c83c:	ldr	r3, [pc, #900]	; cbc8 <sf_gen_scode+0xa90>
    c840:	add	r3, pc, r3
    c844:	mov	r0, r3
    c848:	bl	2904 <sf_bpf_error>
    c84c:	mov	r3, #6
    c850:	str	r3, [fp, #-92]	; 0xffffffa4
    c854:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c858:	cmp	r3, #5
    c85c:	bne	c8a8 <sf_gen_scode+0x770>
    c860:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c864:	cmp	r3, #17
    c868:	bne	c880 <sf_gen_scode+0x748>
    c86c:	mov	r1, r4
    c870:	ldr	r3, [pc, #852]	; cbcc <sf_gen_scode+0xa94>
    c874:	add	r3, pc, r3
    c878:	mov	r0, r3
    c87c:	bl	2904 <sf_bpf_error>
    c880:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c884:	cmp	r3, #6
    c888:	bne	c8a0 <sf_gen_scode+0x768>
    c88c:	mov	r1, r4
    c890:	ldr	r3, [pc, #824]	; cbd0 <sf_gen_scode+0xa98>
    c894:	add	r3, pc, r3
    c898:	mov	r0, r3
    c89c:	bl	2904 <sf_bpf_error>
    c8a0:	mov	r3, #132	; 0x84
    c8a4:	str	r3, [fp, #-92]	; 0xffffffa4
    c8a8:	ldr	r3, [fp, #-88]	; 0xffffffa8
    c8ac:	ldr	r1, [fp, #-92]	; 0xffffffa4
    c8b0:	ldr	r2, [fp, #-48]	; 0xffffffd0
    c8b4:	mov	r0, r3
    c8b8:	bl	9fc4 <gen_port>
    c8bc:	str	r0, [fp, #-36]	; 0xffffffdc
    c8c0:	ldr	r3, [fp, #-88]	; 0xffffffa8
    c8c4:	ldr	r1, [fp, #-92]	; 0xffffffa4
    c8c8:	ldr	r2, [fp, #-48]	; 0xffffffd0
    c8cc:	mov	r0, r3
    c8d0:	bl	a1cc <gen_port6>
    c8d4:	mov	r3, r0
    c8d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    c8dc:	mov	r0, r3
    c8e0:	bl	3310 <sf_gen_or>
    c8e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c8e8:	b	cb58 <sf_gen_scode+0xa20>
    c8ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c8f0:	cmp	r3, #0
    c8f4:	beq	c92c <sf_gen_scode+0x7f4>
    c8f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c8fc:	cmp	r3, #7
    c900:	beq	c92c <sf_gen_scode+0x7f4>
    c904:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c908:	cmp	r3, #6
    c90c:	beq	c92c <sf_gen_scode+0x7f4>
    c910:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c914:	cmp	r3, #5
    c918:	beq	c92c <sf_gen_scode+0x7f4>
    c91c:	ldr	r3, [pc, #688]	; cbd4 <sf_gen_scode+0xa9c>
    c920:	add	r3, pc, r3
    c924:	mov	r0, r3
    c928:	bl	2904 <sf_bpf_error>
    c92c:	sub	r3, fp, #92	; 0x5c
    c930:	sub	r2, fp, #100	; 0x64
    c934:	sub	r1, fp, #96	; 0x60
    c938:	mov	r0, r4
    c93c:	bl	10920 <pcap_nametoportrange>
    c940:	mov	r3, r0
    c944:	cmp	r3, #0
    c948:	bne	c960 <sf_gen_scode+0x828>
    c94c:	mov	r1, r4
    c950:	ldr	r3, [pc, #640]	; cbd8 <sf_gen_scode+0xaa0>
    c954:	add	r3, pc, r3
    c958:	mov	r0, r3
    c95c:	bl	2904 <sf_bpf_error>
    c960:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c964:	cmp	r3, #7
    c968:	bne	c9b4 <sf_gen_scode+0x87c>
    c96c:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c970:	cmp	r3, #6
    c974:	bne	c98c <sf_gen_scode+0x854>
    c978:	mov	r1, r4
    c97c:	ldr	r3, [pc, #600]	; cbdc <sf_gen_scode+0xaa4>
    c980:	add	r3, pc, r3
    c984:	mov	r0, r3
    c988:	bl	2904 <sf_bpf_error>
    c98c:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c990:	cmp	r3, #132	; 0x84
    c994:	bne	c9ac <sf_gen_scode+0x874>
    c998:	mov	r1, r4
    c99c:	ldr	r3, [pc, #572]	; cbe0 <sf_gen_scode+0xaa8>
    c9a0:	add	r3, pc, r3
    c9a4:	mov	r0, r3
    c9a8:	bl	2904 <sf_bpf_error>
    c9ac:	mov	r3, #17
    c9b0:	str	r3, [fp, #-92]	; 0xffffffa4
    c9b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c9b8:	cmp	r3, #6
    c9bc:	bne	ca08 <sf_gen_scode+0x8d0>
    c9c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c9c4:	cmp	r3, #17
    c9c8:	bne	c9e0 <sf_gen_scode+0x8a8>
    c9cc:	mov	r1, r4
    c9d0:	ldr	r3, [pc, #524]	; cbe4 <sf_gen_scode+0xaac>
    c9d4:	add	r3, pc, r3
    c9d8:	mov	r0, r3
    c9dc:	bl	2904 <sf_bpf_error>
    c9e0:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c9e4:	cmp	r3, #132	; 0x84
    c9e8:	bne	ca00 <sf_gen_scode+0x8c8>
    c9ec:	mov	r1, r4
    c9f0:	ldr	r3, [pc, #496]	; cbe8 <sf_gen_scode+0xab0>
    c9f4:	add	r3, pc, r3
    c9f8:	mov	r0, r3
    c9fc:	bl	2904 <sf_bpf_error>
    ca00:	mov	r3, #6
    ca04:	str	r3, [fp, #-92]	; 0xffffffa4
    ca08:	ldr	r3, [fp, #-44]	; 0xffffffd4
    ca0c:	cmp	r3, #5
    ca10:	bne	ca5c <sf_gen_scode+0x924>
    ca14:	ldr	r3, [fp, #-92]	; 0xffffffa4
    ca18:	cmp	r3, #17
    ca1c:	bne	ca34 <sf_gen_scode+0x8fc>
    ca20:	mov	r1, r4
    ca24:	ldr	r3, [pc, #448]	; cbec <sf_gen_scode+0xab4>
    ca28:	add	r3, pc, r3
    ca2c:	mov	r0, r3
    ca30:	bl	2904 <sf_bpf_error>
    ca34:	ldr	r3, [fp, #-92]	; 0xffffffa4
    ca38:	cmp	r3, #6
    ca3c:	bne	ca54 <sf_gen_scode+0x91c>
    ca40:	mov	r1, r4
    ca44:	ldr	r3, [pc, #420]	; cbf0 <sf_gen_scode+0xab8>
    ca48:	add	r3, pc, r3
    ca4c:	mov	r0, r3
    ca50:	bl	2904 <sf_bpf_error>
    ca54:	mov	r3, #132	; 0x84
    ca58:	str	r3, [fp, #-92]	; 0xffffffa4
    ca5c:	ldr	r0, [fp, #-96]	; 0xffffffa0
    ca60:	ldr	r1, [fp, #-100]	; 0xffffff9c
    ca64:	ldr	r2, [fp, #-92]	; 0xffffffa4
    ca68:	ldr	r3, [fp, #-48]	; 0xffffffd0
    ca6c:	bl	a49c <gen_portrange>
    ca70:	str	r0, [fp, #-36]	; 0xffffffdc
    ca74:	ldr	r0, [fp, #-96]	; 0xffffffa0
    ca78:	ldr	r1, [fp, #-100]	; 0xffffff9c
    ca7c:	ldr	r2, [fp, #-92]	; 0xffffffa4
    ca80:	ldr	r3, [fp, #-48]	; 0xffffffd0
    ca84:	bl	a76c <gen_portrange6>
    ca88:	mov	r3, r0
    ca8c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    ca90:	mov	r0, r3
    ca94:	bl	3310 <sf_gen_or>
    ca98:	ldr	r3, [fp, #-36]	; 0xffffffdc
    ca9c:	b	cb58 <sf_gen_scode+0xa20>
    caa0:	ldr	r3, [pc, #332]	; cbf4 <sf_gen_scode+0xabc>
    caa4:	add	r3, pc, r3
    caa8:	mov	r0, r3
    caac:	bl	2904 <sf_bpf_error>
    cab0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    cab4:	mov	r0, r4
    cab8:	bl	a880 <lookup_proto>
    cabc:	mov	r3, r0
    cac0:	str	r3, [fp, #-92]	; 0xffffffa4
    cac4:	ldr	r3, [fp, #-92]	; 0xffffffa4
    cac8:	cmp	r3, #0
    cacc:	blt	caec <sf_gen_scode+0x9b4>
    cad0:	ldr	r3, [fp, #-92]	; 0xffffffa4
    cad4:	ldr	r2, [fp, #-48]	; 0xffffffd0
    cad8:	ldr	r1, [fp, #-44]	; 0xffffffd4
    cadc:	mov	r0, r3
    cae0:	bl	bcb8 <gen_proto>
    cae4:	mov	r3, r0
    cae8:	b	cb58 <sf_gen_scode+0xa20>
    caec:	mov	r1, r4
    caf0:	ldr	r3, [pc, #256]	; cbf8 <sf_gen_scode+0xac0>
    caf4:	add	r3, pc, r3
    caf8:	mov	r0, r3
    cafc:	bl	2904 <sf_bpf_error>
    cb00:	ldr	r1, [fp, #-44]	; 0xffffffd4
    cb04:	mov	r0, r4
    cb08:	bl	a880 <lookup_proto>
    cb0c:	mov	r3, r0
    cb10:	str	r3, [fp, #-92]	; 0xffffffa4
    cb14:	ldr	r3, [fp, #-92]	; 0xffffffa4
    cb18:	cmp	r3, #0
    cb1c:	blt	cb3c <sf_gen_scode+0xa04>
    cb20:	ldr	r3, [fp, #-92]	; 0xffffffa4
    cb24:	ldr	r2, [fp, #-48]	; 0xffffffd0
    cb28:	ldr	r1, [fp, #-44]	; 0xffffffd4
    cb2c:	mov	r0, r3
    cb30:	bl	aa40 <gen_protochain>
    cb34:	mov	r3, r0
    cb38:	b	cb58 <sf_gen_scode+0xa20>
    cb3c:	mov	r1, r4
    cb40:	ldr	r3, [pc, #180]	; cbfc <sf_gen_scode+0xac4>
    cb44:	add	r3, pc, r3
    cb48:	mov	r0, r3
    cb4c:	bl	2904 <sf_bpf_error>
    cb50:	bl	2d18 <syntax>
    cb54:	bl	f68 <abort@plt>
    cb58:	mov	r0, r3
    cb5c:	sub	sp, fp, #8
    cb60:	ldr	r4, [sp]
    cb64:	ldr	fp, [sp, #4]
    cb68:	add	sp, sp, #8
    cb6c:	pop	{pc}		; (ldr pc, [sp], #4)
    cb70:	.word	0x00011438
    cb74:	.word	0x0002e494
    cb78:	.word	0x00011330
    cb7c:	.word	0x000112fc
    cb80:	.word	0x000112c8
    cb84:	.word	0x0001129c
    cb88:	.word	0x0001126c
    cb8c:	.word	0x0002e264
    cb90:	.word	0x00011180
    cb94:	.word	0x000111cc
    cb98:	.word	0x000111a0
    cb9c:	.word	0x0002e088
    cba0:	.word	0x0002e100
    cba4:	.word	0x0002df30
    cba8:	.word	0x000103b8
    cbac:	.word	0x00011010
    cbb0:	.word	0x00011020
    cbb4:	.word	0x00010fec
    cbb8:	.word	0x00010fd4
    cbbc:	.word	0x00010fbc
    cbc0:	.word	0x00010fb0
    cbc4:	.word	0x00010f90
    cbc8:	.word	0x00010f5c
    cbcc:	.word	0x00010f3c
    cbd0:	.word	0x00010ef4
    cbd4:	.word	0x00010ea4
    cbd8:	.word	0x00010e94
    cbdc:	.word	0x00010e84
    cbe0:	.word	0x00010e80
    cbe4:	.word	0x00010e68
    cbe8:	.word	0x00010e2c
    cbec:	.word	0x00010e14
    cbf0:	.word	0x00010dbc
    cbf4:	.word	0x00010db4
    cbf8:	.word	0x00010d94
    cbfc:	.word	0x00010d44

0000cc00 <sf_gen_mcode>:
    cc00:	strd	r4, [sp, #-24]!	; 0xffffffe8
    cc04:	strd	r6, [sp, #8]
    cc08:	str	fp, [sp, #16]
    cc0c:	str	lr, [sp, #20]
    cc10:	add	fp, sp, #20
    cc14:	sub	sp, sp, #24
    cc18:	mov	r7, r0
    cc1c:	mov	r5, r1
    cc20:	mov	r4, r2
    cc24:	str	r3, [fp, #-32]	; 0xffffffe0
    cc28:	sub	r3, fp, #24
    cc2c:	mov	r1, r3
    cc30:	mov	r0, r7
    cc34:	bl	10c88 <__pcap_atoin>
    cc38:	mov	r6, r0
    cc3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    cc40:	rsb	r3, r6, #32
    cc44:	lsl	r3, r2, r3
    cc48:	str	r3, [fp, #-24]	; 0xffffffe8
    cc4c:	cmp	r5, #0
    cc50:	beq	cca8 <sf_gen_mcode+0xa8>
    cc54:	sub	r3, fp, #28
    cc58:	mov	r1, r3
    cc5c:	mov	r0, r5
    cc60:	bl	10c88 <__pcap_atoin>
    cc64:	mov	r4, r0
    cc68:	ldr	r2, [fp, #-28]	; 0xffffffe4
    cc6c:	rsb	r3, r4, #32
    cc70:	lsl	r3, r2, r3
    cc74:	str	r3, [fp, #-28]	; 0xffffffe4
    cc78:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cc7c:	mvn	r2, r3
    cc80:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cc84:	and	r3, r3, r2
    cc88:	cmp	r3, #0
    cc8c:	beq	cd14 <sf_gen_mcode+0x114>
    cc90:	mov	r2, r5
    cc94:	mov	r1, r7
    cc98:	ldr	r3, [pc, #220]	; cd7c <sf_gen_mcode+0x17c>
    cc9c:	add	r3, pc, r3
    cca0:	mov	r0, r3
    cca4:	bl	2904 <sf_bpf_error>
    cca8:	cmp	r4, #32
    ccac:	ble	ccc0 <sf_gen_mcode+0xc0>
    ccb0:	ldr	r3, [pc, #200]	; cd80 <sf_gen_mcode+0x180>
    ccb4:	add	r3, pc, r3
    ccb8:	mov	r0, r3
    ccbc:	bl	2904 <sf_bpf_error>
    ccc0:	cmp	r4, #0
    ccc4:	bne	ccd4 <sf_gen_mcode+0xd4>
    ccc8:	mov	r3, #0
    cccc:	str	r3, [fp, #-28]	; 0xffffffe4
    ccd0:	b	cce4 <sf_gen_mcode+0xe4>
    ccd4:	rsb	r3, r4, #32
    ccd8:	mvn	r2, #0
    ccdc:	lsl	r3, r2, r3
    cce0:	str	r3, [fp, #-28]	; 0xffffffe4
    cce4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cce8:	mvn	r2, r3
    ccec:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ccf0:	and	r3, r3, r2
    ccf4:	cmp	r3, #0
    ccf8:	beq	cd14 <sf_gen_mcode+0x114>
    ccfc:	mov	r2, r4
    cd00:	mov	r1, r7
    cd04:	ldr	r3, [pc, #120]	; cd84 <sf_gen_mcode+0x184>
    cd08:	add	r3, pc, r3
    cd0c:	mov	r0, r3
    cd10:	bl	2904 <sf_bpf_error>
    cd14:	ldrb	r3, [fp, #-32]	; 0xffffffe0
    cd18:	cmp	r3, #2
    cd1c:	bne	cd50 <sf_gen_mcode+0x150>
    cd20:	ldr	r0, [fp, #-24]	; 0xffffffe8
    cd24:	ldr	r1, [fp, #-28]	; 0xffffffe4
    cd28:	ldrb	r3, [fp, #-31]	; 0xffffffe1
    cd2c:	mov	r2, r3
    cd30:	ldrb	r3, [fp, #-30]	; 0xffffffe2
    cd34:	mov	ip, r3
    cd38:	ldrb	r3, [fp, #-32]	; 0xffffffe0
    cd3c:	str	r3, [sp]
    cd40:	mov	r3, ip
    cd44:	bl	8e68 <gen_host>
    cd48:	mov	r3, r0
    cd4c:	b	cd60 <sf_gen_mcode+0x160>
    cd50:	ldr	r3, [pc, #48]	; cd88 <sf_gen_mcode+0x188>
    cd54:	add	r3, pc, r3
    cd58:	mov	r0, r3
    cd5c:	bl	2904 <sf_bpf_error>
    cd60:	mov	r0, r3
    cd64:	sub	sp, fp, #20
    cd68:	ldrd	r4, [sp]
    cd6c:	ldrd	r6, [sp, #8]
    cd70:	ldr	fp, [sp, #16]
    cd74:	add	sp, sp, #20
    cd78:	pop	{pc}		; (ldr pc, [sp], #4)
    cd7c:	.word	0x00010c04
    cd80:	.word	0x00010c14
    cd84:	.word	0x00010bdc
    cd88:	.word	0x00010bb0

0000cd8c <sf_gen_ncode>:
    cd8c:	strd	r4, [sp, #-16]!
    cd90:	str	fp, [sp, #8]
    cd94:	str	lr, [sp, #12]
    cd98:	add	fp, sp, #12
    cd9c:	sub	sp, sp, #40	; 0x28
    cda0:	mov	r5, r0
    cda4:	str	r1, [fp, #-40]	; 0xffffffd8
    cda8:	str	r2, [fp, #-44]	; 0xffffffd4
    cdac:	ldrb	r3, [fp, #-43]	; 0xffffffd5
    cdb0:	str	r3, [fp, #-20]	; 0xffffffec
    cdb4:	ldrb	r3, [fp, #-42]	; 0xffffffd6
    cdb8:	str	r3, [fp, #-24]	; 0xffffffe8
    cdbc:	cmp	r5, #0
    cdc0:	bne	cdcc <sf_gen_ncode+0x40>
    cdc4:	mov	r4, #32
    cdc8:	b	ce04 <sf_gen_ncode+0x78>
    cdcc:	ldrb	r3, [fp, #-43]	; 0xffffffd5
    cdd0:	cmp	r3, #12
    cdd4:	bne	cdf0 <sf_gen_ncode+0x64>
    cdd8:	sub	r3, fp, #40	; 0x28
    cddc:	mov	r1, r3
    cde0:	mov	r0, r5
    cde4:	bl	10d84 <__pcap_atodn>
    cde8:	mov	r4, r0
    cdec:	b	ce04 <sf_gen_ncode+0x78>
    cdf0:	sub	r3, fp, #40	; 0x28
    cdf4:	mov	r1, r3
    cdf8:	mov	r0, r5
    cdfc:	bl	10c88 <__pcap_atoin>
    ce00:	mov	r4, r0
    ce04:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    ce08:	cmp	r3, #4
    ce0c:	beq	d0b8 <sf_gen_ncode+0x32c>
    ce10:	cmp	r3, #4
    ce14:	bgt	ce2c <sf_gen_ncode+0xa0>
    ce18:	cmp	r3, #0
    ce1c:	blt	d104 <sf_gen_ncode+0x378>
    ce20:	cmp	r3, #2
    ce24:	ble	ce50 <sf_gen_ncode+0xc4>
    ce28:	b	cf40 <sf_gen_ncode+0x1b4>
    ce2c:	cmp	r3, #6
    ce30:	beq	d0e4 <sf_gen_ncode+0x358>
    ce34:	cmp	r3, #6
    ce38:	blt	d0c8 <sf_gen_ncode+0x33c>
    ce3c:	cmp	r3, #7
    ce40:	beq	cff4 <sf_gen_ncode+0x268>
    ce44:	cmp	r3, #255	; 0xff
    ce48:	beq	d100 <sf_gen_ncode+0x374>
    ce4c:	b	d104 <sf_gen_ncode+0x378>
    ce50:	ldr	r3, [fp, #-20]	; 0xffffffec
    ce54:	cmp	r3, #12
    ce58:	bne	ce80 <sf_gen_ncode+0xf4>
    ce5c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    ce60:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    ce64:	str	r3, [sp]
    ce68:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ce6c:	ldr	r2, [fp, #-20]	; 0xffffffec
    ce70:	mov	r1, #0
    ce74:	bl	8e68 <gen_host>
    ce78:	mov	r3, r0
    ce7c:	b	d108 <sf_gen_ncode+0x37c>
    ce80:	ldr	r3, [fp, #-20]	; 0xffffffec
    ce84:	cmp	r3, #1
    ce88:	bne	ce9c <sf_gen_ncode+0x110>
    ce8c:	ldr	r3, [pc, #652]	; d120 <sf_gen_ncode+0x394>
    ce90:	add	r3, pc, r3
    ce94:	mov	r0, r3
    ce98:	bl	2904 <sf_bpf_error>
    ce9c:	mvn	r3, #0
    cea0:	str	r3, [fp, #-16]
    cea4:	cmp	r5, #0
    cea8:	bne	cef4 <sf_gen_ncode+0x168>
    ceac:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    ceb0:	cmp	r3, #2
    ceb4:	bne	cef4 <sf_gen_ncode+0x168>
    ceb8:	b	ced4 <sf_gen_ncode+0x148>
    cebc:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cec0:	lsl	r3, r3, #8
    cec4:	str	r3, [fp, #-40]	; 0xffffffd8
    cec8:	ldr	r3, [fp, #-16]
    cecc:	lsl	r3, r3, #8
    ced0:	str	r3, [fp, #-16]
    ced4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    ced8:	cmp	r3, #0
    cedc:	beq	cf18 <sf_gen_ncode+0x18c>
    cee0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cee4:	and	r3, r3, #-16777216	; 0xff000000
    cee8:	cmp	r3, #0
    ceec:	beq	cebc <sf_gen_ncode+0x130>
    cef0:	b	cf18 <sf_gen_ncode+0x18c>
    cef4:	ldr	r2, [fp, #-40]	; 0xffffffd8
    cef8:	rsb	r3, r4, #32
    cefc:	lsl	r3, r2, r3
    cf00:	str	r3, [fp, #-40]	; 0xffffffd8
    cf04:	rsb	r3, r4, #32
    cf08:	ldr	r2, [fp, #-16]
    cf0c:	lsl	r3, r2, r3
    cf10:	str	r3, [fp, #-16]
    cf14:	b	cf1c <sf_gen_ncode+0x190>
    cf18:	nop	{0}
    cf1c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    cf20:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    cf24:	str	r3, [sp]
    cf28:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cf2c:	ldr	r2, [fp, #-20]	; 0xffffffec
    cf30:	ldr	r1, [fp, #-16]
    cf34:	bl	8e68 <gen_host>
    cf38:	mov	r3, r0
    cf3c:	b	d108 <sf_gen_ncode+0x37c>
    cf40:	ldr	r3, [fp, #-20]	; 0xffffffec
    cf44:	cmp	r3, #7
    cf48:	bne	cf58 <sf_gen_ncode+0x1cc>
    cf4c:	mov	r3, #17
    cf50:	str	r3, [fp, #-20]	; 0xffffffec
    cf54:	b	cfb0 <sf_gen_ncode+0x224>
    cf58:	ldr	r3, [fp, #-20]	; 0xffffffec
    cf5c:	cmp	r3, #6
    cf60:	bne	cf70 <sf_gen_ncode+0x1e4>
    cf64:	mov	r3, #6
    cf68:	str	r3, [fp, #-20]	; 0xffffffec
    cf6c:	b	cfb0 <sf_gen_ncode+0x224>
    cf70:	ldr	r3, [fp, #-20]	; 0xffffffec
    cf74:	cmp	r3, #5
    cf78:	bne	cf88 <sf_gen_ncode+0x1fc>
    cf7c:	mov	r3, #132	; 0x84
    cf80:	str	r3, [fp, #-20]	; 0xffffffec
    cf84:	b	cfb0 <sf_gen_ncode+0x224>
    cf88:	ldr	r3, [fp, #-20]	; 0xffffffec
    cf8c:	cmp	r3, #0
    cf90:	bne	cfa0 <sf_gen_ncode+0x214>
    cf94:	mvn	r3, #0
    cf98:	str	r3, [fp, #-20]	; 0xffffffec
    cf9c:	b	cfb0 <sf_gen_ncode+0x224>
    cfa0:	ldr	r3, [pc, #380]	; d124 <sf_gen_ncode+0x398>
    cfa4:	add	r3, pc, r3
    cfa8:	mov	r0, r3
    cfac:	bl	2904 <sf_bpf_error>
    cfb0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cfb4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    cfb8:	ldr	r1, [fp, #-20]	; 0xffffffec
    cfbc:	mov	r0, r3
    cfc0:	bl	9fc4 <gen_port>
    cfc4:	str	r0, [fp, #-28]	; 0xffffffe4
    cfc8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cfcc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    cfd0:	ldr	r1, [fp, #-20]	; 0xffffffec
    cfd4:	mov	r0, r3
    cfd8:	bl	a1cc <gen_port6>
    cfdc:	mov	r3, r0
    cfe0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    cfe4:	mov	r0, r3
    cfe8:	bl	3310 <sf_gen_or>
    cfec:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cff0:	b	d108 <sf_gen_ncode+0x37c>
    cff4:	ldr	r3, [fp, #-20]	; 0xffffffec
    cff8:	cmp	r3, #7
    cffc:	bne	d00c <sf_gen_ncode+0x280>
    d000:	mov	r3, #17
    d004:	str	r3, [fp, #-20]	; 0xffffffec
    d008:	b	d064 <sf_gen_ncode+0x2d8>
    d00c:	ldr	r3, [fp, #-20]	; 0xffffffec
    d010:	cmp	r3, #6
    d014:	bne	d024 <sf_gen_ncode+0x298>
    d018:	mov	r3, #6
    d01c:	str	r3, [fp, #-20]	; 0xffffffec
    d020:	b	d064 <sf_gen_ncode+0x2d8>
    d024:	ldr	r3, [fp, #-20]	; 0xffffffec
    d028:	cmp	r3, #5
    d02c:	bne	d03c <sf_gen_ncode+0x2b0>
    d030:	mov	r3, #132	; 0x84
    d034:	str	r3, [fp, #-20]	; 0xffffffec
    d038:	b	d064 <sf_gen_ncode+0x2d8>
    d03c:	ldr	r3, [fp, #-20]	; 0xffffffec
    d040:	cmp	r3, #0
    d044:	bne	d054 <sf_gen_ncode+0x2c8>
    d048:	mvn	r3, #0
    d04c:	str	r3, [fp, #-20]	; 0xffffffec
    d050:	b	d064 <sf_gen_ncode+0x2d8>
    d054:	ldr	r3, [pc, #204]	; d128 <sf_gen_ncode+0x39c>
    d058:	add	r3, pc, r3
    d05c:	mov	r0, r3
    d060:	bl	2904 <sf_bpf_error>
    d064:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d068:	mov	r0, r3
    d06c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d070:	mov	r1, r3
    d074:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d078:	ldr	r2, [fp, #-20]	; 0xffffffec
    d07c:	bl	a49c <gen_portrange>
    d080:	str	r0, [fp, #-32]	; 0xffffffe0
    d084:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d088:	mov	r0, r3
    d08c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d090:	mov	r1, r3
    d094:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d098:	ldr	r2, [fp, #-20]	; 0xffffffec
    d09c:	bl	a76c <gen_portrange6>
    d0a0:	mov	r3, r0
    d0a4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    d0a8:	mov	r0, r3
    d0ac:	bl	3310 <sf_gen_or>
    d0b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d0b4:	b	d108 <sf_gen_ncode+0x37c>
    d0b8:	ldr	r3, [pc, #108]	; d12c <sf_gen_ncode+0x3a0>
    d0bc:	add	r3, pc, r3
    d0c0:	mov	r0, r3
    d0c4:	bl	2904 <sf_bpf_error>
    d0c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d0cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d0d0:	ldr	r1, [fp, #-20]	; 0xffffffec
    d0d4:	mov	r0, r3
    d0d8:	bl	bcb8 <gen_proto>
    d0dc:	mov	r3, r0
    d0e0:	b	d108 <sf_gen_ncode+0x37c>
    d0e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d0e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d0ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    d0f0:	mov	r0, r3
    d0f4:	bl	aa40 <gen_protochain>
    d0f8:	mov	r3, r0
    d0fc:	b	d108 <sf_gen_ncode+0x37c>
    d100:	bl	2d18 <syntax>
    d104:	bl	f68 <abort@plt>
    d108:	mov	r0, r3
    d10c:	sub	sp, fp, #12
    d110:	ldrd	r4, [sp]
    d114:	ldr	fp, [sp, #8]
    d118:	add	sp, sp, #12
    d11c:	pop	{pc}		; (ldr pc, [sp], #4)
    d120:	.word	0x00010a94
    d124:	.word	0x000107b4
    d128:	.word	0x0001076c
    d12c:	.word	0x00010884

0000d130 <sf_gen_mcode6>:
    d130:	strd	r4, [sp, #-16]!
    d134:	str	fp, [sp, #8]
    d138:	str	lr, [sp, #12]
    d13c:	add	fp, sp, #12
    d140:	sub	sp, sp, #56	; 0x38
    d144:	mov	r5, r0
    d148:	mov	r4, r2
    d14c:	str	r3, [fp, #-56]	; 0xffffffc8
    d150:	cmp	r1, #0
    d154:	beq	d168 <sf_gen_mcode6+0x38>
    d158:	ldr	r3, [pc, #664]	; d3f8 <sf_gen_mcode6+0x2c8>
    d15c:	add	r3, pc, r3
    d160:	mov	r0, r3
    d164:	bl	2904 <sf_bpf_error>
    d168:	mov	r0, r5
    d16c:	bl	10700 <pcap_nametoaddrinfo>
    d170:	str	r0, [fp, #-16]
    d174:	ldr	r3, [fp, #-16]
    d178:	cmp	r3, #0
    d17c:	bne	d194 <sf_gen_mcode6+0x64>
    d180:	mov	r1, r5
    d184:	ldr	r3, [pc, #624]	; d3fc <sf_gen_mcode6+0x2cc>
    d188:	add	r3, pc, r3
    d18c:	mov	r0, r3
    d190:	bl	2904 <sf_bpf_error>
    d194:	ldr	r3, [pc, #612]	; d400 <sf_gen_mcode6+0x2d0>
    d198:	add	r3, pc, r3
    d19c:	ldr	r2, [fp, #-16]
    d1a0:	str	r2, [r3]
    d1a4:	ldr	r3, [fp, #-16]
    d1a8:	ldr	r3, [r3, #28]
    d1ac:	cmp	r3, #0
    d1b0:	beq	d1c8 <sf_gen_mcode6+0x98>
    d1b4:	mov	r1, r5
    d1b8:	ldr	r3, [pc, #580]	; d404 <sf_gen_mcode6+0x2d4>
    d1bc:	add	r3, pc, r3
    d1c0:	mov	r0, r3
    d1c4:	bl	2904 <sf_bpf_error>
    d1c8:	ldr	r3, [fp, #-16]
    d1cc:	ldr	r3, [r3, #20]
    d1d0:	add	r3, r3, #8
    d1d4:	str	r3, [fp, #-20]	; 0xffffffec
    d1d8:	mov	r3, r4
    d1dc:	cmp	r3, #128	; 0x80
    d1e0:	bls	d1f8 <sf_gen_mcode6+0xc8>
    d1e4:	mov	r1, #128	; 0x80
    d1e8:	ldr	r3, [pc, #536]	; d408 <sf_gen_mcode6+0x2d8>
    d1ec:	add	r3, pc, r3
    d1f0:	mov	r0, r3
    d1f4:	bl	2904 <sf_bpf_error>
    d1f8:	sub	r3, fp, #48	; 0x30
    d1fc:	mov	r2, #16
    d200:	mov	r1, #0
    d204:	mov	r0, r3
    d208:	bl	ec0 <memset@plt>
    d20c:	mov	r3, r4
    d210:	add	r2, r3, #7
    d214:	cmp	r3, #0
    d218:	movlt	r3, r2
    d21c:	movge	r3, r3
    d220:	asr	r3, r3, #3
    d224:	mov	r2, r3
    d228:	sub	r3, fp, #48	; 0x30
    d22c:	mov	r1, #255	; 0xff
    d230:	mov	r0, r3
    d234:	bl	ec0 <memset@plt>
    d238:	mov	r3, r4
    d23c:	and	r3, r3, #7
    d240:	cmp	r3, #0
    d244:	beq	d28c <sf_gen_mcode6+0x15c>
    d248:	rsbs	r2, r4, #0
    d24c:	and	r3, r4, #7
    d250:	and	r2, r2, #7
    d254:	rsbpl	r3, r2, #0
    d258:	rsb	r3, r3, #8
    d25c:	mov	r2, #255	; 0xff
    d260:	lsl	r1, r2, r3
    d264:	mov	r3, r4
    d268:	add	r2, r3, #7
    d26c:	cmp	r3, #0
    d270:	movlt	r3, r2
    d274:	movge	r3, r3
    d278:	asr	r3, r3, #3
    d27c:	uxtb	r2, r1
    d280:	sub	r1, fp, #12
    d284:	add	r3, r1, r3
    d288:	strb	r2, [r3, #-36]	; 0xffffffdc
    d28c:	ldr	r3, [fp, #-20]	; 0xffffffec
    d290:	str	r3, [fp, #-24]	; 0xffffffe8
    d294:	sub	r3, fp, #48	; 0x30
    d298:	str	r3, [fp, #-28]	; 0xffffffe4
    d29c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d2a0:	ldr	r2, [r3]
    d2a4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    d2a8:	ldr	r3, [r3]
    d2ac:	mvn	r3, r3
    d2b0:	and	r3, r3, r2
    d2b4:	cmp	r3, #0
    d2b8:	bne	d334 <sf_gen_mcode6+0x204>
    d2bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d2c0:	add	r3, r3, #4
    d2c4:	ldr	r2, [r3]
    d2c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    d2cc:	add	r3, r3, #4
    d2d0:	ldr	r3, [r3]
    d2d4:	mvn	r3, r3
    d2d8:	and	r3, r3, r2
    d2dc:	cmp	r3, #0
    d2e0:	bne	d334 <sf_gen_mcode6+0x204>
    d2e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d2e8:	add	r3, r3, #8
    d2ec:	ldr	r2, [r3]
    d2f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    d2f4:	add	r3, r3, #8
    d2f8:	ldr	r3, [r3]
    d2fc:	mvn	r3, r3
    d300:	and	r3, r3, r2
    d304:	cmp	r3, #0
    d308:	bne	d334 <sf_gen_mcode6+0x204>
    d30c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d310:	add	r3, r3, #12
    d314:	ldr	r2, [r3]
    d318:	ldr	r3, [fp, #-28]	; 0xffffffe4
    d31c:	add	r3, r3, #12
    d320:	ldr	r3, [r3]
    d324:	mvn	r3, r3
    d328:	and	r3, r3, r2
    d32c:	cmp	r3, #0
    d330:	beq	d34c <sf_gen_mcode6+0x21c>
    d334:	mov	r2, r4
    d338:	mov	r1, r5
    d33c:	ldr	r3, [pc, #200]	; d40c <sf_gen_mcode6+0x2dc>
    d340:	add	r3, pc, r3
    d344:	mov	r0, r3
    d348:	bl	2904 <sf_bpf_error>
    d34c:	ldrb	r3, [fp, #-56]	; 0xffffffc8
    d350:	cmp	r3, #0
    d354:	blt	d3d0 <sf_gen_mcode6+0x2a0>
    d358:	cmp	r3, #1
    d35c:	ble	d36c <sf_gen_mcode6+0x23c>
    d360:	cmp	r3, #2
    d364:	beq	d384 <sf_gen_mcode6+0x254>
    d368:	b	d3d0 <sf_gen_mcode6+0x2a0>
    d36c:	cmp	r4, #128	; 0x80
    d370:	beq	d384 <sf_gen_mcode6+0x254>
    d374:	ldr	r3, [pc, #148]	; d410 <sf_gen_mcode6+0x2e0>
    d378:	add	r3, pc, r3
    d37c:	mov	r0, r3
    d380:	bl	2904 <sf_bpf_error>
    d384:	ldrb	r3, [fp, #-55]	; 0xffffffc9
    d388:	mov	r2, r3
    d38c:	ldrb	r3, [fp, #-54]	; 0xffffffca
    d390:	mov	r0, r3
    d394:	ldrb	r3, [fp, #-56]	; 0xffffffc8
    d398:	sub	r1, fp, #48	; 0x30
    d39c:	str	r3, [sp]
    d3a0:	mov	r3, r0
    d3a4:	ldr	r0, [fp, #-20]	; 0xffffffec
    d3a8:	bl	9300 <gen_host6>
    d3ac:	str	r0, [fp, #-32]	; 0xffffffe0
    d3b0:	ldr	r3, [pc, #92]	; d414 <sf_gen_mcode6+0x2e4>
    d3b4:	add	r3, pc, r3
    d3b8:	mov	r2, #0
    d3bc:	str	r2, [r3]
    d3c0:	ldr	r0, [fp, #-16]
    d3c4:	bl	f2c <freeaddrinfo@plt>
    d3c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d3cc:	b	d3e0 <sf_gen_mcode6+0x2b0>
    d3d0:	ldr	r3, [pc, #64]	; d418 <sf_gen_mcode6+0x2e8>
    d3d4:	add	r3, pc, r3
    d3d8:	mov	r0, r3
    d3dc:	bl	2904 <sf_bpf_error>
    d3e0:	mov	r0, r3
    d3e4:	sub	sp, fp, #12
    d3e8:	ldrd	r4, [sp]
    d3ec:	ldr	fp, [sp, #8]
    d3f0:	add	sp, sp, #12
    d3f4:	pop	{pc}		; (ldr pc, [sp], #4)
    d3f8:	.word	0x00010800
    d3fc:	.word	0x000107ec
    d400:	.word	0x0002d470
    d404:	.word	0x000107d0
    d408:	.word	0x000107c0
    d40c:	.word	0x000105a4
    d410:	.word	0x0001058c
    d414:	.word	0x0002d254
    d418:	.word	0x000105f4

0000d41c <sf_gen_ecode>:
    d41c:	str	r4, [sp, #-12]!
    d420:	str	fp, [sp, #4]
    d424:	str	lr, [sp, #8]
    d428:	add	fp, sp, #8
    d42c:	sub	sp, sp, #20
    d430:	mov	r4, r0
    d434:	str	r1, [fp, #-24]	; 0xffffffe8
    d438:	ldrb	r3, [fp, #-24]	; 0xffffffe8
    d43c:	cmp	r3, #1
    d440:	beq	d450 <sf_gen_ecode+0x34>
    d444:	ldrb	r3, [fp, #-24]	; 0xffffffe8
    d448:	cmp	r3, #0
    d44c:	bne	d5c4 <sf_gen_ecode+0x1a8>
    d450:	ldrb	r3, [fp, #-23]	; 0xffffffe9
    d454:	cmp	r3, #1
    d458:	bne	d5c4 <sf_gen_ecode+0x1a8>
    d45c:	ldr	r3, [pc, #404]	; d5f8 <sf_gen_ecode+0x1dc>
    d460:	add	r3, pc, r3
    d464:	ldr	r3, [r3]
    d468:	cmp	r3, #119	; 0x77
    d46c:	beq	d528 <sf_gen_ecode+0x10c>
    d470:	cmp	r3, #119	; 0x77
    d474:	bgt	d4a8 <sf_gen_ecode+0x8c>
    d478:	cmp	r3, #6
    d47c:	beq	d510 <sf_gen_ecode+0xf4>
    d480:	cmp	r3, #6
    d484:	bgt	d494 <sf_gen_ecode+0x78>
    d488:	cmp	r3, #1
    d48c:	beq	d4e0 <sf_gen_ecode+0xc4>
    d490:	b	d5b4 <sf_gen_ecode+0x198>
    d494:	cmp	r3, #10
    d498:	beq	d4f8 <sf_gen_ecode+0xdc>
    d49c:	cmp	r3, #105	; 0x69
    d4a0:	beq	d528 <sf_gen_ecode+0x10c>
    d4a4:	b	d5b4 <sf_gen_ecode+0x198>
    d4a8:	cmp	r3, #127	; 0x7f
    d4ac:	beq	d528 <sf_gen_ecode+0x10c>
    d4b0:	cmp	r3, #127	; 0x7f
    d4b4:	bgt	d4cc <sf_gen_ecode+0xb0>
    d4b8:	cmp	r3, #122	; 0x7a
    d4bc:	beq	d59c <sf_gen_ecode+0x180>
    d4c0:	cmp	r3, #123	; 0x7b
    d4c4:	beq	d540 <sf_gen_ecode+0x124>
    d4c8:	b	d5b4 <sf_gen_ecode+0x198>
    d4cc:	cmp	r3, #163	; 0xa3
    d4d0:	beq	d528 <sf_gen_ecode+0x10c>
    d4d4:	cmp	r3, #192	; 0xc0
    d4d8:	beq	d528 <sf_gen_ecode+0x10c>
    d4dc:	b	d5b4 <sf_gen_ecode+0x198>
    d4e0:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d4e4:	mov	r1, r3
    d4e8:	mov	r0, r4
    d4ec:	bl	8034 <gen_ehostop>
    d4f0:	mov	r3, r0
    d4f4:	b	d5e0 <sf_gen_ecode+0x1c4>
    d4f8:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d4fc:	mov	r1, r3
    d500:	mov	r0, r4
    d504:	bl	8144 <gen_fhostop>
    d508:	mov	r3, r0
    d50c:	b	d5e0 <sf_gen_ecode+0x1c4>
    d510:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d514:	mov	r1, r3
    d518:	mov	r0, r4
    d51c:	bl	823c <gen_thostop>
    d520:	mov	r3, r0
    d524:	b	d5e0 <sf_gen_ecode+0x1c4>
    d528:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d52c:	mov	r1, r3
    d530:	mov	r0, r4
    d534:	bl	8330 <gen_wlanhostop>
    d538:	mov	r3, r0
    d53c:	b	d5e0 <sf_gen_ecode+0x1c4>
    d540:	ldr	r3, [pc, #180]	; d5fc <sf_gen_ecode+0x1e0>
    d544:	add	r3, pc, r3
    d548:	ldr	r3, [r3]
    d54c:	cmp	r3, #0
    d550:	beq	d5cc <sf_gen_ecode+0x1b0>
    d554:	mov	r3, #65280	; 0xff00
    d558:	mov	r2, #8
    d55c:	mov	r1, #4
    d560:	mov	r0, #1
    d564:	bl	33f8 <gen_cmp>
    d568:	str	r0, [fp, #-16]
    d56c:	ldr	r0, [fp, #-16]
    d570:	bl	33b4 <sf_gen_not>
    d574:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d578:	mov	r1, r3
    d57c:	mov	r0, r4
    d580:	bl	8034 <gen_ehostop>
    d584:	str	r0, [fp, #-20]	; 0xffffffec
    d588:	ldr	r1, [fp, #-20]	; 0xffffffec
    d58c:	ldr	r0, [fp, #-16]
    d590:	bl	3248 <sf_gen_and>
    d594:	ldr	r3, [fp, #-20]	; 0xffffffec
    d598:	b	d5e0 <sf_gen_ecode+0x1c4>
    d59c:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d5a0:	mov	r1, r3
    d5a4:	mov	r0, r4
    d5a8:	bl	8954 <gen_ipfchostop>
    d5ac:	mov	r3, r0
    d5b0:	b	d5e0 <sf_gen_ecode+0x1c4>
    d5b4:	ldr	r3, [pc, #68]	; d600 <sf_gen_ecode+0x1e4>
    d5b8:	add	r3, pc, r3
    d5bc:	mov	r0, r3
    d5c0:	bl	2904 <sf_bpf_error>
    d5c4:	nop	{0}
    d5c8:	b	d5d0 <sf_gen_ecode+0x1b4>
    d5cc:	nop	{0}
    d5d0:	ldr	r3, [pc, #44]	; d604 <sf_gen_ecode+0x1e8>
    d5d4:	add	r3, pc, r3
    d5d8:	mov	r0, r3
    d5dc:	bl	2904 <sf_bpf_error>
    d5e0:	mov	r0, r3
    d5e4:	sub	sp, fp, #8
    d5e8:	ldr	r4, [sp]
    d5ec:	ldr	fp, [sp, #4]
    d5f0:	add	sp, sp, #8
    d5f4:	pop	{pc}		; (ldr pc, [sp], #4)
    d5f8:	.word	0x0002d28c
    d5fc:	.word	0x0002d178
    d600:	.word	0x00010438
    d604:	.word	0x00010478

0000d608 <sf_append>:
    d608:	push	{fp}		; (str fp, [sp, #-4]!)
    d60c:	add	fp, sp, #0
    d610:	sub	sp, sp, #12
    d614:	str	r0, [fp, #-8]
    d618:	str	r1, [fp, #-12]
    d61c:	b	d62c <sf_append+0x24>
    d620:	ldr	r3, [fp, #-8]
    d624:	ldr	r3, [r3, #16]
    d628:	str	r3, [fp, #-8]
    d62c:	ldr	r3, [fp, #-8]
    d630:	ldr	r3, [r3, #16]
    d634:	cmp	r3, #0
    d638:	bne	d620 <sf_append+0x18>
    d63c:	ldr	r3, [fp, #-8]
    d640:	ldr	r2, [fp, #-12]
    d644:	str	r2, [r3, #16]
    d648:	nop	{0}
    d64c:	add	sp, fp, #0
    d650:	pop	{fp}		; (ldr fp, [sp], #4)
    d654:	bx	lr

0000d658 <xfer_to_x>:
    d658:	str	fp, [sp, #-8]!
    d65c:	str	lr, [sp, #4]
    d660:	add	fp, sp, #4
    d664:	sub	sp, sp, #16
    d668:	str	r0, [fp, #-16]
    d66c:	mov	r0, #97	; 0x61
    d670:	bl	2c90 <new_stmt>
    d674:	str	r0, [fp, #-8]
    d678:	ldr	r3, [fp, #-16]
    d67c:	ldr	r2, [r3, #8]
    d680:	ldr	r3, [fp, #-8]
    d684:	str	r2, [r3, #12]
    d688:	ldr	r3, [fp, #-8]
    d68c:	mov	r0, r3
    d690:	sub	sp, fp, #4
    d694:	ldr	fp, [sp]
    d698:	add	sp, sp, #4
    d69c:	pop	{pc}		; (ldr pc, [sp], #4)

0000d6a0 <xfer_to_a>:
    d6a0:	str	fp, [sp, #-8]!
    d6a4:	str	lr, [sp, #4]
    d6a8:	add	fp, sp, #4
    d6ac:	sub	sp, sp, #16
    d6b0:	str	r0, [fp, #-16]
    d6b4:	mov	r0, #96	; 0x60
    d6b8:	bl	2c90 <new_stmt>
    d6bc:	str	r0, [fp, #-8]
    d6c0:	ldr	r3, [fp, #-16]
    d6c4:	ldr	r2, [r3, #8]
    d6c8:	ldr	r3, [fp, #-8]
    d6cc:	str	r2, [r3, #12]
    d6d0:	ldr	r3, [fp, #-8]
    d6d4:	mov	r0, r3
    d6d8:	sub	sp, fp, #4
    d6dc:	ldr	fp, [sp]
    d6e0:	add	sp, sp, #4
    d6e4:	pop	{pc}		; (ldr pc, [sp], #4)

0000d6e8 <sf_gen_load>:
    d6e8:	str	r4, [sp, #-12]!
    d6ec:	str	fp, [sp, #4]
    d6f0:	str	lr, [sp, #8]
    d6f4:	add	fp, sp, #8
    d6f8:	sub	sp, sp, #36	; 0x24
    d6fc:	str	r0, [fp, #-32]	; 0xffffffe0
    d700:	str	r1, [fp, #-36]	; 0xffffffdc
    d704:	str	r2, [fp, #-40]	; 0xffffffd8
    d708:	bl	e0ec <alloc_reg>
    d70c:	str	r0, [fp, #-20]	; 0xffffffec
    d710:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d714:	ldr	r3, [r3, #8]
    d718:	mov	r0, r3
    d71c:	bl	e1e0 <free_reg>
    d720:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d724:	cmp	r3, #2
    d728:	beq	d760 <sf_gen_load+0x78>
    d72c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d730:	cmp	r3, #4
    d734:	beq	d76c <sf_gen_load+0x84>
    d738:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d73c:	cmp	r3, #1
    d740:	beq	d754 <sf_gen_load+0x6c>
    d744:	ldr	r3, [pc, #1216]	; dc0c <sf_gen_load+0x524>
    d748:	add	r3, pc, r3
    d74c:	mov	r0, r3
    d750:	bl	2904 <sf_bpf_error>
    d754:	mov	r3, #16
    d758:	str	r3, [fp, #-40]	; 0xffffffd8
    d75c:	b	d778 <sf_gen_load+0x90>
    d760:	mov	r3, #8
    d764:	str	r3, [fp, #-40]	; 0xffffffd8
    d768:	b	d778 <sf_gen_load+0x90>
    d76c:	mov	r3, #0
    d770:	str	r3, [fp, #-40]	; 0xffffffd8
    d774:	nop	{0}
    d778:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d77c:	sub	r3, r3, #1
    d780:	cmp	r3, #39	; 0x27
    d784:	addls	pc, pc, r3, lsl #2
    d788:	b	d82c <sf_gen_load+0x144>
    d78c:	b	d8cc <sf_gen_load+0x1e4>
    d790:	b	d988 <sf_gen_load+0x2a0>
    d794:	b	d988 <sf_gen_load+0x2a0>
    d798:	b	d988 <sf_gen_load+0x2a0>
    d79c:	b	da90 <sf_gen_load+0x3a8>
    d7a0:	b	da90 <sf_gen_load+0x3a8>
    d7a4:	b	da90 <sf_gen_load+0x3a8>
    d7a8:	b	da90 <sf_gen_load+0x3a8>
    d7ac:	b	da90 <sf_gen_load+0x3a8>
    d7b0:	b	da90 <sf_gen_load+0x3a8>
    d7b4:	b	d988 <sf_gen_load+0x2a0>
    d7b8:	b	d988 <sf_gen_load+0x2a0>
    d7bc:	b	d988 <sf_gen_load+0x2a0>
    d7c0:	b	d988 <sf_gen_load+0x2a0>
    d7c4:	b	d988 <sf_gen_load+0x2a0>
    d7c8:	b	d988 <sf_gen_load+0x2a0>
    d7cc:	b	d988 <sf_gen_load+0x2a0>
    d7d0:	b	dba8 <sf_gen_load+0x4c0>
    d7d4:	b	d82c <sf_gen_load+0x144>
    d7d8:	b	d82c <sf_gen_load+0x144>
    d7dc:	b	da90 <sf_gen_load+0x3a8>
    d7e0:	b	da90 <sf_gen_load+0x3a8>
    d7e4:	b	d82c <sf_gen_load+0x144>
    d7e8:	b	d82c <sf_gen_load+0x144>
    d7ec:	b	d82c <sf_gen_load+0x144>
    d7f0:	b	d82c <sf_gen_load+0x144>
    d7f4:	b	d82c <sf_gen_load+0x144>
    d7f8:	b	d82c <sf_gen_load+0x144>
    d7fc:	b	d82c <sf_gen_load+0x144>
    d800:	b	d82c <sf_gen_load+0x144>
    d804:	b	d82c <sf_gen_load+0x144>
    d808:	b	d82c <sf_gen_load+0x144>
    d80c:	b	d82c <sf_gen_load+0x144>
    d810:	b	d82c <sf_gen_load+0x144>
    d814:	b	d82c <sf_gen_load+0x144>
    d818:	b	d82c <sf_gen_load+0x144>
    d81c:	b	d82c <sf_gen_load+0x144>
    d820:	b	d82c <sf_gen_load+0x144>
    d824:	b	d82c <sf_gen_load+0x144>
    d828:	b	d83c <sf_gen_load+0x154>
    d82c:	ldr	r3, [pc, #988]	; dc10 <sf_gen_load+0x528>
    d830:	add	r3, pc, r3
    d834:	mov	r0, r3
    d838:	bl	2904 <sf_bpf_error>
    d83c:	ldr	r3, [pc, #976]	; dc14 <sf_gen_load+0x52c>
    d840:	add	r3, pc, r3
    d844:	ldr	r3, [r3]
    d848:	cmp	r3, #163	; 0xa3
    d84c:	beq	d888 <sf_gen_load+0x1a0>
    d850:	ldr	r3, [pc, #960]	; dc18 <sf_gen_load+0x530>
    d854:	add	r3, pc, r3
    d858:	ldr	r3, [r3]
    d85c:	cmp	r3, #127	; 0x7f
    d860:	beq	d888 <sf_gen_load+0x1a0>
    d864:	ldr	r3, [pc, #944]	; dc1c <sf_gen_load+0x534>
    d868:	add	r3, pc, r3
    d86c:	ldr	r3, [r3]
    d870:	cmp	r3, #119	; 0x77
    d874:	beq	d888 <sf_gen_load+0x1a0>
    d878:	ldr	r3, [pc, #928]	; dc20 <sf_gen_load+0x538>
    d87c:	add	r3, pc, r3
    d880:	mov	r0, r3
    d884:	bl	2904 <sf_bpf_error>
    d888:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d88c:	bl	d658 <xfer_to_x>
    d890:	str	r0, [fp, #-16]
    d894:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d898:	orr	r3, r3, #64	; 0x40
    d89c:	mov	r0, r3
    d8a0:	bl	2c90 <new_stmt>
    d8a4:	str	r0, [fp, #-24]	; 0xffffffe8
    d8a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d8ac:	ldr	r0, [fp, #-16]
    d8b0:	bl	d608 <sf_append>
    d8b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d8b8:	ldr	r3, [r3, #4]
    d8bc:	ldr	r1, [fp, #-16]
    d8c0:	mov	r0, r3
    d8c4:	bl	d608 <sf_append>
    d8c8:	b	dbb8 <sf_gen_load+0x4d0>
    d8cc:	bl	6b84 <gen_llprefixlen>
    d8d0:	str	r0, [fp, #-16]
    d8d4:	ldr	r3, [fp, #-16]
    d8d8:	cmp	r3, #0
    d8dc:	beq	d92c <sf_gen_load+0x244>
    d8e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d8e4:	bl	d6a0 <xfer_to_a>
    d8e8:	mov	r3, r0
    d8ec:	mov	r1, r3
    d8f0:	ldr	r0, [fp, #-16]
    d8f4:	bl	d608 <sf_append>
    d8f8:	mov	r0, #12
    d8fc:	bl	2c90 <new_stmt>
    d900:	mov	r3, r0
    d904:	mov	r1, r3
    d908:	ldr	r0, [fp, #-16]
    d90c:	bl	d608 <sf_append>
    d910:	mov	r0, #7
    d914:	bl	2c90 <new_stmt>
    d918:	mov	r3, r0
    d91c:	mov	r1, r3
    d920:	ldr	r0, [fp, #-16]
    d924:	bl	d608 <sf_append>
    d928:	b	d938 <sf_gen_load+0x250>
    d92c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d930:	bl	d658 <xfer_to_x>
    d934:	str	r0, [fp, #-16]
    d938:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d93c:	orr	r3, r3, #64	; 0x40
    d940:	mov	r0, r3
    d944:	bl	2c90 <new_stmt>
    d948:	str	r0, [fp, #-24]	; 0xffffffe8
    d94c:	ldr	r3, [pc, #720]	; dc24 <sf_gen_load+0x53c>
    d950:	add	r3, pc, r3
    d954:	ldr	r3, [r3]
    d958:	mov	r2, r3
    d95c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d960:	str	r2, [r3, #12]
    d964:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d968:	ldr	r0, [fp, #-16]
    d96c:	bl	d608 <sf_append>
    d970:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d974:	ldr	r3, [r3, #4]
    d978:	ldr	r1, [fp, #-16]
    d97c:	mov	r0, r3
    d980:	bl	d608 <sf_append>
    d984:	b	dbb8 <sf_gen_load+0x4d0>
    d988:	bl	6c18 <gen_off_macpl>
    d98c:	str	r0, [fp, #-16]
    d990:	ldr	r3, [fp, #-16]
    d994:	cmp	r3, #0
    d998:	beq	d9e8 <sf_gen_load+0x300>
    d99c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d9a0:	bl	d6a0 <xfer_to_a>
    d9a4:	mov	r3, r0
    d9a8:	mov	r1, r3
    d9ac:	ldr	r0, [fp, #-16]
    d9b0:	bl	d608 <sf_append>
    d9b4:	mov	r0, #12
    d9b8:	bl	2c90 <new_stmt>
    d9bc:	mov	r3, r0
    d9c0:	mov	r1, r3
    d9c4:	ldr	r0, [fp, #-16]
    d9c8:	bl	d608 <sf_append>
    d9cc:	mov	r0, #7
    d9d0:	bl	2c90 <new_stmt>
    d9d4:	mov	r3, r0
    d9d8:	mov	r1, r3
    d9dc:	ldr	r0, [fp, #-16]
    d9e0:	bl	d608 <sf_append>
    d9e4:	b	d9f4 <sf_gen_load+0x30c>
    d9e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d9ec:	bl	d658 <xfer_to_x>
    d9f0:	str	r0, [fp, #-16]
    d9f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d9f8:	orr	r3, r3, #64	; 0x40
    d9fc:	mov	r0, r3
    da00:	bl	2c90 <new_stmt>
    da04:	str	r0, [fp, #-24]	; 0xffffffe8
    da08:	ldr	r3, [pc, #536]	; dc28 <sf_gen_load+0x540>
    da0c:	add	r3, pc, r3
    da10:	ldr	r2, [r3]
    da14:	ldr	r3, [pc, #528]	; dc2c <sf_gen_load+0x544>
    da18:	add	r3, pc, r3
    da1c:	ldr	r3, [r3]
    da20:	add	r3, r2, r3
    da24:	mov	r2, r3
    da28:	ldr	r3, [fp, #-24]	; 0xffffffe8
    da2c:	str	r2, [r3, #12]
    da30:	ldr	r1, [fp, #-24]	; 0xffffffe8
    da34:	ldr	r0, [fp, #-16]
    da38:	bl	d608 <sf_append>
    da3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    da40:	ldr	r3, [r3, #4]
    da44:	ldr	r1, [fp, #-16]
    da48:	mov	r0, r3
    da4c:	bl	d608 <sf_append>
    da50:	ldr	r0, [fp, #-32]	; 0xffffffe0
    da54:	bl	9704 <sf_gen_proto_abbrev>
    da58:	str	r0, [fp, #-28]	; 0xffffffe4
    da5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    da60:	ldr	r3, [r3]
    da64:	cmp	r3, #0
    da68:	beq	da80 <sf_gen_load+0x398>
    da6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    da70:	ldr	r3, [r3]
    da74:	ldr	r1, [fp, #-28]	; 0xffffffe4
    da78:	mov	r0, r3
    da7c:	bl	3248 <sf_gen_and>
    da80:	ldr	r3, [fp, #-36]	; 0xffffffdc
    da84:	ldr	r2, [fp, #-28]	; 0xffffffe4
    da88:	str	r2, [r3]
    da8c:	b	dbb8 <sf_gen_load+0x4d0>
    da90:	bl	5698 <gen_loadx_iphdrlen>
    da94:	str	r0, [fp, #-16]
    da98:	ldr	r0, [fp, #-36]	; 0xffffffdc
    da9c:	bl	d6a0 <xfer_to_a>
    daa0:	mov	r3, r0
    daa4:	mov	r1, r3
    daa8:	ldr	r0, [fp, #-16]
    daac:	bl	d608 <sf_append>
    dab0:	mov	r0, #12
    dab4:	bl	2c90 <new_stmt>
    dab8:	mov	r3, r0
    dabc:	mov	r1, r3
    dac0:	ldr	r0, [fp, #-16]
    dac4:	bl	d608 <sf_append>
    dac8:	mov	r0, #7
    dacc:	bl	2c90 <new_stmt>
    dad0:	mov	r3, r0
    dad4:	mov	r1, r3
    dad8:	ldr	r0, [fp, #-16]
    dadc:	bl	d608 <sf_append>
    dae0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dae4:	orr	r3, r3, #64	; 0x40
    dae8:	mov	r0, r3
    daec:	bl	2c90 <new_stmt>
    daf0:	str	r0, [fp, #-24]	; 0xffffffe8
    daf4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    daf8:	ldr	r0, [fp, #-16]
    dafc:	bl	d608 <sf_append>
    db00:	ldr	r3, [pc, #296]	; dc30 <sf_gen_load+0x548>
    db04:	add	r3, pc, r3
    db08:	ldr	r2, [r3]
    db0c:	ldr	r3, [pc, #288]	; dc34 <sf_gen_load+0x54c>
    db10:	add	r3, pc, r3
    db14:	ldr	r3, [r3]
    db18:	add	r3, r2, r3
    db1c:	mov	r2, r3
    db20:	ldr	r3, [fp, #-24]	; 0xffffffe8
    db24:	str	r2, [r3, #12]
    db28:	ldr	r3, [fp, #-36]	; 0xffffffdc
    db2c:	ldr	r3, [r3, #4]
    db30:	ldr	r1, [fp, #-16]
    db34:	mov	r0, r3
    db38:	bl	d608 <sf_append>
    db3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    db40:	bl	9704 <sf_gen_proto_abbrev>
    db44:	mov	r4, r0
    db48:	bl	9db8 <gen_ipfrag>
    db4c:	str	r0, [fp, #-28]	; 0xffffffe4
    db50:	ldr	r1, [fp, #-28]	; 0xffffffe4
    db54:	mov	r0, r4
    db58:	bl	3248 <sf_gen_and>
    db5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    db60:	ldr	r3, [r3]
    db64:	cmp	r3, #0
    db68:	beq	db80 <sf_gen_load+0x498>
    db6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    db70:	ldr	r3, [r3]
    db74:	ldr	r1, [fp, #-28]	; 0xffffffe4
    db78:	mov	r0, r3
    db7c:	bl	3248 <sf_gen_and>
    db80:	mov	r0, #2
    db84:	bl	9704 <sf_gen_proto_abbrev>
    db88:	mov	r3, r0
    db8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    db90:	mov	r0, r3
    db94:	bl	3248 <sf_gen_and>
    db98:	ldr	r3, [fp, #-36]	; 0xffffffdc
    db9c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    dba0:	str	r2, [r3]
    dba4:	b	dbb8 <sf_gen_load+0x4d0>
    dba8:	ldr	r3, [pc, #136]	; dc38 <sf_gen_load+0x550>
    dbac:	add	r3, pc, r3
    dbb0:	mov	r0, r3
    dbb4:	bl	2904 <sf_bpf_error>
    dbb8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dbbc:	ldr	r2, [fp, #-20]	; 0xffffffec
    dbc0:	str	r2, [r3, #8]
    dbc4:	mov	r0, #2
    dbc8:	bl	2c90 <new_stmt>
    dbcc:	str	r0, [fp, #-16]
    dbd0:	ldr	r3, [fp, #-16]
    dbd4:	ldr	r2, [fp, #-20]	; 0xffffffec
    dbd8:	str	r2, [r3, #12]
    dbdc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dbe0:	ldr	r3, [r3, #4]
    dbe4:	ldr	r1, [fp, #-16]
    dbe8:	mov	r0, r3
    dbec:	bl	d608 <sf_append>
    dbf0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dbf4:	mov	r0, r3
    dbf8:	sub	sp, fp, #8
    dbfc:	ldr	r4, [sp]
    dc00:	ldr	fp, [sp, #4]
    dc04:	add	sp, sp, #8
    dc08:	pop	{pc}		; (ldr pc, [sp], #4)
    dc0c:	.word	0x00010334
    dc10:	.word	0x0001026c
    dc14:	.word	0x0002ceac
    dc18:	.word	0x0002ce98
    dc1c:	.word	0x0002ce84
    dc20:	.word	0x0001023c
    dc24:	.word	0x0002cd48
    dc28:	.word	0x0002cc98
    dc2c:	.word	0x0002cccc
    dc30:	.word	0x0002cba0
    dc34:	.word	0x0002cbd4
    dc38:	.word	0x0000ff38

0000dc3c <sf_gen_relation>:
    dc3c:	str	fp, [sp, #-8]!
    dc40:	str	lr, [sp, #4]
    dc44:	add	fp, sp, #4
    dc48:	sub	sp, sp, #40	; 0x28
    dc4c:	str	r0, [fp, #-32]	; 0xffffffe0
    dc50:	str	r1, [fp, #-36]	; 0xffffffdc
    dc54:	str	r2, [fp, #-40]	; 0xffffffd8
    dc58:	str	r3, [fp, #-44]	; 0xffffffd4
    dc5c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    dc60:	bl	d658 <xfer_to_x>
    dc64:	str	r0, [fp, #-16]
    dc68:	ldr	r0, [fp, #-36]	; 0xffffffdc
    dc6c:	bl	d6a0 <xfer_to_a>
    dc70:	str	r0, [fp, #-20]	; 0xffffffec
    dc74:	ldr	r3, [fp, #-32]	; 0xffffffe0
    dc78:	cmp	r3, #16
    dc7c:	bne	dcb0 <sf_gen_relation+0x74>
    dc80:	mov	r0, #28
    dc84:	bl	2c90 <new_stmt>
    dc88:	str	r0, [fp, #-24]	; 0xffffffe8
    dc8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    dc90:	orr	r3, r3, #5
    dc94:	mov	r0, r3
    dc98:	bl	2c40 <new_block>
    dc9c:	str	r0, [fp, #-8]
    dca0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    dca4:	ldr	r0, [fp, #-20]	; 0xffffffec
    dca8:	bl	d608 <sf_append>
    dcac:	b	dcc4 <sf_gen_relation+0x88>
    dcb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    dcb4:	orr	r3, r3, #13
    dcb8:	mov	r0, r3
    dcbc:	bl	2c40 <new_block>
    dcc0:	str	r0, [fp, #-8]
    dcc4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    dcc8:	cmp	r3, #0
    dccc:	beq	dcd8 <sf_gen_relation+0x9c>
    dcd0:	ldr	r0, [fp, #-8]
    dcd4:	bl	33b4 <sf_gen_not>
    dcd8:	ldr	r1, [fp, #-20]	; 0xffffffec
    dcdc:	ldr	r0, [fp, #-16]
    dce0:	bl	d608 <sf_append>
    dce4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dce8:	ldr	r3, [r3, #4]
    dcec:	ldr	r1, [fp, #-16]
    dcf0:	mov	r0, r3
    dcf4:	bl	d608 <sf_append>
    dcf8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dcfc:	ldr	r2, [r3, #4]
    dd00:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dd04:	ldr	r3, [r3, #4]
    dd08:	mov	r1, r3
    dd0c:	mov	r0, r2
    dd10:	bl	d608 <sf_append>
    dd14:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dd18:	ldr	r2, [r3, #4]
    dd1c:	ldr	r3, [fp, #-8]
    dd20:	str	r2, [r3, #4]
    dd24:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dd28:	ldr	r3, [r3, #8]
    dd2c:	mov	r0, r3
    dd30:	bl	e1e0 <free_reg>
    dd34:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dd38:	ldr	r3, [r3, #8]
    dd3c:	mov	r0, r3
    dd40:	bl	e1e0 <free_reg>
    dd44:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dd48:	ldr	r3, [r3]
    dd4c:	cmp	r3, #0
    dd50:	beq	dd98 <sf_gen_relation+0x15c>
    dd54:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dd58:	ldr	r3, [r3]
    dd5c:	cmp	r3, #0
    dd60:	beq	dd88 <sf_gen_relation+0x14c>
    dd64:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dd68:	ldr	r2, [r3]
    dd6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dd70:	ldr	r3, [r3]
    dd74:	str	r3, [fp, #-12]
    dd78:	ldr	r1, [fp, #-12]
    dd7c:	mov	r0, r2
    dd80:	bl	3248 <sf_gen_and>
    dd84:	b	dda4 <sf_gen_relation+0x168>
    dd88:	ldr	r3, [fp, #-36]	; 0xffffffdc
    dd8c:	ldr	r3, [r3]
    dd90:	str	r3, [fp, #-12]
    dd94:	b	dda4 <sf_gen_relation+0x168>
    dd98:	ldr	r3, [fp, #-40]	; 0xffffffd8
    dd9c:	ldr	r3, [r3]
    dda0:	str	r3, [fp, #-12]
    dda4:	ldr	r3, [fp, #-12]
    dda8:	cmp	r3, #0
    ddac:	beq	ddbc <sf_gen_relation+0x180>
    ddb0:	ldr	r1, [fp, #-8]
    ddb4:	ldr	r0, [fp, #-12]
    ddb8:	bl	3248 <sf_gen_and>
    ddbc:	ldr	r3, [fp, #-8]
    ddc0:	mov	r0, r3
    ddc4:	sub	sp, fp, #4
    ddc8:	ldr	fp, [sp]
    ddcc:	add	sp, sp, #4
    ddd0:	pop	{pc}		; (ldr pc, [sp], #4)

0000ddd4 <sf_gen_loadlen>:
    ddd4:	str	fp, [sp, #-8]!
    ddd8:	str	lr, [sp, #4]
    dddc:	add	fp, sp, #4
    dde0:	sub	sp, sp, #16
    dde4:	bl	e0ec <alloc_reg>
    dde8:	str	r0, [fp, #-8]
    ddec:	mov	r0, #12
    ddf0:	bl	2954 <newchunk>
    ddf4:	str	r0, [fp, #-12]
    ddf8:	mov	r0, #128	; 0x80
    ddfc:	bl	2c90 <new_stmt>
    de00:	str	r0, [fp, #-16]
    de04:	mov	r0, #2
    de08:	bl	2c90 <new_stmt>
    de0c:	mov	r2, r0
    de10:	ldr	r3, [fp, #-16]
    de14:	str	r2, [r3, #16]
    de18:	ldr	r3, [fp, #-16]
    de1c:	ldr	r3, [r3, #16]
    de20:	ldr	r2, [fp, #-8]
    de24:	str	r2, [r3, #12]
    de28:	ldr	r3, [fp, #-12]
    de2c:	ldr	r2, [fp, #-16]
    de30:	str	r2, [r3, #4]
    de34:	ldr	r3, [fp, #-12]
    de38:	ldr	r2, [fp, #-8]
    de3c:	str	r2, [r3, #8]
    de40:	ldr	r3, [fp, #-12]
    de44:	mov	r0, r3
    de48:	sub	sp, fp, #4
    de4c:	ldr	fp, [sp]
    de50:	add	sp, sp, #4
    de54:	pop	{pc}		; (ldr pc, [sp], #4)

0000de58 <sf_gen_loadi>:
    de58:	str	fp, [sp, #-8]!
    de5c:	str	lr, [sp, #4]
    de60:	add	fp, sp, #4
    de64:	sub	sp, sp, #24
    de68:	str	r0, [fp, #-24]	; 0xffffffe8
    de6c:	mov	r0, #12
    de70:	bl	2954 <newchunk>
    de74:	str	r0, [fp, #-8]
    de78:	bl	e0ec <alloc_reg>
    de7c:	str	r0, [fp, #-12]
    de80:	mov	r0, #0
    de84:	bl	2c90 <new_stmt>
    de88:	str	r0, [fp, #-16]
    de8c:	ldr	r3, [fp, #-16]
    de90:	ldr	r2, [fp, #-24]	; 0xffffffe8
    de94:	str	r2, [r3, #12]
    de98:	mov	r0, #2
    de9c:	bl	2c90 <new_stmt>
    dea0:	mov	r2, r0
    dea4:	ldr	r3, [fp, #-16]
    dea8:	str	r2, [r3, #16]
    deac:	ldr	r3, [fp, #-16]
    deb0:	ldr	r3, [r3, #16]
    deb4:	ldr	r2, [fp, #-12]
    deb8:	str	r2, [r3, #12]
    debc:	ldr	r3, [fp, #-8]
    dec0:	ldr	r2, [fp, #-16]
    dec4:	str	r2, [r3, #4]
    dec8:	ldr	r3, [fp, #-8]
    decc:	ldr	r2, [fp, #-12]
    ded0:	str	r2, [r3, #8]
    ded4:	ldr	r3, [fp, #-8]
    ded8:	mov	r0, r3
    dedc:	sub	sp, fp, #4
    dee0:	ldr	fp, [sp]
    dee4:	add	sp, sp, #4
    dee8:	pop	{pc}		; (ldr pc, [sp], #4)

0000deec <sf_gen_neg>:
    deec:	str	fp, [sp, #-8]!
    def0:	str	lr, [sp, #4]
    def4:	add	fp, sp, #4
    def8:	sub	sp, sp, #16
    defc:	str	r0, [fp, #-16]
    df00:	ldr	r0, [fp, #-16]
    df04:	bl	d6a0 <xfer_to_a>
    df08:	str	r0, [fp, #-8]
    df0c:	ldr	r3, [fp, #-16]
    df10:	ldr	r3, [r3, #4]
    df14:	ldr	r1, [fp, #-8]
    df18:	mov	r0, r3
    df1c:	bl	d608 <sf_append>
    df20:	mov	r0, #132	; 0x84
    df24:	bl	2c90 <new_stmt>
    df28:	str	r0, [fp, #-8]
    df2c:	ldr	r3, [fp, #-8]
    df30:	mov	r2, #0
    df34:	str	r2, [r3, #12]
    df38:	ldr	r3, [fp, #-16]
    df3c:	ldr	r3, [r3, #4]
    df40:	ldr	r1, [fp, #-8]
    df44:	mov	r0, r3
    df48:	bl	d608 <sf_append>
    df4c:	mov	r0, #2
    df50:	bl	2c90 <new_stmt>
    df54:	str	r0, [fp, #-8]
    df58:	ldr	r3, [fp, #-16]
    df5c:	ldr	r2, [r3, #8]
    df60:	ldr	r3, [fp, #-8]
    df64:	str	r2, [r3, #12]
    df68:	ldr	r3, [fp, #-16]
    df6c:	ldr	r3, [r3, #4]
    df70:	ldr	r1, [fp, #-8]
    df74:	mov	r0, r3
    df78:	bl	d608 <sf_append>
    df7c:	ldr	r3, [fp, #-16]
    df80:	mov	r0, r3
    df84:	sub	sp, fp, #4
    df88:	ldr	fp, [sp]
    df8c:	add	sp, sp, #4
    df90:	pop	{pc}		; (ldr pc, [sp], #4)

0000df94 <sf_gen_arth>:
    df94:	str	fp, [sp, #-8]!
    df98:	str	lr, [sp, #4]
    df9c:	add	fp, sp, #4
    dfa0:	sub	sp, sp, #32
    dfa4:	str	r0, [fp, #-24]	; 0xffffffe8
    dfa8:	str	r1, [fp, #-28]	; 0xffffffe4
    dfac:	str	r2, [fp, #-32]	; 0xffffffe0
    dfb0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    dfb4:	bl	d658 <xfer_to_x>
    dfb8:	str	r0, [fp, #-8]
    dfbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    dfc0:	bl	d6a0 <xfer_to_a>
    dfc4:	str	r0, [fp, #-12]
    dfc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    dfcc:	orr	r3, r3, #12
    dfd0:	mov	r0, r3
    dfd4:	bl	2c90 <new_stmt>
    dfd8:	str	r0, [fp, #-16]
    dfdc:	ldr	r1, [fp, #-16]
    dfe0:	ldr	r0, [fp, #-12]
    dfe4:	bl	d608 <sf_append>
    dfe8:	ldr	r1, [fp, #-12]
    dfec:	ldr	r0, [fp, #-8]
    dff0:	bl	d608 <sf_append>
    dff4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    dff8:	ldr	r3, [r3, #4]
    dffc:	ldr	r1, [fp, #-8]
    e000:	mov	r0, r3
    e004:	bl	d608 <sf_append>
    e008:	ldr	r3, [fp, #-28]	; 0xffffffe4
    e00c:	ldr	r2, [r3, #4]
    e010:	ldr	r3, [fp, #-32]	; 0xffffffe0
    e014:	ldr	r3, [r3, #4]
    e018:	mov	r1, r3
    e01c:	mov	r0, r2
    e020:	bl	d608 <sf_append>
    e024:	ldr	r3, [fp, #-28]	; 0xffffffe4
    e028:	ldr	r3, [r3, #8]
    e02c:	mov	r0, r3
    e030:	bl	e1e0 <free_reg>
    e034:	ldr	r3, [fp, #-32]	; 0xffffffe0
    e038:	ldr	r3, [r3, #8]
    e03c:	mov	r0, r3
    e040:	bl	e1e0 <free_reg>
    e044:	mov	r0, #2
    e048:	bl	2c90 <new_stmt>
    e04c:	str	r0, [fp, #-8]
    e050:	bl	e0ec <alloc_reg>
    e054:	mov	r2, r0
    e058:	ldr	r3, [fp, #-8]
    e05c:	str	r2, [r3, #12]
    e060:	ldr	r3, [fp, #-8]
    e064:	ldr	r2, [r3, #12]
    e068:	ldr	r3, [fp, #-28]	; 0xffffffe4
    e06c:	str	r2, [r3, #8]
    e070:	ldr	r3, [fp, #-28]	; 0xffffffe4
    e074:	ldr	r3, [r3, #4]
    e078:	ldr	r1, [fp, #-8]
    e07c:	mov	r0, r3
    e080:	bl	d608 <sf_append>
    e084:	ldr	r3, [fp, #-28]	; 0xffffffe4
    e088:	mov	r0, r3
    e08c:	sub	sp, fp, #4
    e090:	ldr	fp, [sp]
    e094:	add	sp, sp, #4
    e098:	pop	{pc}		; (ldr pc, [sp], #4)

0000e09c <init_regs>:
    e09c:	str	fp, [sp, #-8]!
    e0a0:	str	lr, [sp, #4]
    e0a4:	add	fp, sp, #4
    e0a8:	ldr	r3, [pc, #52]	; e0e4 <init_regs+0x48>
    e0ac:	add	r3, pc, r3
    e0b0:	mov	r2, #0
    e0b4:	str	r2, [r3]
    e0b8:	mov	r2, #64	; 0x40
    e0bc:	mov	r1, #0
    e0c0:	ldr	r3, [pc, #32]	; e0e8 <init_regs+0x4c>
    e0c4:	add	r3, pc, r3
    e0c8:	mov	r0, r3
    e0cc:	bl	ec0 <memset@plt>
    e0d0:	nop	{0}
    e0d4:	sub	sp, fp, #4
    e0d8:	ldr	fp, [sp]
    e0dc:	add	sp, sp, #4
    e0e0:	pop	{pc}		; (ldr pc, [sp], #4)
    e0e4:	.word	0x0002c684
    e0e8:	.word	0x0002c62c

0000e0ec <alloc_reg>:
    e0ec:	str	fp, [sp, #-8]!
    e0f0:	str	lr, [sp, #4]
    e0f4:	add	fp, sp, #4
    e0f8:	sub	sp, sp, #8
    e0fc:	mov	r3, #16
    e100:	str	r3, [fp, #-8]
    e104:	b	e184 <alloc_reg+0x98>
    e108:	ldr	r3, [pc, #176]	; e1c0 <alloc_reg+0xd4>
    e10c:	add	r3, pc, r3
    e110:	ldr	r2, [r3]
    e114:	ldr	r3, [pc, #168]	; e1c4 <alloc_reg+0xd8>
    e118:	add	r3, pc, r3
    e11c:	ldr	r3, [r3, r2, lsl #2]
    e120:	cmp	r3, #0
    e124:	beq	e158 <alloc_reg+0x6c>
    e128:	ldr	r3, [pc, #152]	; e1c8 <alloc_reg+0xdc>
    e12c:	add	r3, pc, r3
    e130:	ldr	r3, [r3]
    e134:	add	r3, r3, #1
    e138:	rsbs	r2, r3, #0
    e13c:	and	r3, r3, #15
    e140:	and	r2, r2, #15
    e144:	rsbpl	r3, r2, #0
    e148:	ldr	r2, [pc, #124]	; e1cc <alloc_reg+0xe0>
    e14c:	add	r2, pc, r2
    e150:	str	r3, [r2]
    e154:	b	e184 <alloc_reg+0x98>
    e158:	ldr	r3, [pc, #112]	; e1d0 <alloc_reg+0xe4>
    e15c:	add	r3, pc, r3
    e160:	ldr	r2, [r3]
    e164:	ldr	r3, [pc, #104]	; e1d4 <alloc_reg+0xe8>
    e168:	add	r3, pc, r3
    e16c:	mov	r1, #1
    e170:	str	r1, [r3, r2, lsl #2]
    e174:	ldr	r3, [pc, #92]	; e1d8 <alloc_reg+0xec>
    e178:	add	r3, pc, r3
    e17c:	ldr	r3, [r3]
    e180:	b	e1ac <alloc_reg+0xc0>
    e184:	ldr	r3, [fp, #-8]
    e188:	sub	r3, r3, #1
    e18c:	str	r3, [fp, #-8]
    e190:	ldr	r3, [fp, #-8]
    e194:	cmp	r3, #0
    e198:	bge	e108 <alloc_reg+0x1c>
    e19c:	ldr	r3, [pc, #56]	; e1dc <alloc_reg+0xf0>
    e1a0:	add	r3, pc, r3
    e1a4:	mov	r0, r3
    e1a8:	bl	2904 <sf_bpf_error>
    e1ac:	mov	r0, r3
    e1b0:	sub	sp, fp, #4
    e1b4:	ldr	fp, [sp]
    e1b8:	add	sp, sp, #4
    e1bc:	pop	{pc}		; (ldr pc, [sp], #4)
    e1c0:	.word	0x0002c624
    e1c4:	.word	0x0002c5d8
    e1c8:	.word	0x0002c604
    e1cc:	.word	0x0002c5e4
    e1d0:	.word	0x0002c5d4
    e1d4:	.word	0x0002c588
    e1d8:	.word	0x0002c5b8
    e1dc:	.word	0x0000f97c

0000e1e0 <free_reg>:
    e1e0:	push	{fp}		; (str fp, [sp, #-4]!)
    e1e4:	add	fp, sp, #0
    e1e8:	sub	sp, sp, #12
    e1ec:	str	r0, [fp, #-8]
    e1f0:	ldr	r3, [pc, #28]	; e214 <free_reg+0x34>
    e1f4:	add	r3, pc, r3
    e1f8:	ldr	r2, [fp, #-8]
    e1fc:	mov	r1, #0
    e200:	str	r1, [r3, r2, lsl #2]
    e204:	nop	{0}
    e208:	add	sp, fp, #0
    e20c:	pop	{fp}		; (ldr fp, [sp], #4)
    e210:	bx	lr
    e214:	.word	0x0002c4fc

0000e218 <gen_len>:
    e218:	str	fp, [sp, #-8]!
    e21c:	str	lr, [sp, #4]
    e220:	add	fp, sp, #4
    e224:	sub	sp, sp, #16
    e228:	str	r0, [fp, #-16]
    e22c:	str	r1, [fp, #-20]	; 0xffffffec
    e230:	mov	r0, #128	; 0x80
    e234:	bl	2c90 <new_stmt>
    e238:	str	r0, [fp, #-8]
    e23c:	ldr	r3, [fp, #-16]
    e240:	orr	r3, r3, #5
    e244:	mov	r0, r3
    e248:	bl	2c40 <new_block>
    e24c:	str	r0, [fp, #-12]
    e250:	ldr	r3, [fp, #-12]
    e254:	ldr	r2, [fp, #-8]
    e258:	str	r2, [r3, #4]
    e25c:	ldr	r3, [fp, #-12]
    e260:	ldr	r2, [fp, #-20]	; 0xffffffec
    e264:	str	r2, [r3, #20]
    e268:	ldr	r3, [fp, #-12]
    e26c:	mov	r0, r3
    e270:	sub	sp, fp, #4
    e274:	ldr	fp, [sp]
    e278:	add	sp, sp, #4
    e27c:	pop	{pc}		; (ldr pc, [sp], #4)

0000e280 <sf_gen_greater>:
    e280:	str	fp, [sp, #-8]!
    e284:	str	lr, [sp, #4]
    e288:	add	fp, sp, #4
    e28c:	sub	sp, sp, #8
    e290:	str	r0, [fp, #-8]
    e294:	ldr	r1, [fp, #-8]
    e298:	mov	r0, #48	; 0x30
    e29c:	bl	e218 <gen_len>
    e2a0:	mov	r3, r0
    e2a4:	mov	r0, r3
    e2a8:	sub	sp, fp, #4
    e2ac:	ldr	fp, [sp]
    e2b0:	add	sp, sp, #4
    e2b4:	pop	{pc}		; (ldr pc, [sp], #4)

0000e2b8 <sf_gen_less>:
    e2b8:	str	fp, [sp, #-8]!
    e2bc:	str	lr, [sp, #4]
    e2c0:	add	fp, sp, #4
    e2c4:	sub	sp, sp, #16
    e2c8:	str	r0, [fp, #-16]
    e2cc:	ldr	r1, [fp, #-16]
    e2d0:	mov	r0, #32
    e2d4:	bl	e218 <gen_len>
    e2d8:	str	r0, [fp, #-8]
    e2dc:	ldr	r0, [fp, #-8]
    e2e0:	bl	33b4 <sf_gen_not>
    e2e4:	ldr	r3, [fp, #-8]
    e2e8:	mov	r0, r3
    e2ec:	sub	sp, fp, #4
    e2f0:	ldr	fp, [sp]
    e2f4:	add	sp, sp, #4
    e2f8:	pop	{pc}		; (ldr pc, [sp], #4)

0000e2fc <sf_gen_byteop>:
    e2fc:	str	fp, [sp, #-8]!
    e300:	str	lr, [sp, #4]
    e304:	add	fp, sp, #4
    e308:	sub	sp, sp, #24
    e30c:	str	r0, [fp, #-16]
    e310:	str	r1, [fp, #-20]	; 0xffffffec
    e314:	str	r2, [fp, #-24]	; 0xffffffe8
    e318:	ldr	r3, [fp, #-16]
    e31c:	cmp	r3, #61	; 0x3d
    e320:	beq	e368 <sf_gen_byteop+0x6c>
    e324:	ldr	r3, [fp, #-16]
    e328:	cmp	r3, #61	; 0x3d
    e32c:	bgt	e34c <sf_gen_byteop+0x50>
    e330:	ldr	r3, [fp, #-16]
    e334:	cmp	r3, #38	; 0x26
    e338:	beq	e3d4 <sf_gen_byteop+0xd8>
    e33c:	ldr	r3, [fp, #-16]
    e340:	cmp	r3, #60	; 0x3c
    e344:	beq	e384 <sf_gen_byteop+0x88>
    e348:	b	e364 <sf_gen_byteop+0x68>
    e34c:	ldr	r3, [fp, #-16]
    e350:	cmp	r3, #62	; 0x3e
    e354:	beq	e3a4 <sf_gen_byteop+0xa8>
    e358:	ldr	r3, [fp, #-16]
    e35c:	cmp	r3, #124	; 0x7c
    e360:	beq	e3c4 <sf_gen_byteop+0xc8>
    e364:	bl	f68 <abort@plt>
    e368:	ldr	r1, [fp, #-20]	; 0xffffffec
    e36c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e370:	mov	r2, #16
    e374:	mov	r0, #1
    e378:	bl	33f8 <gen_cmp>
    e37c:	mov	r3, r0
    e380:	b	e414 <sf_gen_byteop+0x118>
    e384:	ldr	r1, [fp, #-20]	; 0xffffffec
    e388:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e38c:	mov	r2, #16
    e390:	mov	r0, #1
    e394:	bl	3524 <gen_cmp_lt>
    e398:	str	r0, [fp, #-12]
    e39c:	ldr	r3, [fp, #-12]
    e3a0:	b	e414 <sf_gen_byteop+0x118>
    e3a4:	ldr	r1, [fp, #-20]	; 0xffffffec
    e3a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e3ac:	mov	r2, #16
    e3b0:	mov	r0, #1
    e3b4:	bl	345c <gen_cmp_gt>
    e3b8:	str	r0, [fp, #-12]
    e3bc:	ldr	r3, [fp, #-12]
    e3c0:	b	e414 <sf_gen_byteop+0x118>
    e3c4:	mov	r0, #68	; 0x44
    e3c8:	bl	2c90 <new_stmt>
    e3cc:	str	r0, [fp, #-8]
    e3d0:	b	e3e4 <sf_gen_byteop+0xe8>
    e3d4:	mov	r0, #84	; 0x54
    e3d8:	bl	2c90 <new_stmt>
    e3dc:	str	r0, [fp, #-8]
    e3e0:	nop	{0}
    e3e4:	ldr	r3, [fp, #-8]
    e3e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    e3ec:	str	r2, [r3, #12]
    e3f0:	mov	r0, #21
    e3f4:	bl	2c40 <new_block>
    e3f8:	str	r0, [fp, #-12]
    e3fc:	ldr	r3, [fp, #-12]
    e400:	ldr	r2, [fp, #-8]
    e404:	str	r2, [r3, #4]
    e408:	ldr	r0, [fp, #-12]
    e40c:	bl	33b4 <sf_gen_not>
    e410:	ldr	r3, [fp, #-12]
    e414:	mov	r0, r3
    e418:	sub	sp, fp, #4
    e41c:	ldr	fp, [sp]
    e420:	add	sp, sp, #4
    e424:	pop	{pc}		; (ldr pc, [sp], #4)

0000e428 <sf_gen_broadcast>:
    e428:	str	fp, [sp, #-8]!
    e42c:	str	lr, [sp, #4]
    e430:	add	fp, sp, #4
    e434:	sub	sp, sp, #32
    e438:	str	r0, [fp, #-24]	; 0xffffffe8
    e43c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e440:	cmp	r3, #0
    e444:	blt	e6bc <sf_gen_broadcast+0x294>
    e448:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e44c:	cmp	r3, #1
    e450:	ble	e464 <sf_gen_broadcast+0x3c>
    e454:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e458:	cmp	r3, #2
    e45c:	beq	e614 <sf_gen_broadcast+0x1ec>
    e460:	b	e6bc <sf_gen_broadcast+0x294>
    e464:	ldr	r3, [pc, #628]	; e6e0 <sf_gen_broadcast+0x2b8>
    e468:	add	r3, pc, r3
    e46c:	ldr	r3, [r3]
    e470:	cmp	r3, #119	; 0x77
    e474:	beq	e564 <sf_gen_broadcast+0x13c>
    e478:	cmp	r3, #119	; 0x77
    e47c:	bgt	e4b8 <sf_gen_broadcast+0x90>
    e480:	cmp	r3, #7
    e484:	beq	e4f4 <sf_gen_broadcast+0xcc>
    e488:	cmp	r3, #7
    e48c:	bgt	e4a4 <sf_gen_broadcast+0x7c>
    e490:	cmp	r3, #1
    e494:	beq	e510 <sf_gen_broadcast+0xe8>
    e498:	cmp	r3, #6
    e49c:	beq	e548 <sf_gen_broadcast+0x120>
    e4a0:	b	e5fc <sf_gen_broadcast+0x1d4>
    e4a4:	cmp	r3, #10
    e4a8:	beq	e52c <sf_gen_broadcast+0x104>
    e4ac:	cmp	r3, #105	; 0x69
    e4b0:	beq	e564 <sf_gen_broadcast+0x13c>
    e4b4:	b	e5fc <sf_gen_broadcast+0x1d4>
    e4b8:	cmp	r3, #127	; 0x7f
    e4bc:	beq	e564 <sf_gen_broadcast+0x13c>
    e4c0:	cmp	r3, #127	; 0x7f
    e4c4:	bgt	e4dc <sf_gen_broadcast+0xb4>
    e4c8:	cmp	r3, #122	; 0x7a
    e4cc:	beq	e580 <sf_gen_broadcast+0x158>
    e4d0:	cmp	r3, #123	; 0x7b
    e4d4:	beq	e59c <sf_gen_broadcast+0x174>
    e4d8:	b	e5fc <sf_gen_broadcast+0x1d4>
    e4dc:	cmp	r3, #163	; 0xa3
    e4e0:	beq	e564 <sf_gen_broadcast+0x13c>
    e4e4:	cmp	r3, #192	; 0xc0
    e4e8:	beq	e564 <sf_gen_broadcast+0x13c>
    e4ec:	cmp	r3, #129	; 0x81
    e4f0:	bne	e5fc <sf_gen_broadcast+0x1d4>
    e4f4:	mov	r1, #2
    e4f8:	ldr	r3, [pc, #484]	; e6e4 <sf_gen_broadcast+0x2bc>
    e4fc:	add	r3, pc, r3
    e500:	mov	r0, r3
    e504:	bl	f0ac <gen_ahostop>
    e508:	mov	r3, r0
    e50c:	b	e6cc <sf_gen_broadcast+0x2a4>
    e510:	mov	r1, #2
    e514:	ldr	r3, [pc, #460]	; e6e8 <sf_gen_broadcast+0x2c0>
    e518:	add	r3, pc, r3
    e51c:	mov	r0, r3
    e520:	bl	8034 <gen_ehostop>
    e524:	mov	r3, r0
    e528:	b	e6cc <sf_gen_broadcast+0x2a4>
    e52c:	mov	r1, #2
    e530:	ldr	r3, [pc, #436]	; e6ec <sf_gen_broadcast+0x2c4>
    e534:	add	r3, pc, r3
    e538:	mov	r0, r3
    e53c:	bl	8144 <gen_fhostop>
    e540:	mov	r3, r0
    e544:	b	e6cc <sf_gen_broadcast+0x2a4>
    e548:	mov	r1, #2
    e54c:	ldr	r3, [pc, #412]	; e6f0 <sf_gen_broadcast+0x2c8>
    e550:	add	r3, pc, r3
    e554:	mov	r0, r3
    e558:	bl	823c <gen_thostop>
    e55c:	mov	r3, r0
    e560:	b	e6cc <sf_gen_broadcast+0x2a4>
    e564:	mov	r1, #2
    e568:	ldr	r3, [pc, #388]	; e6f4 <sf_gen_broadcast+0x2cc>
    e56c:	add	r3, pc, r3
    e570:	mov	r0, r3
    e574:	bl	8330 <gen_wlanhostop>
    e578:	mov	r3, r0
    e57c:	b	e6cc <sf_gen_broadcast+0x2a4>
    e580:	mov	r1, #2
    e584:	ldr	r3, [pc, #364]	; e6f8 <sf_gen_broadcast+0x2d0>
    e588:	add	r3, pc, r3
    e58c:	mov	r0, r3
    e590:	bl	8954 <gen_ipfchostop>
    e594:	mov	r3, r0
    e598:	b	e6cc <sf_gen_broadcast+0x2a4>
    e59c:	ldr	r3, [pc, #344]	; e6fc <sf_gen_broadcast+0x2d4>
    e5a0:	add	r3, pc, r3
    e5a4:	ldr	r3, [r3]
    e5a8:	cmp	r3, #0
    e5ac:	beq	e60c <sf_gen_broadcast+0x1e4>
    e5b0:	mov	r3, #65280	; 0xff00
    e5b4:	mov	r2, #8
    e5b8:	mov	r1, #4
    e5bc:	mov	r0, #1
    e5c0:	bl	33f8 <gen_cmp>
    e5c4:	str	r0, [fp, #-8]
    e5c8:	ldr	r0, [fp, #-8]
    e5cc:	bl	33b4 <sf_gen_not>
    e5d0:	mov	r1, #2
    e5d4:	ldr	r3, [pc, #292]	; e700 <sf_gen_broadcast+0x2d8>
    e5d8:	add	r3, pc, r3
    e5dc:	mov	r0, r3
    e5e0:	bl	8034 <gen_ehostop>
    e5e4:	str	r0, [fp, #-12]
    e5e8:	ldr	r1, [fp, #-12]
    e5ec:	ldr	r0, [fp, #-8]
    e5f0:	bl	3248 <sf_gen_and>
    e5f4:	ldr	r3, [fp, #-12]
    e5f8:	b	e6cc <sf_gen_broadcast+0x2a4>
    e5fc:	ldr	r3, [pc, #256]	; e704 <sf_gen_broadcast+0x2dc>
    e600:	add	r3, pc, r3
    e604:	mov	r0, r3
    e608:	bl	2904 <sf_bpf_error>
    e60c:	nop	{0}
    e610:	b	e6bc <sf_gen_broadcast+0x294>
    e614:	ldr	r3, [pc, #236]	; e708 <sf_gen_broadcast+0x2e0>
    e618:	add	r3, pc, r3
    e61c:	ldr	r3, [r3]
    e620:	cmn	r3, #1
    e624:	bne	e638 <sf_gen_broadcast+0x210>
    e628:	ldr	r3, [pc, #220]	; e70c <sf_gen_broadcast+0x2e4>
    e62c:	add	r3, pc, r3
    e630:	mov	r0, r3
    e634:	bl	2904 <sf_bpf_error>
    e638:	mov	r0, #2048	; 0x800
    e63c:	bl	6dcc <gen_linktype>
    e640:	str	r0, [fp, #-12]
    e644:	ldr	r3, [pc, #196]	; e710 <sf_gen_broadcast+0x2e8>
    e648:	add	r3, pc, r3
    e64c:	ldr	r3, [r3]
    e650:	mvn	r3, r3
    e654:	str	r3, [fp, #-16]
    e658:	ldr	r3, [fp, #-16]
    e65c:	str	r3, [sp]
    e660:	mov	r3, #0
    e664:	mov	r2, #0
    e668:	mov	r1, #16
    e66c:	mov	r0, #3
    e670:	bl	35ec <gen_mcmp>
    e674:	str	r0, [fp, #-8]
    e678:	ldr	r2, [fp, #-16]
    e67c:	ldr	r3, [fp, #-16]
    e680:	str	r3, [sp]
    e684:	mov	r3, r2
    e688:	mov	r2, #0
    e68c:	mov	r1, #16
    e690:	mov	r0, #3
    e694:	bl	35ec <gen_mcmp>
    e698:	str	r0, [fp, #-20]	; 0xffffffec
    e69c:	ldr	r1, [fp, #-20]	; 0xffffffec
    e6a0:	ldr	r0, [fp, #-8]
    e6a4:	bl	3310 <sf_gen_or>
    e6a8:	ldr	r1, [fp, #-20]	; 0xffffffec
    e6ac:	ldr	r0, [fp, #-12]
    e6b0:	bl	3248 <sf_gen_and>
    e6b4:	ldr	r3, [fp, #-20]	; 0xffffffec
    e6b8:	b	e6cc <sf_gen_broadcast+0x2a4>
    e6bc:	ldr	r3, [pc, #80]	; e714 <sf_gen_broadcast+0x2ec>
    e6c0:	add	r3, pc, r3
    e6c4:	mov	r0, r3
    e6c8:	bl	2904 <sf_bpf_error>
    e6cc:	mov	r0, r3
    e6d0:	sub	sp, fp, #4
    e6d4:	ldr	fp, [sp]
    e6d8:	add	sp, sp, #4
    e6dc:	pop	{pc}		; (ldr pc, [sp], #4)
    e6e0:	.word	0x0002c284
    e6e4:	.word	0x0002c238
    e6e8:	.word	0x0002bd74
    e6ec:	.word	0x0002bd58
    e6f0:	.word	0x0002bd3c
    e6f4:	.word	0x0002bd20
    e6f8:	.word	0x0002bd04
    e6fc:	.word	0x0002c11c
    e700:	.word	0x0002bcb4
    e704:	.word	0x0000f550
    e708:	.word	0x0002c078
    e70c:	.word	0x0000f53c
    e710:	.word	0x0002c048
    e714:	.word	0x0000f4dc

0000e718 <gen_mac_multicast>:
    e718:	strd	r4, [sp, #-16]!
    e71c:	str	fp, [sp, #8]
    e720:	str	lr, [sp, #12]
    e724:	add	fp, sp, #12
    e728:	sub	sp, sp, #8
    e72c:	str	r0, [fp, #-16]
    e730:	ldr	r3, [fp, #-16]
    e734:	mov	r2, #16
    e738:	mov	r1, r3
    e73c:	mov	r0, #1
    e740:	bl	54fc <gen_load_a>
    e744:	mov	r5, r0
    e748:	mov	r0, #69	; 0x45
    e74c:	bl	2c40 <new_block>
    e750:	mov	r4, r0
    e754:	mov	r3, #1
    e758:	str	r3, [r4, #20]
    e75c:	str	r5, [r4, #4]
    e760:	mov	r3, r4
    e764:	mov	r0, r3
    e768:	sub	sp, fp, #12
    e76c:	ldrd	r4, [sp]
    e770:	ldr	fp, [sp, #8]
    e774:	add	sp, sp, #12
    e778:	pop	{pc}		; (ldr pc, [sp], #4)

0000e77c <sf_gen_multicast>:
    e77c:	strd	r4, [sp, #-24]!	; 0xffffffe8
    e780:	strd	r6, [sp, #8]
    e784:	str	fp, [sp, #16]
    e788:	str	lr, [sp, #20]
    e78c:	add	fp, sp, #20
    e790:	sub	sp, sp, #8
    e794:	str	r0, [fp, #-24]	; 0xffffffe8
    e798:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e79c:	cmp	r3, #17
    e7a0:	addls	pc, pc, r3, lsl #2
    e7a4:	b	eb34 <sf_gen_multicast+0x3b8>
    e7a8:	b	e7f0 <sf_gen_multicast+0x74>
    e7ac:	b	e7f0 <sf_gen_multicast+0x74>
    e7b0:	b	eac4 <sf_gen_multicast+0x348>
    e7b4:	b	eb34 <sf_gen_multicast+0x3b8>
    e7b8:	b	eb34 <sf_gen_multicast+0x3b8>
    e7bc:	b	eb34 <sf_gen_multicast+0x3b8>
    e7c0:	b	eb34 <sf_gen_multicast+0x3b8>
    e7c4:	b	eb34 <sf_gen_multicast+0x3b8>
    e7c8:	b	eb34 <sf_gen_multicast+0x3b8>
    e7cc:	b	eb34 <sf_gen_multicast+0x3b8>
    e7d0:	b	eb34 <sf_gen_multicast+0x3b8>
    e7d4:	b	eb34 <sf_gen_multicast+0x3b8>
    e7d8:	b	eb34 <sf_gen_multicast+0x3b8>
    e7dc:	b	eb34 <sf_gen_multicast+0x3b8>
    e7e0:	b	eb34 <sf_gen_multicast+0x3b8>
    e7e4:	b	eb34 <sf_gen_multicast+0x3b8>
    e7e8:	b	eb34 <sf_gen_multicast+0x3b8>
    e7ec:	b	eafc <sf_gen_multicast+0x380>
    e7f0:	ldr	r3, [pc, #872]	; eb60 <sf_gen_multicast+0x3e4>
    e7f4:	add	r3, pc, r3
    e7f8:	ldr	r3, [r3]
    e7fc:	cmp	r3, #119	; 0x77
    e800:	beq	e8cc <sf_gen_multicast+0x150>
    e804:	cmp	r3, #119	; 0x77
    e808:	bgt	e844 <sf_gen_multicast+0xc8>
    e80c:	cmp	r3, #7
    e810:	beq	e880 <sf_gen_multicast+0x104>
    e814:	cmp	r3, #7
    e818:	bgt	e830 <sf_gen_multicast+0xb4>
    e81c:	cmp	r3, #1
    e820:	beq	e89c <sf_gen_multicast+0x120>
    e824:	cmp	r3, #6
    e828:	beq	e8bc <sf_gen_multicast+0x140>
    e82c:	b	eab4 <sf_gen_multicast+0x338>
    e830:	cmp	r3, #10
    e834:	beq	e8ac <sf_gen_multicast+0x130>
    e838:	cmp	r3, #105	; 0x69
    e83c:	beq	e8cc <sf_gen_multicast+0x150>
    e840:	b	eab4 <sf_gen_multicast+0x338>
    e844:	cmp	r3, #127	; 0x7f
    e848:	beq	e8cc <sf_gen_multicast+0x150>
    e84c:	cmp	r3, #127	; 0x7f
    e850:	bgt	e868 <sf_gen_multicast+0xec>
    e854:	cmp	r3, #122	; 0x7a
    e858:	beq	ea40 <sf_gen_multicast+0x2c4>
    e85c:	cmp	r3, #123	; 0x7b
    e860:	beq	ea54 <sf_gen_multicast+0x2d8>
    e864:	b	eab4 <sf_gen_multicast+0x338>
    e868:	cmp	r3, #163	; 0xa3
    e86c:	beq	e8cc <sf_gen_multicast+0x150>
    e870:	cmp	r3, #192	; 0xc0
    e874:	beq	e8cc <sf_gen_multicast+0x150>
    e878:	cmp	r3, #129	; 0x81
    e87c:	bne	eab4 <sf_gen_multicast+0x338>
    e880:	mov	r1, #2
    e884:	ldr	r3, [pc, #728]	; eb64 <sf_gen_multicast+0x3e8>
    e888:	add	r3, pc, r3
    e88c:	mov	r0, r3
    e890:	bl	f0ac <gen_ahostop>
    e894:	mov	r3, r0
    e898:	b	eb44 <sf_gen_multicast+0x3c8>
    e89c:	mov	r0, #0
    e8a0:	bl	e718 <gen_mac_multicast>
    e8a4:	mov	r3, r0
    e8a8:	b	eb44 <sf_gen_multicast+0x3c8>
    e8ac:	mov	r0, #1
    e8b0:	bl	e718 <gen_mac_multicast>
    e8b4:	mov	r3, r0
    e8b8:	b	eb44 <sf_gen_multicast+0x3c8>
    e8bc:	mov	r0, #2
    e8c0:	bl	e718 <gen_mac_multicast>
    e8c4:	mov	r3, r0
    e8c8:	b	eb44 <sf_gen_multicast+0x3c8>
    e8cc:	mov	r2, #16
    e8d0:	mov	r1, #1
    e8d4:	mov	r0, #1
    e8d8:	bl	54fc <gen_load_a>
    e8dc:	mov	r5, r0
    e8e0:	mov	r0, #69	; 0x45
    e8e4:	bl	2c40 <new_block>
    e8e8:	mov	r4, r0
    e8ec:	mov	r3, #1
    e8f0:	str	r3, [r4, #20]
    e8f4:	str	r5, [r4, #4]
    e8f8:	mov	r0, #16
    e8fc:	bl	e718 <gen_mac_multicast>
    e900:	mov	r7, r0
    e904:	mov	r1, r7
    e908:	mov	r0, r4
    e90c:	bl	3248 <sf_gen_and>
    e910:	mov	r2, #16
    e914:	mov	r1, #1
    e918:	mov	r0, #1
    e91c:	bl	54fc <gen_load_a>
    e920:	mov	r5, r0
    e924:	mov	r0, #69	; 0x45
    e928:	bl	2c40 <new_block>
    e92c:	mov	r6, r0
    e930:	mov	r3, #1
    e934:	str	r3, [r6, #20]
    e938:	str	r5, [r6, #4]
    e93c:	mov	r0, r6
    e940:	bl	33b4 <sf_gen_not>
    e944:	mov	r0, #4
    e948:	bl	e718 <gen_mac_multicast>
    e94c:	mov	r4, r0
    e950:	mov	r1, r4
    e954:	mov	r0, r6
    e958:	bl	3248 <sf_gen_and>
    e95c:	mov	r1, r7
    e960:	mov	r0, r4
    e964:	bl	3310 <sf_gen_or>
    e968:	mov	r2, #16
    e96c:	mov	r1, #0
    e970:	mov	r0, #1
    e974:	bl	54fc <gen_load_a>
    e978:	mov	r5, r0
    e97c:	mov	r0, #69	; 0x45
    e980:	bl	2c40 <new_block>
    e984:	mov	r4, r0
    e988:	mov	r3, #8
    e98c:	str	r3, [r4, #20]
    e990:	str	r5, [r4, #4]
    e994:	mov	r1, r7
    e998:	mov	r0, r4
    e99c:	bl	3248 <sf_gen_and>
    e9a0:	mov	r2, #16
    e9a4:	mov	r1, #0
    e9a8:	mov	r0, #1
    e9ac:	bl	54fc <gen_load_a>
    e9b0:	mov	r5, r0
    e9b4:	mov	r0, #69	; 0x45
    e9b8:	bl	2c40 <new_block>
    e9bc:	mov	r6, r0
    e9c0:	mov	r3, #8
    e9c4:	str	r3, [r6, #20]
    e9c8:	str	r5, [r6, #4]
    e9cc:	mov	r0, r6
    e9d0:	bl	33b4 <sf_gen_not>
    e9d4:	mov	r0, #4
    e9d8:	bl	e718 <gen_mac_multicast>
    e9dc:	mov	r4, r0
    e9e0:	mov	r1, r4
    e9e4:	mov	r0, r6
    e9e8:	bl	3248 <sf_gen_and>
    e9ec:	mov	r1, r7
    e9f0:	mov	r0, r4
    e9f4:	bl	3310 <sf_gen_or>
    e9f8:	mov	r2, #16
    e9fc:	mov	r1, #0
    ea00:	mov	r0, #1
    ea04:	bl	54fc <gen_load_a>
    ea08:	mov	r5, r0
    ea0c:	mov	r0, #69	; 0x45
    ea10:	bl	2c40 <new_block>
    ea14:	mov	r4, r0
    ea18:	mov	r3, #4
    ea1c:	str	r3, [r4, #20]
    ea20:	str	r5, [r4, #4]
    ea24:	mov	r0, r4
    ea28:	bl	33b4 <sf_gen_not>
    ea2c:	mov	r1, r7
    ea30:	mov	r0, r4
    ea34:	bl	3248 <sf_gen_and>
    ea38:	mov	r3, r7
    ea3c:	b	eb44 <sf_gen_multicast+0x3c8>
    ea40:	mov	r0, #2
    ea44:	bl	e718 <gen_mac_multicast>
    ea48:	mov	r7, r0
    ea4c:	mov	r3, r7
    ea50:	b	eb44 <sf_gen_multicast+0x3c8>
    ea54:	ldr	r3, [pc, #268]	; eb68 <sf_gen_multicast+0x3ec>
    ea58:	add	r3, pc, r3
    ea5c:	ldr	r3, [r3]
    ea60:	cmp	r3, #0
    ea64:	beq	eabc <sf_gen_multicast+0x340>
    ea68:	mov	r3, #65280	; 0xff00
    ea6c:	mov	r2, #8
    ea70:	mov	r1, #4
    ea74:	mov	r0, #1
    ea78:	bl	33f8 <gen_cmp>
    ea7c:	mov	r4, r0
    ea80:	mov	r0, r4
    ea84:	bl	33b4 <sf_gen_not>
    ea88:	ldr	r3, [pc, #220]	; eb6c <sf_gen_multicast+0x3f0>
    ea8c:	add	r3, pc, r3
    ea90:	ldr	r3, [r3]
    ea94:	mov	r0, r3
    ea98:	bl	e718 <gen_mac_multicast>
    ea9c:	mov	r7, r0
    eaa0:	mov	r1, r7
    eaa4:	mov	r0, r4
    eaa8:	bl	3248 <sf_gen_and>
    eaac:	mov	r3, r7
    eab0:	b	eb44 <sf_gen_multicast+0x3c8>
    eab4:	nop	{0}
    eab8:	b	eb34 <sf_gen_multicast+0x3b8>
    eabc:	nop	{0}
    eac0:	b	eb34 <sf_gen_multicast+0x3b8>
    eac4:	mov	r0, #2048	; 0x800
    eac8:	bl	6dcc <gen_linktype>
    eacc:	mov	r7, r0
    ead0:	mov	r3, #224	; 0xe0
    ead4:	mov	r2, #16
    ead8:	mov	r1, #16
    eadc:	mov	r0, #3
    eae0:	bl	34c0 <gen_cmp_ge>
    eae4:	mov	r4, r0
    eae8:	mov	r1, r4
    eaec:	mov	r0, r7
    eaf0:	bl	3248 <sf_gen_and>
    eaf4:	mov	r3, r4
    eaf8:	b	eb44 <sf_gen_multicast+0x3c8>
    eafc:	movw	r0, #34525	; 0x86dd
    eb00:	bl	6dcc <gen_linktype>
    eb04:	mov	r7, r0
    eb08:	mov	r3, #255	; 0xff
    eb0c:	mov	r2, #16
    eb10:	mov	r1, #24
    eb14:	mov	r0, #3
    eb18:	bl	33f8 <gen_cmp>
    eb1c:	mov	r4, r0
    eb20:	mov	r1, r4
    eb24:	mov	r0, r7
    eb28:	bl	3248 <sf_gen_and>
    eb2c:	mov	r3, r4
    eb30:	b	eb44 <sf_gen_multicast+0x3c8>
    eb34:	ldr	r3, [pc, #52]	; eb70 <sf_gen_multicast+0x3f4>
    eb38:	add	r3, pc, r3
    eb3c:	mov	r0, r3
    eb40:	bl	2904 <sf_bpf_error>
    eb44:	mov	r0, r3
    eb48:	sub	sp, fp, #20
    eb4c:	ldrd	r4, [sp]
    eb50:	ldrd	r6, [sp, #8]
    eb54:	ldr	fp, [sp, #16]
    eb58:	add	sp, sp, #20
    eb5c:	pop	{pc}		; (ldr pc, [sp], #4)
    eb60:	.word	0x0002bef8
    eb64:	.word	0x0002beac
    eb68:	.word	0x0002bc64
    eb6c:	.word	0x0002bc14
    eb70:	.word	0x0000f094

0000eb74 <sf_gen_inbound>:
    eb74:	str	r4, [sp, #-12]!
    eb78:	str	fp, [sp, #4]
    eb7c:	str	lr, [sp, #8]
    eb80:	add	fp, sp, #8
    eb84:	sub	sp, sp, #20
    eb88:	str	r0, [fp, #-16]
    eb8c:	ldr	r3, [pc, #552]	; edbc <sf_gen_inbound+0x248>
    eb90:	add	r3, pc, r3
    eb94:	ldr	r3, [r3]
    eb98:	cmp	r3, #168	; 0xa8
    eb9c:	bgt	ebe0 <sf_gen_inbound+0x6c>
    eba0:	cmp	r3, #167	; 0xa7
    eba4:	bge	ed2c <sf_gen_inbound+0x1b8>
    eba8:	cmp	r3, #137	; 0x89
    ebac:	bgt	ebcc <sf_gen_inbound+0x58>
    ebb0:	cmp	r3, #130	; 0x82
    ebb4:	bge	ed2c <sf_gen_inbound+0x1b8>
    ebb8:	cmp	r3, #8
    ebbc:	beq	ec1c <sf_gen_inbound+0xa8>
    ebc0:	cmp	r3, #113	; 0x71
    ebc4:	beq	eca4 <sf_gen_inbound+0x130>
    ebc8:	b	ed80 <sf_gen_inbound+0x20c>
    ebcc:	cmp	r3, #164	; 0xa4
    ebd0:	beq	ed2c <sf_gen_inbound+0x1b8>
    ebd4:	cmp	r3, #166	; 0xa6
    ebd8:	beq	ece8 <sf_gen_inbound+0x174>
    ebdc:	b	ed80 <sf_gen_inbound+0x20c>
    ebe0:	cmp	r3, #183	; 0xb7
    ebe4:	beq	ed2c <sf_gen_inbound+0x1b8>
    ebe8:	cmp	r3, #183	; 0xb7
    ebec:	bgt	ec00 <sf_gen_inbound+0x8c>
    ebf0:	sub	r3, r3, #178	; 0xb2
    ebf4:	cmp	r3, #3
    ebf8:	bhi	ed80 <sf_gen_inbound+0x20c>
    ebfc:	b	ed2c <sf_gen_inbound+0x1b8>
    ec00:	cmp	r3, #200	; 0xc8
    ec04:	beq	ed2c <sf_gen_inbound+0x1b8>
    ec08:	cmp	r3, #226	; 0xe2
    ec0c:	beq	ec60 <sf_gen_inbound+0xec>
    ec10:	cmp	r3, #194	; 0xc2
    ec14:	beq	ed2c <sf_gen_inbound+0x1b8>
    ec18:	b	ed80 <sf_gen_inbound+0x20c>
    ec1c:	mov	r0, #0
    ec20:	bl	de58 <sf_gen_loadi>
    ec24:	mov	r3, r0
    ec28:	mov	r2, #1
    ec2c:	mov	r1, r3
    ec30:	mov	r0, #1
    ec34:	bl	d6e8 <sf_gen_load>
    ec38:	mov	r4, r0
    ec3c:	mov	r0, #0
    ec40:	bl	de58 <sf_gen_loadi>
    ec44:	mov	r2, r0
    ec48:	ldr	r3, [fp, #-16]
    ec4c:	mov	r1, r4
    ec50:	mov	r0, #16
    ec54:	bl	dc3c <sf_gen_relation>
    ec58:	mov	r4, r0
    ec5c:	b	eda0 <sf_gen_inbound+0x22c>
    ec60:	ldr	r3, [fp, #-16]
    ec64:	cmp	r3, #0
    ec68:	beq	ec88 <sf_gen_inbound+0x114>
    ec6c:	mov	r3, #1
    ec70:	mov	r2, #8
    ec74:	mov	r1, #2
    ec78:	mov	r0, #1
    ec7c:	bl	33f8 <gen_cmp>
    ec80:	mov	r4, r0
    ec84:	b	eda0 <sf_gen_inbound+0x22c>
    ec88:	mov	r3, #2
    ec8c:	mov	r2, #8
    ec90:	mov	r1, #2
    ec94:	mov	r0, #1
    ec98:	bl	33f8 <gen_cmp>
    ec9c:	mov	r4, r0
    eca0:	b	eda0 <sf_gen_inbound+0x22c>
    eca4:	ldr	r3, [fp, #-16]
    eca8:	cmp	r3, #0
    ecac:	beq	eccc <sf_gen_inbound+0x158>
    ecb0:	mov	r3, #4
    ecb4:	mov	r2, #8
    ecb8:	mov	r1, #0
    ecbc:	mov	r0, #1
    ecc0:	bl	33f8 <gen_cmp>
    ecc4:	mov	r4, r0
    ecc8:	b	eda0 <sf_gen_inbound+0x22c>
    eccc:	mov	r3, #0
    ecd0:	mov	r2, #8
    ecd4:	mov	r1, #0
    ecd8:	mov	r0, #1
    ecdc:	bl	33f8 <gen_cmp>
    ece0:	mov	r4, r0
    ece4:	b	eda0 <sf_gen_inbound+0x22c>
    ece8:	ldr	r3, [fp, #-16]
    ecec:	cmp	r3, #0
    ecf0:	beq	ed10 <sf_gen_inbound+0x19c>
    ecf4:	mov	r3, #1
    ecf8:	mov	r2, #16
    ecfc:	mov	r1, #0
    ed00:	mov	r0, #1
    ed04:	bl	33f8 <gen_cmp>
    ed08:	mov	r4, r0
    ed0c:	b	eda0 <sf_gen_inbound+0x22c>
    ed10:	mov	r3, #0
    ed14:	mov	r2, #16
    ed18:	mov	r1, #0
    ed1c:	mov	r0, #1
    ed20:	bl	33f8 <gen_cmp>
    ed24:	mov	r4, r0
    ed28:	b	eda0 <sf_gen_inbound+0x22c>
    ed2c:	ldr	r3, [fp, #-16]
    ed30:	cmp	r3, #0
    ed34:	beq	ed5c <sf_gen_inbound+0x1e8>
    ed38:	mov	r3, #1
    ed3c:	str	r3, [sp]
    ed40:	mov	r3, #0
    ed44:	mov	r2, #16
    ed48:	mov	r1, #3
    ed4c:	mov	r0, #1
    ed50:	bl	35ec <gen_mcmp>
    ed54:	mov	r4, r0
    ed58:	b	eda0 <sf_gen_inbound+0x22c>
    ed5c:	mov	r3, #1
    ed60:	str	r3, [sp]
    ed64:	mov	r3, #1
    ed68:	mov	r2, #16
    ed6c:	mov	r1, #3
    ed70:	mov	r0, #1
    ed74:	bl	35ec <gen_mcmp>
    ed78:	mov	r4, r0
    ed7c:	b	eda0 <sf_gen_inbound+0x22c>
    ed80:	ldr	r3, [pc, #56]	; edc0 <sf_gen_inbound+0x24c>
    ed84:	add	r3, pc, r3
    ed88:	ldr	r3, [r3]
    ed8c:	mov	r1, r3
    ed90:	ldr	r3, [pc, #44]	; edc4 <sf_gen_inbound+0x250>
    ed94:	add	r3, pc, r3
    ed98:	mov	r0, r3
    ed9c:	bl	2904 <sf_bpf_error>
    eda0:	mov	r3, r4
    eda4:	mov	r0, r3
    eda8:	sub	sp, fp, #8
    edac:	ldr	r4, [sp]
    edb0:	ldr	fp, [sp, #4]
    edb4:	add	sp, sp, #8
    edb8:	pop	{pc}		; (ldr pc, [sp], #4)
    edbc:	.word	0x0002bb5c
    edc0:	.word	0x0002b968
    edc4:	.word	0x0000eea8

0000edc8 <sf_gen_pf_ifname>:
    edc8:	str	fp, [sp, #-8]!
    edcc:	str	lr, [sp, #4]
    edd0:	add	fp, sp, #4
    edd4:	sub	sp, sp, #8
    edd8:	str	r0, [fp, #-8]
    eddc:	ldr	r3, [pc, #8]	; edec <sf_gen_pf_ifname+0x24>
    ede0:	add	r3, pc, r3
    ede4:	mov	r0, r3
    ede8:	bl	2904 <sf_bpf_error>
    edec:	.word	0x0000ee8c

0000edf0 <sf_gen_pf_ruleset>:
    edf0:	str	fp, [sp, #-8]!
    edf4:	str	lr, [sp, #4]
    edf8:	add	fp, sp, #4
    edfc:	sub	sp, sp, #8
    ee00:	str	r0, [fp, #-8]
    ee04:	ldr	r3, [pc, #8]	; ee14 <sf_gen_pf_ruleset+0x24>
    ee08:	add	r3, pc, r3
    ee0c:	mov	r0, r3
    ee10:	bl	2904 <sf_bpf_error>
    ee14:	.word	0x0000ee8c

0000ee18 <sf_gen_pf_rnr>:
    ee18:	str	fp, [sp, #-8]!
    ee1c:	str	lr, [sp, #4]
    ee20:	add	fp, sp, #4
    ee24:	sub	sp, sp, #8
    ee28:	str	r0, [fp, #-8]
    ee2c:	ldr	r3, [pc, #8]	; ee3c <sf_gen_pf_rnr+0x24>
    ee30:	add	r3, pc, r3
    ee34:	mov	r0, r3
    ee38:	bl	2904 <sf_bpf_error>
    ee3c:	.word	0x0000ee64

0000ee40 <sf_gen_pf_srnr>:
    ee40:	str	fp, [sp, #-8]!
    ee44:	str	lr, [sp, #4]
    ee48:	add	fp, sp, #4
    ee4c:	sub	sp, sp, #8
    ee50:	str	r0, [fp, #-8]
    ee54:	ldr	r3, [pc, #8]	; ee64 <sf_gen_pf_srnr+0x24>
    ee58:	add	r3, pc, r3
    ee5c:	mov	r0, r3
    ee60:	bl	2904 <sf_bpf_error>
    ee64:	.word	0x0000ee3c

0000ee68 <sf_gen_pf_reason>:
    ee68:	str	fp, [sp, #-8]!
    ee6c:	str	lr, [sp, #4]
    ee70:	add	fp, sp, #4
    ee74:	sub	sp, sp, #8
    ee78:	str	r0, [fp, #-8]
    ee7c:	ldr	r3, [pc, #8]	; ee8c <sf_gen_pf_reason+0x24>
    ee80:	add	r3, pc, r3
    ee84:	mov	r0, r3
    ee88:	bl	2904 <sf_bpf_error>
    ee8c:	.word	0x0000ee14

0000ee90 <sf_gen_pf_action>:
    ee90:	str	fp, [sp, #-8]!
    ee94:	str	lr, [sp, #4]
    ee98:	add	fp, sp, #4
    ee9c:	sub	sp, sp, #8
    eea0:	str	r0, [fp, #-8]
    eea4:	ldr	r3, [pc, #8]	; eeb4 <sf_gen_pf_action+0x24>
    eea8:	add	r3, pc, r3
    eeac:	mov	r0, r3
    eeb0:	bl	2904 <sf_bpf_error>
    eeb4:	.word	0x0000edec

0000eeb8 <sf_gen_p80211_type>:
    eeb8:	str	fp, [sp, #-8]!
    eebc:	str	lr, [sp, #4]
    eec0:	add	fp, sp, #4
    eec4:	sub	sp, sp, #24
    eec8:	str	r0, [fp, #-16]
    eecc:	str	r1, [fp, #-20]	; 0xffffffec
    eed0:	ldr	r3, [pc, #124]	; ef54 <sf_gen_p80211_type+0x9c>
    eed4:	add	r3, pc, r3
    eed8:	ldr	r3, [r3]
    eedc:	cmp	r3, #119	; 0x77
    eee0:	beq	ef08 <sf_gen_p80211_type+0x50>
    eee4:	cmp	r3, #119	; 0x77
    eee8:	bgt	eef8 <sf_gen_p80211_type+0x40>
    eeec:	cmp	r3, #105	; 0x69
    eef0:	beq	ef08 <sf_gen_p80211_type+0x50>
    eef4:	b	ef2c <sf_gen_p80211_type+0x74>
    eef8:	cmp	r3, #127	; 0x7f
    eefc:	beq	ef08 <sf_gen_p80211_type+0x50>
    ef00:	cmp	r3, #163	; 0xa3
    ef04:	bne	ef2c <sf_gen_p80211_type+0x74>
    ef08:	ldr	r3, [fp, #-20]	; 0xffffffec
    ef0c:	str	r3, [sp]
    ef10:	ldr	r3, [fp, #-16]
    ef14:	mov	r2, #16
    ef18:	mov	r1, #0
    ef1c:	mov	r0, #1
    ef20:	bl	35ec <gen_mcmp>
    ef24:	str	r0, [fp, #-8]
    ef28:	b	ef3c <sf_gen_p80211_type+0x84>
    ef2c:	ldr	r3, [pc, #36]	; ef58 <sf_gen_p80211_type+0xa0>
    ef30:	add	r3, pc, r3
    ef34:	mov	r0, r3
    ef38:	bl	2904 <sf_bpf_error>
    ef3c:	ldr	r3, [fp, #-8]
    ef40:	mov	r0, r3
    ef44:	sub	sp, fp, #4
    ef48:	ldr	fp, [sp]
    ef4c:	add	sp, sp, #4
    ef50:	pop	{pc}		; (ldr pc, [sp], #4)
    ef54:	.word	0x0002b818
    ef58:	.word	0x0000ed9c

0000ef5c <sf_gen_p80211_fcdir>:
    ef5c:	str	fp, [sp, #-8]!
    ef60:	str	lr, [sp, #4]
    ef64:	add	fp, sp, #4
    ef68:	sub	sp, sp, #24
    ef6c:	str	r0, [fp, #-16]
    ef70:	ldr	r3, [pc, #124]	; eff4 <sf_gen_p80211_fcdir+0x98>
    ef74:	add	r3, pc, r3
    ef78:	ldr	r3, [r3]
    ef7c:	cmp	r3, #119	; 0x77
    ef80:	beq	efb8 <sf_gen_p80211_fcdir+0x5c>
    ef84:	cmp	r3, #119	; 0x77
    ef88:	bgt	ef98 <sf_gen_p80211_fcdir+0x3c>
    ef8c:	cmp	r3, #105	; 0x69
    ef90:	beq	efb8 <sf_gen_p80211_fcdir+0x5c>
    ef94:	b	efa8 <sf_gen_p80211_fcdir+0x4c>
    ef98:	cmp	r3, #127	; 0x7f
    ef9c:	beq	efb8 <sf_gen_p80211_fcdir+0x5c>
    efa0:	cmp	r3, #163	; 0xa3
    efa4:	beq	efb8 <sf_gen_p80211_fcdir+0x5c>
    efa8:	ldr	r3, [pc, #72]	; eff8 <sf_gen_p80211_fcdir+0x9c>
    efac:	add	r3, pc, r3
    efb0:	mov	r0, r3
    efb4:	bl	2904 <sf_bpf_error>
    efb8:	nop	{0}
    efbc:	mov	r3, #3
    efc0:	str	r3, [sp]
    efc4:	ldr	r3, [fp, #-16]
    efc8:	mov	r2, #16
    efcc:	mov	r1, #1
    efd0:	mov	r0, #1
    efd4:	bl	35ec <gen_mcmp>
    efd8:	str	r0, [fp, #-8]
    efdc:	ldr	r3, [fp, #-8]
    efe0:	mov	r0, r3
    efe4:	sub	sp, fp, #4
    efe8:	ldr	fp, [sp]
    efec:	add	sp, sp, #4
    eff0:	pop	{pc}		; (ldr pc, [sp], #4)
    eff4:	.word	0x0002b778
    eff8:	.word	0x0000ed54

0000effc <sf_gen_acode>:
    effc:	str	fp, [sp, #-8]!
    f000:	str	lr, [sp, #4]
    f004:	add	fp, sp, #4
    f008:	sub	sp, sp, #8
    f00c:	mov	r2, r0
    f010:	str	r1, [fp, #-8]
    f014:	ldr	r3, [pc, #132]	; f0a0 <sf_gen_acode+0xa4>
    f018:	add	r3, pc, r3
    f01c:	ldr	r3, [r3]
    f020:	cmp	r3, #7
    f024:	beq	f030 <sf_gen_acode+0x34>
    f028:	cmp	r3, #129	; 0x81
    f02c:	bne	f07c <sf_gen_acode+0x80>
    f030:	ldrb	r3, [fp, #-8]
    f034:	cmp	r3, #1
    f038:	beq	f048 <sf_gen_acode+0x4c>
    f03c:	ldrb	r3, [fp, #-8]
    f040:	cmp	r3, #0
    f044:	bne	f06c <sf_gen_acode+0x70>
    f048:	ldrb	r3, [fp, #-7]
    f04c:	cmp	r3, #1
    f050:	bne	f06c <sf_gen_acode+0x70>
    f054:	ldrb	r3, [fp, #-6]
    f058:	mov	r1, r3
    f05c:	mov	r0, r2
    f060:	bl	f0ac <gen_ahostop>
    f064:	mov	r3, r0
    f068:	b	f08c <sf_gen_acode+0x90>
    f06c:	ldr	r3, [pc, #48]	; f0a4 <sf_gen_acode+0xa8>
    f070:	add	r3, pc, r3
    f074:	mov	r0, r3
    f078:	bl	2904 <sf_bpf_error>
    f07c:	ldr	r3, [pc, #36]	; f0a8 <sf_gen_acode+0xac>
    f080:	add	r3, pc, r3
    f084:	mov	r0, r3
    f088:	bl	2904 <sf_bpf_error>
    f08c:	mov	r0, r3
    f090:	sub	sp, fp, #4
    f094:	ldr	fp, [sp]
    f098:	add	sp, sp, #4
    f09c:	pop	{pc}		; (ldr pc, [sp], #4)
    f0a0:	.word	0x0002b6d4
    f0a4:	.word	0x0000ecc4
    f0a8:	.word	0x0000ece0

0000f0ac <gen_ahostop>:
    f0ac:	strd	r4, [sp, #-16]!
    f0b0:	str	fp, [sp, #8]
    f0b4:	str	lr, [sp, #12]
    f0b8:	add	fp, sp, #12
    f0bc:	mov	r4, r0
    f0c0:	mov	r3, r1
    f0c4:	cmp	r3, #4
    f0c8:	addls	pc, pc, r3, lsl #2
    f0cc:	b	f184 <gen_ahostop+0xd8>
    f0d0:	b	f150 <gen_ahostop+0xa4>
    f0d4:	b	f0e4 <gen_ahostop+0x38>
    f0d8:	b	f100 <gen_ahostop+0x54>
    f0dc:	b	f150 <gen_ahostop+0xa4>
    f0e0:	b	f11c <gen_ahostop+0x70>
    f0e4:	mov	r3, r4
    f0e8:	mov	r2, #1
    f0ec:	mov	r1, #0
    f0f0:	mov	r0, #1
    f0f4:	bl	3650 <gen_bcmp>
    f0f8:	mov	r3, r0
    f0fc:	b	f188 <gen_ahostop+0xdc>
    f100:	mov	r3, r4
    f104:	mov	r2, #1
    f108:	mov	r1, #1
    f10c:	mov	r0, #1
    f110:	bl	3650 <gen_bcmp>
    f114:	mov	r3, r0
    f118:	b	f188 <gen_ahostop+0xdc>
    f11c:	mov	r1, #1
    f120:	mov	r0, r4
    f124:	bl	f0ac <gen_ahostop>
    f128:	mov	r5, r0
    f12c:	mov	r1, #2
    f130:	mov	r0, r4
    f134:	bl	f0ac <gen_ahostop>
    f138:	mov	r4, r0
    f13c:	mov	r1, r4
    f140:	mov	r0, r5
    f144:	bl	3248 <sf_gen_and>
    f148:	mov	r3, r4
    f14c:	b	f188 <gen_ahostop+0xdc>
    f150:	mov	r1, #1
    f154:	mov	r0, r4
    f158:	bl	f0ac <gen_ahostop>
    f15c:	mov	r5, r0
    f160:	mov	r1, #2
    f164:	mov	r0, r4
    f168:	bl	f0ac <gen_ahostop>
    f16c:	mov	r4, r0
    f170:	mov	r1, r4
    f174:	mov	r0, r5
    f178:	bl	3310 <sf_gen_or>
    f17c:	mov	r3, r4
    f180:	b	f188 <gen_ahostop+0xdc>
    f184:	bl	f68 <abort@plt>
    f188:	mov	r0, r3
    f18c:	sub	sp, fp, #12
    f190:	ldrd	r4, [sp]
    f194:	ldr	fp, [sp, #8]
    f198:	add	sp, sp, #12
    f19c:	pop	{pc}		; (ldr pc, [sp], #4)

0000f1a0 <sf_gen_vlan>:
    f1a0:	str	fp, [sp, #-8]!
    f1a4:	str	lr, [sp, #4]
    f1a8:	add	fp, sp, #4
    f1ac:	sub	sp, sp, #24
    f1b0:	str	r0, [fp, #-16]
    f1b4:	ldr	r3, [pc, #284]	; f2d8 <sf_gen_vlan+0x138>
    f1b8:	add	r3, pc, r3
    f1bc:	ldr	r3, [r3]
    f1c0:	cmp	r3, #0
    f1c4:	beq	f1d8 <sf_gen_vlan+0x38>
    f1c8:	ldr	r3, [pc, #268]	; f2dc <sf_gen_vlan+0x13c>
    f1cc:	add	r3, pc, r3
    f1d0:	mov	r0, r3
    f1d4:	bl	2904 <sf_bpf_error>
    f1d8:	ldr	r3, [pc, #256]	; f2e0 <sf_gen_vlan+0x140>
    f1dc:	add	r3, pc, r3
    f1e0:	ldr	r2, [r3]
    f1e4:	ldr	r3, [pc, #248]	; f2e4 <sf_gen_vlan+0x144>
    f1e8:	add	r3, pc, r3
    f1ec:	str	r2, [r3]
    f1f0:	ldr	r3, [pc, #240]	; f2e8 <sf_gen_vlan+0x148>
    f1f4:	add	r3, pc, r3
    f1f8:	ldr	r3, [r3]
    f1fc:	cmp	r3, #1
    f200:	bne	f2a0 <sf_gen_vlan+0x100>
    f204:	ldr	r3, [pc, #224]	; f2ec <sf_gen_vlan+0x14c>
    f208:	add	r3, pc, r3
    f20c:	ldr	r1, [r3]
    f210:	mov	r3, #33024	; 0x8100
    f214:	mov	r2, #8
    f218:	mov	r0, #1
    f21c:	bl	33f8 <gen_cmp>
    f220:	str	r0, [fp, #-8]
    f224:	ldr	r3, [fp, #-16]
    f228:	cmp	r3, #0
    f22c:	blt	f264 <sf_gen_vlan+0xc4>
    f230:	movw	r3, #4095	; 0xfff
    f234:	str	r3, [sp]
    f238:	ldr	r3, [fp, #-16]
    f23c:	mov	r2, #8
    f240:	mov	r1, #0
    f244:	mov	r0, #2
    f248:	bl	35ec <gen_mcmp>
    f24c:	str	r0, [fp, #-12]
    f250:	ldr	r1, [fp, #-12]
    f254:	ldr	r0, [fp, #-8]
    f258:	bl	3248 <sf_gen_and>
    f25c:	ldr	r3, [fp, #-12]
    f260:	str	r3, [fp, #-8]
    f264:	ldr	r3, [pc, #132]	; f2f0 <sf_gen_vlan+0x150>
    f268:	add	r3, pc, r3
    f26c:	ldr	r3, [r3]
    f270:	add	r2, r3, #4
    f274:	ldr	r3, [pc, #120]	; f2f4 <sf_gen_vlan+0x154>
    f278:	add	r3, pc, r3
    f27c:	str	r2, [r3]
    f280:	ldr	r3, [pc, #112]	; f2f8 <sf_gen_vlan+0x158>
    f284:	add	r3, pc, r3
    f288:	ldr	r3, [r3]
    f28c:	add	r2, r3, #4
    f290:	ldr	r3, [pc, #100]	; f2fc <sf_gen_vlan+0x15c>
    f294:	add	r3, pc, r3
    f298:	str	r2, [r3]
    f29c:	b	f2c0 <sf_gen_vlan+0x120>
    f2a0:	ldr	r3, [pc, #88]	; f300 <sf_gen_vlan+0x160>
    f2a4:	add	r3, pc, r3
    f2a8:	ldr	r3, [r3]
    f2ac:	mov	r1, r3
    f2b0:	ldr	r3, [pc, #76]	; f304 <sf_gen_vlan+0x164>
    f2b4:	add	r3, pc, r3
    f2b8:	mov	r0, r3
    f2bc:	bl	2904 <sf_bpf_error>
    f2c0:	ldr	r3, [fp, #-8]
    f2c4:	mov	r0, r3
    f2c8:	sub	sp, fp, #4
    f2cc:	ldr	fp, [sp]
    f2d0:	add	sp, sp, #4
    f2d4:	pop	{pc}		; (ldr pc, [sp], #4)
    f2d8:	.word	0x0002b0d0
    f2dc:	.word	0x0000ebb4
    f2e0:	.word	0x0002b508
    f2e4:	.word	0x0002b09c
    f2e8:	.word	0x0002b4f8
    f2ec:	.word	0x0002b4a8
    f2f0:	.word	0x0002b43c
    f2f4:	.word	0x0002b42c
    f2f8:	.word	0x0002b42c
    f2fc:	.word	0x0002b41c
    f300:	.word	0x0002b448
    f304:	.word	0x0000eae8

0000f308 <sf_gen_mpls>:
    f308:	str	fp, [sp, #-8]!
    f30c:	str	lr, [sp, #4]
    f310:	add	fp, sp, #4
    f314:	sub	sp, sp, #24
    f318:	str	r0, [fp, #-16]
    f31c:	ldr	r3, [pc, #380]	; f4a0 <sf_gen_mpls+0x198>
    f320:	add	r3, pc, r3
    f324:	ldr	r2, [r3]
    f328:	ldr	r3, [pc, #372]	; f4a4 <sf_gen_mpls+0x19c>
    f32c:	add	r3, pc, r3
    f330:	str	r2, [r3]
    f334:	ldr	r3, [pc, #364]	; f4a8 <sf_gen_mpls+0x1a0>
    f338:	add	r3, pc, r3
    f33c:	ldr	r3, [r3]
    f340:	cmp	r3, #0
    f344:	beq	f378 <sf_gen_mpls+0x70>
    f348:	ldr	r3, [pc, #348]	; f4ac <sf_gen_mpls+0x1a4>
    f34c:	add	r3, pc, r3
    f350:	ldr	r3, [r3]
    f354:	sub	r1, r3, #2
    f358:	mov	r3, #1
    f35c:	str	r3, [sp]
    f360:	mov	r3, #0
    f364:	mov	r2, #16
    f368:	mov	r0, #2
    f36c:	bl	35ec <gen_mcmp>
    f370:	str	r0, [fp, #-8]
    f374:	b	f3dc <sf_gen_mpls+0xd4>
    f378:	ldr	r3, [pc, #304]	; f4b0 <sf_gen_mpls+0x1a8>
    f37c:	add	r3, pc, r3
    f380:	ldr	r3, [r3]
    f384:	cmp	r3, #9
    f388:	beq	f3ac <sf_gen_mpls+0xa4>
    f38c:	cmp	r3, #104	; 0x68
    f390:	beq	f39c <sf_gen_mpls+0x94>
    f394:	cmp	r3, #1
    f398:	bne	f3bc <sf_gen_mpls+0xb4>
    f39c:	movw	r0, #34887	; 0x8847
    f3a0:	bl	6dcc <gen_linktype>
    f3a4:	str	r0, [fp, #-8]
    f3a8:	b	f3dc <sf_gen_mpls+0xd4>
    f3ac:	movw	r0, #641	; 0x281
    f3b0:	bl	6dcc <gen_linktype>
    f3b4:	str	r0, [fp, #-8]
    f3b8:	b	f3dc <sf_gen_mpls+0xd4>
    f3bc:	ldr	r3, [pc, #240]	; f4b4 <sf_gen_mpls+0x1ac>
    f3c0:	add	r3, pc, r3
    f3c4:	ldr	r3, [r3]
    f3c8:	mov	r1, r3
    f3cc:	ldr	r3, [pc, #228]	; f4b8 <sf_gen_mpls+0x1b0>
    f3d0:	add	r3, pc, r3
    f3d4:	mov	r0, r3
    f3d8:	bl	2904 <sf_bpf_error>
    f3dc:	ldr	r3, [fp, #-16]
    f3e0:	cmp	r3, #0
    f3e4:	blt	f434 <sf_gen_mpls+0x12c>
    f3e8:	ldr	r3, [fp, #-16]
    f3ec:	lsl	r3, r3, #12
    f3f0:	str	r3, [fp, #-16]
    f3f4:	ldr	r3, [pc, #192]	; f4bc <sf_gen_mpls+0x1b4>
    f3f8:	add	r3, pc, r3
    f3fc:	ldr	r1, [r3]
    f400:	mov	r3, #61440	; 0xf000
    f404:	movt	r3, #65535	; 0xffff
    f408:	str	r3, [sp]
    f40c:	ldr	r3, [fp, #-16]
    f410:	mov	r2, #0
    f414:	mov	r0, #2
    f418:	bl	35ec <gen_mcmp>
    f41c:	str	r0, [fp, #-12]
    f420:	ldr	r1, [fp, #-12]
    f424:	ldr	r0, [fp, #-8]
    f428:	bl	3248 <sf_gen_and>
    f42c:	ldr	r3, [fp, #-12]
    f430:	str	r3, [fp, #-8]
    f434:	ldr	r3, [pc, #132]	; f4c0 <sf_gen_mpls+0x1b8>
    f438:	add	r3, pc, r3
    f43c:	ldr	r3, [r3]
    f440:	add	r2, r3, #4
    f444:	ldr	r3, [pc, #120]	; f4c4 <sf_gen_mpls+0x1bc>
    f448:	add	r3, pc, r3
    f44c:	str	r2, [r3]
    f450:	ldr	r3, [pc, #112]	; f4c8 <sf_gen_mpls+0x1c0>
    f454:	add	r3, pc, r3
    f458:	ldr	r3, [r3]
    f45c:	add	r2, r3, #4
    f460:	ldr	r3, [pc, #100]	; f4cc <sf_gen_mpls+0x1c4>
    f464:	add	r3, pc, r3
    f468:	str	r2, [r3]
    f46c:	ldr	r3, [pc, #92]	; f4d0 <sf_gen_mpls+0x1c8>
    f470:	add	r3, pc, r3
    f474:	ldr	r3, [r3]
    f478:	add	r2, r3, #1
    f47c:	ldr	r3, [pc, #80]	; f4d4 <sf_gen_mpls+0x1cc>
    f480:	add	r3, pc, r3
    f484:	str	r2, [r3]
    f488:	ldr	r3, [fp, #-8]
    f48c:	mov	r0, r3
    f490:	sub	sp, fp, #4
    f494:	ldr	fp, [sp]
    f498:	add	sp, sp, #4
    f49c:	pop	{pc}		; (ldr pc, [sp], #4)
    f4a0:	.word	0x0002b3c4
    f4a4:	.word	0x0002af58
    f4a8:	.word	0x0002af50
    f4ac:	.word	0x0002af38
    f4b0:	.word	0x0002b370
    f4b4:	.word	0x0002b32c
    f4b8:	.word	0x0000e9f4
    f4bc:	.word	0x0002ae8c
    f4c0:	.word	0x0002b2b0
    f4c4:	.word	0x0002b2a0
    f4c8:	.word	0x0002b290
    f4cc:	.word	0x0002b280
    f4d0:	.word	0x0002ae18
    f4d4:	.word	0x0002ae08

0000f4d8 <sf_gen_pppoed>:
    f4d8:	str	fp, [sp, #-8]!
    f4dc:	str	lr, [sp, #4]
    f4e0:	add	fp, sp, #4
    f4e4:	movw	r0, #34915	; 0x8863
    f4e8:	bl	6dcc <gen_linktype>
    f4ec:	mov	r3, r0
    f4f0:	mov	r0, r3
    f4f4:	sub	sp, fp, #4
    f4f8:	ldr	fp, [sp]
    f4fc:	add	sp, sp, #4
    f500:	pop	{pc}		; (ldr pc, [sp], #4)

0000f504 <sf_gen_pppoes>:
    f504:	str	fp, [sp, #-8]!
    f508:	str	lr, [sp, #4]
    f50c:	add	fp, sp, #4
    f510:	sub	sp, sp, #8
    f514:	movw	r0, #34916	; 0x8864
    f518:	bl	6dcc <gen_linktype>
    f51c:	str	r0, [fp, #-8]
    f520:	ldr	r3, [pc, #140]	; f5b4 <sf_gen_pppoes+0xb0>
    f524:	add	r3, pc, r3
    f528:	ldr	r2, [r3]
    f52c:	ldr	r3, [pc, #132]	; f5b8 <sf_gen_pppoes+0xb4>
    f530:	add	r3, pc, r3
    f534:	str	r2, [r3]
    f538:	ldr	r3, [pc, #124]	; f5bc <sf_gen_pppoes+0xb8>
    f53c:	add	r3, pc, r3
    f540:	ldr	r2, [r3]
    f544:	ldr	r3, [pc, #116]	; f5c0 <sf_gen_pppoes+0xbc>
    f548:	add	r3, pc, r3
    f54c:	str	r2, [r3]
    f550:	ldr	r3, [pc, #108]	; f5c4 <sf_gen_pppoes+0xc0>
    f554:	add	r3, pc, r3
    f558:	mov	r2, #1
    f55c:	str	r2, [r3]
    f560:	ldr	r3, [pc, #96]	; f5c8 <sf_gen_pppoes+0xc4>
    f564:	add	r3, pc, r3
    f568:	ldr	r3, [r3]
    f56c:	add	r2, r3, #6
    f570:	ldr	r3, [pc, #84]	; f5cc <sf_gen_pppoes+0xc8>
    f574:	add	r3, pc, r3
    f578:	str	r2, [r3]
    f57c:	ldr	r3, [pc, #76]	; f5d0 <sf_gen_pppoes+0xcc>
    f580:	add	r3, pc, r3
    f584:	mov	r2, #8
    f588:	str	r2, [r3]
    f58c:	ldr	r3, [pc, #64]	; f5d4 <sf_gen_pppoes+0xd0>
    f590:	add	r3, pc, r3
    f594:	mov	r2, #8
    f598:	str	r2, [r3]
    f59c:	ldr	r3, [fp, #-8]
    f5a0:	mov	r0, r3
    f5a4:	sub	sp, fp, #4
    f5a8:	ldr	fp, [sp]
    f5ac:	add	sp, sp, #4
    f5b0:	pop	{pc}		; (ldr pc, [sp], #4)
    f5b4:	.word	0x0002b18c
    f5b8:	.word	0x0002ad50
    f5bc:	.word	0x0002b1a8
    f5c0:	.word	0x0002ad3c
    f5c4:	.word	0x0002b160
    f5c8:	.word	0x0002b180
    f5cc:	.word	0x0002b13c
    f5d0:	.word	0x0002b164
    f5d4:	.word	0x0002b158

0000f5d8 <sf_gen_atmfield_code>:
    f5d8:	str	fp, [sp, #-8]!
    f5dc:	str	lr, [sp, #4]
    f5e0:	add	fp, sp, #4
    f5e4:	sub	sp, sp, #40	; 0x28
    f5e8:	str	r0, [fp, #-16]
    f5ec:	str	r1, [fp, #-20]	; 0xffffffec
    f5f0:	str	r2, [fp, #-24]	; 0xffffffe8
    f5f4:	str	r3, [fp, #-28]	; 0xffffffe4
    f5f8:	ldr	r3, [fp, #-16]
    f5fc:	sub	r3, r3, #51	; 0x33
    f600:	cmp	r3, #4
    f604:	addls	pc, pc, r3, lsl #2
    f608:	b	f834 <sf_gen_atmfield_code+0x25c>
    f60c:	b	f620 <sf_gen_atmfield_code+0x48>
    f610:	b	f698 <sf_gen_atmfield_code+0xc0>
    f614:	b	f710 <sf_gen_atmfield_code+0x138>
    f618:	b	f764 <sf_gen_atmfield_code+0x18c>
    f61c:	b	f7bc <sf_gen_atmfield_code+0x1e4>
    f620:	ldr	r3, [pc, #552]	; f850 <sf_gen_atmfield_code+0x278>
    f624:	add	r3, pc, r3
    f628:	ldr	r3, [r3]
    f62c:	cmp	r3, #0
    f630:	bne	f644 <sf_gen_atmfield_code+0x6c>
    f634:	ldr	r3, [pc, #536]	; f854 <sf_gen_atmfield_code+0x27c>
    f638:	add	r3, pc, r3
    f63c:	mov	r0, r3
    f640:	bl	2904 <sf_bpf_error>
    f644:	ldr	r3, [pc, #524]	; f858 <sf_gen_atmfield_code+0x280>
    f648:	add	r3, pc, r3
    f64c:	ldr	r3, [r3]
    f650:	cmn	r3, #1
    f654:	bne	f65c <sf_gen_atmfield_code+0x84>
    f658:	bl	f68 <abort@plt>
    f65c:	ldr	r3, [pc, #504]	; f85c <sf_gen_atmfield_code+0x284>
    f660:	add	r3, pc, r3
    f664:	ldr	r1, [r3]
    f668:	ldr	r3, [fp, #-20]	; 0xffffffec
    f66c:	str	r3, [sp, #8]
    f670:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f674:	str	r3, [sp, #4]
    f678:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f67c:	str	r3, [sp]
    f680:	mvn	r3, #0
    f684:	mov	r2, #16
    f688:	mov	r0, #1
    f68c:	bl	37c4 <gen_ncmp>
    f690:	str	r0, [fp, #-8]
    f694:	b	f838 <sf_gen_atmfield_code+0x260>
    f698:	ldr	r3, [pc, #448]	; f860 <sf_gen_atmfield_code+0x288>
    f69c:	add	r3, pc, r3
    f6a0:	ldr	r3, [r3]
    f6a4:	cmp	r3, #0
    f6a8:	bne	f6bc <sf_gen_atmfield_code+0xe4>
    f6ac:	ldr	r3, [pc, #432]	; f864 <sf_gen_atmfield_code+0x28c>
    f6b0:	add	r3, pc, r3
    f6b4:	mov	r0, r3
    f6b8:	bl	2904 <sf_bpf_error>
    f6bc:	ldr	r3, [pc, #420]	; f868 <sf_gen_atmfield_code+0x290>
    f6c0:	add	r3, pc, r3
    f6c4:	ldr	r3, [r3]
    f6c8:	cmn	r3, #1
    f6cc:	bne	f6d4 <sf_gen_atmfield_code+0xfc>
    f6d0:	bl	f68 <abort@plt>
    f6d4:	ldr	r3, [pc, #400]	; f86c <sf_gen_atmfield_code+0x294>
    f6d8:	add	r3, pc, r3
    f6dc:	ldr	r1, [r3]
    f6e0:	ldr	r3, [fp, #-20]	; 0xffffffec
    f6e4:	str	r3, [sp, #8]
    f6e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f6ec:	str	r3, [sp, #4]
    f6f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f6f4:	str	r3, [sp]
    f6f8:	mvn	r3, #0
    f6fc:	mov	r2, #8
    f700:	mov	r0, #1
    f704:	bl	37c4 <gen_ncmp>
    f708:	str	r0, [fp, #-8]
    f70c:	b	f838 <sf_gen_atmfield_code+0x260>
    f710:	ldr	r3, [pc, #344]	; f870 <sf_gen_atmfield_code+0x298>
    f714:	add	r3, pc, r3
    f718:	ldr	r3, [r3]
    f71c:	cmn	r3, #1
    f720:	bne	f728 <sf_gen_atmfield_code+0x150>
    f724:	bl	f68 <abort@plt>
    f728:	ldr	r3, [pc, #324]	; f874 <sf_gen_atmfield_code+0x29c>
    f72c:	add	r3, pc, r3
    f730:	ldr	r1, [r3]
    f734:	ldr	r3, [fp, #-20]	; 0xffffffec
    f738:	str	r3, [sp, #8]
    f73c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f740:	str	r3, [sp, #4]
    f744:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f748:	str	r3, [sp]
    f74c:	mov	r3, #15
    f750:	mov	r2, #16
    f754:	mov	r0, #1
    f758:	bl	37c4 <gen_ncmp>
    f75c:	str	r0, [fp, #-8]
    f760:	b	f838 <sf_gen_atmfield_code+0x260>
    f764:	ldr	r3, [pc, #268]	; f878 <sf_gen_atmfield_code+0x2a0>
    f768:	add	r3, pc, r3
    f76c:	ldr	r3, [r3]
    f770:	cmn	r3, #1
    f774:	bne	f77c <sf_gen_atmfield_code+0x1a4>
    f778:	bl	f68 <abort@plt>
    f77c:	ldr	r3, [pc, #248]	; f87c <sf_gen_atmfield_code+0x2a4>
    f780:	add	r3, pc, r3
    f784:	ldr	r3, [r3]
    f788:	add	r1, r3, #5
    f78c:	ldr	r3, [fp, #-20]	; 0xffffffec
    f790:	str	r3, [sp, #8]
    f794:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f798:	str	r3, [sp, #4]
    f79c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f7a0:	str	r3, [sp]
    f7a4:	mvn	r3, #0
    f7a8:	mov	r2, #16
    f7ac:	mov	r0, #1
    f7b0:	bl	37c4 <gen_ncmp>
    f7b4:	str	r0, [fp, #-8]
    f7b8:	b	f838 <sf_gen_atmfield_code+0x260>
    f7bc:	ldr	r3, [pc, #188]	; f880 <sf_gen_atmfield_code+0x2a8>
    f7c0:	add	r3, pc, r3
    f7c4:	ldr	r3, [r3]
    f7c8:	cmp	r3, #0
    f7cc:	bne	f7e0 <sf_gen_atmfield_code+0x208>
    f7d0:	ldr	r3, [pc, #172]	; f884 <sf_gen_atmfield_code+0x2ac>
    f7d4:	add	r3, pc, r3
    f7d8:	mov	r0, r3
    f7dc:	bl	2904 <sf_bpf_error>
    f7e0:	ldr	r3, [pc, #160]	; f888 <sf_gen_atmfield_code+0x2b0>
    f7e4:	add	r3, pc, r3
    f7e8:	ldr	r3, [r3]
    f7ec:	cmn	r3, #1
    f7f0:	bne	f7f8 <sf_gen_atmfield_code+0x220>
    f7f4:	bl	f68 <abort@plt>
    f7f8:	ldr	r3, [pc, #140]	; f88c <sf_gen_atmfield_code+0x2b4>
    f7fc:	add	r3, pc, r3
    f800:	ldr	r1, [r3]
    f804:	ldr	r3, [fp, #-20]	; 0xffffffec
    f808:	str	r3, [sp, #8]
    f80c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f810:	str	r3, [sp, #4]
    f814:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f818:	str	r3, [sp]
    f81c:	mvn	r3, #0
    f820:	mov	r2, #16
    f824:	mov	r0, #1
    f828:	bl	37c4 <gen_ncmp>
    f82c:	str	r0, [fp, #-8]
    f830:	b	f838 <sf_gen_atmfield_code+0x260>
    f834:	bl	f68 <abort@plt>
    f838:	ldr	r3, [fp, #-8]
    f83c:	mov	r0, r3
    f840:	sub	sp, fp, #4
    f844:	ldr	fp, [sp]
    f848:	add	sp, sp, #4
    f84c:	pop	{pc}		; (ldr pc, [sp], #4)
    f850:	.word	0x0002b094
    f854:	.word	0x0000e7b4
    f858:	.word	0x0002b078
    f85c:	.word	0x0002b060
    f860:	.word	0x0002b01c
    f864:	.word	0x0000e75c
    f868:	.word	0x0002b004
    f86c:	.word	0x0002afec
    f870:	.word	0x0002afb4
    f874:	.word	0x0002af9c
    f878:	.word	0x0002af78
    f87c:	.word	0x0002af60
    f880:	.word	0x0002aef8
    f884:	.word	0x0000e658
    f888:	.word	0x0002aee4
    f88c:	.word	0x0002aecc

0000f890 <sf_gen_atmtype_abbrev>:
    f890:	str	fp, [sp, #-8]!
    f894:	str	lr, [sp, #4]
    f898:	add	fp, sp, #4
    f89c:	sub	sp, sp, #16
    f8a0:	str	r0, [fp, #-16]
    f8a4:	ldr	r3, [fp, #-16]
    f8a8:	sub	r3, r3, #22
    f8ac:	cmp	r3, #9
    f8b0:	addls	pc, pc, r3, lsl #2
    f8b4:	b	fc4c <sf_gen_atmtype_abbrev+0x3bc>
    f8b8:	b	f8e0 <sf_gen_atmtype_abbrev+0x50>
    f8bc:	b	f944 <sf_gen_atmtype_abbrev+0xb4>
    f8c0:	b	f9a8 <sf_gen_atmtype_abbrev+0x118>
    f8c4:	b	fa0c <sf_gen_atmtype_abbrev+0x17c>
    f8c8:	b	fa70 <sf_gen_atmtype_abbrev+0x1e0>
    f8cc:	b	fad4 <sf_gen_atmtype_abbrev+0x244>
    f8d0:	b	fc4c <sf_gen_atmtype_abbrev+0x3bc>
    f8d4:	b	fc4c <sf_gen_atmtype_abbrev+0x3bc>
    f8d8:	b	fb38 <sf_gen_atmtype_abbrev+0x2a8>
    f8dc:	b	fbfc <sf_gen_atmtype_abbrev+0x36c>
    f8e0:	ldr	r3, [pc, #896]	; fc68 <sf_gen_atmtype_abbrev+0x3d8>
    f8e4:	add	r3, pc, r3
    f8e8:	ldr	r3, [r3]
    f8ec:	cmp	r3, #0
    f8f0:	bne	f904 <sf_gen_atmtype_abbrev+0x74>
    f8f4:	ldr	r3, [pc, #880]	; fc6c <sf_gen_atmtype_abbrev+0x3dc>
    f8f8:	add	r3, pc, r3
    f8fc:	mov	r0, r3
    f900:	bl	2904 <sf_bpf_error>
    f904:	mov	r3, #0
    f908:	mov	r2, #16
    f90c:	mov	r1, #0
    f910:	mov	r0, #51	; 0x33
    f914:	bl	f5d8 <sf_gen_atmfield_code>
    f918:	str	r0, [fp, #-12]
    f91c:	mov	r3, #0
    f920:	mov	r2, #16
    f924:	mov	r1, #1
    f928:	mov	r0, #52	; 0x34
    f92c:	bl	f5d8 <sf_gen_atmfield_code>
    f930:	str	r0, [fp, #-8]
    f934:	ldr	r1, [fp, #-8]
    f938:	ldr	r0, [fp, #-12]
    f93c:	bl	3248 <sf_gen_and>
    f940:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    f944:	ldr	r3, [pc, #804]	; fc70 <sf_gen_atmtype_abbrev+0x3e0>
    f948:	add	r3, pc, r3
    f94c:	ldr	r3, [r3]
    f950:	cmp	r3, #0
    f954:	bne	f968 <sf_gen_atmtype_abbrev+0xd8>
    f958:	ldr	r3, [pc, #788]	; fc74 <sf_gen_atmtype_abbrev+0x3e4>
    f95c:	add	r3, pc, r3
    f960:	mov	r0, r3
    f964:	bl	2904 <sf_bpf_error>
    f968:	mov	r3, #0
    f96c:	mov	r2, #16
    f970:	mov	r1, #0
    f974:	mov	r0, #51	; 0x33
    f978:	bl	f5d8 <sf_gen_atmfield_code>
    f97c:	str	r0, [fp, #-12]
    f980:	mov	r3, #0
    f984:	mov	r2, #16
    f988:	mov	r1, #2
    f98c:	mov	r0, #52	; 0x34
    f990:	bl	f5d8 <sf_gen_atmfield_code>
    f994:	str	r0, [fp, #-8]
    f998:	ldr	r1, [fp, #-8]
    f99c:	ldr	r0, [fp, #-12]
    f9a0:	bl	3248 <sf_gen_and>
    f9a4:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    f9a8:	ldr	r3, [pc, #712]	; fc78 <sf_gen_atmtype_abbrev+0x3e8>
    f9ac:	add	r3, pc, r3
    f9b0:	ldr	r3, [r3]
    f9b4:	cmp	r3, #0
    f9b8:	bne	f9cc <sf_gen_atmtype_abbrev+0x13c>
    f9bc:	ldr	r3, [pc, #696]	; fc7c <sf_gen_atmtype_abbrev+0x3ec>
    f9c0:	add	r3, pc, r3
    f9c4:	mov	r0, r3
    f9c8:	bl	2904 <sf_bpf_error>
    f9cc:	mov	r3, #0
    f9d0:	mov	r2, #16
    f9d4:	mov	r1, #0
    f9d8:	mov	r0, #51	; 0x33
    f9dc:	bl	f5d8 <sf_gen_atmfield_code>
    f9e0:	str	r0, [fp, #-12]
    f9e4:	mov	r3, #0
    f9e8:	mov	r2, #16
    f9ec:	mov	r1, #3
    f9f0:	mov	r0, #52	; 0x34
    f9f4:	bl	f5d8 <sf_gen_atmfield_code>
    f9f8:	str	r0, [fp, #-8]
    f9fc:	ldr	r1, [fp, #-8]
    fa00:	ldr	r0, [fp, #-12]
    fa04:	bl	3248 <sf_gen_and>
    fa08:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    fa0c:	ldr	r3, [pc, #620]	; fc80 <sf_gen_atmtype_abbrev+0x3f0>
    fa10:	add	r3, pc, r3
    fa14:	ldr	r3, [r3]
    fa18:	cmp	r3, #0
    fa1c:	bne	fa30 <sf_gen_atmtype_abbrev+0x1a0>
    fa20:	ldr	r3, [pc, #604]	; fc84 <sf_gen_atmtype_abbrev+0x3f4>
    fa24:	add	r3, pc, r3
    fa28:	mov	r0, r3
    fa2c:	bl	2904 <sf_bpf_error>
    fa30:	mov	r3, #0
    fa34:	mov	r2, #16
    fa38:	mov	r1, #0
    fa3c:	mov	r0, #51	; 0x33
    fa40:	bl	f5d8 <sf_gen_atmfield_code>
    fa44:	str	r0, [fp, #-12]
    fa48:	mov	r3, #0
    fa4c:	mov	r2, #16
    fa50:	mov	r1, #4
    fa54:	mov	r0, #52	; 0x34
    fa58:	bl	f5d8 <sf_gen_atmfield_code>
    fa5c:	str	r0, [fp, #-8]
    fa60:	ldr	r1, [fp, #-8]
    fa64:	ldr	r0, [fp, #-12]
    fa68:	bl	3248 <sf_gen_and>
    fa6c:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    fa70:	ldr	r3, [pc, #528]	; fc88 <sf_gen_atmtype_abbrev+0x3f8>
    fa74:	add	r3, pc, r3
    fa78:	ldr	r3, [r3]
    fa7c:	cmp	r3, #0
    fa80:	bne	fa94 <sf_gen_atmtype_abbrev+0x204>
    fa84:	ldr	r3, [pc, #512]	; fc8c <sf_gen_atmtype_abbrev+0x3fc>
    fa88:	add	r3, pc, r3
    fa8c:	mov	r0, r3
    fa90:	bl	2904 <sf_bpf_error>
    fa94:	mov	r3, #0
    fa98:	mov	r2, #16
    fa9c:	mov	r1, #0
    faa0:	mov	r0, #51	; 0x33
    faa4:	bl	f5d8 <sf_gen_atmfield_code>
    faa8:	str	r0, [fp, #-12]
    faac:	mov	r3, #0
    fab0:	mov	r2, #16
    fab4:	mov	r1, #5
    fab8:	mov	r0, #52	; 0x34
    fabc:	bl	f5d8 <sf_gen_atmfield_code>
    fac0:	str	r0, [fp, #-8]
    fac4:	ldr	r1, [fp, #-8]
    fac8:	ldr	r0, [fp, #-12]
    facc:	bl	3248 <sf_gen_and>
    fad0:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    fad4:	ldr	r3, [pc, #436]	; fc90 <sf_gen_atmtype_abbrev+0x400>
    fad8:	add	r3, pc, r3
    fadc:	ldr	r3, [r3]
    fae0:	cmp	r3, #0
    fae4:	bne	faf8 <sf_gen_atmtype_abbrev+0x268>
    fae8:	ldr	r3, [pc, #420]	; fc94 <sf_gen_atmtype_abbrev+0x404>
    faec:	add	r3, pc, r3
    faf0:	mov	r0, r3
    faf4:	bl	2904 <sf_bpf_error>
    faf8:	mov	r3, #0
    fafc:	mov	r2, #16
    fb00:	mov	r1, #0
    fb04:	mov	r0, #51	; 0x33
    fb08:	bl	f5d8 <sf_gen_atmfield_code>
    fb0c:	str	r0, [fp, #-12]
    fb10:	mov	r3, #0
    fb14:	mov	r2, #16
    fb18:	mov	r1, #16
    fb1c:	mov	r0, #52	; 0x34
    fb20:	bl	f5d8 <sf_gen_atmfield_code>
    fb24:	str	r0, [fp, #-8]
    fb28:	ldr	r1, [fp, #-8]
    fb2c:	ldr	r0, [fp, #-12]
    fb30:	bl	3248 <sf_gen_and>
    fb34:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    fb38:	ldr	r3, [pc, #344]	; fc98 <sf_gen_atmtype_abbrev+0x408>
    fb3c:	add	r3, pc, r3
    fb40:	ldr	r3, [r3]
    fb44:	cmp	r3, #0
    fb48:	bne	fb5c <sf_gen_atmtype_abbrev+0x2cc>
    fb4c:	ldr	r3, [pc, #328]	; fc9c <sf_gen_atmtype_abbrev+0x40c>
    fb50:	add	r3, pc, r3
    fb54:	mov	r0, r3
    fb58:	bl	2904 <sf_bpf_error>
    fb5c:	mov	r3, #0
    fb60:	mov	r2, #16
    fb64:	mov	r1, #1
    fb68:	mov	r0, #53	; 0x35
    fb6c:	bl	f5d8 <sf_gen_atmfield_code>
    fb70:	str	r0, [fp, #-8]
    fb74:	ldr	r3, [pc, #292]	; fca0 <sf_gen_atmtype_abbrev+0x410>
    fb78:	add	r3, pc, r3
    fb7c:	mov	r2, #1
    fb80:	str	r2, [r3]
    fb84:	ldr	r3, [pc, #280]	; fca4 <sf_gen_atmtype_abbrev+0x414>
    fb88:	add	r3, pc, r3
    fb8c:	ldr	r3, [r3]
    fb90:	add	r2, r3, #2
    fb94:	ldr	r3, [pc, #268]	; fca8 <sf_gen_atmtype_abbrev+0x418>
    fb98:	add	r3, pc, r3
    fb9c:	str	r2, [r3]
    fba0:	ldr	r3, [pc, #260]	; fcac <sf_gen_atmtype_abbrev+0x41c>
    fba4:	add	r3, pc, r3
    fba8:	ldr	r3, [r3]
    fbac:	add	r2, r3, #12
    fbb0:	ldr	r3, [pc, #248]	; fcb0 <sf_gen_atmtype_abbrev+0x420>
    fbb4:	add	r3, pc, r3
    fbb8:	str	r2, [r3]
    fbbc:	ldr	r3, [pc, #240]	; fcb4 <sf_gen_atmtype_abbrev+0x424>
    fbc0:	add	r3, pc, r3
    fbc4:	ldr	r3, [r3]
    fbc8:	add	r2, r3, #14
    fbcc:	ldr	r3, [pc, #228]	; fcb8 <sf_gen_atmtype_abbrev+0x428>
    fbd0:	add	r3, pc, r3
    fbd4:	str	r2, [r3]
    fbd8:	ldr	r3, [pc, #220]	; fcbc <sf_gen_atmtype_abbrev+0x42c>
    fbdc:	add	r3, pc, r3
    fbe0:	mov	r2, #0
    fbe4:	str	r2, [r3]
    fbe8:	ldr	r3, [pc, #208]	; fcc0 <sf_gen_atmtype_abbrev+0x430>
    fbec:	add	r3, pc, r3
    fbf0:	mov	r2, #3
    fbf4:	str	r2, [r3]
    fbf8:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    fbfc:	ldr	r3, [pc, #192]	; fcc4 <sf_gen_atmtype_abbrev+0x434>
    fc00:	add	r3, pc, r3
    fc04:	ldr	r3, [r3]
    fc08:	cmp	r3, #0
    fc0c:	bne	fc20 <sf_gen_atmtype_abbrev+0x390>
    fc10:	ldr	r3, [pc, #176]	; fcc8 <sf_gen_atmtype_abbrev+0x438>
    fc14:	add	r3, pc, r3
    fc18:	mov	r0, r3
    fc1c:	bl	2904 <sf_bpf_error>
    fc20:	mov	r3, #0
    fc24:	mov	r2, #16
    fc28:	mov	r1, #2
    fc2c:	mov	r0, #53	; 0x35
    fc30:	bl	f5d8 <sf_gen_atmfield_code>
    fc34:	str	r0, [fp, #-8]
    fc38:	ldr	r3, [pc, #140]	; fccc <sf_gen_atmtype_abbrev+0x43c>
    fc3c:	add	r3, pc, r3
    fc40:	mov	r2, #0
    fc44:	str	r2, [r3]
    fc48:	b	fc50 <sf_gen_atmtype_abbrev+0x3c0>
    fc4c:	bl	f68 <abort@plt>
    fc50:	ldr	r3, [fp, #-8]
    fc54:	mov	r0, r3
    fc58:	sub	sp, fp, #4
    fc5c:	ldr	fp, [sp]
    fc60:	add	sp, sp, #4
    fc64:	pop	{pc}		; (ldr pc, [sp], #4)
    fc68:	.word	0x0002add4
    fc6c:	.word	0x0000e558
    fc70:	.word	0x0002ad70
    fc74:	.word	0x0000e518
    fc78:	.word	0x0002ad0c
    fc7c:	.word	0x0000e4d4
    fc80:	.word	0x0002aca8
    fc84:	.word	0x0000e494
    fc88:	.word	0x0002ac44
    fc8c:	.word	0x0000e454
    fc90:	.word	0x0002abe0
    fc94:	.word	0x0000e410
    fc98:	.word	0x0002ab7c
    fc9c:	.word	0x0000e3d0
    fca0:	.word	0x0002ab44
    fca4:	.word	0x0002ab58
    fca8:	.word	0x0002ab08
    fcac:	.word	0x0002aafc
    fcb0:	.word	0x0002aafc
    fcb4:	.word	0x0002aae0
    fcb8:	.word	0x0002aad4
    fcbc:	.word	0x0002ab08
    fcc0:	.word	0x0002aafc
    fcc4:	.word	0x0002aab8
    fcc8:	.word	0x0000e330
    fccc:	.word	0x0002aa80

0000fcd0 <sf_gen_mtp2type_abbrev>:
    fcd0:	str	fp, [sp, #-8]!
    fcd4:	str	lr, [sp, #4]
    fcd8:	add	fp, sp, #4
    fcdc:	sub	sp, sp, #32
    fce0:	str	r0, [fp, #-16]
    fce4:	ldr	r3, [fp, #-16]
    fce8:	cmp	r3, #23
    fcec:	beq	fd90 <sf_gen_mtp2type_abbrev+0xc0>
    fcf0:	ldr	r3, [fp, #-16]
    fcf4:	cmp	r3, #24
    fcf8:	beq	fe5c <sf_gen_mtp2type_abbrev+0x18c>
    fcfc:	ldr	r3, [fp, #-16]
    fd00:	cmp	r3, #22
    fd04:	bne	fee4 <sf_gen_mtp2type_abbrev+0x214>
    fd08:	ldr	r3, [pc, #496]	; ff00 <sf_gen_mtp2type_abbrev+0x230>
    fd0c:	add	r3, pc, r3
    fd10:	ldr	r3, [r3]
    fd14:	cmp	r3, #140	; 0x8c
    fd18:	beq	fd54 <sf_gen_mtp2type_abbrev+0x84>
    fd1c:	ldr	r3, [pc, #480]	; ff04 <sf_gen_mtp2type_abbrev+0x234>
    fd20:	add	r3, pc, r3
    fd24:	ldr	r3, [r3]
    fd28:	cmp	r3, #197	; 0xc5
    fd2c:	beq	fd54 <sf_gen_mtp2type_abbrev+0x84>
    fd30:	ldr	r3, [pc, #464]	; ff08 <sf_gen_mtp2type_abbrev+0x238>
    fd34:	add	r3, pc, r3
    fd38:	ldr	r3, [r3]
    fd3c:	cmp	r3, #139	; 0x8b
    fd40:	beq	fd54 <sf_gen_mtp2type_abbrev+0x84>
    fd44:	ldr	r3, [pc, #448]	; ff0c <sf_gen_mtp2type_abbrev+0x23c>
    fd48:	add	r3, pc, r3
    fd4c:	mov	r0, r3
    fd50:	bl	2904 <sf_bpf_error>
    fd54:	ldr	r3, [pc, #436]	; ff10 <sf_gen_mtp2type_abbrev+0x240>
    fd58:	add	r3, pc, r3
    fd5c:	ldr	r1, [r3]
    fd60:	mov	r3, #0
    fd64:	str	r3, [sp, #8]
    fd68:	mov	r3, #0
    fd6c:	str	r3, [sp, #4]
    fd70:	mov	r3, #16
    fd74:	str	r3, [sp]
    fd78:	mov	r3, #63	; 0x3f
    fd7c:	mov	r2, #16
    fd80:	mov	r0, #0
    fd84:	bl	37c4 <gen_ncmp>
    fd88:	str	r0, [fp, #-8]
    fd8c:	b	fee8 <sf_gen_mtp2type_abbrev+0x218>
    fd90:	ldr	r3, [pc, #380]	; ff14 <sf_gen_mtp2type_abbrev+0x244>
    fd94:	add	r3, pc, r3
    fd98:	ldr	r3, [r3]
    fd9c:	cmp	r3, #140	; 0x8c
    fda0:	beq	fddc <sf_gen_mtp2type_abbrev+0x10c>
    fda4:	ldr	r3, [pc, #364]	; ff18 <sf_gen_mtp2type_abbrev+0x248>
    fda8:	add	r3, pc, r3
    fdac:	ldr	r3, [r3]
    fdb0:	cmp	r3, #197	; 0xc5
    fdb4:	beq	fddc <sf_gen_mtp2type_abbrev+0x10c>
    fdb8:	ldr	r3, [pc, #348]	; ff1c <sf_gen_mtp2type_abbrev+0x24c>
    fdbc:	add	r3, pc, r3
    fdc0:	ldr	r3, [r3]
    fdc4:	cmp	r3, #139	; 0x8b
    fdc8:	beq	fddc <sf_gen_mtp2type_abbrev+0x10c>
    fdcc:	ldr	r3, [pc, #332]	; ff20 <sf_gen_mtp2type_abbrev+0x250>
    fdd0:	add	r3, pc, r3
    fdd4:	mov	r0, r3
    fdd8:	bl	2904 <sf_bpf_error>
    fddc:	ldr	r3, [pc, #320]	; ff24 <sf_gen_mtp2type_abbrev+0x254>
    fde0:	add	r3, pc, r3
    fde4:	ldr	r1, [r3]
    fde8:	mov	r3, #2
    fdec:	str	r3, [sp, #8]
    fdf0:	mov	r3, #1
    fdf4:	str	r3, [sp, #4]
    fdf8:	mov	r3, #32
    fdfc:	str	r3, [sp]
    fe00:	mov	r3, #63	; 0x3f
    fe04:	mov	r2, #16
    fe08:	mov	r0, #0
    fe0c:	bl	37c4 <gen_ncmp>
    fe10:	str	r0, [fp, #-8]
    fe14:	ldr	r3, [pc, #268]	; ff28 <sf_gen_mtp2type_abbrev+0x258>
    fe18:	add	r3, pc, r3
    fe1c:	ldr	r1, [r3]
    fe20:	mov	r3, #0
    fe24:	str	r3, [sp, #8]
    fe28:	mov	r3, #0
    fe2c:	str	r3, [sp, #4]
    fe30:	mov	r3, #32
    fe34:	str	r3, [sp]
    fe38:	mov	r3, #63	; 0x3f
    fe3c:	mov	r2, #16
    fe40:	mov	r0, #0
    fe44:	bl	37c4 <gen_ncmp>
    fe48:	str	r0, [fp, #-12]
    fe4c:	ldr	r1, [fp, #-8]
    fe50:	ldr	r0, [fp, #-12]
    fe54:	bl	3248 <sf_gen_and>
    fe58:	b	fee8 <sf_gen_mtp2type_abbrev+0x218>
    fe5c:	ldr	r3, [pc, #200]	; ff2c <sf_gen_mtp2type_abbrev+0x25c>
    fe60:	add	r3, pc, r3
    fe64:	ldr	r3, [r3]
    fe68:	cmp	r3, #140	; 0x8c
    fe6c:	beq	fea8 <sf_gen_mtp2type_abbrev+0x1d8>
    fe70:	ldr	r3, [pc, #184]	; ff30 <sf_gen_mtp2type_abbrev+0x260>
    fe74:	add	r3, pc, r3
    fe78:	ldr	r3, [r3]
    fe7c:	cmp	r3, #197	; 0xc5
    fe80:	beq	fea8 <sf_gen_mtp2type_abbrev+0x1d8>
    fe84:	ldr	r3, [pc, #168]	; ff34 <sf_gen_mtp2type_abbrev+0x264>
    fe88:	add	r3, pc, r3
    fe8c:	ldr	r3, [r3]
    fe90:	cmp	r3, #139	; 0x8b
    fe94:	beq	fea8 <sf_gen_mtp2type_abbrev+0x1d8>
    fe98:	ldr	r3, [pc, #152]	; ff38 <sf_gen_mtp2type_abbrev+0x268>
    fe9c:	add	r3, pc, r3
    fea0:	mov	r0, r3
    fea4:	bl	2904 <sf_bpf_error>
    fea8:	ldr	r3, [pc, #140]	; ff3c <sf_gen_mtp2type_abbrev+0x26c>
    feac:	add	r3, pc, r3
    feb0:	ldr	r1, [r3]
    feb4:	mov	r3, #2
    feb8:	str	r3, [sp, #8]
    febc:	mov	r3, #0
    fec0:	str	r3, [sp, #4]
    fec4:	mov	r3, #32
    fec8:	str	r3, [sp]
    fecc:	mov	r3, #63	; 0x3f
    fed0:	mov	r2, #16
    fed4:	mov	r0, #0
    fed8:	bl	37c4 <gen_ncmp>
    fedc:	str	r0, [fp, #-8]
    fee0:	b	fee8 <sf_gen_mtp2type_abbrev+0x218>
    fee4:	bl	f68 <abort@plt>
    fee8:	ldr	r3, [fp, #-8]
    feec:	mov	r0, r3
    fef0:	sub	sp, fp, #4
    fef4:	ldr	fp, [sp]
    fef8:	add	sp, sp, #4
    fefc:	pop	{pc}		; (ldr pc, [sp], #4)
    ff00:	.word	0x0002a9e0
    ff04:	.word	0x0002a9cc
    ff08:	.word	0x0002a9b8
    ff0c:	.word	0x0000e21c
    ff10:	.word	0x0002a974
    ff14:	.word	0x0002a958
    ff18:	.word	0x0002a944
    ff1c:	.word	0x0002a930
    ff20:	.word	0x0000e1b4
    ff24:	.word	0x0002a8ec
    ff28:	.word	0x0002a8b4
    ff2c:	.word	0x0002a88c
    ff30:	.word	0x0002a878
    ff34:	.word	0x0002a864
    ff38:	.word	0x0000e108
    ff3c:	.word	0x0002a820

0000ff40 <sf_gen_mtp3field_code>:
    ff40:	str	fp, [sp, #-8]!
    ff44:	str	lr, [sp, #4]
    ff48:	add	fp, sp, #4
    ff4c:	sub	sp, sp, #48	; 0x30
    ff50:	str	r0, [fp, #-24]	; 0xffffffe8
    ff54:	str	r1, [fp, #-28]	; 0xffffffe4
    ff58:	str	r2, [fp, #-32]	; 0xffffffe0
    ff5c:	str	r3, [fp, #-36]	; 0xffffffdc
    ff60:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ff64:	sub	r3, r3, #1
    ff68:	cmp	r3, #3
    ff6c:	addls	pc, pc, r3, lsl #2
    ff70:	b	10238 <sf_gen_mtp3field_code+0x2f8>
    ff74:	b	ff84 <sf_gen_mtp3field_code+0x44>
    ff78:	b	10004 <sf_gen_mtp3field_code+0xc4>
    ff7c:	b	100e8 <sf_gen_mtp3field_code+0x1a8>
    ff80:	b	101ac <sf_gen_mtp3field_code+0x26c>
    ff84:	ldr	r3, [pc, #712]	; 10254 <sf_gen_mtp3field_code+0x314>
    ff88:	add	r3, pc, r3
    ff8c:	ldr	r3, [r3]
    ff90:	cmn	r3, #1
    ff94:	bne	ffa8 <sf_gen_mtp3field_code+0x68>
    ff98:	ldr	r3, [pc, #696]	; 10258 <sf_gen_mtp3field_code+0x318>
    ff9c:	add	r3, pc, r3
    ffa0:	mov	r0, r3
    ffa4:	bl	2904 <sf_bpf_error>
    ffa8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    ffac:	cmp	r3, #255	; 0xff
    ffb0:	bls	ffc8 <sf_gen_mtp3field_code+0x88>
    ffb4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ffb8:	ldr	r3, [pc, #668]	; 1025c <sf_gen_mtp3field_code+0x31c>
    ffbc:	add	r3, pc, r3
    ffc0:	mov	r0, r3
    ffc4:	bl	2904 <sf_bpf_error>
    ffc8:	ldr	r3, [pc, #656]	; 10260 <sf_gen_mtp3field_code+0x320>
    ffcc:	add	r3, pc, r3
    ffd0:	ldr	r1, [r3]
    ffd4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    ffd8:	str	r3, [sp, #8]
    ffdc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    ffe0:	str	r3, [sp, #4]
    ffe4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    ffe8:	str	r3, [sp]
    ffec:	mvn	r3, #0
    fff0:	mov	r2, #16
    fff4:	mov	r0, #0
    fff8:	bl	37c4 <gen_ncmp>
    fffc:	str	r0, [fp, #-8]
   10000:	b	1023c <sf_gen_mtp3field_code+0x2fc>
   10004:	ldr	r3, [pc, #600]	; 10264 <sf_gen_mtp3field_code+0x324>
   10008:	add	r3, pc, r3
   1000c:	ldr	r3, [r3]
   10010:	cmn	r3, #1
   10014:	bne	10028 <sf_gen_mtp3field_code+0xe8>
   10018:	ldr	r3, [pc, #584]	; 10268 <sf_gen_mtp3field_code+0x328>
   1001c:	add	r3, pc, r3
   10020:	mov	r0, r3
   10024:	bl	2904 <sf_bpf_error>
   10028:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1002c:	cmp	r3, #16384	; 0x4000
   10030:	bcc	10048 <sf_gen_mtp3field_code+0x108>
   10034:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10038:	ldr	r3, [pc, #556]	; 1026c <sf_gen_mtp3field_code+0x32c>
   1003c:	add	r3, pc, r3
   10040:	mov	r0, r3
   10044:	bl	2904 <sf_bpf_error>
   10048:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1004c:	and	r3, r3, #15360	; 0x3c00
   10050:	str	r3, [fp, #-12]
   10054:	ldr	r3, [fp, #-12]
   10058:	lsr	r3, r3, #10
   1005c:	str	r3, [fp, #-12]
   10060:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10064:	and	r3, r3, #1020	; 0x3fc
   10068:	str	r3, [fp, #-16]
   1006c:	ldr	r3, [fp, #-16]
   10070:	lsl	r3, r3, #6
   10074:	str	r3, [fp, #-16]
   10078:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1007c:	and	r3, r3, #3
   10080:	str	r3, [fp, #-20]	; 0xffffffec
   10084:	ldr	r3, [fp, #-20]	; 0xffffffec
   10088:	lsl	r3, r3, #22
   1008c:	str	r3, [fp, #-20]	; 0xffffffec
   10090:	ldr	r2, [fp, #-12]
   10094:	ldr	r3, [fp, #-16]
   10098:	add	r3, r2, r3
   1009c:	ldr	r2, [fp, #-20]	; 0xffffffec
   100a0:	add	r3, r2, r3
   100a4:	str	r3, [fp, #-28]	; 0xffffffe4
   100a8:	ldr	r3, [pc, #448]	; 10270 <sf_gen_mtp3field_code+0x330>
   100ac:	add	r3, pc, r3
   100b0:	ldr	r1, [r3]
   100b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   100b8:	str	r3, [sp, #8]
   100bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   100c0:	str	r3, [sp, #4]
   100c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   100c8:	str	r3, [sp]
   100cc:	movw	r3, #65295	; 0xff0f
   100d0:	movt	r3, #192	; 0xc0
   100d4:	mov	r2, #0
   100d8:	mov	r0, #0
   100dc:	bl	37c4 <gen_ncmp>
   100e0:	str	r0, [fp, #-8]
   100e4:	b	1023c <sf_gen_mtp3field_code+0x2fc>
   100e8:	ldr	r3, [pc, #388]	; 10274 <sf_gen_mtp3field_code+0x334>
   100ec:	add	r3, pc, r3
   100f0:	ldr	r3, [r3]
   100f4:	cmn	r3, #1
   100f8:	bne	1010c <sf_gen_mtp3field_code+0x1cc>
   100fc:	ldr	r3, [pc, #372]	; 10278 <sf_gen_mtp3field_code+0x338>
   10100:	add	r3, pc, r3
   10104:	mov	r0, r3
   10108:	bl	2904 <sf_bpf_error>
   1010c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10110:	cmp	r3, #16384	; 0x4000
   10114:	bcc	1012c <sf_gen_mtp3field_code+0x1ec>
   10118:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1011c:	ldr	r3, [pc, #344]	; 1027c <sf_gen_mtp3field_code+0x33c>
   10120:	add	r3, pc, r3
   10124:	mov	r0, r3
   10128:	bl	2904 <sf_bpf_error>
   1012c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10130:	uxtb	r3, r3
   10134:	str	r3, [fp, #-12]
   10138:	ldr	r3, [fp, #-12]
   1013c:	lsl	r3, r3, #24
   10140:	str	r3, [fp, #-12]
   10144:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10148:	and	r3, r3, #16128	; 0x3f00
   1014c:	str	r3, [fp, #-16]
   10150:	ldr	r3, [fp, #-16]
   10154:	lsl	r3, r3, #8
   10158:	str	r3, [fp, #-16]
   1015c:	ldr	r2, [fp, #-12]
   10160:	ldr	r3, [fp, #-16]
   10164:	add	r3, r2, r3
   10168:	str	r3, [fp, #-28]	; 0xffffffe4
   1016c:	ldr	r3, [pc, #268]	; 10280 <sf_gen_mtp3field_code+0x340>
   10170:	add	r3, pc, r3
   10174:	ldr	r1, [r3]
   10178:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1017c:	str	r3, [sp, #8]
   10180:	ldr	r3, [fp, #-36]	; 0xffffffdc
   10184:	str	r3, [sp, #4]
   10188:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1018c:	str	r3, [sp]
   10190:	mov	r3, #0
   10194:	movt	r3, #65343	; 0xff3f
   10198:	mov	r2, #0
   1019c:	mov	r0, #0
   101a0:	bl	37c4 <gen_ncmp>
   101a4:	str	r0, [fp, #-8]
   101a8:	b	1023c <sf_gen_mtp3field_code+0x2fc>
   101ac:	ldr	r3, [pc, #208]	; 10284 <sf_gen_mtp3field_code+0x344>
   101b0:	add	r3, pc, r3
   101b4:	ldr	r3, [r3]
   101b8:	cmn	r3, #1
   101bc:	bne	101d0 <sf_gen_mtp3field_code+0x290>
   101c0:	ldr	r3, [pc, #192]	; 10288 <sf_gen_mtp3field_code+0x348>
   101c4:	add	r3, pc, r3
   101c8:	mov	r0, r3
   101cc:	bl	2904 <sf_bpf_error>
   101d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   101d4:	cmp	r3, #15
   101d8:	bls	101f0 <sf_gen_mtp3field_code+0x2b0>
   101dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   101e0:	ldr	r3, [pc, #164]	; 1028c <sf_gen_mtp3field_code+0x34c>
   101e4:	add	r3, pc, r3
   101e8:	mov	r0, r3
   101ec:	bl	2904 <sf_bpf_error>
   101f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   101f4:	lsl	r3, r3, #4
   101f8:	str	r3, [fp, #-28]	; 0xffffffe4
   101fc:	ldr	r3, [pc, #140]	; 10290 <sf_gen_mtp3field_code+0x350>
   10200:	add	r3, pc, r3
   10204:	ldr	r1, [r3]
   10208:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1020c:	str	r3, [sp, #8]
   10210:	ldr	r3, [fp, #-36]	; 0xffffffdc
   10214:	str	r3, [sp, #4]
   10218:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1021c:	str	r3, [sp]
   10220:	mov	r3, #240	; 0xf0
   10224:	mov	r2, #16
   10228:	mov	r0, #0
   1022c:	bl	37c4 <gen_ncmp>
   10230:	str	r0, [fp, #-8]
   10234:	b	1023c <sf_gen_mtp3field_code+0x2fc>
   10238:	bl	f68 <abort@plt>
   1023c:	ldr	r3, [fp, #-8]
   10240:	mov	r0, r3
   10244:	sub	sp, fp, #4
   10248:	ldr	fp, [sp]
   1024c:	add	sp, sp, #4
   10250:	pop	{pc}		; (ldr pc, [sp], #4)
   10254:	.word	0x0002a748
   10258:	.word	0x0000e028
   1025c:	.word	0x0000e024
   10260:	.word	0x0002a704
   10264:	.word	0x0002a6cc
   10268:	.word	0x0000dfec
   1026c:	.word	0x0000dfe8
   10270:	.word	0x0002a628
   10274:	.word	0x0002a5ec
   10278:	.word	0x0000df4c
   1027c:	.word	0x0000df48
   10280:	.word	0x0002a568
   10284:	.word	0x0002a52c
   10288:	.word	0x0000decc
   1028c:	.word	0x0000dec8
   10290:	.word	0x0002a4dc

00010294 <gen_msg_abbrev>:
   10294:	str	fp, [sp, #-8]!
   10298:	str	lr, [sp, #4]
   1029c:	add	fp, sp, #4
   102a0:	sub	sp, sp, #16
   102a4:	str	r0, [fp, #-16]
   102a8:	ldr	r3, [fp, #-16]
   102ac:	sub	r3, r3, #41	; 0x29
   102b0:	cmp	r3, #5
   102b4:	addls	pc, pc, r3, lsl #2
   102b8:	b	1037c <gen_msg_abbrev+0xe8>
   102bc:	b	102d4 <gen_msg_abbrev+0x40>
   102c0:	b	102f0 <gen_msg_abbrev+0x5c>
   102c4:	b	1030c <gen_msg_abbrev+0x78>
   102c8:	b	10328 <gen_msg_abbrev+0x94>
   102cc:	b	10344 <gen_msg_abbrev+0xb0>
   102d0:	b	10360 <gen_msg_abbrev+0xcc>
   102d4:	mov	r3, #0
   102d8:	mov	r2, #16
   102dc:	mov	r1, #5
   102e0:	mov	r0, #54	; 0x36
   102e4:	bl	f5d8 <sf_gen_atmfield_code>
   102e8:	str	r0, [fp, #-8]
   102ec:	b	10380 <gen_msg_abbrev+0xec>
   102f0:	mov	r3, #0
   102f4:	mov	r2, #16
   102f8:	mov	r1, #2
   102fc:	mov	r0, #54	; 0x36
   10300:	bl	f5d8 <sf_gen_atmfield_code>
   10304:	str	r0, [fp, #-8]
   10308:	b	10380 <gen_msg_abbrev+0xec>
   1030c:	mov	r3, #0
   10310:	mov	r2, #16
   10314:	mov	r1, #7
   10318:	mov	r0, #54	; 0x36
   1031c:	bl	f5d8 <sf_gen_atmfield_code>
   10320:	str	r0, [fp, #-8]
   10324:	b	10380 <gen_msg_abbrev+0xec>
   10328:	mov	r3, #0
   1032c:	mov	r2, #16
   10330:	mov	r1, #15
   10334:	mov	r0, #54	; 0x36
   10338:	bl	f5d8 <sf_gen_atmfield_code>
   1033c:	str	r0, [fp, #-8]
   10340:	b	10380 <gen_msg_abbrev+0xec>
   10344:	mov	r3, #0
   10348:	mov	r2, #16
   1034c:	mov	r1, #77	; 0x4d
   10350:	mov	r0, #54	; 0x36
   10354:	bl	f5d8 <sf_gen_atmfield_code>
   10358:	str	r0, [fp, #-8]
   1035c:	b	10380 <gen_msg_abbrev+0xec>
   10360:	mov	r3, #0
   10364:	mov	r2, #16
   10368:	mov	r1, #90	; 0x5a
   1036c:	mov	r0, #54	; 0x36
   10370:	bl	f5d8 <sf_gen_atmfield_code>
   10374:	str	r0, [fp, #-8]
   10378:	b	10380 <gen_msg_abbrev+0xec>
   1037c:	bl	f68 <abort@plt>
   10380:	ldr	r3, [fp, #-8]
   10384:	mov	r0, r3
   10388:	sub	sp, fp, #4
   1038c:	ldr	fp, [sp]
   10390:	add	sp, sp, #4
   10394:	pop	{pc}		; (ldr pc, [sp], #4)

00010398 <sf_gen_atmmulti_abbrev>:
   10398:	str	fp, [sp, #-8]!
   1039c:	str	lr, [sp, #4]
   103a0:	add	fp, sp, #4
   103a4:	sub	sp, sp, #16
   103a8:	str	r0, [fp, #-16]
   103ac:	ldr	r3, [fp, #-16]
   103b0:	cmp	r3, #29
   103b4:	beq	10424 <sf_gen_atmmulti_abbrev+0x8c>
   103b8:	ldr	r3, [fp, #-16]
   103bc:	cmp	r3, #29
   103c0:	bgt	103d4 <sf_gen_atmmulti_abbrev+0x3c>
   103c4:	ldr	r3, [fp, #-16]
   103c8:	cmp	r3, #28
   103cc:	beq	103f0 <sf_gen_atmmulti_abbrev+0x58>
   103d0:	b	1061c <sf_gen_atmmulti_abbrev+0x284>
   103d4:	ldr	r3, [fp, #-16]
   103d8:	cmp	r3, #70	; 0x46
   103dc:	beq	104ac <sf_gen_atmmulti_abbrev+0x114>
   103e0:	ldr	r3, [fp, #-16]
   103e4:	cmp	r3, #71	; 0x47
   103e8:	beq	10570 <sf_gen_atmmulti_abbrev+0x1d8>
   103ec:	b	1061c <sf_gen_atmmulti_abbrev+0x284>
   103f0:	ldr	r3, [pc, #576]	; 10638 <sf_gen_atmmulti_abbrev+0x2a0>
   103f4:	add	r3, pc, r3
   103f8:	ldr	r3, [r3]
   103fc:	cmp	r3, #0
   10400:	bne	10414 <sf_gen_atmmulti_abbrev+0x7c>
   10404:	ldr	r3, [pc, #560]	; 1063c <sf_gen_atmmulti_abbrev+0x2a4>
   10408:	add	r3, pc, r3
   1040c:	mov	r0, r3
   10410:	bl	2904 <sf_bpf_error>
   10414:	mov	r0, #29
   10418:	bl	10398 <sf_gen_atmmulti_abbrev>
   1041c:	str	r0, [fp, #-8]
   10420:	b	10620 <sf_gen_atmmulti_abbrev+0x288>
   10424:	ldr	r3, [pc, #532]	; 10640 <sf_gen_atmmulti_abbrev+0x2a8>
   10428:	add	r3, pc, r3
   1042c:	ldr	r3, [r3]
   10430:	cmp	r3, #0
   10434:	bne	10448 <sf_gen_atmmulti_abbrev+0xb0>
   10438:	ldr	r3, [pc, #516]	; 10644 <sf_gen_atmmulti_abbrev+0x2ac>
   1043c:	add	r3, pc, r3
   10440:	mov	r0, r3
   10444:	bl	2904 <sf_bpf_error>
   10448:	mov	r3, #0
   1044c:	mov	r2, #16
   10450:	mov	r1, #3
   10454:	mov	r0, #52	; 0x34
   10458:	bl	f5d8 <sf_gen_atmfield_code>
   1045c:	str	r0, [fp, #-12]
   10460:	mov	r3, #0
   10464:	mov	r2, #16
   10468:	mov	r1, #4
   1046c:	mov	r0, #52	; 0x34
   10470:	bl	f5d8 <sf_gen_atmfield_code>
   10474:	str	r0, [fp, #-8]
   10478:	ldr	r1, [fp, #-8]
   1047c:	ldr	r0, [fp, #-12]
   10480:	bl	3310 <sf_gen_or>
   10484:	mov	r3, #0
   10488:	mov	r2, #16
   1048c:	mov	r1, #0
   10490:	mov	r0, #51	; 0x33
   10494:	bl	f5d8 <sf_gen_atmfield_code>
   10498:	str	r0, [fp, #-12]
   1049c:	ldr	r1, [fp, #-8]
   104a0:	ldr	r0, [fp, #-12]
   104a4:	bl	3248 <sf_gen_and>
   104a8:	b	10620 <sf_gen_atmmulti_abbrev+0x288>
   104ac:	ldr	r3, [pc, #404]	; 10648 <sf_gen_atmmulti_abbrev+0x2b0>
   104b0:	add	r3, pc, r3
   104b4:	ldr	r3, [r3]
   104b8:	cmp	r3, #0
   104bc:	bne	104d0 <sf_gen_atmmulti_abbrev+0x138>
   104c0:	ldr	r3, [pc, #388]	; 1064c <sf_gen_atmmulti_abbrev+0x2b4>
   104c4:	add	r3, pc, r3
   104c8:	mov	r0, r3
   104cc:	bl	2904 <sf_bpf_error>
   104d0:	mov	r0, #41	; 0x29
   104d4:	bl	10294 <gen_msg_abbrev>
   104d8:	str	r0, [fp, #-12]
   104dc:	mov	r0, #42	; 0x2a
   104e0:	bl	10294 <gen_msg_abbrev>
   104e4:	str	r0, [fp, #-8]
   104e8:	ldr	r1, [fp, #-8]
   104ec:	ldr	r0, [fp, #-12]
   104f0:	bl	3310 <sf_gen_or>
   104f4:	mov	r0, #43	; 0x2b
   104f8:	bl	10294 <gen_msg_abbrev>
   104fc:	str	r0, [fp, #-12]
   10500:	ldr	r1, [fp, #-8]
   10504:	ldr	r0, [fp, #-12]
   10508:	bl	3310 <sf_gen_or>
   1050c:	mov	r0, #44	; 0x2c
   10510:	bl	10294 <gen_msg_abbrev>
   10514:	str	r0, [fp, #-12]
   10518:	ldr	r1, [fp, #-8]
   1051c:	ldr	r0, [fp, #-12]
   10520:	bl	3310 <sf_gen_or>
   10524:	mov	r0, #45	; 0x2d
   10528:	bl	10294 <gen_msg_abbrev>
   1052c:	str	r0, [fp, #-12]
   10530:	ldr	r1, [fp, #-8]
   10534:	ldr	r0, [fp, #-12]
   10538:	bl	3310 <sf_gen_or>
   1053c:	mov	r0, #46	; 0x2e
   10540:	bl	10294 <gen_msg_abbrev>
   10544:	str	r0, [fp, #-12]
   10548:	ldr	r1, [fp, #-8]
   1054c:	ldr	r0, [fp, #-12]
   10550:	bl	3310 <sf_gen_or>
   10554:	mov	r0, #26
   10558:	bl	f890 <sf_gen_atmtype_abbrev>
   1055c:	str	r0, [fp, #-12]
   10560:	ldr	r1, [fp, #-8]
   10564:	ldr	r0, [fp, #-12]
   10568:	bl	3248 <sf_gen_and>
   1056c:	b	10620 <sf_gen_atmmulti_abbrev+0x288>
   10570:	ldr	r3, [pc, #216]	; 10650 <sf_gen_atmmulti_abbrev+0x2b8>
   10574:	add	r3, pc, r3
   10578:	ldr	r3, [r3]
   1057c:	cmp	r3, #0
   10580:	bne	10594 <sf_gen_atmmulti_abbrev+0x1fc>
   10584:	ldr	r3, [pc, #200]	; 10654 <sf_gen_atmmulti_abbrev+0x2bc>
   10588:	add	r3, pc, r3
   1058c:	mov	r0, r3
   10590:	bl	2904 <sf_bpf_error>
   10594:	mov	r0, #41	; 0x29
   10598:	bl	10294 <gen_msg_abbrev>
   1059c:	str	r0, [fp, #-12]
   105a0:	mov	r0, #42	; 0x2a
   105a4:	bl	10294 <gen_msg_abbrev>
   105a8:	str	r0, [fp, #-8]
   105ac:	ldr	r1, [fp, #-8]
   105b0:	ldr	r0, [fp, #-12]
   105b4:	bl	3310 <sf_gen_or>
   105b8:	mov	r0, #43	; 0x2b
   105bc:	bl	10294 <gen_msg_abbrev>
   105c0:	str	r0, [fp, #-12]
   105c4:	ldr	r1, [fp, #-8]
   105c8:	ldr	r0, [fp, #-12]
   105cc:	bl	3310 <sf_gen_or>
   105d0:	mov	r0, #45	; 0x2d
   105d4:	bl	10294 <gen_msg_abbrev>
   105d8:	str	r0, [fp, #-12]
   105dc:	ldr	r1, [fp, #-8]
   105e0:	ldr	r0, [fp, #-12]
   105e4:	bl	3310 <sf_gen_or>
   105e8:	mov	r0, #46	; 0x2e
   105ec:	bl	10294 <gen_msg_abbrev>
   105f0:	str	r0, [fp, #-12]
   105f4:	ldr	r1, [fp, #-8]
   105f8:	ldr	r0, [fp, #-12]
   105fc:	bl	3310 <sf_gen_or>
   10600:	mov	r0, #22
   10604:	bl	f890 <sf_gen_atmtype_abbrev>
   10608:	str	r0, [fp, #-12]
   1060c:	ldr	r1, [fp, #-8]
   10610:	ldr	r0, [fp, #-12]
   10614:	bl	3248 <sf_gen_and>
   10618:	b	10620 <sf_gen_atmmulti_abbrev+0x288>
   1061c:	bl	f68 <abort@plt>
   10620:	ldr	r3, [fp, #-8]
   10624:	mov	r0, r3
   10628:	sub	sp, fp, #4
   1062c:	ldr	fp, [sp]
   10630:	add	sp, sp, #4
   10634:	pop	{pc}		; (ldr pc, [sp], #4)
   10638:	.word	0x0002a2c4
   1063c:	.word	0x0000dccc
   10640:	.word	0x0002a290
   10644:	.word	0x0000dcb8
   10648:	.word	0x0002a208
   1064c:	.word	0x0000dc54
   10650:	.word	0x0002a144
   10654:	.word	0x0000dbb8

00010658 <pcap_nametoaddr>:
   10658:	str	r4, [sp, #-12]!
   1065c:	str	fp, [sp, #4]
   10660:	str	lr, [sp, #8]
   10664:	add	fp, sp, #8
   10668:	sub	sp, sp, #20
   1066c:	str	r0, [fp, #-24]	; 0xffffffe8
   10670:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10674:	bl	f50 <gethostbyname@plt>
   10678:	str	r0, [fp, #-20]	; 0xffffffec
   1067c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10680:	cmp	r3, #0
   10684:	beq	106e4 <pcap_nametoaddr+0x8c>
   10688:	ldr	r3, [fp, #-20]	; 0xffffffec
   1068c:	ldr	r3, [r3, #16]
   10690:	str	r3, [fp, #-16]
   10694:	b	106c8 <pcap_nametoaddr+0x70>
   10698:	ldr	r3, [fp, #-16]
   1069c:	ldr	r3, [r3]
   106a0:	ldr	r2, [r3]
   106a4:	ldr	r3, [fp, #-16]
   106a8:	ldr	r4, [r3]
   106ac:	mov	r0, r2
   106b0:	bl	e54 <ntohl@plt>
   106b4:	mov	r3, r0
   106b8:	str	r3, [r4]
   106bc:	ldr	r3, [fp, #-16]
   106c0:	add	r3, r3, #4
   106c4:	str	r3, [fp, #-16]
   106c8:	ldr	r3, [fp, #-16]
   106cc:	ldr	r3, [r3]
   106d0:	cmp	r3, #0
   106d4:	bne	10698 <pcap_nametoaddr+0x40>
   106d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   106dc:	ldr	r3, [r3, #16]
   106e0:	b	106e8 <pcap_nametoaddr+0x90>
   106e4:	mov	r3, #0
   106e8:	mov	r0, r3
   106ec:	sub	sp, fp, #8
   106f0:	ldr	r4, [sp]
   106f4:	ldr	fp, [sp, #4]
   106f8:	add	sp, sp, #8
   106fc:	pop	{pc}		; (ldr pc, [sp], #4)

00010700 <pcap_nametoaddrinfo>:
   10700:	str	fp, [sp, #-8]!
   10704:	str	lr, [sp, #4]
   10708:	add	fp, sp, #4
   1070c:	sub	sp, sp, #48	; 0x30
   10710:	str	r0, [fp, #-48]	; 0xffffffd0
   10714:	sub	r3, fp, #40	; 0x28
   10718:	mov	r2, #32
   1071c:	mov	r1, #0
   10720:	mov	r0, r3
   10724:	bl	ec0 <memset@plt>
   10728:	mov	r3, #0
   1072c:	str	r3, [fp, #-36]	; 0xffffffdc
   10730:	mov	r3, #1
   10734:	str	r3, [fp, #-32]	; 0xffffffe0
   10738:	mov	r3, #6
   1073c:	str	r3, [fp, #-28]	; 0xffffffe4
   10740:	sub	r3, fp, #44	; 0x2c
   10744:	sub	r2, fp, #40	; 0x28
   10748:	mov	r1, #0
   1074c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   10750:	bl	f38 <getaddrinfo@plt>
   10754:	str	r0, [fp, #-8]
   10758:	ldr	r3, [fp, #-8]
   1075c:	cmp	r3, #0
   10760:	beq	1076c <pcap_nametoaddrinfo+0x6c>
   10764:	mov	r3, #0
   10768:	b	10770 <pcap_nametoaddrinfo+0x70>
   1076c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10770:	mov	r0, r3
   10774:	sub	sp, fp, #4
   10778:	ldr	fp, [sp]
   1077c:	add	sp, sp, #4
   10780:	pop	{pc}		; (ldr pc, [sp], #4)

00010784 <pcap_nametonetaddr>:
   10784:	str	fp, [sp, #-8]!
   10788:	str	lr, [sp, #4]
   1078c:	add	fp, sp, #4
   10790:	sub	sp, sp, #16
   10794:	str	r0, [fp, #-16]
   10798:	ldr	r0, [fp, #-16]
   1079c:	bl	dd0 <getnetbyname@plt>
   107a0:	str	r0, [fp, #-8]
   107a4:	ldr	r3, [fp, #-8]
   107a8:	cmp	r3, #0
   107ac:	beq	107bc <pcap_nametonetaddr+0x38>
   107b0:	ldr	r3, [fp, #-8]
   107b4:	ldr	r3, [r3, #12]
   107b8:	b	107c0 <pcap_nametonetaddr+0x3c>
   107bc:	mov	r3, #0
   107c0:	mov	r0, r3
   107c4:	sub	sp, fp, #4
   107c8:	ldr	fp, [sp]
   107cc:	add	sp, sp, #4
   107d0:	pop	{pc}		; (ldr pc, [sp], #4)

000107d4 <pcap_nametoport>:
   107d4:	str	fp, [sp, #-8]!
   107d8:	str	lr, [sp, #4]
   107dc:	add	fp, sp, #4
   107e0:	sub	sp, sp, #32
   107e4:	str	r0, [fp, #-24]	; 0xffffffe8
   107e8:	str	r1, [fp, #-28]	; 0xffffffe4
   107ec:	str	r2, [fp, #-32]	; 0xffffffe0
   107f0:	mvn	r3, #0
   107f4:	str	r3, [fp, #-8]
   107f8:	mvn	r3, #0
   107fc:	str	r3, [fp, #-12]
   10800:	ldr	r3, [pc, #272]	; 10918 <pcap_nametoport+0x144>
   10804:	add	r3, pc, r3
   10808:	mov	r1, r3
   1080c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10810:	bl	ea8 <getservbyname@plt>
   10814:	str	r0, [fp, #-16]
   10818:	ldr	r3, [fp, #-16]
   1081c:	cmp	r3, #0
   10820:	beq	10840 <pcap_nametoport+0x6c>
   10824:	ldr	r3, [fp, #-16]
   10828:	ldr	r3, [r3, #8]
   1082c:	uxth	r3, r3
   10830:	mov	r0, r3
   10834:	bl	efc <ntohs@plt>
   10838:	mov	r3, r0
   1083c:	str	r3, [fp, #-8]
   10840:	ldr	r3, [pc, #212]	; 1091c <pcap_nametoport+0x148>
   10844:	add	r3, pc, r3
   10848:	mov	r1, r3
   1084c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10850:	bl	ea8 <getservbyname@plt>
   10854:	str	r0, [fp, #-16]
   10858:	ldr	r3, [fp, #-16]
   1085c:	cmp	r3, #0
   10860:	beq	10880 <pcap_nametoport+0xac>
   10864:	ldr	r3, [fp, #-16]
   10868:	ldr	r3, [r3, #8]
   1086c:	uxth	r3, r3
   10870:	mov	r0, r3
   10874:	bl	efc <ntohs@plt>
   10878:	mov	r3, r0
   1087c:	str	r3, [fp, #-12]
   10880:	ldr	r3, [fp, #-8]
   10884:	cmp	r3, #0
   10888:	blt	108d4 <pcap_nametoport+0x100>
   1088c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10890:	ldr	r2, [fp, #-8]
   10894:	str	r2, [r3]
   10898:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1089c:	mov	r2, #6
   108a0:	str	r2, [r3]
   108a4:	ldr	r3, [fp, #-12]
   108a8:	cmp	r3, #0
   108ac:	blt	108cc <pcap_nametoport+0xf8>
   108b0:	ldr	r2, [fp, #-12]
   108b4:	ldr	r3, [fp, #-8]
   108b8:	cmp	r2, r3
   108bc:	bne	108cc <pcap_nametoport+0xf8>
   108c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   108c4:	mvn	r2, #0
   108c8:	str	r2, [r3]
   108cc:	mov	r3, #1
   108d0:	b	10904 <pcap_nametoport+0x130>
   108d4:	ldr	r3, [fp, #-12]
   108d8:	cmp	r3, #0
   108dc:	blt	10900 <pcap_nametoport+0x12c>
   108e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   108e4:	ldr	r2, [fp, #-12]
   108e8:	str	r2, [r3]
   108ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   108f0:	mov	r2, #17
   108f4:	str	r2, [r3]
   108f8:	mov	r3, #1
   108fc:	b	10904 <pcap_nametoport+0x130>
   10900:	mov	r3, #0
   10904:	mov	r0, r3
   10908:	sub	sp, fp, #4
   1090c:	ldr	fp, [sp]
   10910:	add	sp, sp, #4
   10914:	pop	{pc}		; (ldr pc, [sp], #4)
   10918:	.word	0x0000d9c0
   1091c:	.word	0x0000d984

00010920 <pcap_nametoportrange>:
   10920:	str	fp, [sp, #-8]!
   10924:	str	lr, [sp, #4]
   10928:	add	fp, sp, #4
   1092c:	sub	sp, sp, #40	; 0x28
   10930:	str	r0, [fp, #-32]	; 0xffffffe0
   10934:	str	r1, [fp, #-36]	; 0xffffffdc
   10938:	str	r2, [fp, #-40]	; 0xffffffd8
   1093c:	str	r3, [fp, #-44]	; 0xffffffd4
   10940:	sub	r3, fp, #24
   10944:	sub	r2, fp, #20
   10948:	ldr	r1, [pc, #324]	; 10a94 <pcap_nametoportrange+0x174>
   1094c:	add	r1, pc, r1
   10950:	ldr	r0, [fp, #-32]	; 0xffffffe0
   10954:	bl	f08 <sscanf@plt>
   10958:	mov	r3, r0
   1095c:	cmp	r3, #2
   10960:	beq	10a50 <pcap_nametoportrange+0x130>
   10964:	ldr	r0, [fp, #-32]	; 0xffffffe0
   10968:	bl	df4 <strdup@plt>
   1096c:	mov	r3, r0
   10970:	str	r3, [fp, #-8]
   10974:	ldr	r3, [fp, #-8]
   10978:	cmp	r3, #0
   1097c:	bne	10988 <pcap_nametoportrange+0x68>
   10980:	mov	r3, #0
   10984:	b	10a80 <pcap_nametoportrange+0x160>
   10988:	mov	r1, #45	; 0x2d
   1098c:	ldr	r0, [fp, #-8]
   10990:	bl	e84 <strchr@plt>
   10994:	str	r0, [fp, #-12]
   10998:	ldr	r3, [fp, #-12]
   1099c:	cmp	r3, #0
   109a0:	bne	109b4 <pcap_nametoportrange+0x94>
   109a4:	ldr	r0, [fp, #-8]
   109a8:	bl	dc4 <free@plt>
   109ac:	mov	r3, #0
   109b0:	b	10a80 <pcap_nametoportrange+0x160>
   109b4:	ldr	r3, [fp, #-12]
   109b8:	mov	r2, #0
   109bc:	strb	r2, [r3]
   109c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   109c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   109c8:	ldr	r0, [fp, #-8]
   109cc:	bl	107d4 <pcap_nametoport>
   109d0:	mov	r3, r0
   109d4:	cmp	r3, #0
   109d8:	bne	109ec <pcap_nametoportrange+0xcc>
   109dc:	ldr	r0, [fp, #-8]
   109e0:	bl	dc4 <free@plt>
   109e4:	mov	r3, #0
   109e8:	b	10a80 <pcap_nametoportrange+0x160>
   109ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   109f0:	ldr	r3, [r3]
   109f4:	str	r3, [fp, #-16]
   109f8:	ldr	r3, [fp, #-12]
   109fc:	add	r3, r3, #1
   10a00:	ldr	r2, [fp, #-44]	; 0xffffffd4
   10a04:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10a08:	mov	r0, r3
   10a0c:	bl	107d4 <pcap_nametoport>
   10a10:	mov	r3, r0
   10a14:	cmp	r3, #0
   10a18:	bne	10a2c <pcap_nametoportrange+0x10c>
   10a1c:	ldr	r0, [fp, #-8]
   10a20:	bl	dc4 <free@plt>
   10a24:	mov	r3, #0
   10a28:	b	10a80 <pcap_nametoportrange+0x160>
   10a2c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10a30:	ldr	r3, [r3]
   10a34:	ldr	r2, [fp, #-16]
   10a38:	cmp	r2, r3
   10a3c:	beq	10a7c <pcap_nametoportrange+0x15c>
   10a40:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10a44:	mvn	r2, #0
   10a48:	str	r2, [r3]
   10a4c:	b	10a7c <pcap_nametoportrange+0x15c>
   10a50:	ldr	r3, [fp, #-20]	; 0xffffffec
   10a54:	mov	r2, r3
   10a58:	ldr	r3, [fp, #-36]	; 0xffffffdc
   10a5c:	str	r2, [r3]
   10a60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a64:	mov	r2, r3
   10a68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10a6c:	str	r2, [r3]
   10a70:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10a74:	mvn	r2, #0
   10a78:	str	r2, [r3]
   10a7c:	mov	r3, #1
   10a80:	mov	r0, r3
   10a84:	sub	sp, fp, #4
   10a88:	ldr	fp, [sp]
   10a8c:	add	sp, sp, #4
   10a90:	pop	{pc}		; (ldr pc, [sp], #4)
   10a94:	.word	0x0000d880

00010a98 <pcap_nametoproto>:
   10a98:	str	fp, [sp, #-8]!
   10a9c:	str	lr, [sp, #4]
   10aa0:	add	fp, sp, #4
   10aa4:	sub	sp, sp, #16
   10aa8:	str	r0, [fp, #-16]
   10aac:	ldr	r0, [fp, #-16]
   10ab0:	bl	da0 <getprotobyname@plt>
   10ab4:	str	r0, [fp, #-8]
   10ab8:	ldr	r3, [fp, #-8]
   10abc:	cmp	r3, #0
   10ac0:	beq	10ad0 <pcap_nametoproto+0x38>
   10ac4:	ldr	r3, [fp, #-8]
   10ac8:	ldr	r3, [r3, #8]
   10acc:	b	10ad4 <pcap_nametoproto+0x3c>
   10ad0:	mvn	r3, #0
   10ad4:	mov	r0, r3
   10ad8:	sub	sp, fp, #4
   10adc:	ldr	fp, [sp]
   10ae0:	add	sp, sp, #4
   10ae4:	pop	{pc}		; (ldr pc, [sp], #4)

00010ae8 <pcap_nametoeproto>:
   10ae8:	str	fp, [sp, #-8]!
   10aec:	str	lr, [sp, #4]
   10af0:	add	fp, sp, #4
   10af4:	sub	sp, sp, #16
   10af8:	str	r0, [fp, #-16]
   10afc:	ldr	r3, [pc, #104]	; 10b6c <pcap_nametoeproto+0x84>
   10b00:	add	r3, pc, r3
   10b04:	str	r3, [fp, #-8]
   10b08:	b	10b44 <pcap_nametoeproto+0x5c>
   10b0c:	ldr	r3, [fp, #-8]
   10b10:	ldr	r3, [r3]
   10b14:	ldr	r1, [fp, #-16]
   10b18:	mov	r0, r3
   10b1c:	bl	d70 <strcmp@plt>
   10b20:	mov	r3, r0
   10b24:	cmp	r3, #0
   10b28:	bne	10b38 <pcap_nametoeproto+0x50>
   10b2c:	ldr	r3, [fp, #-8]
   10b30:	ldrh	r3, [r3, #4]
   10b34:	b	10b58 <pcap_nametoeproto+0x70>
   10b38:	ldr	r3, [fp, #-8]
   10b3c:	add	r3, r3, #8
   10b40:	str	r3, [fp, #-8]
   10b44:	ldr	r3, [fp, #-8]
   10b48:	ldr	r3, [r3]
   10b4c:	cmp	r3, #0
   10b50:	bne	10b0c <pcap_nametoeproto+0x24>
   10b54:	mvn	r3, #0
   10b58:	mov	r0, r3
   10b5c:	sub	sp, fp, #4
   10b60:	ldr	fp, [sp]
   10b64:	add	sp, sp, #4
   10b68:	pop	{pc}		; (ldr pc, [sp], #4)
   10b6c:	.word	0x00029794

00010b70 <pcap_nametollc>:
   10b70:	str	fp, [sp, #-8]!
   10b74:	str	lr, [sp, #4]
   10b78:	add	fp, sp, #4
   10b7c:	sub	sp, sp, #16
   10b80:	str	r0, [fp, #-16]
   10b84:	ldr	r3, [pc, #104]	; 10bf4 <pcap_nametollc+0x84>
   10b88:	add	r3, pc, r3
   10b8c:	str	r3, [fp, #-8]
   10b90:	b	10bcc <pcap_nametollc+0x5c>
   10b94:	ldr	r3, [fp, #-8]
   10b98:	ldr	r3, [r3]
   10b9c:	ldr	r1, [fp, #-16]
   10ba0:	mov	r0, r3
   10ba4:	bl	d70 <strcmp@plt>
   10ba8:	mov	r3, r0
   10bac:	cmp	r3, #0
   10bb0:	bne	10bc0 <pcap_nametollc+0x50>
   10bb4:	ldr	r3, [fp, #-8]
   10bb8:	ldrh	r3, [r3, #4]
   10bbc:	b	10be0 <pcap_nametollc+0x70>
   10bc0:	ldr	r3, [fp, #-8]
   10bc4:	add	r3, r3, #8
   10bc8:	str	r3, [fp, #-8]
   10bcc:	ldr	r3, [fp, #-8]
   10bd0:	ldr	r3, [r3]
   10bd4:	cmp	r3, #0
   10bd8:	bne	10b94 <pcap_nametollc+0x24>
   10bdc:	mvn	r3, #0
   10be0:	mov	r0, r3
   10be4:	sub	sp, fp, #4
   10be8:	ldr	fp, [sp]
   10bec:	add	sp, sp, #4
   10bf0:	pop	{pc}		; (ldr pc, [sp], #4)
   10bf4:	.word	0x000297b4

00010bf8 <xdtoi>:
   10bf8:	strd	r4, [sp, #-16]!
   10bfc:	str	fp, [sp, #8]
   10c00:	str	lr, [sp, #12]
   10c04:	add	fp, sp, #12
   10c08:	mov	r4, r0
   10c0c:	bl	e60 <__ctype_b_loc@plt>
   10c10:	mov	r3, r0
   10c14:	ldr	r2, [r3]
   10c18:	mov	r3, r4
   10c1c:	lsl	r3, r3, #1
   10c20:	add	r3, r2, r3
   10c24:	ldrh	r3, [r3]
   10c28:	and	r3, r3, #2048	; 0x800
   10c2c:	cmp	r3, #0
   10c30:	beq	10c3c <xdtoi+0x44>
   10c34:	sub	r3, r4, #48	; 0x30
   10c38:	b	10c70 <xdtoi+0x78>
   10c3c:	bl	e60 <__ctype_b_loc@plt>
   10c40:	mov	r3, r0
   10c44:	ldr	r2, [r3]
   10c48:	mov	r3, r4
   10c4c:	lsl	r3, r3, #1
   10c50:	add	r3, r2, r3
   10c54:	ldrh	r3, [r3]
   10c58:	and	r3, r3, #512	; 0x200
   10c5c:	cmp	r3, #0
   10c60:	beq	10c6c <xdtoi+0x74>
   10c64:	sub	r3, r4, #87	; 0x57
   10c68:	b	10c70 <xdtoi+0x78>
   10c6c:	sub	r3, r4, #55	; 0x37
   10c70:	mov	r0, r3
   10c74:	sub	sp, fp, #12
   10c78:	ldrd	r4, [sp]
   10c7c:	ldr	fp, [sp, #8]
   10c80:	add	sp, sp, #12
   10c84:	pop	{pc}		; (ldr pc, [sp], #4)

00010c88 <__pcap_atoin>:
   10c88:	push	{fp}		; (str fp, [sp, #-4]!)
   10c8c:	add	fp, sp, #0
   10c90:	sub	sp, sp, #20
   10c94:	str	r0, [fp, #-16]
   10c98:	str	r1, [fp, #-20]	; 0xffffffec
   10c9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10ca0:	mov	r2, #0
   10ca4:	str	r2, [r3]
   10ca8:	mov	r3, #0
   10cac:	str	r3, [fp, #-12]
   10cb0:	mov	r3, #0
   10cb4:	str	r3, [fp, #-8]
   10cb8:	b	10cf0 <__pcap_atoin+0x68>
   10cbc:	ldr	r2, [fp, #-8]
   10cc0:	mov	r3, r2
   10cc4:	lsl	r3, r3, #2
   10cc8:	add	r3, r3, r2
   10ccc:	lsl	r3, r3, #1
   10cd0:	mov	r1, r3
   10cd4:	ldr	r3, [fp, #-16]
   10cd8:	add	r2, r3, #1
   10cdc:	str	r2, [fp, #-16]
   10ce0:	ldrb	r3, [r3]
   10ce4:	add	r3, r1, r3
   10ce8:	sub	r3, r3, #48	; 0x30
   10cec:	str	r3, [fp, #-8]
   10cf0:	ldr	r3, [fp, #-16]
   10cf4:	ldrb	r3, [r3]
   10cf8:	cmp	r3, #0
   10cfc:	beq	10d10 <__pcap_atoin+0x88>
   10d00:	ldr	r3, [fp, #-16]
   10d04:	ldrb	r3, [r3]
   10d08:	cmp	r3, #46	; 0x2e
   10d0c:	bne	10cbc <__pcap_atoin+0x34>
   10d10:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d14:	ldr	r3, [r3]
   10d18:	lsl	r2, r3, #8
   10d1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d20:	str	r2, [r3]
   10d24:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d28:	ldr	r2, [r3]
   10d2c:	ldr	r3, [fp, #-8]
   10d30:	uxtb	r3, r3
   10d34:	orr	r2, r2, r3
   10d38:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d3c:	str	r2, [r3]
   10d40:	ldr	r3, [fp, #-12]
   10d44:	add	r3, r3, #8
   10d48:	str	r3, [fp, #-12]
   10d4c:	ldr	r3, [fp, #-16]
   10d50:	ldrb	r3, [r3]
   10d54:	cmp	r3, #0
   10d58:	bne	10d64 <__pcap_atoin+0xdc>
   10d5c:	ldr	r3, [fp, #-12]
   10d60:	b	10d74 <__pcap_atoin+0xec>
   10d64:	ldr	r3, [fp, #-16]
   10d68:	add	r3, r3, #1
   10d6c:	str	r3, [fp, #-16]
   10d70:	b	10cb0 <__pcap_atoin+0x28>
   10d74:	mov	r0, r3
   10d78:	add	sp, fp, #0
   10d7c:	pop	{fp}		; (ldr fp, [sp], #4)
   10d80:	bx	lr

00010d84 <__pcap_atodn>:
   10d84:	str	fp, [sp, #-8]!
   10d88:	str	lr, [sp, #4]
   10d8c:	add	fp, sp, #4
   10d90:	sub	sp, sp, #16
   10d94:	str	r0, [fp, #-16]
   10d98:	str	r1, [fp, #-20]	; 0xffffffec
   10d9c:	sub	r3, fp, #8
   10da0:	sub	r2, fp, #12
   10da4:	ldr	r1, [pc, #112]	; 10e1c <__pcap_atodn+0x98>
   10da8:	add	r1, pc, r1
   10dac:	ldr	r0, [fp, #-16]
   10db0:	bl	f08 <sscanf@plt>
   10db4:	mov	r3, r0
   10db8:	cmp	r3, #2
   10dbc:	beq	10dd4 <__pcap_atodn+0x50>
   10dc0:	ldr	r1, [fp, #-16]
   10dc4:	ldr	r3, [pc, #84]	; 10e20 <__pcap_atodn+0x9c>
   10dc8:	add	r3, pc, r3
   10dcc:	mov	r0, r3
   10dd0:	bl	2904 <sf_bpf_error>
   10dd4:	ldr	r3, [fp, #-12]
   10dd8:	lsl	r3, r3, #10
   10ddc:	uxth	r2, r3
   10de0:	ldr	r3, [fp, #-20]	; 0xffffffec
   10de4:	str	r2, [r3]
   10de8:	ldr	r3, [fp, #-20]	; 0xffffffec
   10dec:	ldr	r2, [r3]
   10df0:	ldr	r3, [fp, #-8]
   10df4:	ubfx	r3, r3, #0, #10
   10df8:	orr	r2, r2, r3
   10dfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   10e00:	str	r2, [r3]
   10e04:	mov	r3, #32
   10e08:	mov	r0, r3
   10e0c:	sub	sp, fp, #4
   10e10:	ldr	fp, [sp]
   10e14:	add	sp, sp, #4
   10e18:	pop	{pc}		; (ldr pc, [sp], #4)
   10e1c:	.word	0x0000d4d0
   10e20:	.word	0x0000d4b8

00010e24 <pcap_ether_aton>:
   10e24:	strd	r4, [sp, #-20]!	; 0xffffffec
   10e28:	str	r6, [sp, #8]
   10e2c:	str	fp, [sp, #12]
   10e30:	str	lr, [sp, #16]
   10e34:	add	fp, sp, #16
   10e38:	sub	sp, sp, #12
   10e3c:	str	r0, [fp, #-24]	; 0xffffffe8
   10e40:	mov	r0, #6
   10e44:	bl	e3c <malloc@plt>
   10e48:	mov	r3, r0
   10e4c:	mov	r5, r3
   10e50:	mov	r6, r5
   10e54:	cmp	r6, #0
   10e58:	bne	10f20 <pcap_ether_aton+0xfc>
   10e5c:	mov	r3, #0
   10e60:	b	10f34 <pcap_ether_aton+0x110>
   10e64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10e68:	ldrb	r3, [r3]
   10e6c:	cmp	r3, #58	; 0x3a
   10e70:	beq	10e94 <pcap_ether_aton+0x70>
   10e74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10e78:	ldrb	r3, [r3]
   10e7c:	cmp	r3, #46	; 0x2e
   10e80:	beq	10e94 <pcap_ether_aton+0x70>
   10e84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10e88:	ldrb	r3, [r3]
   10e8c:	cmp	r3, #45	; 0x2d
   10e90:	bne	10ea0 <pcap_ether_aton+0x7c>
   10e94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10e98:	add	r3, r3, #1
   10e9c:	str	r3, [fp, #-24]	; 0xffffffe8
   10ea0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10ea4:	add	r2, r3, #1
   10ea8:	str	r2, [fp, #-24]	; 0xffffffe8
   10eac:	ldrb	r3, [r3]
   10eb0:	mov	r0, r3
   10eb4:	bl	10bf8 <xdtoi>
   10eb8:	mov	r3, r0
   10ebc:	mov	r4, r3
   10ec0:	bl	e60 <__ctype_b_loc@plt>
   10ec4:	mov	r3, r0
   10ec8:	ldr	r2, [r3]
   10ecc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10ed0:	ldrb	r3, [r3]
   10ed4:	lsl	r3, r3, #1
   10ed8:	add	r3, r2, r3
   10edc:	ldrh	r3, [r3]
   10ee0:	and	r3, r3, #4096	; 0x1000
   10ee4:	cmp	r3, #0
   10ee8:	beq	10f10 <pcap_ether_aton+0xec>
   10eec:	lsl	r4, r4, #4
   10ef0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10ef4:	add	r2, r3, #1
   10ef8:	str	r2, [fp, #-24]	; 0xffffffe8
   10efc:	ldrb	r3, [r3]
   10f00:	mov	r0, r3
   10f04:	bl	10bf8 <xdtoi>
   10f08:	mov	r3, r0
   10f0c:	orr	r4, r4, r3
   10f10:	mov	r3, r5
   10f14:	add	r5, r3, #1
   10f18:	uxtb	r2, r4
   10f1c:	strb	r2, [r3]
   10f20:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10f24:	ldrb	r3, [r3]
   10f28:	cmp	r3, #0
   10f2c:	bne	10e64 <pcap_ether_aton+0x40>
   10f30:	mov	r3, r6
   10f34:	mov	r0, r3
   10f38:	sub	sp, fp, #16
   10f3c:	ldrd	r4, [sp]
   10f40:	ldr	r6, [sp, #8]
   10f44:	ldr	fp, [sp, #12]
   10f48:	add	sp, sp, #16
   10f4c:	pop	{pc}		; (ldr pc, [sp], #4)

00010f50 <pcap_ether_hostton>:
   10f50:	strd	r4, [sp, #-16]!
   10f54:	str	fp, [sp, #8]
   10f58:	str	lr, [sp, #12]
   10f5c:	add	fp, sp, #12
   10f60:	sub	sp, sp, #8
   10f64:	str	r0, [fp, #-16]
   10f68:	ldr	r3, [pc, #312]	; 110a8 <pcap_ether_hostton+0x158>
   10f6c:	add	r3, pc, r3
   10f70:	ldr	r3, [r3]
   10f74:	cmp	r3, #0
   10f78:	bne	10fe0 <pcap_ether_hostton+0x90>
   10f7c:	ldr	r3, [pc, #296]	; 110ac <pcap_ether_hostton+0x15c>
   10f80:	add	r3, pc, r3
   10f84:	mov	r1, r3
   10f88:	ldr	r3, [pc, #288]	; 110b0 <pcap_ether_hostton+0x160>
   10f8c:	add	r3, pc, r3
   10f90:	mov	r0, r3
   10f94:	bl	d94 <fopen@plt>
   10f98:	mov	r2, r0
   10f9c:	ldr	r3, [pc, #272]	; 110b4 <pcap_ether_hostton+0x164>
   10fa0:	add	r3, pc, r3
   10fa4:	str	r2, [r3]
   10fa8:	ldr	r3, [pc, #264]	; 110b8 <pcap_ether_hostton+0x168>
   10fac:	add	r3, pc, r3
   10fb0:	ldr	r3, [r3]
   10fb4:	add	r2, r3, #1
   10fb8:	ldr	r3, [pc, #252]	; 110bc <pcap_ether_hostton+0x16c>
   10fbc:	add	r3, pc, r3
   10fc0:	str	r2, [r3]
   10fc4:	ldr	r3, [pc, #244]	; 110c0 <pcap_ether_hostton+0x170>
   10fc8:	add	r3, pc, r3
   10fcc:	ldr	r3, [r3]
   10fd0:	cmp	r3, #0
   10fd4:	bne	11064 <pcap_ether_hostton+0x114>
   10fd8:	mov	r3, #0
   10fdc:	b	11090 <pcap_ether_hostton+0x140>
   10fe0:	ldr	r3, [pc, #220]	; 110c4 <pcap_ether_hostton+0x174>
   10fe4:	add	r3, pc, r3
   10fe8:	ldr	r3, [r3]
   10fec:	cmp	r3, #0
   10ff0:	bne	10ffc <pcap_ether_hostton+0xac>
   10ff4:	mov	r3, #0
   10ff8:	b	11090 <pcap_ether_hostton+0x140>
   10ffc:	ldr	r3, [pc, #196]	; 110c8 <pcap_ether_hostton+0x178>
   11000:	add	r3, pc, r3
   11004:	ldr	r3, [r3]
   11008:	mov	r0, r3
   1100c:	bl	e00 <rewind@plt>
   11010:	b	11064 <pcap_ether_hostton+0x114>
   11014:	add	r3, r4, #6
   11018:	ldr	r1, [fp, #-16]
   1101c:	mov	r0, r3
   11020:	bl	d70 <strcmp@plt>
   11024:	mov	r3, r0
   11028:	cmp	r3, #0
   1102c:	bne	11064 <pcap_ether_hostton+0x114>
   11030:	mov	r0, #6
   11034:	bl	e3c <malloc@plt>
   11038:	mov	r3, r0
   1103c:	mov	r5, r3
   11040:	cmp	r5, #0
   11044:	beq	11088 <pcap_ether_hostton+0x138>
   11048:	mov	r3, r4
   1104c:	mov	r2, #6
   11050:	mov	r1, r3
   11054:	mov	r0, r5
   11058:	bl	de8 <memcpy@plt>
   1105c:	mov	r3, r5
   11060:	b	11090 <pcap_ether_hostton+0x140>
   11064:	ldr	r3, [pc, #96]	; 110cc <pcap_ether_hostton+0x17c>
   11068:	add	r3, pc, r3
   1106c:	ldr	r3, [r3]
   11070:	mov	r0, r3
   11074:	bl	16670 <pcap_next_etherent>
   11078:	mov	r4, r0
   1107c:	cmp	r4, #0
   11080:	bne	11014 <pcap_ether_hostton+0xc4>
   11084:	b	1108c <pcap_ether_hostton+0x13c>
   11088:	nop	{0}
   1108c:	mov	r3, #0
   11090:	mov	r0, r3
   11094:	sub	sp, fp, #12
   11098:	ldrd	r4, [sp]
   1109c:	ldr	fp, [sp, #8]
   110a0:	add	sp, sp, #12
   110a4:	pop	{pc}		; (ldr pc, [sp], #4)
   110a8:	.word	0x000297cc
   110ac:	.word	0x0000d320
   110b0:	.word	0x0000d318
   110b4:	.word	0x0002979c
   110b8:	.word	0x0002978c
   110bc:	.word	0x0002977c
   110c0:	.word	0x00029774
   110c4:	.word	0x00029758
   110c8:	.word	0x0002973c
   110cc:	.word	0x000296d4

000110d0 <__pcap_nametodnaddr>:
   110d0:	str	fp, [sp, #-8]!
   110d4:	str	lr, [sp, #4]
   110d8:	add	fp, sp, #4
   110dc:	sub	sp, sp, #8
   110e0:	str	r0, [fp, #-8]
   110e4:	ldr	r1, [fp, #-8]
   110e8:	ldr	r3, [pc, #8]	; 110f8 <__pcap_nametodnaddr+0x28>
   110ec:	add	r3, pc, r3
   110f0:	mov	r0, r3
   110f4:	bl	2904 <sf_bpf_error>
   110f8:	.word	0x0000d1c4

000110fc <find_levels_r>:
   110fc:	str	r4, [sp, #-12]!
   11100:	str	fp, [sp, #4]
   11104:	str	lr, [sp, #8]
   11108:	add	fp, sp, #8
   1110c:	sub	sp, sp, #20
   11110:	str	r0, [fp, #-24]	; 0xffffffe8
   11114:	ldr	r4, [pc, #272]	; 1122c <find_levels_r+0x130>
   11118:	add	r4, pc, r4
   1111c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11120:	ldr	r2, [r3, #24]
   11124:	ldr	r3, [pc, #260]	; 11230 <find_levels_r+0x134>
   11128:	add	r3, pc, r3
   1112c:	ldr	r3, [r3]
   11130:	cmp	r2, r3
   11134:	beq	11214 <find_levels_r+0x118>
   11138:	ldr	r3, [pc, #244]	; 11234 <find_levels_r+0x138>
   1113c:	add	r3, pc, r3
   11140:	ldr	r2, [r3]
   11144:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11148:	str	r2, [r3, #24]
   1114c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11150:	mov	r2, #0
   11154:	str	r2, [r3, #100]	; 0x64
   11158:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1115c:	ldr	r3, [r3, #60]	; 0x3c
   11160:	cmp	r3, #0
   11164:	beq	111b8 <find_levels_r+0xbc>
   11168:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1116c:	ldr	r3, [r3, #60]	; 0x3c
   11170:	mov	r0, r3
   11174:	bl	110fc <find_levels_r>
   11178:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1117c:	ldr	r3, [r3, #84]	; 0x54
   11180:	mov	r0, r3
   11184:	bl	110fc <find_levels_r>
   11188:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1118c:	ldr	r3, [r3, #84]	; 0x54
   11190:	ldr	r2, [r3, #36]	; 0x24
   11194:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11198:	ldr	r3, [r3, #60]	; 0x3c
   1119c:	ldr	r3, [r3, #36]	; 0x24
   111a0:	cmp	r2, r3
   111a4:	movge	r3, r2
   111a8:	movlt	r3, r3
   111ac:	add	r3, r3, #1
   111b0:	str	r3, [fp, #-16]
   111b4:	b	111c0 <find_levels_r+0xc4>
   111b8:	mov	r3, #0
   111bc:	str	r3, [fp, #-16]
   111c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   111c4:	ldr	r2, [fp, #-16]
   111c8:	str	r2, [r3, #36]	; 0x24
   111cc:	ldr	r3, [pc, #100]	; 11238 <find_levels_r+0x13c>
   111d0:	ldr	r3, [r4, r3]
   111d4:	ldr	r2, [r3]
   111d8:	ldr	r3, [fp, #-16]
   111dc:	lsl	r3, r3, #2
   111e0:	add	r3, r2, r3
   111e4:	ldr	r2, [r3]
   111e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   111ec:	str	r2, [r3, #100]	; 0x64
   111f0:	ldr	r3, [pc, #64]	; 11238 <find_levels_r+0x13c>
   111f4:	ldr	r3, [r4, r3]
   111f8:	ldr	r2, [r3]
   111fc:	ldr	r3, [fp, #-16]
   11200:	lsl	r3, r3, #2
   11204:	add	r3, r2, r3
   11208:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1120c:	str	r2, [r3]
   11210:	b	11218 <find_levels_r+0x11c>
   11214:	nop	{0}
   11218:	sub	sp, fp, #8
   1121c:	ldr	r4, [sp]
   11220:	ldr	fp, [sp, #4]
   11224:	add	sp, sp, #8
   11228:	pop	{pc}		; (ldr pc, [sp], #4)
   1122c:	.word	0x00028ee0
   11230:	.word	0x0002961c
   11234:	.word	0x00029608
   11238:	.word	0x000000d4

0001123c <find_levels>:
   1123c:	str	fp, [sp, #-8]!
   11240:	str	lr, [sp, #4]
   11244:	add	fp, sp, #4
   11248:	sub	sp, sp, #8
   1124c:	str	r0, [fp, #-8]
   11250:	ldr	r2, [pc, #96]	; 112b8 <find_levels+0x7c>
   11254:	add	r2, pc, r2
   11258:	ldr	r3, [pc, #92]	; 112bc <find_levels+0x80>
   1125c:	ldr	r3, [r2, r3]
   11260:	ldr	r0, [r3]
   11264:	ldr	r3, [pc, #84]	; 112c0 <find_levels+0x84>
   11268:	add	r3, pc, r3
   1126c:	ldr	r3, [r3]
   11270:	lsl	r3, r3, #2
   11274:	mov	r2, r3
   11278:	mov	r1, #0
   1127c:	bl	ec0 <memset@plt>
   11280:	ldr	r3, [pc, #60]	; 112c4 <find_levels+0x88>
   11284:	add	r3, pc, r3
   11288:	ldr	r3, [r3]
   1128c:	add	r2, r3, #1
   11290:	ldr	r3, [pc, #48]	; 112c8 <find_levels+0x8c>
   11294:	add	r3, pc, r3
   11298:	str	r2, [r3]
   1129c:	ldr	r0, [fp, #-8]
   112a0:	bl	110fc <find_levels_r>
   112a4:	nop	{0}
   112a8:	sub	sp, fp, #4
   112ac:	ldr	fp, [sp]
   112b0:	add	sp, sp, #4
   112b4:	pop	{pc}		; (ldr pc, [sp], #4)
   112b8:	.word	0x00028da4
   112bc:	.word	0x000000d4
   112c0:	.word	0x000294e0
   112c4:	.word	0x000294c0
   112c8:	.word	0x000294b0

000112cc <find_dom>:
   112cc:	strd	r4, [sp, #-16]!
   112d0:	str	r6, [sp, #8]
   112d4:	str	fp, [sp, #12]
   112d8:	add	fp, sp, #12
   112dc:	sub	sp, sp, #24
   112e0:	str	r0, [fp, #-32]	; 0xffffffe0
   112e4:	ldr	r2, [pc, #560]	; 1151c <find_dom+0x250>
   112e8:	add	r2, pc, r2
   112ec:	ldr	r3, [pc, #556]	; 11520 <find_dom+0x254>
   112f0:	add	r3, pc, r3
   112f4:	ldr	r3, [r3]
   112f8:	str	r3, [fp, #-24]	; 0xffffffe8
   112fc:	ldr	r3, [pc, #544]	; 11524 <find_dom+0x258>
   11300:	add	r3, pc, r3
   11304:	ldr	r3, [r3]
   11308:	ldr	r1, [pc, #536]	; 11528 <find_dom+0x25c>
   1130c:	add	r1, pc, r1
   11310:	ldr	r1, [r1]
   11314:	mul	r3, r1, r3
   11318:	str	r3, [fp, #-16]
   1131c:	b	11334 <find_dom+0x68>
   11320:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11324:	add	r1, r3, #4
   11328:	str	r1, [fp, #-24]	; 0xffffffe8
   1132c:	mvn	r1, #0
   11330:	str	r1, [r3]
   11334:	ldr	r3, [fp, #-16]
   11338:	sub	r3, r3, #1
   1133c:	str	r3, [fp, #-16]
   11340:	ldr	r3, [fp, #-16]
   11344:	cmp	r3, #0
   11348:	bge	11320 <find_dom+0x54>
   1134c:	ldr	r3, [pc, #472]	; 1152c <find_dom+0x260>
   11350:	add	r3, pc, r3
   11354:	ldr	r3, [r3]
   11358:	str	r3, [fp, #-16]
   1135c:	b	1137c <find_dom+0xb0>
   11360:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11364:	ldr	r1, [r3, #104]	; 0x68
   11368:	ldr	r3, [fp, #-16]
   1136c:	lsl	r3, r3, #2
   11370:	add	r3, r1, r3
   11374:	mov	r1, #0
   11378:	str	r1, [r3]
   1137c:	ldr	r3, [fp, #-16]
   11380:	sub	r3, r3, #1
   11384:	str	r3, [fp, #-16]
   11388:	ldr	r3, [fp, #-16]
   1138c:	cmp	r3, #0
   11390:	bge	11360 <find_dom+0x94>
   11394:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11398:	ldr	r3, [r3, #36]	; 0x24
   1139c:	str	r3, [fp, #-16]
   113a0:	b	114f4 <find_dom+0x228>
   113a4:	ldr	r3, [pc, #388]	; 11530 <find_dom+0x264>
   113a8:	ldr	r3, [r2, r3]
   113ac:	ldr	r1, [r3]
   113b0:	ldr	r3, [fp, #-16]
   113b4:	lsl	r3, r3, #2
   113b8:	add	r3, r1, r3
   113bc:	ldr	r3, [r3]
   113c0:	str	r3, [fp, #-20]	; 0xffffffec
   113c4:	b	114dc <find_dom+0x210>
   113c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   113cc:	ldr	r0, [r3, #104]	; 0x68
   113d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   113d4:	ldr	r3, [r3]
   113d8:	lsr	r3, r3, #5
   113dc:	lsl	r1, r3, #2
   113e0:	add	r1, r0, r1
   113e4:	ldr	r1, [r1]
   113e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   113ec:	ldr	r0, [r0]
   113f0:	and	r0, r0, #31
   113f4:	mov	ip, #1
   113f8:	lsl	r0, ip, r0
   113fc:	mov	ip, r0
   11400:	ldr	r0, [fp, #-20]	; 0xffffffec
   11404:	ldr	r0, [r0, #104]	; 0x68
   11408:	lsl	r3, r3, #2
   1140c:	add	r3, r0, r3
   11410:	orr	r1, r1, ip
   11414:	str	r1, [r3]
   11418:	ldr	r3, [fp, #-20]	; 0xffffffec
   1141c:	ldr	r3, [r3, #60]	; 0x3c
   11420:	cmp	r3, #0
   11424:	beq	114cc <find_dom+0x200>
   11428:	ldr	r3, [fp, #-20]	; 0xffffffec
   1142c:	ldr	r3, [r3, #60]	; 0x3c
   11430:	ldr	r5, [r3, #104]	; 0x68
   11434:	ldr	r3, [fp, #-20]	; 0xffffffec
   11438:	ldr	r6, [r3, #104]	; 0x68
   1143c:	ldr	r3, [pc, #240]	; 11534 <find_dom+0x268>
   11440:	add	r3, pc, r3
   11444:	ldr	r4, [r3]
   11448:	b	1146c <find_dom+0x1a0>
   1144c:	mov	r3, r6
   11450:	add	r6, r3, #4
   11454:	ldr	r0, [r3]
   11458:	mov	r3, r5
   1145c:	add	r5, r3, #4
   11460:	ldr	r1, [r3]
   11464:	and	r1, r1, r0
   11468:	str	r1, [r3]
   1146c:	sub	r4, r4, #1
   11470:	cmp	r4, #0
   11474:	bge	1144c <find_dom+0x180>
   11478:	ldr	r3, [fp, #-20]	; 0xffffffec
   1147c:	ldr	r3, [r3, #84]	; 0x54
   11480:	ldr	r5, [r3, #104]	; 0x68
   11484:	ldr	r3, [fp, #-20]	; 0xffffffec
   11488:	ldr	r6, [r3, #104]	; 0x68
   1148c:	ldr	r3, [pc, #164]	; 11538 <find_dom+0x26c>
   11490:	add	r3, pc, r3
   11494:	ldr	r4, [r3]
   11498:	b	114bc <find_dom+0x1f0>
   1149c:	mov	r3, r6
   114a0:	add	r6, r3, #4
   114a4:	ldr	r0, [r3]
   114a8:	mov	r3, r5
   114ac:	add	r5, r3, #4
   114b0:	ldr	r1, [r3]
   114b4:	and	r1, r1, r0
   114b8:	str	r1, [r3]
   114bc:	sub	r4, r4, #1
   114c0:	cmp	r4, #0
   114c4:	bge	1149c <find_dom+0x1d0>
   114c8:	b	114d0 <find_dom+0x204>
   114cc:	nop	{0}
   114d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   114d4:	ldr	r3, [r3, #100]	; 0x64
   114d8:	str	r3, [fp, #-20]	; 0xffffffec
   114dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   114e0:	cmp	r3, #0
   114e4:	bne	113c8 <find_dom+0xfc>
   114e8:	ldr	r3, [fp, #-16]
   114ec:	sub	r3, r3, #1
   114f0:	str	r3, [fp, #-16]
   114f4:	ldr	r3, [fp, #-16]
   114f8:	cmp	r3, #0
   114fc:	bge	113a4 <find_dom+0xd8>
   11500:	nop	{0}
   11504:	sub	sp, fp, #12
   11508:	ldrd	r4, [sp]
   1150c:	ldr	r6, [sp, #8]
   11510:	ldr	fp, [sp, #12]
   11514:	add	sp, sp, #16
   11518:	bx	lr
   1151c:	.word	0x00028d10
   11520:	.word	0x00029468
   11524:	.word	0x00029448
   11528:	.word	0x00029444
   1152c:	.word	0x00029400
   11530:	.word	0x000000d4
   11534:	.word	0x00029310
   11538:	.word	0x000292c0

0001153c <propedom>:
   1153c:	strd	r4, [sp, #-16]!
   11540:	str	r6, [sp, #8]
   11544:	str	fp, [sp, #12]
   11548:	add	fp, sp, #12
   1154c:	sub	sp, sp, #8
   11550:	str	r0, [fp, #-16]
   11554:	ldr	r3, [fp, #-16]
   11558:	ldr	r1, [r3, #8]
   1155c:	ldr	r3, [fp, #-16]
   11560:	ldr	r3, [r3]
   11564:	lsr	r3, r3, #5
   11568:	lsl	r2, r3, #2
   1156c:	add	r2, r1, r2
   11570:	ldr	r2, [r2]
   11574:	ldr	r1, [fp, #-16]
   11578:	ldr	r1, [r1]
   1157c:	and	r1, r1, #31
   11580:	mov	r0, #1
   11584:	lsl	r1, r0, r1
   11588:	mov	r0, r1
   1158c:	ldr	r1, [fp, #-16]
   11590:	ldr	r1, [r1, #8]
   11594:	lsl	r3, r3, #2
   11598:	add	r3, r1, r3
   1159c:	orr	r2, r2, r0
   115a0:	str	r2, [r3]
   115a4:	ldr	r3, [fp, #-16]
   115a8:	ldr	r3, [r3, #12]
   115ac:	cmp	r3, #0
   115b0:	beq	11654 <propedom+0x118>
   115b4:	ldr	r3, [fp, #-16]
   115b8:	ldr	r3, [r3, #12]
   115bc:	ldr	r5, [r3, #56]	; 0x38
   115c0:	ldr	r3, [fp, #-16]
   115c4:	ldr	r6, [r3, #8]
   115c8:	ldr	r3, [pc, #160]	; 11670 <propedom+0x134>
   115cc:	add	r3, pc, r3
   115d0:	ldr	r4, [r3]
   115d4:	b	115f8 <propedom+0xbc>
   115d8:	mov	r3, r6
   115dc:	add	r6, r3, #4
   115e0:	ldr	r1, [r3]
   115e4:	mov	r3, r5
   115e8:	add	r5, r3, #4
   115ec:	ldr	r2, [r3]
   115f0:	and	r2, r2, r1
   115f4:	str	r2, [r3]
   115f8:	sub	r4, r4, #1
   115fc:	cmp	r4, #0
   11600:	bge	115d8 <propedom+0x9c>
   11604:	ldr	r3, [fp, #-16]
   11608:	ldr	r3, [r3, #12]
   1160c:	ldr	r5, [r3, #80]	; 0x50
   11610:	ldr	r3, [fp, #-16]
   11614:	ldr	r6, [r3, #8]
   11618:	ldr	r3, [pc, #84]	; 11674 <propedom+0x138>
   1161c:	add	r3, pc, r3
   11620:	ldr	r4, [r3]
   11624:	b	11648 <propedom+0x10c>
   11628:	mov	r3, r6
   1162c:	add	r6, r3, #4
   11630:	ldr	r1, [r3]
   11634:	mov	r3, r5
   11638:	add	r5, r3, #4
   1163c:	ldr	r2, [r3]
   11640:	and	r2, r2, r1
   11644:	str	r2, [r3]
   11648:	sub	r4, r4, #1
   1164c:	cmp	r4, #0
   11650:	bge	11628 <propedom+0xec>
   11654:	nop	{0}
   11658:	sub	sp, fp, #12
   1165c:	ldrd	r4, [sp]
   11660:	ldr	r6, [sp, #8]
   11664:	ldr	fp, [sp, #12]
   11668:	add	sp, sp, #16
   1166c:	bx	lr
   11670:	.word	0x00029188
   11674:	.word	0x00029138

00011678 <find_edom>:
   11678:	str	r4, [sp, #-12]!
   1167c:	str	fp, [sp, #4]
   11680:	str	lr, [sp, #8]
   11684:	add	fp, sp, #8
   11688:	sub	sp, sp, #28
   1168c:	str	r0, [fp, #-32]	; 0xffffffe0
   11690:	ldr	r4, [pc, #328]	; 117e0 <find_edom+0x168>
   11694:	add	r4, pc, r4
   11698:	ldr	r3, [pc, #324]	; 117e4 <find_edom+0x16c>
   1169c:	add	r3, pc, r3
   116a0:	ldr	r3, [r3]
   116a4:	str	r3, [fp, #-24]	; 0xffffffe8
   116a8:	ldr	r3, [pc, #312]	; 117e8 <find_edom+0x170>
   116ac:	add	r3, pc, r3
   116b0:	ldr	r3, [r3]
   116b4:	ldr	r2, [pc, #304]	; 117ec <find_edom+0x174>
   116b8:	add	r2, pc, r2
   116bc:	ldr	r2, [r2]
   116c0:	mul	r3, r2, r3
   116c4:	str	r3, [fp, #-16]
   116c8:	b	116e4 <find_edom+0x6c>
   116cc:	ldr	r3, [fp, #-16]
   116d0:	lsl	r3, r3, #2
   116d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   116d8:	add	r3, r2, r3
   116dc:	mvn	r2, #0
   116e0:	str	r2, [r3]
   116e4:	ldr	r3, [fp, #-16]
   116e8:	sub	r3, r3, #1
   116ec:	str	r3, [fp, #-16]
   116f0:	ldr	r3, [fp, #-16]
   116f4:	cmp	r3, #0
   116f8:	bge	116cc <find_edom+0x54>
   116fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11700:	ldr	r0, [r3, #56]	; 0x38
   11704:	ldr	r3, [pc, #228]	; 117f0 <find_edom+0x178>
   11708:	add	r3, pc, r3
   1170c:	ldr	r3, [r3]
   11710:	lsl	r3, r3, #2
   11714:	mov	r2, r3
   11718:	mov	r1, #0
   1171c:	bl	ec0 <memset@plt>
   11720:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11724:	ldr	r0, [r3, #80]	; 0x50
   11728:	ldr	r3, [pc, #196]	; 117f4 <find_edom+0x17c>
   1172c:	add	r3, pc, r3
   11730:	ldr	r3, [r3]
   11734:	lsl	r3, r3, #2
   11738:	mov	r2, r3
   1173c:	mov	r1, #0
   11740:	bl	ec0 <memset@plt>
   11744:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11748:	ldr	r3, [r3, #36]	; 0x24
   1174c:	str	r3, [fp, #-16]
   11750:	b	117bc <find_edom+0x144>
   11754:	ldr	r3, [pc, #156]	; 117f8 <find_edom+0x180>
   11758:	ldr	r3, [r4, r3]
   1175c:	ldr	r2, [r3]
   11760:	ldr	r3, [fp, #-16]
   11764:	lsl	r3, r3, #2
   11768:	add	r3, r2, r3
   1176c:	ldr	r3, [r3]
   11770:	str	r3, [fp, #-20]	; 0xffffffec
   11774:	b	117a4 <find_edom+0x12c>
   11778:	ldr	r3, [fp, #-20]	; 0xffffffec
   1177c:	add	r3, r3, #48	; 0x30
   11780:	mov	r0, r3
   11784:	bl	1153c <propedom>
   11788:	ldr	r3, [fp, #-20]	; 0xffffffec
   1178c:	add	r3, r3, #72	; 0x48
   11790:	mov	r0, r3
   11794:	bl	1153c <propedom>
   11798:	ldr	r3, [fp, #-20]	; 0xffffffec
   1179c:	ldr	r3, [r3, #100]	; 0x64
   117a0:	str	r3, [fp, #-20]	; 0xffffffec
   117a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   117a8:	cmp	r3, #0
   117ac:	bne	11778 <find_edom+0x100>
   117b0:	ldr	r3, [fp, #-16]
   117b4:	sub	r3, r3, #1
   117b8:	str	r3, [fp, #-16]
   117bc:	ldr	r3, [fp, #-16]
   117c0:	cmp	r3, #0
   117c4:	bge	11754 <find_edom+0xdc>
   117c8:	nop	{0}
   117cc:	sub	sp, fp, #8
   117d0:	ldr	r4, [sp]
   117d4:	ldr	fp, [sp, #4]
   117d8:	add	sp, sp, #8
   117dc:	pop	{pc}		; (ldr pc, [sp], #4)
   117e0:	.word	0x00028964
   117e4:	.word	0x000290c4
   117e8:	.word	0x000290a0
   117ec:	.word	0x0002909c
   117f0:	.word	0x0002904c
   117f4:	.word	0x00029028
   117f8:	.word	0x000000d4

000117fc <find_closure>:
   117fc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11800:	strd	r6, [sp, #8]
   11804:	str	fp, [sp, #16]
   11808:	str	lr, [sp, #20]
   1180c:	add	fp, sp, #20
   11810:	sub	sp, sp, #16
   11814:	str	r0, [fp, #-32]	; 0xffffffe0
   11818:	ldr	r7, [pc, #448]	; 119e0 <find_closure+0x1e4>
   1181c:	add	r7, pc, r7
   11820:	ldr	r3, [pc, #444]	; 119e4 <find_closure+0x1e8>
   11824:	add	r3, pc, r3
   11828:	ldr	r0, [r3]
   1182c:	ldr	r3, [pc, #436]	; 119e8 <find_closure+0x1ec>
   11830:	add	r3, pc, r3
   11834:	ldr	r3, [r3]
   11838:	ldr	r2, [pc, #428]	; 119ec <find_closure+0x1f0>
   1183c:	add	r2, pc, r2
   11840:	ldr	r2, [r2]
   11844:	mul	r3, r2, r3
   11848:	lsl	r3, r3, #2
   1184c:	mov	r2, r3
   11850:	mov	r1, #0
   11854:	bl	ec0 <memset@plt>
   11858:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1185c:	ldr	r3, [r3, #36]	; 0x24
   11860:	str	r3, [fp, #-24]	; 0xffffffe8
   11864:	b	119b8 <find_closure+0x1bc>
   11868:	ldr	r3, [pc, #384]	; 119f0 <find_closure+0x1f4>
   1186c:	ldr	r3, [r7, r3]
   11870:	ldr	r2, [r3]
   11874:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11878:	lsl	r3, r3, #2
   1187c:	add	r3, r2, r3
   11880:	ldr	r3, [r3]
   11884:	str	r3, [fp, #-28]	; 0xffffffe4
   11888:	b	119a0 <find_closure+0x1a4>
   1188c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11890:	ldr	r1, [r3, #108]	; 0x6c
   11894:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11898:	ldr	r3, [r3]
   1189c:	lsr	r3, r3, #5
   118a0:	lsl	r2, r3, #2
   118a4:	add	r2, r1, r2
   118a8:	ldr	r2, [r2]
   118ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   118b0:	ldr	r1, [r1]
   118b4:	and	r1, r1, #31
   118b8:	mov	r0, #1
   118bc:	lsl	r1, r0, r1
   118c0:	mov	r0, r1
   118c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   118c8:	ldr	r1, [r1, #108]	; 0x6c
   118cc:	lsl	r3, r3, #2
   118d0:	add	r3, r1, r3
   118d4:	orr	r2, r2, r0
   118d8:	str	r2, [r3]
   118dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   118e0:	ldr	r3, [r3, #60]	; 0x3c
   118e4:	cmp	r3, #0
   118e8:	beq	11990 <find_closure+0x194>
   118ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   118f0:	ldr	r3, [r3, #60]	; 0x3c
   118f4:	ldr	r5, [r3, #108]	; 0x6c
   118f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   118fc:	ldr	r6, [r3, #108]	; 0x6c
   11900:	ldr	r3, [pc, #236]	; 119f4 <find_closure+0x1f8>
   11904:	add	r3, pc, r3
   11908:	ldr	r4, [r3]
   1190c:	b	11930 <find_closure+0x134>
   11910:	mov	r3, r6
   11914:	add	r6, r3, #4
   11918:	ldr	r1, [r3]
   1191c:	mov	r3, r5
   11920:	add	r5, r3, #4
   11924:	ldr	r2, [r3]
   11928:	orr	r2, r1, r2
   1192c:	str	r2, [r3]
   11930:	sub	r4, r4, #1
   11934:	cmp	r4, #0
   11938:	bge	11910 <find_closure+0x114>
   1193c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11940:	ldr	r3, [r3, #84]	; 0x54
   11944:	ldr	r5, [r3, #108]	; 0x6c
   11948:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1194c:	ldr	r6, [r3, #108]	; 0x6c
   11950:	ldr	r3, [pc, #160]	; 119f8 <find_closure+0x1fc>
   11954:	add	r3, pc, r3
   11958:	ldr	r4, [r3]
   1195c:	b	11980 <find_closure+0x184>
   11960:	mov	r3, r6
   11964:	add	r6, r3, #4
   11968:	ldr	r1, [r3]
   1196c:	mov	r3, r5
   11970:	add	r5, r3, #4
   11974:	ldr	r2, [r3]
   11978:	orr	r2, r1, r2
   1197c:	str	r2, [r3]
   11980:	sub	r4, r4, #1
   11984:	cmp	r4, #0
   11988:	bge	11960 <find_closure+0x164>
   1198c:	b	11994 <find_closure+0x198>
   11990:	nop	{0}
   11994:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11998:	ldr	r3, [r3, #100]	; 0x64
   1199c:	str	r3, [fp, #-28]	; 0xffffffe4
   119a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   119a4:	cmp	r3, #0
   119a8:	bne	1188c <find_closure+0x90>
   119ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   119b0:	sub	r3, r3, #1
   119b4:	str	r3, [fp, #-24]	; 0xffffffe8
   119b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   119bc:	cmp	r3, #0
   119c0:	bge	11868 <find_closure+0x6c>
   119c4:	nop	{0}
   119c8:	sub	sp, fp, #20
   119cc:	ldrd	r4, [sp]
   119d0:	ldrd	r6, [sp, #8]
   119d4:	ldr	fp, [sp, #16]
   119d8:	add	sp, sp, #20
   119dc:	pop	{pc}		; (ldr pc, [sp], #4)
   119e0:	.word	0x000287dc
   119e4:	.word	0x00028f38
   119e8:	.word	0x00028f18
   119ec:	.word	0x00028f14
   119f0:	.word	0x000000d4
   119f4:	.word	0x00028e4c
   119f8:	.word	0x00028dfc

000119fc <atomuse>:
   119fc:	str	r4, [sp, #-12]!
   11a00:	str	fp, [sp, #4]
   11a04:	str	lr, [sp, #8]
   11a08:	add	fp, sp, #8
   11a0c:	sub	sp, sp, #12
   11a10:	str	r0, [fp, #-16]
   11a14:	ldr	r3, [fp, #-16]
   11a18:	ldr	r4, [r3]
   11a1c:	cmn	r4, #1
   11a20:	bne	11a2c <atomuse+0x30>
   11a24:	mvn	r3, #0
   11a28:	b	11b0c <atomuse+0x110>
   11a2c:	and	r3, r4, #7
   11a30:	cmp	r3, #7
   11a34:	addls	pc, pc, r3, lsl #2
   11a38:	b	11b08 <atomuse+0x10c>
   11a3c:	b	11a8c <atomuse+0x90>
   11a40:	b	11a8c <atomuse+0x90>
   11a44:	b	11ac0 <atomuse+0xc4>
   11a48:	b	11ac8 <atomuse+0xcc>
   11a4c:	b	11ad0 <atomuse+0xd4>
   11a50:	b	11ad0 <atomuse+0xd4>
   11a54:	b	11a5c <atomuse+0x60>
   11a58:	b	11aec <atomuse+0xf0>
   11a5c:	and	r3, r4, #24
   11a60:	cmp	r3, #16
   11a64:	beq	11a84 <atomuse+0x88>
   11a68:	and	r3, r4, #24
   11a6c:	cmp	r3, #8
   11a70:	bne	11a7c <atomuse+0x80>
   11a74:	mov	r3, #17
   11a78:	b	11b0c <atomuse+0x110>
   11a7c:	mvn	r3, #0
   11a80:	b	11b0c <atomuse+0x110>
   11a84:	mov	r3, #16
   11a88:	b	11b0c <atomuse+0x110>
   11a8c:	and	r3, r4, #224	; 0xe0
   11a90:	cmp	r3, #64	; 0x40
   11a94:	beq	11ab8 <atomuse+0xbc>
   11a98:	and	r3, r4, #224	; 0xe0
   11a9c:	cmp	r3, #96	; 0x60
   11aa0:	bne	11ab0 <atomuse+0xb4>
   11aa4:	ldr	r3, [fp, #-16]
   11aa8:	ldr	r3, [r3, #12]
   11aac:	b	11b0c <atomuse+0x110>
   11ab0:	mvn	r3, #0
   11ab4:	b	11b0c <atomuse+0x110>
   11ab8:	mov	r3, #17
   11abc:	b	11b0c <atomuse+0x110>
   11ac0:	mov	r3, #16
   11ac4:	b	11b0c <atomuse+0x110>
   11ac8:	mov	r3, #17
   11acc:	b	11b0c <atomuse+0x110>
   11ad0:	and	r3, r4, #8
   11ad4:	cmp	r3, #0
   11ad8:	beq	11ae4 <atomuse+0xe8>
   11adc:	mov	r3, #18
   11ae0:	b	11b0c <atomuse+0x110>
   11ae4:	mov	r3, #16
   11ae8:	b	11b0c <atomuse+0x110>
   11aec:	and	r3, r4, #248	; 0xf8
   11af0:	cmp	r3, #128	; 0x80
   11af4:	bne	11b00 <atomuse+0x104>
   11af8:	mov	r3, #17
   11afc:	b	11b0c <atomuse+0x110>
   11b00:	mov	r3, #16
   11b04:	b	11b0c <atomuse+0x110>
   11b08:	bl	f68 <abort@plt>
   11b0c:	mov	r0, r3
   11b10:	sub	sp, fp, #8
   11b14:	ldr	r4, [sp]
   11b18:	ldr	fp, [sp, #4]
   11b1c:	add	sp, sp, #8
   11b20:	pop	{pc}		; (ldr pc, [sp], #4)

00011b24 <atomdef>:
   11b24:	push	{fp}		; (str fp, [sp, #-4]!)
   11b28:	add	fp, sp, #0
   11b2c:	sub	sp, sp, #12
   11b30:	str	r0, [fp, #-8]
   11b34:	ldr	r3, [fp, #-8]
   11b38:	ldr	r3, [r3]
   11b3c:	cmn	r3, #1
   11b40:	bne	11b4c <atomdef+0x28>
   11b44:	mvn	r3, #0
   11b48:	b	11bc8 <atomdef+0xa4>
   11b4c:	ldr	r3, [fp, #-8]
   11b50:	ldr	r3, [r3]
   11b54:	and	r3, r3, #7
   11b58:	cmp	r3, #7
   11b5c:	addls	pc, pc, r3, lsl #2
   11b60:	b	11bc4 <atomdef+0xa0>
   11b64:	b	11b84 <atomdef+0x60>
   11b68:	b	11b8c <atomdef+0x68>
   11b6c:	b	11b94 <atomdef+0x70>
   11b70:	b	11b94 <atomdef+0x70>
   11b74:	b	11b84 <atomdef+0x60>
   11b78:	b	11bc4 <atomdef+0xa0>
   11b7c:	b	11bc4 <atomdef+0xa0>
   11b80:	b	11ba0 <atomdef+0x7c>
   11b84:	mov	r3, #16
   11b88:	b	11bc8 <atomdef+0xa4>
   11b8c:	mov	r3, #17
   11b90:	b	11bc8 <atomdef+0xa4>
   11b94:	ldr	r3, [fp, #-8]
   11b98:	ldr	r3, [r3, #12]
   11b9c:	b	11bc8 <atomdef+0xa4>
   11ba0:	ldr	r3, [fp, #-8]
   11ba4:	ldr	r3, [r3]
   11ba8:	and	r3, r3, #248	; 0xf8
   11bac:	cmp	r3, #0
   11bb0:	bne	11bbc <atomdef+0x98>
   11bb4:	mov	r3, #17
   11bb8:	b	11bc8 <atomdef+0xa4>
   11bbc:	mov	r3, #16
   11bc0:	b	11bc8 <atomdef+0xa4>
   11bc4:	mvn	r3, #0
   11bc8:	mov	r0, r3
   11bcc:	add	sp, fp, #0
   11bd0:	pop	{fp}		; (ldr fp, [sp], #4)
   11bd4:	bx	lr

00011bd8 <compute_local_ud>:
   11bd8:	str	fp, [sp, #-8]!
   11bdc:	str	lr, [sp, #4]
   11be0:	add	fp, sp, #4
   11be4:	sub	sp, sp, #32
   11be8:	str	r0, [fp, #-32]	; 0xffffffe0
   11bec:	mov	r3, #0
   11bf0:	str	r3, [fp, #-12]
   11bf4:	mov	r3, #0
   11bf8:	str	r3, [fp, #-16]
   11bfc:	mov	r3, #0
   11c00:	str	r3, [fp, #-20]	; 0xffffffec
   11c04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c08:	ldr	r3, [r3, #4]
   11c0c:	str	r3, [fp, #-8]
   11c10:	b	11d60 <compute_local_ud+0x188>
   11c14:	ldr	r3, [fp, #-8]
   11c18:	ldr	r3, [r3]
   11c1c:	cmn	r3, #1
   11c20:	beq	11d50 <compute_local_ud+0x178>
   11c24:	ldr	r3, [fp, #-8]
   11c28:	mov	r0, r3
   11c2c:	bl	119fc <atomuse>
   11c30:	str	r0, [fp, #-24]	; 0xffffffe8
   11c34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c38:	cmp	r3, #0
   11c3c:	blt	11cd8 <compute_local_ud+0x100>
   11c40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c44:	cmp	r3, #18
   11c48:	bne	11c88 <compute_local_ud+0xb0>
   11c4c:	ldr	r3, [fp, #-12]
   11c50:	and	r3, r3, #131072	; 0x20000
   11c54:	cmp	r3, #0
   11c58:	bne	11c68 <compute_local_ud+0x90>
   11c5c:	ldr	r3, [fp, #-16]
   11c60:	orr	r3, r3, #131072	; 0x20000
   11c64:	str	r3, [fp, #-16]
   11c68:	ldr	r3, [fp, #-12]
   11c6c:	and	r3, r3, #65536	; 0x10000
   11c70:	cmp	r3, #0
   11c74:	bne	11cd8 <compute_local_ud+0x100>
   11c78:	ldr	r3, [fp, #-16]
   11c7c:	orr	r3, r3, #65536	; 0x10000
   11c80:	str	r3, [fp, #-16]
   11c84:	b	11cd8 <compute_local_ud+0x100>
   11c88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c8c:	cmp	r3, #17
   11c90:	bgt	11cd4 <compute_local_ud+0xfc>
   11c94:	mov	r2, #1
   11c98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c9c:	lsl	r3, r2, r3
   11ca0:	mov	r2, r3
   11ca4:	ldr	r3, [fp, #-12]
   11ca8:	and	r3, r3, r2
   11cac:	cmp	r3, #0
   11cb0:	bne	11cd8 <compute_local_ud+0x100>
   11cb4:	mov	r2, #1
   11cb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11cbc:	lsl	r3, r2, r3
   11cc0:	mov	r2, r3
   11cc4:	ldr	r3, [fp, #-16]
   11cc8:	orr	r3, r3, r2
   11ccc:	str	r3, [fp, #-16]
   11cd0:	b	11cd8 <compute_local_ud+0x100>
   11cd4:	bl	f68 <abort@plt>
   11cd8:	ldr	r3, [fp, #-8]
   11cdc:	mov	r0, r3
   11ce0:	bl	11b24 <atomdef>
   11ce4:	str	r0, [fp, #-24]	; 0xffffffe8
   11ce8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11cec:	cmp	r3, #0
   11cf0:	blt	11d54 <compute_local_ud+0x17c>
   11cf4:	mov	r2, #1
   11cf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11cfc:	lsl	r3, r2, r3
   11d00:	mov	r2, r3
   11d04:	ldr	r3, [fp, #-16]
   11d08:	and	r3, r3, r2
   11d0c:	cmp	r3, #0
   11d10:	bne	11d30 <compute_local_ud+0x158>
   11d14:	mov	r2, #1
   11d18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11d1c:	lsl	r3, r2, r3
   11d20:	mov	r2, r3
   11d24:	ldr	r3, [fp, #-20]	; 0xffffffec
   11d28:	orr	r3, r3, r2
   11d2c:	str	r3, [fp, #-20]	; 0xffffffec
   11d30:	mov	r2, #1
   11d34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11d38:	lsl	r3, r2, r3
   11d3c:	mov	r2, r3
   11d40:	ldr	r3, [fp, #-12]
   11d44:	orr	r3, r3, r2
   11d48:	str	r3, [fp, #-12]
   11d4c:	b	11d54 <compute_local_ud+0x17c>
   11d50:	nop	{0}
   11d54:	ldr	r3, [fp, #-8]
   11d58:	ldr	r3, [r3, #16]
   11d5c:	str	r3, [fp, #-8]
   11d60:	ldr	r3, [fp, #-8]
   11d64:	cmp	r3, #0
   11d68:	bne	11c14 <compute_local_ud+0x3c>
   11d6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d70:	ldr	r3, [r3, #8]
   11d74:	and	r3, r3, #7
   11d78:	cmp	r3, #5
   11d7c:	bne	11e38 <compute_local_ud+0x260>
   11d80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d84:	add	r3, r3, #8
   11d88:	mov	r0, r3
   11d8c:	bl	119fc <atomuse>
   11d90:	str	r0, [fp, #-24]	; 0xffffffe8
   11d94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11d98:	cmp	r3, #0
   11d9c:	blt	11e38 <compute_local_ud+0x260>
   11da0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11da4:	cmp	r3, #18
   11da8:	bne	11de8 <compute_local_ud+0x210>
   11dac:	ldr	r3, [fp, #-12]
   11db0:	and	r3, r3, #131072	; 0x20000
   11db4:	cmp	r3, #0
   11db8:	bne	11dc8 <compute_local_ud+0x1f0>
   11dbc:	ldr	r3, [fp, #-16]
   11dc0:	orr	r3, r3, #131072	; 0x20000
   11dc4:	str	r3, [fp, #-16]
   11dc8:	ldr	r3, [fp, #-12]
   11dcc:	and	r3, r3, #65536	; 0x10000
   11dd0:	cmp	r3, #0
   11dd4:	bne	11e38 <compute_local_ud+0x260>
   11dd8:	ldr	r3, [fp, #-16]
   11ddc:	orr	r3, r3, #65536	; 0x10000
   11de0:	str	r3, [fp, #-16]
   11de4:	b	11e38 <compute_local_ud+0x260>
   11de8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11dec:	cmp	r3, #17
   11df0:	bgt	11e34 <compute_local_ud+0x25c>
   11df4:	mov	r2, #1
   11df8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11dfc:	lsl	r3, r2, r3
   11e00:	mov	r2, r3
   11e04:	ldr	r3, [fp, #-12]
   11e08:	and	r3, r3, r2
   11e0c:	cmp	r3, #0
   11e10:	bne	11e38 <compute_local_ud+0x260>
   11e14:	mov	r2, #1
   11e18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11e1c:	lsl	r3, r2, r3
   11e20:	mov	r2, r3
   11e24:	ldr	r3, [fp, #-16]
   11e28:	orr	r3, r3, r2
   11e2c:	str	r3, [fp, #-16]
   11e30:	b	11e38 <compute_local_ud+0x260>
   11e34:	bl	f68 <abort@plt>
   11e38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e3c:	ldr	r2, [fp, #-12]
   11e40:	str	r2, [r3, #116]	; 0x74
   11e44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e48:	ldr	r2, [fp, #-20]	; 0xffffffec
   11e4c:	str	r2, [r3, #120]	; 0x78
   11e50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e54:	ldr	r2, [fp, #-16]
   11e58:	str	r2, [r3, #124]	; 0x7c
   11e5c:	nop	{0}
   11e60:	sub	sp, fp, #4
   11e64:	ldr	fp, [sp]
   11e68:	add	sp, sp, #4
   11e6c:	pop	{pc}		; (ldr pc, [sp], #4)

00011e70 <find_ud>:
   11e70:	str	r4, [sp, #-12]!
   11e74:	str	fp, [sp, #4]
   11e78:	str	lr, [sp, #8]
   11e7c:	add	fp, sp, #8
   11e80:	sub	sp, sp, #28
   11e84:	str	r0, [fp, #-32]	; 0xffffffe0
   11e88:	ldr	r4, [pc, #344]	; 11fe8 <find_ud+0x178>
   11e8c:	add	r4, pc, r4
   11e90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e94:	ldr	r3, [r3, #36]	; 0x24
   11e98:	str	r3, [fp, #-24]	; 0xffffffe8
   11e9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11ea0:	str	r3, [fp, #-16]
   11ea4:	b	11f04 <find_ud+0x94>
   11ea8:	ldr	r3, [pc, #316]	; 11fec <find_ud+0x17c>
   11eac:	ldr	r3, [r4, r3]
   11eb0:	ldr	r2, [r3]
   11eb4:	ldr	r3, [fp, #-16]
   11eb8:	lsl	r3, r3, #2
   11ebc:	add	r3, r2, r3
   11ec0:	ldr	r3, [r3]
   11ec4:	str	r3, [fp, #-20]	; 0xffffffec
   11ec8:	b	11eec <find_ud+0x7c>
   11ecc:	ldr	r0, [fp, #-20]	; 0xffffffec
   11ed0:	bl	11bd8 <compute_local_ud>
   11ed4:	ldr	r3, [fp, #-20]	; 0xffffffec
   11ed8:	mov	r2, #0
   11edc:	str	r2, [r3, #128]	; 0x80
   11ee0:	ldr	r3, [fp, #-20]	; 0xffffffec
   11ee4:	ldr	r3, [r3, #100]	; 0x64
   11ee8:	str	r3, [fp, #-20]	; 0xffffffec
   11eec:	ldr	r3, [fp, #-20]	; 0xffffffec
   11ef0:	cmp	r3, #0
   11ef4:	bne	11ecc <find_ud+0x5c>
   11ef8:	ldr	r3, [fp, #-16]
   11efc:	sub	r3, r3, #1
   11f00:	str	r3, [fp, #-16]
   11f04:	ldr	r3, [fp, #-16]
   11f08:	cmp	r3, #0
   11f0c:	bge	11ea8 <find_ud+0x38>
   11f10:	mov	r3, #1
   11f14:	str	r3, [fp, #-16]
   11f18:	b	11fc0 <find_ud+0x150>
   11f1c:	ldr	r3, [pc, #200]	; 11fec <find_ud+0x17c>
   11f20:	ldr	r3, [r4, r3]
   11f24:	ldr	r2, [r3]
   11f28:	ldr	r3, [fp, #-16]
   11f2c:	lsl	r3, r3, #2
   11f30:	add	r3, r2, r3
   11f34:	ldr	r3, [r3]
   11f38:	str	r3, [fp, #-20]	; 0xffffffec
   11f3c:	b	11fa8 <find_ud+0x138>
   11f40:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f44:	ldr	r2, [r3, #128]	; 0x80
   11f48:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f4c:	ldr	r3, [r3, #60]	; 0x3c
   11f50:	ldr	r1, [r3, #124]	; 0x7c
   11f54:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f58:	ldr	r3, [r3, #84]	; 0x54
   11f5c:	ldr	r3, [r3, #124]	; 0x7c
   11f60:	orr	r3, r1, r3
   11f64:	orr	r2, r2, r3
   11f68:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f6c:	str	r2, [r3, #128]	; 0x80
   11f70:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f74:	ldr	r2, [r3, #124]	; 0x7c
   11f78:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f7c:	ldr	r1, [r3, #128]	; 0x80
   11f80:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f84:	ldr	r3, [r3, #120]	; 0x78
   11f88:	mvn	r3, r3
   11f8c:	and	r3, r3, r1
   11f90:	orr	r2, r2, r3
   11f94:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f98:	str	r2, [r3, #124]	; 0x7c
   11f9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11fa0:	ldr	r3, [r3, #100]	; 0x64
   11fa4:	str	r3, [fp, #-20]	; 0xffffffec
   11fa8:	ldr	r3, [fp, #-20]	; 0xffffffec
   11fac:	cmp	r3, #0
   11fb0:	bne	11f40 <find_ud+0xd0>
   11fb4:	ldr	r3, [fp, #-16]
   11fb8:	add	r3, r3, #1
   11fbc:	str	r3, [fp, #-16]
   11fc0:	ldr	r2, [fp, #-16]
   11fc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11fc8:	cmp	r2, r3
   11fcc:	ble	11f1c <find_ud+0xac>
   11fd0:	nop	{0}
   11fd4:	sub	sp, fp, #8
   11fd8:	ldr	r4, [sp]
   11fdc:	ldr	fp, [sp, #4]
   11fe0:	add	sp, sp, #8
   11fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   11fe8:	.word	0x0002816c
   11fec:	.word	0x000000d4

00011ff0 <init_val>:
   11ff0:	str	fp, [sp, #-8]!
   11ff4:	str	lr, [sp, #4]
   11ff8:	add	fp, sp, #4
   11ffc:	ldr	r3, [pc, #124]	; 12080 <init_val+0x90>
   12000:	add	r3, pc, r3
   12004:	ldr	r2, [pc, #120]	; 12084 <init_val+0x94>
   12008:	add	r2, pc, r2
   1200c:	mov	r1, #0
   12010:	str	r1, [r2]
   12014:	ldr	r2, [pc, #108]	; 12088 <init_val+0x98>
   12018:	ldr	r2, [r3, r2]
   1201c:	ldr	r1, [r2]
   12020:	ldr	r2, [pc, #100]	; 1208c <init_val+0x9c>
   12024:	ldr	r2, [r3, r2]
   12028:	str	r1, [r2]
   1202c:	ldr	r2, [pc, #92]	; 12090 <init_val+0xa0>
   12030:	ldr	r3, [r3, r2]
   12034:	ldr	r0, [r3]
   12038:	ldr	r3, [pc, #84]	; 12094 <init_val+0xa4>
   1203c:	add	r3, pc, r3
   12040:	ldr	r3, [r3]
   12044:	lsl	r3, r3, #3
   12048:	mov	r2, r3
   1204c:	mov	r1, #0
   12050:	bl	ec0 <memset@plt>
   12054:	mov	r2, #852	; 0x354
   12058:	mov	r1, #0
   1205c:	ldr	r3, [pc, #52]	; 12098 <init_val+0xa8>
   12060:	add	r3, pc, r3
   12064:	mov	r0, r3
   12068:	bl	ec0 <memset@plt>
   1206c:	nop	{0}
   12070:	sub	sp, fp, #4
   12074:	ldr	fp, [sp]
   12078:	add	sp, sp, #4
   1207c:	pop	{pc}		; (ldr pc, [sp], #4)
   12080:	.word	0x00027ff8
   12084:	.word	0x00028ab0
   12088:	.word	0x00000104
   1208c:	.word	0x000000fc
   12090:	.word	0x00000110
   12094:	.word	0x00028a80
   12098:	.word	0x00028704

0001209c <F>:
   1209c:	push	{fp}		; (str fp, [sp, #-4]!)
   120a0:	add	fp, sp, #0
   120a4:	sub	sp, sp, #36	; 0x24
   120a8:	str	r0, [fp, #-24]	; 0xffffffe8
   120ac:	str	r1, [fp, #-28]	; 0xffffffe4
   120b0:	str	r2, [fp, #-32]	; 0xffffffe0
   120b4:	ldr	r3, [pc, #492]	; 122a8 <F+0x20c>
   120b8:	add	r3, pc, r3
   120bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   120c0:	lsl	r2, r2, #4
   120c4:	mov	r1, r2
   120c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   120cc:	eor	r2, r2, r1
   120d0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   120d4:	lsl	r1, r1, #8
   120d8:	eor	r2, r2, r1
   120dc:	str	r2, [fp, #-12]
   120e0:	ldr	r1, [fp, #-12]
   120e4:	movw	r2, #8923	; 0x22db
   120e8:	movt	r2, #39383	; 0x99d7
   120ec:	umull	r0, r2, r2, r1
   120f0:	lsr	r2, r2, #7
   120f4:	mov	r0, #213	; 0xd5
   120f8:	mul	r2, r0, r2
   120fc:	sub	r2, r1, r2
   12100:	str	r2, [fp, #-12]
   12104:	ldr	r2, [pc, #416]	; 122ac <F+0x210>
   12108:	add	r2, pc, r2
   1210c:	ldr	r1, [fp, #-12]
   12110:	ldr	r2, [r2, r1, lsl #2]
   12114:	str	r2, [fp, #-8]
   12118:	b	12170 <F+0xd4>
   1211c:	ldr	r2, [fp, #-8]
   12120:	ldr	r2, [r2]
   12124:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12128:	cmp	r1, r2
   1212c:	bne	12164 <F+0xc8>
   12130:	ldr	r2, [fp, #-8]
   12134:	ldr	r2, [r2, #4]
   12138:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1213c:	cmp	r1, r2
   12140:	bne	12164 <F+0xc8>
   12144:	ldr	r2, [fp, #-8]
   12148:	ldr	r2, [r2, #8]
   1214c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12150:	cmp	r1, r2
   12154:	bne	12164 <F+0xc8>
   12158:	ldr	r3, [fp, #-8]
   1215c:	ldr	r3, [r3, #12]
   12160:	b	12298 <F+0x1fc>
   12164:	ldr	r2, [fp, #-8]
   12168:	ldr	r2, [r2, #16]
   1216c:	str	r2, [fp, #-8]
   12170:	ldr	r2, [fp, #-8]
   12174:	cmp	r2, #0
   12178:	bne	1211c <F+0x80>
   1217c:	ldr	r2, [pc, #300]	; 122b0 <F+0x214>
   12180:	add	r2, pc, r2
   12184:	ldr	r2, [r2]
   12188:	add	r1, r2, #1
   1218c:	ldr	r2, [pc, #288]	; 122b4 <F+0x218>
   12190:	add	r2, pc, r2
   12194:	str	r1, [r2]
   12198:	ldr	r2, [pc, #280]	; 122b8 <F+0x21c>
   1219c:	add	r2, pc, r2
   121a0:	ldr	r2, [r2]
   121a4:	str	r2, [fp, #-16]
   121a8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   121ac:	and	r2, r2, #224	; 0xe0
   121b0:	cmp	r2, #0
   121b4:	bne	12218 <F+0x17c>
   121b8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   121bc:	and	r2, r2, #7
   121c0:	cmp	r2, #0
   121c4:	beq	121d8 <F+0x13c>
   121c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   121cc:	and	r2, r2, #7
   121d0:	cmp	r2, #1
   121d4:	bne	12218 <F+0x17c>
   121d8:	ldr	r2, [pc, #220]	; 122bc <F+0x220>
   121dc:	ldr	r2, [r3, r2]
   121e0:	ldr	r1, [r2]
   121e4:	ldr	r2, [fp, #-16]
   121e8:	lsl	r2, r2, #3
   121ec:	add	r2, r1, r2
   121f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   121f4:	str	r1, [r2, #4]
   121f8:	ldr	r2, [pc, #188]	; 122bc <F+0x220>
   121fc:	ldr	r2, [r3, r2]
   12200:	ldr	r1, [r2]
   12204:	ldr	r2, [fp, #-16]
   12208:	lsl	r2, r2, #3
   1220c:	add	r2, r1, r2
   12210:	mov	r1, #1
   12214:	str	r1, [r2]
   12218:	ldr	r2, [pc, #160]	; 122c0 <F+0x224>
   1221c:	ldr	r2, [r3, r2]
   12220:	ldr	r2, [r2]
   12224:	add	r1, r2, #20
   12228:	ldr	r0, [pc, #144]	; 122c0 <F+0x224>
   1222c:	ldr	r3, [r3, r0]
   12230:	str	r1, [r3]
   12234:	str	r2, [fp, #-8]
   12238:	ldr	r3, [fp, #-8]
   1223c:	ldr	r2, [fp, #-16]
   12240:	str	r2, [r3, #12]
   12244:	ldr	r3, [fp, #-8]
   12248:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1224c:	str	r2, [r3]
   12250:	ldr	r3, [fp, #-8]
   12254:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12258:	str	r2, [r3, #4]
   1225c:	ldr	r3, [fp, #-8]
   12260:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12264:	str	r2, [r3, #8]
   12268:	ldr	r3, [pc, #84]	; 122c4 <F+0x228>
   1226c:	add	r3, pc, r3
   12270:	ldr	r2, [fp, #-12]
   12274:	ldr	r2, [r3, r2, lsl #2]
   12278:	ldr	r3, [fp, #-8]
   1227c:	str	r2, [r3, #16]
   12280:	ldr	r3, [pc, #64]	; 122c8 <F+0x22c>
   12284:	add	r3, pc, r3
   12288:	ldr	r2, [fp, #-12]
   1228c:	ldr	r1, [fp, #-8]
   12290:	str	r1, [r3, r2, lsl #2]
   12294:	ldr	r3, [fp, #-16]
   12298:	mov	r0, r3
   1229c:	add	sp, fp, #0
   122a0:	pop	{fp}		; (ldr fp, [sp], #4)
   122a4:	bx	lr
   122a8:	.word	0x00027f40
   122ac:	.word	0x0002865c
   122b0:	.word	0x00028938
   122b4:	.word	0x00028928
   122b8:	.word	0x0002891c
   122bc:	.word	0x00000110
   122c0:	.word	0x000000fc
   122c4:	.word	0x000284f8
   122c8:	.word	0x000284e0

000122cc <vstore>:
   122cc:	push	{fp}		; (str fp, [sp, #-4]!)
   122d0:	add	fp, sp, #0
   122d4:	sub	sp, sp, #20
   122d8:	str	r0, [fp, #-8]
   122dc:	str	r1, [fp, #-12]
   122e0:	str	r2, [fp, #-16]
   122e4:	str	r3, [fp, #-20]	; 0xffffffec
   122e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   122ec:	cmp	r3, #0
   122f0:	beq	12318 <vstore+0x4c>
   122f4:	ldr	r3, [fp, #-12]
   122f8:	ldr	r3, [r3]
   122fc:	ldr	r2, [fp, #-16]
   12300:	cmp	r2, r3
   12304:	bne	12318 <vstore+0x4c>
   12308:	ldr	r3, [fp, #-8]
   1230c:	mvn	r2, #0
   12310:	str	r2, [r3]
   12314:	b	12324 <vstore+0x58>
   12318:	ldr	r3, [fp, #-12]
   1231c:	ldr	r2, [fp, #-16]
   12320:	str	r2, [r3]
   12324:	nop	{0}
   12328:	add	sp, fp, #0
   1232c:	pop	{fp}		; (ldr fp, [sp], #4)
   12330:	bx	lr

00012334 <fold_op>:
   12334:	str	fp, [sp, #-8]!
   12338:	str	lr, [sp, #4]
   1233c:	add	fp, sp, #4
   12340:	sub	sp, sp, #24
   12344:	str	r0, [fp, #-16]
   12348:	str	r1, [fp, #-20]	; 0xffffffec
   1234c:	str	r2, [fp, #-24]	; 0xffffffe8
   12350:	ldr	r3, [pc, #456]	; 12520 <fold_op+0x1ec>
   12354:	add	r3, pc, r3
   12358:	ldr	r2, [pc, #452]	; 12524 <fold_op+0x1f0>
   1235c:	ldr	r2, [r3, r2]
   12360:	ldr	r1, [r2]
   12364:	ldr	r2, [fp, #-20]	; 0xffffffec
   12368:	lsl	r2, r2, #3
   1236c:	add	r2, r1, r2
   12370:	ldr	r2, [r2, #4]
   12374:	str	r2, [fp, #-8]
   12378:	ldr	r2, [pc, #420]	; 12524 <fold_op+0x1f0>
   1237c:	ldr	r3, [r3, r2]
   12380:	ldr	r2, [r3]
   12384:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12388:	lsl	r3, r3, #3
   1238c:	add	r3, r2, r3
   12390:	ldr	r3, [r3, #4]
   12394:	str	r3, [fp, #-12]
   12398:	ldr	r3, [fp, #-16]
   1239c:	ldr	r3, [r3]
   123a0:	and	r3, r3, #240	; 0xf0
   123a4:	cmp	r3, #64	; 0x40
   123a8:	beq	12494 <fold_op+0x160>
   123ac:	cmp	r3, #64	; 0x40
   123b0:	bgt	123e4 <fold_op+0xb0>
   123b4:	cmp	r3, #16
   123b8:	beq	12428 <fold_op+0xf4>
   123bc:	cmp	r3, #16
   123c0:	bgt	123d0 <fold_op+0x9c>
   123c4:	cmp	r3, #0
   123c8:	beq	12414 <fold_op+0xe0>
   123cc:	b	124e0 <fold_op+0x1ac>
   123d0:	cmp	r3, #32
   123d4:	beq	1243c <fold_op+0x108>
   123d8:	cmp	r3, #48	; 0x30
   123dc:	beq	12450 <fold_op+0x11c>
   123e0:	b	124e0 <fold_op+0x1ac>
   123e4:	cmp	r3, #96	; 0x60
   123e8:	beq	124a8 <fold_op+0x174>
   123ec:	cmp	r3, #96	; 0x60
   123f0:	bgt	12400 <fold_op+0xcc>
   123f4:	cmp	r3, #80	; 0x50
   123f8:	beq	12480 <fold_op+0x14c>
   123fc:	b	124e0 <fold_op+0x1ac>
   12400:	cmp	r3, #112	; 0x70
   12404:	beq	124bc <fold_op+0x188>
   12408:	cmp	r3, #128	; 0x80
   1240c:	beq	124d0 <fold_op+0x19c>
   12410:	b	124e0 <fold_op+0x1ac>
   12414:	ldr	r2, [fp, #-8]
   12418:	ldr	r3, [fp, #-12]
   1241c:	add	r3, r2, r3
   12420:	str	r3, [fp, #-8]
   12424:	b	124e4 <fold_op+0x1b0>
   12428:	ldr	r2, [fp, #-8]
   1242c:	ldr	r3, [fp, #-12]
   12430:	sub	r3, r2, r3
   12434:	str	r3, [fp, #-8]
   12438:	b	124e4 <fold_op+0x1b0>
   1243c:	ldr	r3, [fp, #-8]
   12440:	ldr	r2, [fp, #-12]
   12444:	mul	r3, r2, r3
   12448:	str	r3, [fp, #-8]
   1244c:	b	124e4 <fold_op+0x1b0>
   12450:	ldr	r3, [fp, #-12]
   12454:	cmp	r3, #0
   12458:	bne	1246c <fold_op+0x138>
   1245c:	ldr	r3, [pc, #196]	; 12528 <fold_op+0x1f4>
   12460:	add	r3, pc, r3
   12464:	mov	r0, r3
   12468:	bl	2904 <sf_bpf_error>
   1246c:	ldr	r2, [fp, #-8]
   12470:	ldr	r3, [fp, #-12]
   12474:	udiv	r3, r2, r3
   12478:	str	r3, [fp, #-8]
   1247c:	b	124e4 <fold_op+0x1b0>
   12480:	ldr	r2, [fp, #-8]
   12484:	ldr	r3, [fp, #-12]
   12488:	and	r3, r3, r2
   1248c:	str	r3, [fp, #-8]
   12490:	b	124e4 <fold_op+0x1b0>
   12494:	ldr	r2, [fp, #-8]
   12498:	ldr	r3, [fp, #-12]
   1249c:	orr	r3, r2, r3
   124a0:	str	r3, [fp, #-8]
   124a4:	b	124e4 <fold_op+0x1b0>
   124a8:	ldr	r2, [fp, #-8]
   124ac:	ldr	r3, [fp, #-12]
   124b0:	lsl	r3, r2, r3
   124b4:	str	r3, [fp, #-8]
   124b8:	b	124e4 <fold_op+0x1b0>
   124bc:	ldr	r2, [fp, #-8]
   124c0:	ldr	r3, [fp, #-12]
   124c4:	lsr	r3, r2, r3
   124c8:	str	r3, [fp, #-8]
   124cc:	b	124e4 <fold_op+0x1b0>
   124d0:	ldr	r3, [fp, #-8]
   124d4:	rsb	r3, r3, #0
   124d8:	str	r3, [fp, #-8]
   124dc:	b	124e4 <fold_op+0x1b0>
   124e0:	bl	f68 <abort@plt>
   124e4:	ldr	r2, [fp, #-8]
   124e8:	ldr	r3, [fp, #-16]
   124ec:	str	r2, [r3, #12]
   124f0:	ldr	r3, [fp, #-16]
   124f4:	mov	r2, #0
   124f8:	str	r2, [r3]
   124fc:	ldr	r3, [pc, #40]	; 1252c <fold_op+0x1f8>
   12500:	add	r3, pc, r3
   12504:	mov	r2, #0
   12508:	str	r2, [r3]
   1250c:	nop	{0}
   12510:	sub	sp, fp, #4
   12514:	ldr	fp, [sp]
   12518:	add	sp, sp, #4
   1251c:	pop	{pc}		; (ldr pc, [sp], #4)
   12520:	.word	0x00027ca4
   12524:	.word	0x00000110
   12528:	.word	0x0000bee8
   1252c:	.word	0x00028240

00012530 <this_op>:
   12530:	push	{fp}		; (str fp, [sp, #-4]!)
   12534:	add	fp, sp, #0
   12538:	sub	sp, sp, #12
   1253c:	str	r0, [fp, #-8]
   12540:	b	12550 <this_op+0x20>
   12544:	ldr	r3, [fp, #-8]
   12548:	ldr	r3, [r3, #16]
   1254c:	str	r3, [fp, #-8]
   12550:	ldr	r3, [fp, #-8]
   12554:	cmp	r3, #0
   12558:	beq	1256c <this_op+0x3c>
   1255c:	ldr	r3, [fp, #-8]
   12560:	ldr	r3, [r3]
   12564:	cmn	r3, #1
   12568:	beq	12544 <this_op+0x14>
   1256c:	ldr	r3, [fp, #-8]
   12570:	mov	r0, r3
   12574:	add	sp, fp, #0
   12578:	pop	{fp}		; (ldr fp, [sp], #4)
   1257c:	bx	lr

00012580 <opt_not>:
   12580:	push	{fp}		; (str fp, [sp, #-4]!)
   12584:	add	fp, sp, #0
   12588:	sub	sp, sp, #20
   1258c:	str	r0, [fp, #-16]
   12590:	ldr	r3, [fp, #-16]
   12594:	ldr	r3, [r3, #60]	; 0x3c
   12598:	str	r3, [fp, #-8]
   1259c:	ldr	r3, [fp, #-16]
   125a0:	ldr	r2, [r3, #84]	; 0x54
   125a4:	ldr	r3, [fp, #-16]
   125a8:	str	r2, [r3, #60]	; 0x3c
   125ac:	ldr	r3, [fp, #-16]
   125b0:	ldr	r2, [fp, #-8]
   125b4:	str	r2, [r3, #84]	; 0x54
   125b8:	nop	{0}
   125bc:	add	sp, fp, #0
   125c0:	pop	{fp}		; (ldr fp, [sp], #4)
   125c4:	bx	lr

000125c8 <opt_peep>:
   125c8:	str	r4, [sp, #-12]!
   125cc:	str	fp, [sp, #4]
   125d0:	str	lr, [sp, #8]
   125d4:	add	fp, sp, #8
   125d8:	sub	sp, sp, #52	; 0x34
   125dc:	str	r0, [fp, #-56]	; 0xffffffc8
   125e0:	ldr	r4, [pc, #1664]	; 12c68 <opt_peep+0x6a0>
   125e4:	add	r4, pc, r4
   125e8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   125ec:	ldr	r3, [r3, #4]
   125f0:	str	r3, [fp, #-16]
   125f4:	ldr	r3, [fp, #-16]
   125f8:	cmp	r3, #0
   125fc:	beq	12c50 <opt_peep+0x688>
   12600:	ldr	r3, [fp, #-16]
   12604:	str	r3, [fp, #-20]	; 0xffffffec
   12608:	ldr	r0, [fp, #-16]
   1260c:	bl	12530 <this_op>
   12610:	str	r0, [fp, #-16]
   12614:	ldr	r3, [fp, #-16]
   12618:	cmp	r3, #0
   1261c:	beq	12848 <opt_peep+0x280>
   12620:	ldr	r3, [fp, #-16]
   12624:	ldr	r3, [r3, #16]
   12628:	mov	r0, r3
   1262c:	bl	12530 <this_op>
   12630:	str	r0, [fp, #-32]	; 0xffffffe0
   12634:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12638:	cmp	r3, #0
   1263c:	beq	12850 <opt_peep+0x288>
   12640:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12644:	str	r3, [fp, #-20]	; 0xffffffec
   12648:	ldr	r3, [fp, #-16]
   1264c:	ldr	r3, [r3]
   12650:	cmp	r3, #2
   12654:	bne	1269c <opt_peep+0xd4>
   12658:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1265c:	ldr	r3, [r3]
   12660:	cmp	r3, #97	; 0x61
   12664:	bne	1269c <opt_peep+0xd4>
   12668:	ldr	r3, [fp, #-16]
   1266c:	ldr	r2, [r3, #12]
   12670:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12674:	ldr	r3, [r3, #12]
   12678:	cmp	r2, r3
   1267c:	bne	1269c <opt_peep+0xd4>
   12680:	ldr	r3, [pc, #1508]	; 12c6c <opt_peep+0x6a4>
   12684:	add	r3, pc, r3
   12688:	mov	r2, #0
   1268c:	str	r2, [r3]
   12690:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12694:	mov	r2, #7
   12698:	str	r2, [r3]
   1269c:	ldr	r3, [fp, #-16]
   126a0:	ldr	r3, [r3]
   126a4:	cmp	r3, #0
   126a8:	bne	126e4 <opt_peep+0x11c>
   126ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   126b0:	ldr	r3, [r3]
   126b4:	cmp	r3, #7
   126b8:	bne	126e4 <opt_peep+0x11c>
   126bc:	ldr	r3, [fp, #-16]
   126c0:	mov	r2, #1
   126c4:	str	r2, [r3]
   126c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   126cc:	mov	r2, #135	; 0x87
   126d0:	str	r2, [r3]
   126d4:	ldr	r3, [pc, #1428]	; 12c70 <opt_peep+0x6a8>
   126d8:	add	r3, pc, r3
   126dc:	mov	r2, #0
   126e0:	str	r2, [r3]
   126e4:	ldr	r3, [fp, #-16]
   126e8:	ldr	r3, [r3]
   126ec:	cmp	r3, #0
   126f0:	bne	1283c <opt_peep+0x274>
   126f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   126f8:	ldr	r3, [r3, #128]	; 0x80
   126fc:	and	r3, r3, #131072	; 0x20000
   12700:	cmp	r3, #0
   12704:	bne	12820 <opt_peep+0x258>
   12708:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1270c:	ldr	r3, [r3]
   12710:	cmp	r3, #177	; 0xb1
   12714:	beq	12724 <opt_peep+0x15c>
   12718:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1271c:	str	r3, [fp, #-24]	; 0xffffffe8
   12720:	b	12738 <opt_peep+0x170>
   12724:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12728:	ldr	r3, [r3, #16]
   1272c:	mov	r0, r3
   12730:	bl	12530 <this_op>
   12734:	str	r0, [fp, #-24]	; 0xffffffe8
   12738:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1273c:	cmp	r3, #0
   12740:	beq	12828 <opt_peep+0x260>
   12744:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12748:	ldr	r3, [r3]
   1274c:	cmp	r3, #12
   12750:	bne	12828 <opt_peep+0x260>
   12754:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12758:	ldr	r3, [r3, #16]
   1275c:	mov	r0, r3
   12760:	bl	12530 <this_op>
   12764:	str	r0, [fp, #-36]	; 0xffffffdc
   12768:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1276c:	cmp	r3, #0
   12770:	beq	12830 <opt_peep+0x268>
   12774:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12778:	ldr	r3, [r3]
   1277c:	cmp	r3, #7
   12780:	bne	12830 <opt_peep+0x268>
   12784:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12788:	ldr	r3, [r3, #16]
   1278c:	mov	r0, r3
   12790:	bl	12530 <this_op>
   12794:	str	r0, [fp, #-40]	; 0xffffffd8
   12798:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1279c:	cmp	r3, #0
   127a0:	beq	12838 <opt_peep+0x270>
   127a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   127a8:	ldr	r3, [r3]
   127ac:	and	r3, r3, #7
   127b0:	cmp	r3, #0
   127b4:	bne	12838 <opt_peep+0x270>
   127b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   127bc:	ldr	r3, [r3]
   127c0:	and	r3, r3, #224	; 0xe0
   127c4:	cmp	r3, #64	; 0x40
   127c8:	bne	12838 <opt_peep+0x270>
   127cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   127d0:	ldr	r2, [r3, #12]
   127d4:	ldr	r3, [fp, #-16]
   127d8:	ldr	r3, [r3, #12]
   127dc:	add	r2, r2, r3
   127e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   127e4:	str	r2, [r3, #12]
   127e8:	ldr	r3, [fp, #-16]
   127ec:	mvn	r2, #0
   127f0:	str	r2, [r3]
   127f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   127f8:	mvn	r2, #0
   127fc:	str	r2, [r3]
   12800:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12804:	mvn	r2, #0
   12808:	str	r2, [r3]
   1280c:	ldr	r3, [pc, #1120]	; 12c74 <opt_peep+0x6ac>
   12810:	add	r3, pc, r3
   12814:	mov	r2, #0
   12818:	str	r2, [r3]
   1281c:	b	1283c <opt_peep+0x274>
   12820:	nop	{0}
   12824:	b	1283c <opt_peep+0x274>
   12828:	nop	{0}
   1282c:	b	1283c <opt_peep+0x274>
   12830:	nop	{0}
   12834:	b	1283c <opt_peep+0x274>
   12838:	nop	{0}
   1283c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12840:	str	r3, [fp, #-16]
   12844:	b	12608 <opt_peep+0x40>
   12848:	nop	{0}
   1284c:	b	12854 <opt_peep+0x28c>
   12850:	nop	{0}
   12854:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12858:	ldr	r3, [r3, #8]
   1285c:	cmp	r3, #21
   12860:	bne	129f0 <opt_peep+0x428>
   12864:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12868:	ldr	r3, [r3, #128]	; 0x80
   1286c:	and	r3, r3, #65536	; 0x10000
   12870:	cmp	r3, #0
   12874:	bne	129f0 <opt_peep+0x428>
   12878:	ldr	r3, [fp, #-20]	; 0xffffffec
   1287c:	ldr	r3, [r3]
   12880:	cmp	r3, #28
   12884:	bne	12944 <opt_peep+0x37c>
   12888:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1288c:	ldr	r3, [r3, #204]	; 0xcc
   12890:	str	r3, [fp, #-44]	; 0xffffffd4
   12894:	ldr	r3, [pc, #988]	; 12c78 <opt_peep+0x6b0>
   12898:	ldr	r3, [r4, r3]
   1289c:	ldr	r2, [r3]
   128a0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   128a4:	lsl	r3, r3, #3
   128a8:	add	r3, r2, r3
   128ac:	ldr	r3, [r3]
   128b0:	cmp	r3, #0
   128b4:	beq	12908 <opt_peep+0x340>
   128b8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   128bc:	ldr	r2, [r3, #20]
   128c0:	ldr	r3, [pc, #944]	; 12c78 <opt_peep+0x6b0>
   128c4:	ldr	r3, [r4, r3]
   128c8:	ldr	r1, [r3]
   128cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   128d0:	lsl	r3, r3, #3
   128d4:	add	r3, r1, r3
   128d8:	ldr	r3, [r3, #4]
   128dc:	add	r2, r2, r3
   128e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   128e4:	str	r2, [r3, #20]
   128e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   128ec:	mvn	r2, #0
   128f0:	str	r2, [r3]
   128f4:	ldr	r3, [pc, #896]	; 12c7c <opt_peep+0x6b4>
   128f8:	add	r3, pc, r3
   128fc:	mov	r2, #0
   12900:	str	r2, [r3]
   12904:	b	129f0 <opt_peep+0x428>
   12908:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1290c:	ldr	r3, [r3, #20]
   12910:	cmp	r3, #0
   12914:	bne	129f0 <opt_peep+0x428>
   12918:	ldr	r3, [fp, #-20]	; 0xffffffec
   1291c:	mvn	r2, #0
   12920:	str	r2, [r3]
   12924:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12928:	mov	r2, #29
   1292c:	str	r2, [r3, #8]
   12930:	ldr	r3, [pc, #840]	; 12c80 <opt_peep+0x6b8>
   12934:	add	r3, pc, r3
   12938:	mov	r2, #0
   1293c:	str	r2, [r3]
   12940:	b	129f0 <opt_peep+0x428>
   12944:	ldr	r3, [fp, #-20]	; 0xffffffec
   12948:	ldr	r3, [r3]
   1294c:	cmp	r3, #20
   12950:	bne	12990 <opt_peep+0x3c8>
   12954:	ldr	r3, [fp, #-20]	; 0xffffffec
   12958:	mvn	r2, #0
   1295c:	str	r2, [r3]
   12960:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12964:	ldr	r2, [r3, #20]
   12968:	ldr	r3, [fp, #-20]	; 0xffffffec
   1296c:	ldr	r3, [r3, #12]
   12970:	add	r2, r2, r3
   12974:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12978:	str	r2, [r3, #20]
   1297c:	ldr	r3, [pc, #768]	; 12c84 <opt_peep+0x6bc>
   12980:	add	r3, pc, r3
   12984:	mov	r2, #0
   12988:	str	r2, [r3]
   1298c:	b	129f0 <opt_peep+0x428>
   12990:	ldr	r3, [fp, #-20]	; 0xffffffec
   12994:	ldr	r3, [r3]
   12998:	cmp	r3, #84	; 0x54
   1299c:	bne	129f0 <opt_peep+0x428>
   129a0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   129a4:	ldr	r3, [r3, #20]
   129a8:	cmp	r3, #0
   129ac:	bne	129f0 <opt_peep+0x428>
   129b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   129b4:	ldr	r2, [r3, #12]
   129b8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   129bc:	str	r2, [r3, #20]
   129c0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   129c4:	mov	r2, #69	; 0x45
   129c8:	str	r2, [r3, #8]
   129cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   129d0:	mvn	r2, #0
   129d4:	str	r2, [r3]
   129d8:	ldr	r3, [pc, #680]	; 12c88 <opt_peep+0x6c0>
   129dc:	add	r3, pc, r3
   129e0:	mov	r2, #0
   129e4:	str	r2, [r3]
   129e8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   129ec:	bl	12580 <opt_not>
   129f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   129f4:	ldr	r3, [r3, #8]
   129f8:	cmp	r3, #69	; 0x45
   129fc:	bne	12a40 <opt_peep+0x478>
   12a00:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a04:	ldr	r3, [r3, #20]
   12a08:	cmp	r3, #0
   12a0c:	bne	12a20 <opt_peep+0x458>
   12a10:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a14:	ldr	r2, [r3, #84]	; 0x54
   12a18:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a1c:	str	r2, [r3, #60]	; 0x3c
   12a20:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a24:	ldr	r3, [r3, #20]
   12a28:	cmn	r3, #1
   12a2c:	bne	12a40 <opt_peep+0x478>
   12a30:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a34:	ldr	r2, [r3, #60]	; 0x3c
   12a38:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a3c:	str	r2, [r3, #84]	; 0x54
   12a40:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a44:	ldr	r3, [r3, #204]	; 0xcc
   12a48:	str	r3, [fp, #-44]	; 0xffffffd4
   12a4c:	ldr	r3, [pc, #548]	; 12c78 <opt_peep+0x6b0>
   12a50:	ldr	r3, [r4, r3]
   12a54:	ldr	r2, [r3]
   12a58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12a5c:	lsl	r3, r3, #3
   12a60:	add	r3, r2, r3
   12a64:	ldr	r3, [r3]
   12a68:	cmp	r3, #0
   12a6c:	beq	12ac4 <opt_peep+0x4fc>
   12a70:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a74:	ldr	r3, [r3, #8]
   12a78:	and	r3, r3, #8
   12a7c:	cmp	r3, #0
   12a80:	beq	12ac4 <opt_peep+0x4fc>
   12a84:	ldr	r3, [pc, #492]	; 12c78 <opt_peep+0x6b0>
   12a88:	ldr	r3, [r4, r3]
   12a8c:	ldr	r2, [r3]
   12a90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12a94:	lsl	r3, r3, #3
   12a98:	add	r3, r2, r3
   12a9c:	ldr	r3, [r3, #4]
   12aa0:	str	r3, [fp, #-48]	; 0xffffffd0
   12aa4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12aa8:	ldr	r3, [r3, #8]
   12aac:	bic	r2, r3, #8
   12ab0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12ab4:	str	r2, [r3, #8]
   12ab8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12abc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12ac0:	str	r2, [r3, #20]
   12ac4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12ac8:	ldr	r3, [r3, #200]	; 0xc8
   12acc:	str	r3, [fp, #-44]	; 0xffffffd4
   12ad0:	ldr	r3, [pc, #416]	; 12c78 <opt_peep+0x6b0>
   12ad4:	ldr	r3, [r4, r3]
   12ad8:	ldr	r2, [r3]
   12adc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12ae0:	lsl	r3, r3, #3
   12ae4:	add	r3, r2, r3
   12ae8:	ldr	r3, [r3]
   12aec:	cmp	r3, #0
   12af0:	beq	12c54 <opt_peep+0x68c>
   12af4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12af8:	ldr	r3, [r3, #8]
   12afc:	and	r3, r3, #8
   12b00:	cmp	r3, #0
   12b04:	bne	12c54 <opt_peep+0x68c>
   12b08:	ldr	r3, [pc, #360]	; 12c78 <opt_peep+0x6b0>
   12b0c:	ldr	r3, [r4, r3]
   12b10:	ldr	r2, [r3]
   12b14:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12b18:	lsl	r3, r3, #3
   12b1c:	add	r3, r2, r3
   12b20:	ldr	r3, [r3, #4]
   12b24:	str	r3, [fp, #-28]	; 0xffffffe4
   12b28:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12b2c:	ldr	r3, [r3, #8]
   12b30:	and	r3, r3, #240	; 0xf0
   12b34:	cmp	r3, #32
   12b38:	beq	12b88 <opt_peep+0x5c0>
   12b3c:	cmp	r3, #32
   12b40:	bgt	12b50 <opt_peep+0x588>
   12b44:	cmp	r3, #16
   12b48:	beq	12b64 <opt_peep+0x59c>
   12b4c:	b	12bf0 <opt_peep+0x628>
   12b50:	cmp	r3, #48	; 0x30
   12b54:	beq	12bb0 <opt_peep+0x5e8>
   12b58:	cmp	r3, #64	; 0x40
   12b5c:	beq	12bd8 <opt_peep+0x610>
   12b60:	b	12bf0 <opt_peep+0x628>
   12b64:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12b68:	ldr	r3, [r3, #20]
   12b6c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b70:	cmp	r2, r3
   12b74:	moveq	r3, #1
   12b78:	movne	r3, #0
   12b7c:	uxtb	r3, r3
   12b80:	str	r3, [fp, #-28]	; 0xffffffe4
   12b84:	b	12bf4 <opt_peep+0x62c>
   12b88:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12b8c:	ldr	r3, [r3, #20]
   12b90:	mov	r2, r3
   12b94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12b98:	cmp	r2, r3
   12b9c:	movcc	r3, #1
   12ba0:	movcs	r3, #0
   12ba4:	uxtb	r3, r3
   12ba8:	str	r3, [fp, #-28]	; 0xffffffe4
   12bac:	b	12bf4 <opt_peep+0x62c>
   12bb0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12bb4:	ldr	r3, [r3, #20]
   12bb8:	mov	r2, r3
   12bbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12bc0:	cmp	r2, r3
   12bc4:	movls	r3, #1
   12bc8:	movhi	r3, #0
   12bcc:	uxtb	r3, r3
   12bd0:	str	r3, [fp, #-28]	; 0xffffffe4
   12bd4:	b	12bf4 <opt_peep+0x62c>
   12bd8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12bdc:	ldr	r3, [r3, #20]
   12be0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12be4:	and	r3, r3, r2
   12be8:	str	r3, [fp, #-28]	; 0xffffffe4
   12bec:	b	12bf4 <opt_peep+0x62c>
   12bf0:	bl	f68 <abort@plt>
   12bf4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12bf8:	ldr	r2, [r3, #84]	; 0x54
   12bfc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12c00:	ldr	r3, [r3, #60]	; 0x3c
   12c04:	cmp	r2, r3
   12c08:	beq	12c1c <opt_peep+0x654>
   12c0c:	ldr	r3, [pc, #120]	; 12c8c <opt_peep+0x6c4>
   12c10:	add	r3, pc, r3
   12c14:	mov	r2, #0
   12c18:	str	r2, [r3]
   12c1c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12c20:	cmp	r3, #0
   12c24:	beq	12c3c <opt_peep+0x674>
   12c28:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12c2c:	ldr	r2, [r3, #60]	; 0x3c
   12c30:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12c34:	str	r2, [r3, #84]	; 0x54
   12c38:	b	12c54 <opt_peep+0x68c>
   12c3c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12c40:	ldr	r2, [r3, #84]	; 0x54
   12c44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12c48:	str	r2, [r3, #60]	; 0x3c
   12c4c:	b	12c54 <opt_peep+0x68c>
   12c50:	nop	{0}
   12c54:	sub	sp, fp, #8
   12c58:	ldr	r4, [sp]
   12c5c:	ldr	fp, [sp, #4]
   12c60:	add	sp, sp, #8
   12c64:	pop	{pc}		; (ldr pc, [sp], #4)
   12c68:	.word	0x00027a14
   12c6c:	.word	0x000280bc
   12c70:	.word	0x00028068
   12c74:	.word	0x00027f30
   12c78:	.word	0x00000110
   12c7c:	.word	0x00027e48
   12c80:	.word	0x00027e0c
   12c84:	.word	0x00027dc0
   12c88:	.word	0x00027d64
   12c8c:	.word	0x00027b30

00012c90 <opt_stmt>:
   12c90:	strd	r4, [sp, #-20]!	; 0xffffffec
   12c94:	str	r6, [sp, #8]
   12c98:	str	fp, [sp, #12]
   12c9c:	str	lr, [sp, #16]
   12ca0:	add	fp, sp, #16
   12ca4:	sub	sp, sp, #28
   12ca8:	str	r0, [fp, #-32]	; 0xffffffe0
   12cac:	str	r1, [fp, #-36]	; 0xffffffdc
   12cb0:	str	r2, [fp, #-40]	; 0xffffffd8
   12cb4:	ldr	r3, [pc, #3148]	; 13908 <opt_stmt+0xc78>
   12cb8:	add	r3, pc, r3
   12cbc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12cc0:	ldr	r2, [r2]
   12cc4:	cmp	r2, #177	; 0xb1
   12cc8:	addls	pc, pc, r2, lsl #2
   12ccc:	b	138ec <opt_stmt+0xc5c>
   12cd0:	b	13100 <opt_stmt+0x470>
   12cd4:	b	13138 <opt_stmt+0x4a8>
   12cd8:	b	1388c <opt_stmt+0xbfc>
   12cdc:	b	138bc <opt_stmt+0xc2c>
   12ce0:	b	13278 <opt_stmt+0x5e8>
   12ce4:	b	138ec <opt_stmt+0xc5c>
   12ce8:	b	138ec <opt_stmt+0xc5c>
   12cec:	b	137c0 <opt_stmt+0xb30>
   12cf0:	b	138ec <opt_stmt+0xc5c>
   12cf4:	b	138ec <opt_stmt+0xc5c>
   12cf8:	b	138ec <opt_stmt+0xc5c>
   12cfc:	b	138ec <opt_stmt+0xc5c>
   12d00:	b	1340c <opt_stmt+0x77c>
   12d04:	b	138ec <opt_stmt+0xc5c>
   12d08:	b	138ec <opt_stmt+0xc5c>
   12d0c:	b	138ec <opt_stmt+0xc5c>
   12d10:	b	138ec <opt_stmt+0xc5c>
   12d14:	b	138ec <opt_stmt+0xc5c>
   12d18:	b	138ec <opt_stmt+0xc5c>
   12d1c:	b	138ec <opt_stmt+0xc5c>
   12d20:	b	13278 <opt_stmt+0x5e8>
   12d24:	b	138ec <opt_stmt+0xc5c>
   12d28:	b	138ec <opt_stmt+0xc5c>
   12d2c:	b	138ec <opt_stmt+0xc5c>
   12d30:	b	138ec <opt_stmt+0xc5c>
   12d34:	b	138ec <opt_stmt+0xc5c>
   12d38:	b	138ec <opt_stmt+0xc5c>
   12d3c:	b	138ec <opt_stmt+0xc5c>
   12d40:	b	1340c <opt_stmt+0x77c>
   12d44:	b	138ec <opt_stmt+0xc5c>
   12d48:	b	138ec <opt_stmt+0xc5c>
   12d4c:	b	138ec <opt_stmt+0xc5c>
   12d50:	b	12f98 <opt_stmt+0x308>
   12d54:	b	138ec <opt_stmt+0xc5c>
   12d58:	b	138ec <opt_stmt+0xc5c>
   12d5c:	b	138ec <opt_stmt+0xc5c>
   12d60:	b	13278 <opt_stmt+0x5e8>
   12d64:	b	138ec <opt_stmt+0xc5c>
   12d68:	b	138ec <opt_stmt+0xc5c>
   12d6c:	b	138ec <opt_stmt+0xc5c>
   12d70:	b	12f98 <opt_stmt+0x308>
   12d74:	b	138ec <opt_stmt+0xc5c>
   12d78:	b	138ec <opt_stmt+0xc5c>
   12d7c:	b	138ec <opt_stmt+0xc5c>
   12d80:	b	1340c <opt_stmt+0x77c>
   12d84:	b	138ec <opt_stmt+0xc5c>
   12d88:	b	138ec <opt_stmt+0xc5c>
   12d8c:	b	138ec <opt_stmt+0xc5c>
   12d90:	b	12f98 <opt_stmt+0x308>
   12d94:	b	138ec <opt_stmt+0xc5c>
   12d98:	b	138ec <opt_stmt+0xc5c>
   12d9c:	b	138ec <opt_stmt+0xc5c>
   12da0:	b	13278 <opt_stmt+0x5e8>
   12da4:	b	138ec <opt_stmt+0xc5c>
   12da8:	b	138ec <opt_stmt+0xc5c>
   12dac:	b	138ec <opt_stmt+0xc5c>
   12db0:	b	138ec <opt_stmt+0xc5c>
   12db4:	b	138ec <opt_stmt+0xc5c>
   12db8:	b	138ec <opt_stmt+0xc5c>
   12dbc:	b	138ec <opt_stmt+0xc5c>
   12dc0:	b	1340c <opt_stmt+0x77c>
   12dc4:	b	138ec <opt_stmt+0xc5c>
   12dc8:	b	138ec <opt_stmt+0xc5c>
   12dcc:	b	138ec <opt_stmt+0xc5c>
   12dd0:	b	12fd4 <opt_stmt+0x344>
   12dd4:	b	138ec <opt_stmt+0xc5c>
   12dd8:	b	138ec <opt_stmt+0xc5c>
   12ddc:	b	138ec <opt_stmt+0xc5c>
   12de0:	b	13278 <opt_stmt+0x5e8>
   12de4:	b	138ec <opt_stmt+0xc5c>
   12de8:	b	138ec <opt_stmt+0xc5c>
   12dec:	b	138ec <opt_stmt+0xc5c>
   12df0:	b	12fd4 <opt_stmt+0x344>
   12df4:	b	138ec <opt_stmt+0xc5c>
   12df8:	b	138ec <opt_stmt+0xc5c>
   12dfc:	b	138ec <opt_stmt+0xc5c>
   12e00:	b	1340c <opt_stmt+0x77c>
   12e04:	b	138ec <opt_stmt+0xc5c>
   12e08:	b	138ec <opt_stmt+0xc5c>
   12e0c:	b	138ec <opt_stmt+0xc5c>
   12e10:	b	12fd4 <opt_stmt+0x344>
   12e14:	b	138ec <opt_stmt+0xc5c>
   12e18:	b	138ec <opt_stmt+0xc5c>
   12e1c:	b	138ec <opt_stmt+0xc5c>
   12e20:	b	13278 <opt_stmt+0x5e8>
   12e24:	b	138ec <opt_stmt+0xc5c>
   12e28:	b	138ec <opt_stmt+0xc5c>
   12e2c:	b	138ec <opt_stmt+0xc5c>
   12e30:	b	138ec <opt_stmt+0xc5c>
   12e34:	b	138ec <opt_stmt+0xc5c>
   12e38:	b	138ec <opt_stmt+0xc5c>
   12e3c:	b	138ec <opt_stmt+0xc5c>
   12e40:	b	1340c <opt_stmt+0x77c>
   12e44:	b	138ec <opt_stmt+0xc5c>
   12e48:	b	138ec <opt_stmt+0xc5c>
   12e4c:	b	138ec <opt_stmt+0xc5c>
   12e50:	b	13718 <opt_stmt+0xa88>
   12e54:	b	137e4 <opt_stmt+0xb54>
   12e58:	b	138ec <opt_stmt+0xc5c>
   12e5c:	b	138ec <opt_stmt+0xc5c>
   12e60:	b	13278 <opt_stmt+0x5e8>
   12e64:	b	138ec <opt_stmt+0xc5c>
   12e68:	b	138ec <opt_stmt+0xc5c>
   12e6c:	b	138ec <opt_stmt+0xc5c>
   12e70:	b	138ec <opt_stmt+0xc5c>
   12e74:	b	138ec <opt_stmt+0xc5c>
   12e78:	b	138ec <opt_stmt+0xc5c>
   12e7c:	b	138ec <opt_stmt+0xc5c>
   12e80:	b	1340c <opt_stmt+0x77c>
   12e84:	b	138ec <opt_stmt+0xc5c>
   12e88:	b	138ec <opt_stmt+0xc5c>
   12e8c:	b	138ec <opt_stmt+0xc5c>
   12e90:	b	138ec <opt_stmt+0xc5c>
   12e94:	b	138ec <opt_stmt+0xc5c>
   12e98:	b	138ec <opt_stmt+0xc5c>
   12e9c:	b	138ec <opt_stmt+0xc5c>
   12ea0:	b	13278 <opt_stmt+0x5e8>
   12ea4:	b	138ec <opt_stmt+0xc5c>
   12ea8:	b	138ec <opt_stmt+0xc5c>
   12eac:	b	138ec <opt_stmt+0xc5c>
   12eb0:	b	138ec <opt_stmt+0xc5c>
   12eb4:	b	138ec <opt_stmt+0xc5c>
   12eb8:	b	138ec <opt_stmt+0xc5c>
   12ebc:	b	138ec <opt_stmt+0xc5c>
   12ec0:	b	1340c <opt_stmt+0x77c>
   12ec4:	b	138ec <opt_stmt+0xc5c>
   12ec8:	b	138ec <opt_stmt+0xc5c>
   12ecc:	b	138ec <opt_stmt+0xc5c>
   12ed0:	b	130c8 <opt_stmt+0x438>
   12ed4:	b	138ec <opt_stmt+0xc5c>
   12ed8:	b	138ec <opt_stmt+0xc5c>
   12edc:	b	138ec <opt_stmt+0xc5c>
   12ee0:	b	131ac <opt_stmt+0x51c>
   12ee4:	b	138ec <opt_stmt+0xc5c>
   12ee8:	b	138ec <opt_stmt+0xc5c>
   12eec:	b	136f4 <opt_stmt+0xa64>
   12ef0:	b	138ec <opt_stmt+0xc5c>
   12ef4:	b	138ec <opt_stmt+0xc5c>
   12ef8:	b	138ec <opt_stmt+0xc5c>
   12efc:	b	138ec <opt_stmt+0xc5c>
   12f00:	b	138ec <opt_stmt+0xc5c>
   12f04:	b	138ec <opt_stmt+0xc5c>
   12f08:	b	138ec <opt_stmt+0xc5c>
   12f0c:	b	138ec <opt_stmt+0xc5c>
   12f10:	b	138ec <opt_stmt+0xc5c>
   12f14:	b	138ec <opt_stmt+0xc5c>
   12f18:	b	138ec <opt_stmt+0xc5c>
   12f1c:	b	138ec <opt_stmt+0xc5c>
   12f20:	b	138ec <opt_stmt+0xc5c>
   12f24:	b	138ec <opt_stmt+0xc5c>
   12f28:	b	138ec <opt_stmt+0xc5c>
   12f2c:	b	138ec <opt_stmt+0xc5c>
   12f30:	b	138ec <opt_stmt+0xc5c>
   12f34:	b	138ec <opt_stmt+0xc5c>
   12f38:	b	138ec <opt_stmt+0xc5c>
   12f3c:	b	138ec <opt_stmt+0xc5c>
   12f40:	b	138ec <opt_stmt+0xc5c>
   12f44:	b	138ec <opt_stmt+0xc5c>
   12f48:	b	138ec <opt_stmt+0xc5c>
   12f4c:	b	138ec <opt_stmt+0xc5c>
   12f50:	b	138ec <opt_stmt+0xc5c>
   12f54:	b	138ec <opt_stmt+0xc5c>
   12f58:	b	138ec <opt_stmt+0xc5c>
   12f5c:	b	138ec <opt_stmt+0xc5c>
   12f60:	b	138ec <opt_stmt+0xc5c>
   12f64:	b	138ec <opt_stmt+0xc5c>
   12f68:	b	138ec <opt_stmt+0xc5c>
   12f6c:	b	138ec <opt_stmt+0xc5c>
   12f70:	b	138ec <opt_stmt+0xc5c>
   12f74:	b	138ec <opt_stmt+0xc5c>
   12f78:	b	138ec <opt_stmt+0xc5c>
   12f7c:	b	138ec <opt_stmt+0xc5c>
   12f80:	b	138ec <opt_stmt+0xc5c>
   12f84:	b	138ec <opt_stmt+0xc5c>
   12f88:	b	138ec <opt_stmt+0xc5c>
   12f8c:	b	138ec <opt_stmt+0xc5c>
   12f90:	b	138ec <opt_stmt+0xc5c>
   12f94:	b	13170 <opt_stmt+0x4e0>
   12f98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12f9c:	ldr	r0, [r3]
   12fa0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12fa4:	ldr	r3, [r3, #12]
   12fa8:	mov	r2, #0
   12fac:	mov	r1, r3
   12fb0:	bl	1209c <F>
   12fb4:	str	r0, [fp, #-24]	; 0xffffffe8
   12fb8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12fbc:	add	r1, r3, #64	; 0x40
   12fc0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12fc4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12fc8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12fcc:	bl	122cc <vstore>
   12fd0:	b	138ec <opt_stmt+0xc5c>
   12fd4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12fd8:	ldr	r2, [r2, #68]	; 0x44
   12fdc:	str	r2, [fp, #-24]	; 0xffffffe8
   12fe0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12fe4:	cmp	r2, #0
   12fe8:	beq	1308c <opt_stmt+0x3fc>
   12fec:	ldr	r2, [pc, #2328]	; 1390c <opt_stmt+0xc7c>
   12ff0:	ldr	r2, [r3, r2]
   12ff4:	ldr	r1, [r2]
   12ff8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12ffc:	lsl	r2, r2, #3
   13000:	add	r2, r1, r2
   13004:	ldr	r2, [r2]
   13008:	cmp	r2, #0
   1300c:	beq	1308c <opt_stmt+0x3fc>
   13010:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13014:	ldr	r2, [r2]
   13018:	and	r2, r2, #24
   1301c:	orr	r1, r2, #32
   13020:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13024:	str	r1, [r2]
   13028:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1302c:	ldr	r2, [r2, #12]
   13030:	ldr	r1, [pc, #2260]	; 1390c <opt_stmt+0xc7c>
   13034:	ldr	r3, [r3, r1]
   13038:	ldr	r1, [r3]
   1303c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13040:	lsl	r3, r3, #3
   13044:	add	r3, r1, r3
   13048:	ldr	r3, [r3, #4]
   1304c:	add	r2, r2, r3
   13050:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13054:	str	r2, [r3, #12]
   13058:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1305c:	ldr	r0, [r3]
   13060:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13064:	ldr	r3, [r3, #12]
   13068:	mov	r2, #0
   1306c:	mov	r1, r3
   13070:	bl	1209c <F>
   13074:	str	r0, [fp, #-24]	; 0xffffffe8
   13078:	ldr	r3, [pc, #2192]	; 13910 <opt_stmt+0xc80>
   1307c:	add	r3, pc, r3
   13080:	mov	r2, #0
   13084:	str	r2, [r3]
   13088:	b	130ac <opt_stmt+0x41c>
   1308c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13090:	ldr	r0, [r3]
   13094:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13098:	ldr	r3, [r3, #12]
   1309c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   130a0:	mov	r1, r3
   130a4:	bl	1209c <F>
   130a8:	str	r0, [fp, #-24]	; 0xffffffe8
   130ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   130b0:	add	r1, r3, #64	; 0x40
   130b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   130b8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   130bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130c0:	bl	122cc <vstore>
   130c4:	b	138ec <opt_stmt+0xc5c>
   130c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   130cc:	ldr	r3, [r3]
   130d0:	mov	r2, #0
   130d4:	mov	r1, #0
   130d8:	mov	r0, r3
   130dc:	bl	1209c <F>
   130e0:	str	r0, [fp, #-24]	; 0xffffffe8
   130e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   130e8:	add	r1, r3, #64	; 0x40
   130ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   130f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   130f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130f8:	bl	122cc <vstore>
   130fc:	b	138ec <opt_stmt+0xc5c>
   13100:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13104:	ldr	r3, [r3, #12]
   13108:	mov	r2, #0
   1310c:	mov	r1, r3
   13110:	mov	r0, #0
   13114:	bl	1209c <F>
   13118:	str	r0, [fp, #-24]	; 0xffffffe8
   1311c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13120:	add	r1, r3, #64	; 0x40
   13124:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13128:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1312c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13130:	bl	122cc <vstore>
   13134:	b	138ec <opt_stmt+0xc5c>
   13138:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1313c:	ldr	r3, [r3, #12]
   13140:	mov	r2, #0
   13144:	mov	r1, r3
   13148:	mov	r0, #0
   1314c:	bl	1209c <F>
   13150:	str	r0, [fp, #-24]	; 0xffffffe8
   13154:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13158:	add	r1, r3, #68	; 0x44
   1315c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13160:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13164:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13168:	bl	122cc <vstore>
   1316c:	b	138ec <opt_stmt+0xc5c>
   13170:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13174:	ldr	r0, [r3]
   13178:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1317c:	ldr	r3, [r3, #12]
   13180:	mov	r2, #0
   13184:	mov	r1, r3
   13188:	bl	1209c <F>
   1318c:	str	r0, [fp, #-24]	; 0xffffffe8
   13190:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13194:	add	r1, r3, #68	; 0x44
   13198:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1319c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   131a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   131a4:	bl	122cc <vstore>
   131a8:	b	138ec <opt_stmt+0xc5c>
   131ac:	ldr	r2, [fp, #-40]	; 0xffffffd8
   131b0:	cmp	r2, #0
   131b4:	beq	13248 <opt_stmt+0x5b8>
   131b8:	ldr	r2, [pc, #1868]	; 1390c <opt_stmt+0xc7c>
   131bc:	ldr	r2, [r3, r2]
   131c0:	ldr	r1, [r2]
   131c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   131c8:	add	r2, r2, #64	; 0x40
   131cc:	ldr	r2, [r2]
   131d0:	lsl	r2, r2, #3
   131d4:	add	r2, r1, r2
   131d8:	ldr	r2, [r2]
   131dc:	cmp	r2, #0
   131e0:	beq	13248 <opt_stmt+0x5b8>
   131e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   131e8:	mov	r1, #0
   131ec:	str	r1, [r2]
   131f0:	ldr	r2, [pc, #1812]	; 1390c <opt_stmt+0xc7c>
   131f4:	ldr	r3, [r3, r2]
   131f8:	ldr	r2, [r3]
   131fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13200:	add	r3, r3, #64	; 0x40
   13204:	ldr	r3, [r3]
   13208:	lsl	r3, r3, #3
   1320c:	add	r3, r2, r3
   13210:	ldr	r3, [r3, #4]
   13214:	rsb	r2, r3, #0
   13218:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1321c:	str	r2, [r3, #12]
   13220:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13224:	ldr	r1, [r3, #12]
   13228:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1322c:	add	r4, r3, #64	; 0x40
   13230:	mov	r2, #0
   13234:	mov	r0, #0
   13238:	bl	1209c <F>
   1323c:	mov	r3, r0
   13240:	str	r3, [r4]
   13244:	b	138ec <opt_stmt+0xc5c>
   13248:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1324c:	ldr	r0, [r3]
   13250:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13254:	add	r3, r3, #64	; 0x40
   13258:	ldr	r1, [r3]
   1325c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13260:	add	r4, r3, #64	; 0x40
   13264:	mov	r2, #0
   13268:	bl	1209c <F>
   1326c:	mov	r3, r0
   13270:	str	r3, [r4]
   13274:	b	138ec <opt_stmt+0xc5c>
   13278:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1327c:	ldr	r2, [r2]
   13280:	and	r2, r2, #240	; 0xf0
   13284:	str	r2, [fp, #-28]	; 0xffffffe4
   13288:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1328c:	cmp	r2, #0
   13290:	beq	133bc <opt_stmt+0x72c>
   13294:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13298:	ldr	r2, [r2, #12]
   1329c:	cmp	r2, #0
   132a0:	bne	13330 <opt_stmt+0x6a0>
   132a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132a8:	cmp	r2, #0
   132ac:	beq	132d4 <opt_stmt+0x644>
   132b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132b4:	cmp	r2, #96	; 0x60
   132b8:	beq	132d4 <opt_stmt+0x644>
   132bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132c0:	cmp	r2, #112	; 0x70
   132c4:	beq	132d4 <opt_stmt+0x644>
   132c8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132cc:	cmp	r2, #64	; 0x40
   132d0:	bne	132e4 <opt_stmt+0x654>
   132d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   132d8:	mvn	r2, #0
   132dc:	str	r2, [r3]
   132e0:	b	138ec <opt_stmt+0xc5c>
   132e4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132e8:	cmp	r2, #32
   132ec:	beq	132fc <opt_stmt+0x66c>
   132f0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132f4:	cmp	r2, #80	; 0x50
   132f8:	bne	13330 <opt_stmt+0x6a0>
   132fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13300:	mov	r2, #0
   13304:	str	r2, [r3]
   13308:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1330c:	ldr	r1, [r3, #12]
   13310:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13314:	add	r4, r3, #64	; 0x40
   13318:	mov	r2, #0
   1331c:	mov	r0, #0
   13320:	bl	1209c <F>
   13324:	mov	r3, r0
   13328:	str	r3, [r4]
   1332c:	b	138ec <opt_stmt+0xc5c>
   13330:	ldr	r2, [pc, #1492]	; 1390c <opt_stmt+0xc7c>
   13334:	ldr	r3, [r3, r2]
   13338:	ldr	r2, [r3]
   1333c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13340:	add	r3, r3, #64	; 0x40
   13344:	ldr	r3, [r3]
   13348:	lsl	r3, r3, #3
   1334c:	add	r3, r2, r3
   13350:	ldr	r3, [r3]
   13354:	cmp	r3, #0
   13358:	beq	133bc <opt_stmt+0x72c>
   1335c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13360:	add	r3, r3, #64	; 0x40
   13364:	ldr	r4, [r3]
   13368:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1336c:	ldr	r3, [r3, #12]
   13370:	mov	r2, #0
   13374:	mov	r1, r3
   13378:	mov	r0, #0
   1337c:	bl	1209c <F>
   13380:	mov	r3, r0
   13384:	mov	r2, r3
   13388:	mov	r1, r4
   1338c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13390:	bl	12334 <fold_op>
   13394:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13398:	ldr	r1, [r3, #12]
   1339c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   133a0:	add	r4, r3, #64	; 0x40
   133a4:	mov	r2, #0
   133a8:	mov	r0, #0
   133ac:	bl	1209c <F>
   133b0:	mov	r3, r0
   133b4:	str	r3, [r4]
   133b8:	b	138ec <opt_stmt+0xc5c>
   133bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   133c0:	ldr	r5, [r3]
   133c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   133c8:	add	r3, r3, #64	; 0x40
   133cc:	ldr	r6, [r3]
   133d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   133d4:	ldr	r3, [r3, #12]
   133d8:	mov	r2, #0
   133dc:	mov	r1, r3
   133e0:	mov	r0, #0
   133e4:	bl	1209c <F>
   133e8:	mov	r2, r0
   133ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   133f0:	add	r4, r3, #64	; 0x40
   133f4:	mov	r1, r6
   133f8:	mov	r0, r5
   133fc:	bl	1209c <F>
   13400:	mov	r3, r0
   13404:	str	r3, [r4]
   13408:	b	138ec <opt_stmt+0xc5c>
   1340c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13410:	ldr	r2, [r2]
   13414:	and	r2, r2, #240	; 0xf0
   13418:	str	r2, [fp, #-28]	; 0xffffffe4
   1341c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13420:	cmp	r2, #0
   13424:	beq	13568 <opt_stmt+0x8d8>
   13428:	ldr	r2, [pc, #1244]	; 1390c <opt_stmt+0xc7c>
   1342c:	ldr	r2, [r3, r2]
   13430:	ldr	r1, [r2]
   13434:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13438:	add	r2, r2, #68	; 0x44
   1343c:	ldr	r2, [r2]
   13440:	lsl	r2, r2, #3
   13444:	add	r2, r1, r2
   13448:	ldr	r2, [r2]
   1344c:	cmp	r2, #0
   13450:	beq	13568 <opt_stmt+0x8d8>
   13454:	ldr	r2, [pc, #1200]	; 1390c <opt_stmt+0xc7c>
   13458:	ldr	r2, [r3, r2]
   1345c:	ldr	r1, [r2]
   13460:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13464:	add	r2, r2, #64	; 0x40
   13468:	ldr	r2, [r2]
   1346c:	lsl	r2, r2, #3
   13470:	add	r2, r1, r2
   13474:	ldr	r2, [r2]
   13478:	cmp	r2, #0
   1347c:	beq	134cc <opt_stmt+0x83c>
   13480:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13484:	add	r3, r3, #64	; 0x40
   13488:	ldr	r1, [r3]
   1348c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13490:	add	r3, r3, #68	; 0x44
   13494:	ldr	r3, [r3]
   13498:	mov	r2, r3
   1349c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   134a0:	bl	12334 <fold_op>
   134a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   134a8:	ldr	r1, [r3, #12]
   134ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   134b0:	add	r4, r3, #64	; 0x40
   134b4:	mov	r2, #0
   134b8:	mov	r0, #0
   134bc:	bl	1209c <F>
   134c0:	mov	r3, r0
   134c4:	str	r3, [r4]
   134c8:	b	138ec <opt_stmt+0xc5c>
   134cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   134d0:	orr	r1, r2, #4
   134d4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   134d8:	str	r1, [r2]
   134dc:	ldr	r2, [pc, #1064]	; 1390c <opt_stmt+0xc7c>
   134e0:	ldr	r3, [r3, r2]
   134e4:	ldr	r2, [r3]
   134e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   134ec:	add	r3, r3, #68	; 0x44
   134f0:	ldr	r3, [r3]
   134f4:	lsl	r3, r3, #3
   134f8:	add	r3, r2, r3
   134fc:	ldr	r2, [r3, #4]
   13500:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13504:	str	r2, [r3, #12]
   13508:	ldr	r3, [pc, #1028]	; 13914 <opt_stmt+0xc84>
   1350c:	add	r3, pc, r3
   13510:	mov	r2, #0
   13514:	str	r2, [r3]
   13518:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1351c:	ldr	r5, [r3]
   13520:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13524:	add	r3, r3, #64	; 0x40
   13528:	ldr	r6, [r3]
   1352c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13530:	ldr	r3, [r3, #12]
   13534:	mov	r2, #0
   13538:	mov	r1, r3
   1353c:	mov	r0, #0
   13540:	bl	1209c <F>
   13544:	mov	r2, r0
   13548:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1354c:	add	r4, r3, #64	; 0x40
   13550:	mov	r1, r6
   13554:	mov	r0, r5
   13558:	bl	1209c <F>
   1355c:	mov	r3, r0
   13560:	str	r3, [r4]
   13564:	b	138ec <opt_stmt+0xc5c>
   13568:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1356c:	cmp	r2, #0
   13570:	beq	136bc <opt_stmt+0xa2c>
   13574:	ldr	r2, [pc, #912]	; 1390c <opt_stmt+0xc7c>
   13578:	ldr	r2, [r3, r2]
   1357c:	ldr	r1, [r2]
   13580:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13584:	add	r2, r2, #64	; 0x40
   13588:	ldr	r2, [r2]
   1358c:	lsl	r2, r2, #3
   13590:	add	r2, r1, r2
   13594:	ldr	r2, [r2]
   13598:	cmp	r2, #0
   1359c:	beq	136bc <opt_stmt+0xa2c>
   135a0:	ldr	r2, [pc, #868]	; 1390c <opt_stmt+0xc7c>
   135a4:	ldr	r3, [r3, r2]
   135a8:	ldr	r2, [r3]
   135ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   135b0:	add	r3, r3, #64	; 0x40
   135b4:	ldr	r3, [r3]
   135b8:	lsl	r3, r3, #3
   135bc:	add	r3, r2, r3
   135c0:	ldr	r3, [r3, #4]
   135c4:	cmp	r3, #0
   135c8:	bne	136bc <opt_stmt+0xa2c>
   135cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   135d0:	cmp	r3, #0
   135d4:	beq	135e4 <opt_stmt+0x954>
   135d8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   135dc:	cmp	r3, #64	; 0x40
   135e0:	bne	13614 <opt_stmt+0x984>
   135e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   135e8:	mov	r2, #135	; 0x87
   135ec:	str	r2, [r3]
   135f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   135f4:	add	r1, r3, #64	; 0x40
   135f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   135fc:	add	r3, r3, #68	; 0x44
   13600:	ldr	r2, [r3]
   13604:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13608:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1360c:	bl	122cc <vstore>
   13610:	b	138ec <opt_stmt+0xc5c>
   13614:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13618:	cmp	r3, #32
   1361c:	beq	13650 <opt_stmt+0x9c0>
   13620:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13624:	cmp	r3, #48	; 0x30
   13628:	beq	13650 <opt_stmt+0x9c0>
   1362c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13630:	cmp	r3, #80	; 0x50
   13634:	beq	13650 <opt_stmt+0x9c0>
   13638:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1363c:	cmp	r3, #96	; 0x60
   13640:	beq	13650 <opt_stmt+0x9c0>
   13644:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13648:	cmp	r3, #112	; 0x70
   1364c:	bne	136a0 <opt_stmt+0xa10>
   13650:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13654:	mov	r2, #0
   13658:	str	r2, [r3]
   1365c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13660:	mov	r2, #0
   13664:	str	r2, [r3, #12]
   13668:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1366c:	add	r4, r3, #64	; 0x40
   13670:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13674:	ldr	r3, [r3, #12]
   13678:	mov	r2, #0
   1367c:	mov	r1, r3
   13680:	mov	r0, #0
   13684:	bl	1209c <F>
   13688:	mov	r2, r0
   1368c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13690:	mov	r1, r4
   13694:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13698:	bl	122cc <vstore>
   1369c:	b	138ec <opt_stmt+0xc5c>
   136a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   136a4:	cmp	r3, #128	; 0x80
   136a8:	bne	136bc <opt_stmt+0xa2c>
   136ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   136b0:	mvn	r2, #0
   136b4:	str	r2, [r3]
   136b8:	b	138ec <opt_stmt+0xc5c>
   136bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   136c0:	ldr	r0, [r3]
   136c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136c8:	add	r3, r3, #64	; 0x40
   136cc:	ldr	r1, [r3]
   136d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136d4:	add	r3, r3, #68	; 0x44
   136d8:	ldr	r2, [r3]
   136dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136e0:	add	r4, r3, #64	; 0x40
   136e4:	bl	1209c <F>
   136e8:	mov	r3, r0
   136ec:	str	r3, [r4]
   136f0:	b	138ec <opt_stmt+0xc5c>
   136f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136f8:	add	r1, r3, #64	; 0x40
   136fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13700:	add	r3, r3, #68	; 0x44
   13704:	ldr	r2, [r3]
   13708:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1370c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13710:	bl	122cc <vstore>
   13714:	b	138ec <opt_stmt+0xc5c>
   13718:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1371c:	ldr	r2, [r2, #12]
   13720:	lsl	r2, r2, #2
   13724:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13728:	add	r2, r1, r2
   1372c:	ldr	r2, [r2]
   13730:	str	r2, [fp, #-24]	; 0xffffffe8
   13734:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13738:	cmp	r2, #0
   1373c:	beq	137a4 <opt_stmt+0xb14>
   13740:	ldr	r2, [pc, #452]	; 1390c <opt_stmt+0xc7c>
   13744:	ldr	r2, [r3, r2]
   13748:	ldr	r1, [r2]
   1374c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13750:	lsl	r2, r2, #3
   13754:	add	r2, r1, r2
   13758:	ldr	r2, [r2]
   1375c:	cmp	r2, #0
   13760:	beq	137a4 <opt_stmt+0xb14>
   13764:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13768:	mov	r1, #0
   1376c:	str	r1, [r2]
   13770:	ldr	r2, [pc, #404]	; 1390c <opt_stmt+0xc7c>
   13774:	ldr	r3, [r3, r2]
   13778:	ldr	r2, [r3]
   1377c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13780:	lsl	r3, r3, #3
   13784:	add	r3, r2, r3
   13788:	ldr	r2, [r3, #4]
   1378c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13790:	str	r2, [r3, #12]
   13794:	ldr	r3, [pc, #380]	; 13918 <opt_stmt+0xc88>
   13798:	add	r3, pc, r3
   1379c:	mov	r2, #0
   137a0:	str	r2, [r3]
   137a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   137a8:	add	r1, r3, #64	; 0x40
   137ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   137b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   137b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   137b8:	bl	122cc <vstore>
   137bc:	b	138ec <opt_stmt+0xc5c>
   137c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   137c4:	add	r1, r3, #68	; 0x44
   137c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   137cc:	add	r3, r3, #64	; 0x40
   137d0:	ldr	r2, [r3]
   137d4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   137d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   137dc:	bl	122cc <vstore>
   137e0:	b	138ec <opt_stmt+0xc5c>
   137e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   137e8:	ldr	r2, [r2, #12]
   137ec:	lsl	r2, r2, #2
   137f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   137f4:	add	r2, r1, r2
   137f8:	ldr	r2, [r2]
   137fc:	str	r2, [fp, #-24]	; 0xffffffe8
   13800:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13804:	cmp	r2, #0
   13808:	beq	13870 <opt_stmt+0xbe0>
   1380c:	ldr	r2, [pc, #248]	; 1390c <opt_stmt+0xc7c>
   13810:	ldr	r2, [r3, r2]
   13814:	ldr	r1, [r2]
   13818:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1381c:	lsl	r2, r2, #3
   13820:	add	r2, r1, r2
   13824:	ldr	r2, [r2]
   13828:	cmp	r2, #0
   1382c:	beq	13870 <opt_stmt+0xbe0>
   13830:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13834:	mov	r1, #1
   13838:	str	r1, [r2]
   1383c:	ldr	r2, [pc, #200]	; 1390c <opt_stmt+0xc7c>
   13840:	ldr	r3, [r3, r2]
   13844:	ldr	r2, [r3]
   13848:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1384c:	lsl	r3, r3, #3
   13850:	add	r3, r2, r3
   13854:	ldr	r2, [r3, #4]
   13858:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1385c:	str	r2, [r3, #12]
   13860:	ldr	r3, [pc, #180]	; 1391c <opt_stmt+0xc8c>
   13864:	add	r3, pc, r3
   13868:	mov	r2, #0
   1386c:	str	r2, [r3]
   13870:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13874:	add	r1, r3, #68	; 0x44
   13878:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1387c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13884:	bl	122cc <vstore>
   13888:	b	138ec <opt_stmt+0xc5c>
   1388c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13890:	ldr	r3, [r3, #12]
   13894:	lsl	r3, r3, #2
   13898:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1389c:	add	r1, r2, r3
   138a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   138a4:	add	r3, r3, #64	; 0x40
   138a8:	ldr	r2, [r3]
   138ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   138b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   138b4:	bl	122cc <vstore>
   138b8:	b	138ec <opt_stmt+0xc5c>
   138bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   138c0:	ldr	r3, [r3, #12]
   138c4:	lsl	r3, r3, #2
   138c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   138cc:	add	r1, r2, r3
   138d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   138d4:	add	r3, r3, #68	; 0x44
   138d8:	ldr	r2, [r3]
   138dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   138e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   138e4:	bl	122cc <vstore>
   138e8:	nop	{0}
   138ec:	nop	{0}
   138f0:	sub	sp, fp, #16
   138f4:	ldrd	r4, [sp]
   138f8:	ldr	r6, [sp, #8]
   138fc:	ldr	fp, [sp, #12]
   13900:	add	sp, sp, #16
   13904:	pop	{pc}		; (ldr pc, [sp], #4)
   13908:	.word	0x00027340
   1390c:	.word	0x00000110
   13910:	.word	0x000276c4
   13914:	.word	0x00027234
   13918:	.word	0x00026fa8
   1391c:	.word	0x00026edc

00013920 <deadstmt>:
   13920:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13924:	strd	r6, [sp, #8]
   13928:	str	fp, [sp, #16]
   1392c:	str	lr, [sp, #20]
   13930:	add	fp, sp, #20
   13934:	mov	r6, r0
   13938:	mov	r4, r1
   1393c:	mov	r0, r6
   13940:	bl	119fc <atomuse>
   13944:	mov	r5, r0
   13948:	cmp	r5, #0
   1394c:	blt	13988 <deadstmt+0x68>
   13950:	cmp	r5, #18
   13954:	bne	13974 <deadstmt+0x54>
   13958:	add	r3, r4, #68	; 0x44
   1395c:	mov	r2, #0
   13960:	str	r2, [r3]
   13964:	add	r3, r4, #64	; 0x40
   13968:	mov	r2, #0
   1396c:	str	r2, [r3]
   13970:	b	13988 <deadstmt+0x68>
   13974:	mov	r3, r5
   13978:	lsl	r3, r3, #2
   1397c:	add	r3, r4, r3
   13980:	mov	r2, #0
   13984:	str	r2, [r3]
   13988:	mov	r0, r6
   1398c:	bl	11b24 <atomdef>
   13990:	mov	r5, r0
   13994:	cmp	r5, #0
   13998:	blt	139ec <deadstmt+0xcc>
   1399c:	mov	r3, r5
   139a0:	lsl	r3, r3, #2
   139a4:	add	r3, r4, r3
   139a8:	ldr	r3, [r3]
   139ac:	cmp	r3, #0
   139b0:	beq	139dc <deadstmt+0xbc>
   139b4:	ldr	r3, [pc, #76]	; 13a08 <deadstmt+0xe8>
   139b8:	add	r3, pc, r3
   139bc:	mov	r2, #0
   139c0:	str	r2, [r3]
   139c4:	mov	r3, r5
   139c8:	lsl	r3, r3, #2
   139cc:	add	r3, r4, r3
   139d0:	ldr	r3, [r3]
   139d4:	mvn	r2, #0
   139d8:	str	r2, [r3]
   139dc:	mov	r3, r5
   139e0:	lsl	r3, r3, #2
   139e4:	add	r3, r4, r3
   139e8:	str	r6, [r3]
   139ec:	nop	{0}
   139f0:	sub	sp, fp, #20
   139f4:	ldrd	r4, [sp]
   139f8:	ldrd	r6, [sp, #8]
   139fc:	ldr	fp, [sp, #16]
   13a00:	add	sp, sp, #20
   13a04:	pop	{pc}		; (ldr pc, [sp], #4)
   13a08:	.word	0x00026d88

00013a0c <opt_deadstores>:
   13a0c:	strd	r4, [sp, #-16]!
   13a10:	str	fp, [sp, #8]
   13a14:	str	lr, [sp, #12]
   13a18:	add	fp, sp, #12
   13a1c:	sub	sp, sp, #72	; 0x48
   13a20:	mov	r5, r0
   13a24:	sub	r3, fp, #84	; 0x54
   13a28:	mov	r2, #72	; 0x48
   13a2c:	mov	r1, #0
   13a30:	mov	r0, r3
   13a34:	bl	ec0 <memset@plt>
   13a38:	ldr	r4, [r5, #4]
   13a3c:	b	13a58 <opt_deadstores+0x4c>
   13a40:	mov	r2, r4
   13a44:	sub	r3, fp, #84	; 0x54
   13a48:	mov	r1, r3
   13a4c:	mov	r0, r2
   13a50:	bl	13920 <deadstmt>
   13a54:	ldr	r4, [r4, #16]
   13a58:	cmp	r4, #0
   13a5c:	bne	13a40 <opt_deadstores+0x34>
   13a60:	add	r3, r5, #8
   13a64:	sub	r2, fp, #84	; 0x54
   13a68:	mov	r1, r2
   13a6c:	mov	r0, r3
   13a70:	bl	13920 <deadstmt>
   13a74:	mov	r4, #0
   13a78:	b	13ad8 <opt_deadstores+0xcc>
   13a7c:	lsl	r3, r4, #2
   13a80:	sub	r2, fp, #12
   13a84:	add	r3, r2, r3
   13a88:	ldr	r3, [r3, #-72]	; 0xffffffb8
   13a8c:	cmp	r3, #0
   13a90:	beq	13ad4 <opt_deadstores+0xc8>
   13a94:	ldr	r3, [r5, #128]	; 0x80
   13a98:	mov	r2, #1
   13a9c:	lsl	r2, r2, r4
   13aa0:	and	r3, r3, r2
   13aa4:	cmp	r3, #0
   13aa8:	bne	13ad4 <opt_deadstores+0xc8>
   13aac:	lsl	r3, r4, #2
   13ab0:	sub	r2, fp, #12
   13ab4:	add	r3, r2, r3
   13ab8:	ldr	r3, [r3, #-72]	; 0xffffffb8
   13abc:	mvn	r2, #0
   13ac0:	str	r2, [r3]
   13ac4:	ldr	r3, [pc, #44]	; 13af8 <opt_deadstores+0xec>
   13ac8:	add	r3, pc, r3
   13acc:	mov	r2, #0
   13ad0:	str	r2, [r3]
   13ad4:	add	r4, r4, #1
   13ad8:	cmp	r4, #17
   13adc:	ble	13a7c <opt_deadstores+0x70>
   13ae0:	nop	{0}
   13ae4:	sub	sp, fp, #12
   13ae8:	ldrd	r4, [sp]
   13aec:	ldr	fp, [sp, #8]
   13af0:	add	sp, sp, #12
   13af4:	pop	{pc}		; (ldr pc, [sp], #4)
   13af8:	.word	0x00026c78

00013afc <opt_blk>:
   13afc:	str	fp, [sp, #-8]!
   13b00:	str	lr, [sp, #4]
   13b04:	add	fp, sp, #4
   13b08:	sub	sp, sp, #32
   13b0c:	str	r0, [fp, #-32]	; 0xffffffe0
   13b10:	str	r1, [fp, #-36]	; 0xffffffdc
   13b14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b18:	ldr	r3, [r3, #112]	; 0x70
   13b1c:	str	r3, [fp, #-12]
   13b20:	ldr	r3, [fp, #-12]
   13b24:	cmp	r3, #0
   13b28:	bne	13b48 <opt_blk+0x4c>
   13b2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b30:	add	r3, r3, #136	; 0x88
   13b34:	mov	r2, #72	; 0x48
   13b38:	mov	r1, #0
   13b3c:	mov	r0, r3
   13b40:	bl	ec0 <memset@plt>
   13b44:	b	13be8 <opt_blk+0xec>
   13b48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b4c:	add	r0, r3, #136	; 0x88
   13b50:	ldr	r3, [fp, #-12]
   13b54:	ldr	r3, [r3, #16]
   13b58:	add	r3, r3, #136	; 0x88
   13b5c:	mov	r2, #72	; 0x48
   13b60:	mov	r1, r3
   13b64:	bl	de8 <memcpy@plt>
   13b68:	b	13bd0 <opt_blk+0xd4>
   13b6c:	mov	r3, #0
   13b70:	str	r3, [fp, #-16]
   13b74:	b	13bc4 <opt_blk+0xc8>
   13b78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b7c:	ldr	r2, [fp, #-16]
   13b80:	add	r2, r2, #34	; 0x22
   13b84:	ldr	r2, [r3, r2, lsl #2]
   13b88:	ldr	r3, [fp, #-12]
   13b8c:	ldr	r3, [r3, #16]
   13b90:	ldr	r1, [fp, #-16]
   13b94:	add	r1, r1, #34	; 0x22
   13b98:	ldr	r3, [r3, r1, lsl #2]
   13b9c:	cmp	r2, r3
   13ba0:	beq	13bb8 <opt_blk+0xbc>
   13ba4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ba8:	ldr	r2, [fp, #-16]
   13bac:	add	r2, r2, #34	; 0x22
   13bb0:	mov	r1, #0
   13bb4:	str	r1, [r3, r2, lsl #2]
   13bb8:	ldr	r3, [fp, #-16]
   13bbc:	add	r3, r3, #1
   13bc0:	str	r3, [fp, #-16]
   13bc4:	ldr	r3, [fp, #-16]
   13bc8:	cmp	r3, #17
   13bcc:	ble	13b78 <opt_blk+0x7c>
   13bd0:	ldr	r3, [fp, #-12]
   13bd4:	ldr	r3, [r3, #20]
   13bd8:	str	r3, [fp, #-12]
   13bdc:	ldr	r3, [fp, #-12]
   13be0:	cmp	r3, #0
   13be4:	bne	13b6c <opt_blk+0x70>
   13be8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13bec:	ldr	r3, [r3, #200]	; 0xc8
   13bf0:	str	r3, [fp, #-20]	; 0xffffffec
   13bf4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13bf8:	ldr	r3, [r3, #204]	; 0xcc
   13bfc:	str	r3, [fp, #-24]	; 0xffffffe8
   13c00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c04:	ldr	r3, [r3, #4]
   13c08:	str	r3, [fp, #-8]
   13c0c:	b	13c34 <opt_blk+0x138>
   13c10:	ldr	r0, [fp, #-8]
   13c14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c18:	add	r3, r3, #136	; 0x88
   13c1c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13c20:	mov	r1, r3
   13c24:	bl	12c90 <opt_stmt>
   13c28:	ldr	r3, [fp, #-8]
   13c2c:	ldr	r3, [r3, #16]
   13c30:	str	r3, [fp, #-8]
   13c34:	ldr	r3, [fp, #-8]
   13c38:	cmp	r3, #0
   13c3c:	bne	13c10 <opt_blk+0x114>
   13c40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13c44:	cmp	r3, #0
   13c48:	beq	13ce0 <opt_blk+0x1e4>
   13c4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c50:	ldr	r3, [r3, #128]	; 0x80
   13c54:	cmp	r3, #0
   13c58:	bne	13c9c <opt_blk+0x1a0>
   13c5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c60:	cmp	r3, #0
   13c64:	beq	13c9c <opt_blk+0x1a0>
   13c68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c6c:	ldr	r3, [r3, #200]	; 0xc8
   13c70:	ldr	r2, [fp, #-20]	; 0xffffffec
   13c74:	cmp	r2, r3
   13c78:	bne	13c9c <opt_blk+0x1a0>
   13c7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13c80:	cmp	r3, #0
   13c84:	beq	13c9c <opt_blk+0x1a0>
   13c88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c8c:	ldr	r3, [r3, #204]	; 0xcc
   13c90:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13c94:	cmp	r2, r3
   13c98:	beq	13cb0 <opt_blk+0x1b4>
   13c9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ca0:	ldr	r3, [r3, #8]
   13ca4:	and	r3, r3, #7
   13ca8:	cmp	r3, #6
   13cac:	bne	13ce0 <opt_blk+0x1e4>
   13cb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cb4:	ldr	r3, [r3, #4]
   13cb8:	cmp	r3, #0
   13cbc:	beq	13cf0 <opt_blk+0x1f4>
   13cc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cc4:	mov	r2, #0
   13cc8:	str	r2, [r3, #4]
   13ccc:	ldr	r3, [pc, #160]	; 13d74 <opt_blk+0x278>
   13cd0:	add	r3, pc, r3
   13cd4:	mov	r2, #0
   13cd8:	str	r2, [r3]
   13cdc:	b	13cf0 <opt_blk+0x1f4>
   13ce0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13ce4:	bl	125c8 <opt_peep>
   13ce8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13cec:	bl	13a0c <opt_deadstores>
   13cf0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cf4:	ldr	r3, [r3, #8]
   13cf8:	and	r3, r3, #8
   13cfc:	cmp	r3, #0
   13d00:	bne	13d2c <opt_blk+0x230>
   13d04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d08:	ldr	r3, [r3, #20]
   13d0c:	mov	r2, #0
   13d10:	mov	r1, r3
   13d14:	mov	r0, #0
   13d18:	bl	1209c <F>
   13d1c:	mov	r2, r0
   13d20:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d24:	str	r2, [r3, #132]	; 0x84
   13d28:	b	13d3c <opt_blk+0x240>
   13d2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d30:	ldr	r2, [r3, #204]	; 0xcc
   13d34:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d38:	str	r2, [r3, #132]	; 0x84
   13d3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d40:	ldr	r2, [r3, #8]
   13d44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d48:	str	r2, [r3, #52]	; 0x34
   13d4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d50:	ldr	r3, [r3, #8]
   13d54:	rsb	r2, r3, #0
   13d58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d5c:	str	r2, [r3, #76]	; 0x4c
   13d60:	nop	{0}
   13d64:	sub	sp, fp, #4
   13d68:	ldr	fp, [sp]
   13d6c:	add	sp, sp, #4
   13d70:	pop	{pc}		; (ldr pc, [sp], #4)
   13d74:	.word	0x00026a70

00013d78 <use_conflict>:
   13d78:	push	{fp}		; (str fp, [sp, #-4]!)
   13d7c:	add	fp, sp, #0
   13d80:	sub	sp, sp, #20
   13d84:	str	r0, [fp, #-16]
   13d88:	str	r1, [fp, #-20]	; 0xffffffec
   13d8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13d90:	ldr	r3, [r3, #128]	; 0x80
   13d94:	str	r3, [fp, #-12]
   13d98:	ldr	r3, [fp, #-12]
   13d9c:	cmp	r3, #0
   13da0:	bne	13dac <use_conflict+0x34>
   13da4:	mov	r3, #0
   13da8:	b	13e24 <use_conflict+0xac>
   13dac:	mov	r3, #0
   13db0:	str	r3, [fp, #-8]
   13db4:	b	13e14 <use_conflict+0x9c>
   13db8:	mov	r2, #1
   13dbc:	ldr	r3, [fp, #-8]
   13dc0:	lsl	r3, r2, r3
   13dc4:	mov	r2, r3
   13dc8:	ldr	r3, [fp, #-12]
   13dcc:	and	r3, r3, r2
   13dd0:	cmp	r3, #0
   13dd4:	beq	13e08 <use_conflict+0x90>
   13dd8:	ldr	r3, [fp, #-16]
   13ddc:	ldr	r2, [fp, #-8]
   13de0:	add	r2, r2, #34	; 0x22
   13de4:	ldr	r2, [r3, r2, lsl #2]
   13de8:	ldr	r3, [fp, #-20]	; 0xffffffec
   13dec:	ldr	r1, [fp, #-8]
   13df0:	add	r1, r1, #34	; 0x22
   13df4:	ldr	r3, [r3, r1, lsl #2]
   13df8:	cmp	r2, r3
   13dfc:	beq	13e08 <use_conflict+0x90>
   13e00:	mov	r3, #1
   13e04:	b	13e24 <use_conflict+0xac>
   13e08:	ldr	r3, [fp, #-8]
   13e0c:	add	r3, r3, #1
   13e10:	str	r3, [fp, #-8]
   13e14:	ldr	r3, [fp, #-8]
   13e18:	cmp	r3, #17
   13e1c:	ble	13db8 <use_conflict+0x40>
   13e20:	mov	r3, #0
   13e24:	mov	r0, r3
   13e28:	add	sp, fp, #0
   13e2c:	pop	{fp}		; (ldr fp, [sp], #4)
   13e30:	bx	lr

00013e34 <fold_edge>:
   13e34:	push	{fp}		; (str fp, [sp, #-4]!)
   13e38:	add	fp, sp, #0
   13e3c:	sub	sp, sp, #36	; 0x24
   13e40:	str	r0, [fp, #-32]	; 0xffffffe0
   13e44:	str	r1, [fp, #-36]	; 0xffffffdc
   13e48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13e4c:	ldr	r3, [r3, #4]
   13e50:	str	r3, [fp, #-12]
   13e54:	ldr	r3, [fp, #-12]
   13e58:	cmp	r3, #0
   13e5c:	bge	13e78 <fold_edge+0x44>
   13e60:	ldr	r3, [fp, #-12]
   13e64:	rsb	r3, r3, #0
   13e68:	str	r3, [fp, #-12]
   13e6c:	mov	r3, #0
   13e70:	str	r3, [fp, #-8]
   13e74:	b	13e80 <fold_edge+0x4c>
   13e78:	mov	r3, #1
   13e7c:	str	r3, [fp, #-8]
   13e80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13e84:	ldr	r3, [r3, #8]
   13e88:	ldr	r2, [fp, #-12]
   13e8c:	cmp	r2, r3
   13e90:	beq	13e9c <fold_edge+0x68>
   13e94:	mov	r3, #0
   13e98:	b	13f48 <fold_edge+0x114>
   13e9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ea0:	ldr	r3, [r3, #200]	; 0xc8
   13ea4:	str	r3, [fp, #-16]
   13ea8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13eac:	ldr	r3, [r3, #132]	; 0x84
   13eb0:	str	r3, [fp, #-20]	; 0xffffffec
   13eb4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13eb8:	ldr	r3, [r3, #16]
   13ebc:	ldr	r3, [r3, #200]	; 0xc8
   13ec0:	str	r3, [fp, #-24]	; 0xffffffe8
   13ec4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13ec8:	ldr	r3, [r3, #16]
   13ecc:	ldr	r3, [r3, #132]	; 0x84
   13ed0:	str	r3, [fp, #-28]	; 0xffffffe4
   13ed4:	ldr	r2, [fp, #-16]
   13ed8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13edc:	cmp	r2, r3
   13ee0:	beq	13eec <fold_edge+0xb8>
   13ee4:	mov	r3, #0
   13ee8:	b	13f48 <fold_edge+0x114>
   13eec:	ldr	r2, [fp, #-20]	; 0xffffffec
   13ef0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13ef4:	cmp	r2, r3
   13ef8:	bne	13f20 <fold_edge+0xec>
   13efc:	ldr	r3, [fp, #-8]
   13f00:	cmp	r3, #0
   13f04:	beq	13f14 <fold_edge+0xe0>
   13f08:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13f0c:	ldr	r3, [r3, #60]	; 0x3c
   13f10:	b	13f48 <fold_edge+0x114>
   13f14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13f18:	ldr	r3, [r3, #84]	; 0x54
   13f1c:	b	13f48 <fold_edge+0x114>
   13f20:	ldr	r3, [fp, #-8]
   13f24:	cmp	r3, #0
   13f28:	beq	13f44 <fold_edge+0x110>
   13f2c:	ldr	r3, [fp, #-12]
   13f30:	cmp	r3, #21
   13f34:	bne	13f44 <fold_edge+0x110>
   13f38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13f3c:	ldr	r3, [r3, #84]	; 0x54
   13f40:	b	13f48 <fold_edge+0x114>
   13f44:	mov	r3, #0
   13f48:	mov	r0, r3
   13f4c:	add	sp, fp, #0
   13f50:	pop	{fp}		; (ldr fp, [sp], #4)
   13f54:	bx	lr

00013f58 <opt_j>:
   13f58:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13f5c:	strd	r6, [sp, #8]
   13f60:	str	fp, [sp, #16]
   13f64:	str	lr, [sp, #20]
   13f68:	add	fp, sp, #20
   13f6c:	sub	sp, sp, #8
   13f70:	str	r0, [fp, #-24]	; 0xffffffe8
   13f74:	ldr	r7, [pc, #432]	; 1412c <opt_j+0x1d4>
   13f78:	add	r7, pc, r7
   13f7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13f80:	ldr	r3, [r3, #12]
   13f84:	ldr	r3, [r3, #60]	; 0x3c
   13f88:	cmp	r3, #0
   13f8c:	beq	14108 <opt_j+0x1b0>
   13f90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13f94:	ldr	r3, [r3, #12]
   13f98:	ldr	r2, [r3, #60]	; 0x3c
   13f9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13fa0:	ldr	r3, [r3, #12]
   13fa4:	ldr	r3, [r3, #84]	; 0x54
   13fa8:	cmp	r2, r3
   13fac:	bne	14004 <opt_j+0xac>
   13fb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13fb4:	ldr	r2, [r3, #16]
   13fb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13fbc:	ldr	r3, [r3, #12]
   13fc0:	ldr	r3, [r3, #60]	; 0x3c
   13fc4:	mov	r1, r3
   13fc8:	mov	r0, r2
   13fcc:	bl	13d78 <use_conflict>
   13fd0:	mov	r3, r0
   13fd4:	cmp	r3, #0
   13fd8:	bne	14004 <opt_j+0xac>
   13fdc:	ldr	r3, [pc, #332]	; 14130 <opt_j+0x1d8>
   13fe0:	add	r3, pc, r3
   13fe4:	mov	r2, #0
   13fe8:	str	r2, [r3]
   13fec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13ff0:	ldr	r3, [r3, #12]
   13ff4:	ldr	r2, [r3, #60]	; 0x3c
   13ff8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13ffc:	str	r2, [r3, #12]
   14000:	b	14008 <opt_j+0xb0>
   14004:	nop	{0}
   14008:	mov	r5, #0
   1400c:	b	140f0 <opt_j+0x198>
   14010:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14014:	ldr	r2, [r3, #8]
   14018:	mov	r3, r5
   1401c:	lsl	r3, r3, #2
   14020:	add	r3, r2, r3
   14024:	ldr	r4, [r3]
   14028:	b	140e4 <opt_j+0x18c>
   1402c:	mov	r3, r4
   14030:	mov	r0, r3
   14034:	bl	f44 <ffs@plt>
   14038:	mov	r3, r0
   1403c:	sub	r6, r3, #1
   14040:	mov	r3, #1
   14044:	lsl	r3, r3, r6
   14048:	mvn	r3, r3
   1404c:	and	r4, r4, r3
   14050:	mov	r3, r5
   14054:	lsl	r3, r3, #5
   14058:	mov	r2, r6
   1405c:	add	r3, r3, r2
   14060:	mov	r6, r3
   14064:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14068:	ldr	r0, [r3, #12]
   1406c:	ldr	r3, [pc, #192]	; 14134 <opt_j+0x1dc>
   14070:	ldr	r3, [r7, r3]
   14074:	ldr	r2, [r3]
   14078:	mov	r3, r6
   1407c:	lsl	r3, r3, #2
   14080:	add	r3, r2, r3
   14084:	ldr	r3, [r3]
   14088:	mov	r1, r3
   1408c:	bl	13e34 <fold_edge>
   14090:	mov	r6, r0
   14094:	cmp	r6, #0
   14098:	beq	140e4 <opt_j+0x18c>
   1409c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   140a0:	ldr	r3, [r3, #16]
   140a4:	mov	r1, r6
   140a8:	mov	r0, r3
   140ac:	bl	13d78 <use_conflict>
   140b0:	mov	r3, r0
   140b4:	cmp	r3, #0
   140b8:	bne	140e4 <opt_j+0x18c>
   140bc:	ldr	r3, [pc, #116]	; 14138 <opt_j+0x1e0>
   140c0:	add	r3, pc, r3
   140c4:	mov	r2, #0
   140c8:	str	r2, [r3]
   140cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   140d0:	str	r6, [r3, #12]
   140d4:	ldr	r3, [r6, #60]	; 0x3c
   140d8:	cmp	r3, #0
   140dc:	beq	14110 <opt_j+0x1b8>
   140e0:	b	14008 <opt_j+0xb0>
   140e4:	cmp	r4, #0
   140e8:	bne	1402c <opt_j+0xd4>
   140ec:	add	r5, r5, #1
   140f0:	ldr	r3, [pc, #68]	; 1413c <opt_j+0x1e4>
   140f4:	add	r3, pc, r3
   140f8:	ldr	r3, [r3]
   140fc:	cmp	r5, r3
   14100:	blt	14010 <opt_j+0xb8>
   14104:	b	14114 <opt_j+0x1bc>
   14108:	nop	{0}
   1410c:	b	14114 <opt_j+0x1bc>
   14110:	nop	{0}
   14114:	sub	sp, fp, #20
   14118:	ldrd	r4, [sp]
   1411c:	ldrd	r6, [sp, #8]
   14120:	ldr	fp, [sp, #16]
   14124:	add	sp, sp, #20
   14128:	pop	{pc}		; (ldr pc, [sp], #4)
   1412c:	.word	0x00026080
   14130:	.word	0x00026760
   14134:	.word	0x000000f4
   14138:	.word	0x00026680
   1413c:	.word	0x00026660

00014140 <or_pullup>:
   14140:	push	{fp}		; (str fp, [sp, #-4]!)
   14144:	add	fp, sp, #0
   14148:	sub	sp, sp, #36	; 0x24
   1414c:	str	r0, [fp, #-32]	; 0xffffffe0
   14150:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14154:	ldr	r3, [r3, #112]	; 0x70
   14158:	str	r3, [fp, #-20]	; 0xffffffec
   1415c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14160:	cmp	r3, #0
   14164:	beq	14420 <or_pullup+0x2e0>
   14168:	ldr	r3, [fp, #-20]	; 0xffffffec
   1416c:	ldr	r3, [r3, #16]
   14170:	ldr	r3, [r3, #200]	; 0xc8
   14174:	str	r3, [fp, #-24]	; 0xffffffe8
   14178:	ldr	r3, [fp, #-20]	; 0xffffffec
   1417c:	ldr	r3, [r3, #20]
   14180:	str	r3, [fp, #-20]	; 0xffffffec
   14184:	b	141ac <or_pullup+0x6c>
   14188:	ldr	r3, [fp, #-20]	; 0xffffffec
   1418c:	ldr	r3, [r3, #16]
   14190:	ldr	r3, [r3, #200]	; 0xc8
   14194:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14198:	cmp	r2, r3
   1419c:	bne	14428 <or_pullup+0x2e8>
   141a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   141a4:	ldr	r3, [r3, #20]
   141a8:	str	r3, [fp, #-20]	; 0xffffffec
   141ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   141b0:	cmp	r3, #0
   141b4:	bne	14188 <or_pullup+0x48>
   141b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   141bc:	ldr	r3, [r3, #112]	; 0x70
   141c0:	ldr	r3, [r3, #16]
   141c4:	ldr	r3, [r3, #60]	; 0x3c
   141c8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   141cc:	cmp	r2, r3
   141d0:	bne	141ec <or_pullup+0xac>
   141d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   141d8:	ldr	r3, [r3, #112]	; 0x70
   141dc:	ldr	r3, [r3, #16]
   141e0:	add	r3, r3, #60	; 0x3c
   141e4:	str	r3, [fp, #-12]
   141e8:	b	14200 <or_pullup+0xc0>
   141ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   141f0:	ldr	r3, [r3, #112]	; 0x70
   141f4:	ldr	r3, [r3, #16]
   141f8:	add	r3, r3, #84	; 0x54
   141fc:	str	r3, [fp, #-12]
   14200:	mov	r3, #1
   14204:	str	r3, [fp, #-8]
   14208:	ldr	r3, [fp, #-12]
   1420c:	ldr	r3, [r3]
   14210:	cmp	r3, #0
   14214:	beq	14430 <or_pullup+0x2f0>
   14218:	ldr	r3, [fp, #-12]
   1421c:	ldr	r3, [r3]
   14220:	ldr	r2, [r3, #60]	; 0x3c
   14224:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14228:	ldr	r3, [r3, #60]	; 0x3c
   1422c:	cmp	r2, r3
   14230:	bne	14438 <or_pullup+0x2f8>
   14234:	ldr	r3, [fp, #-12]
   14238:	ldr	r3, [r3]
   1423c:	ldr	r2, [r3, #104]	; 0x68
   14240:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14244:	ldr	r3, [r3]
   14248:	lsr	r3, r3, #5
   1424c:	lsl	r3, r3, #2
   14250:	add	r3, r2, r3
   14254:	ldr	r3, [r3]
   14258:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1425c:	ldr	r2, [r2]
   14260:	and	r2, r2, #31
   14264:	mov	r1, #1
   14268:	lsl	r2, r1, r2
   1426c:	and	r3, r3, r2
   14270:	cmp	r3, #0
   14274:	beq	14440 <or_pullup+0x300>
   14278:	ldr	r3, [fp, #-12]
   1427c:	ldr	r3, [r3]
   14280:	ldr	r3, [r3, #200]	; 0xc8
   14284:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14288:	cmp	r2, r3
   1428c:	bne	142ac <or_pullup+0x16c>
   14290:	ldr	r3, [fp, #-12]
   14294:	ldr	r3, [r3]
   14298:	add	r3, r3, #84	; 0x54
   1429c:	str	r3, [fp, #-12]
   142a0:	mov	r3, #0
   142a4:	str	r3, [fp, #-8]
   142a8:	b	14208 <or_pullup+0xc8>
   142ac:	nop	{0}
   142b0:	ldr	r3, [fp, #-12]
   142b4:	ldr	r3, [r3]
   142b8:	add	r3, r3, #84	; 0x54
   142bc:	str	r3, [fp, #-16]
   142c0:	ldr	r3, [fp, #-16]
   142c4:	ldr	r3, [r3]
   142c8:	cmp	r3, #0
   142cc:	beq	14448 <or_pullup+0x308>
   142d0:	ldr	r3, [fp, #-16]
   142d4:	ldr	r3, [r3]
   142d8:	ldr	r2, [r3, #60]	; 0x3c
   142dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   142e0:	ldr	r3, [r3, #60]	; 0x3c
   142e4:	cmp	r2, r3
   142e8:	bne	14450 <or_pullup+0x310>
   142ec:	ldr	r3, [fp, #-16]
   142f0:	ldr	r3, [r3]
   142f4:	ldr	r2, [r3, #104]	; 0x68
   142f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   142fc:	ldr	r3, [r3]
   14300:	lsr	r3, r3, #5
   14304:	lsl	r3, r3, #2
   14308:	add	r3, r2, r3
   1430c:	ldr	r3, [r3]
   14310:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14314:	ldr	r2, [r2]
   14318:	and	r2, r2, #31
   1431c:	mov	r1, #1
   14320:	lsl	r2, r1, r2
   14324:	and	r3, r3, r2
   14328:	cmp	r3, #0
   1432c:	beq	14458 <or_pullup+0x318>
   14330:	ldr	r3, [fp, #-16]
   14334:	ldr	r3, [r3]
   14338:	ldr	r3, [r3, #200]	; 0xc8
   1433c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14340:	cmp	r2, r3
   14344:	beq	1435c <or_pullup+0x21c>
   14348:	ldr	r3, [fp, #-16]
   1434c:	ldr	r3, [r3]
   14350:	add	r3, r3, #84	; 0x54
   14354:	str	r3, [fp, #-16]
   14358:	b	142c0 <or_pullup+0x180>
   1435c:	nop	{0}
   14360:	ldr	r3, [fp, #-16]
   14364:	ldr	r3, [r3]
   14368:	str	r3, [fp, #-28]	; 0xffffffe4
   1436c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14370:	ldr	r2, [r3, #84]	; 0x54
   14374:	ldr	r3, [fp, #-16]
   14378:	str	r2, [r3]
   1437c:	ldr	r3, [fp, #-12]
   14380:	ldr	r2, [r3]
   14384:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14388:	str	r2, [r3, #84]	; 0x54
   1438c:	ldr	r3, [fp, #-8]
   14390:	cmp	r3, #0
   14394:	beq	14400 <or_pullup+0x2c0>
   14398:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1439c:	ldr	r3, [r3, #112]	; 0x70
   143a0:	str	r3, [fp, #-20]	; 0xffffffec
   143a4:	b	143f0 <or_pullup+0x2b0>
   143a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   143ac:	ldr	r3, [r3, #16]
   143b0:	ldr	r3, [r3, #60]	; 0x3c
   143b4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   143b8:	cmp	r2, r3
   143bc:	bne	143d4 <or_pullup+0x294>
   143c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   143c4:	ldr	r3, [r3, #16]
   143c8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   143cc:	str	r2, [r3, #60]	; 0x3c
   143d0:	b	143e4 <or_pullup+0x2a4>
   143d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   143d8:	ldr	r3, [r3, #16]
   143dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   143e0:	str	r2, [r3, #84]	; 0x54
   143e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   143e8:	ldr	r3, [r3, #20]
   143ec:	str	r3, [fp, #-20]	; 0xffffffec
   143f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   143f4:	cmp	r3, #0
   143f8:	bne	143a8 <or_pullup+0x268>
   143fc:	b	1440c <or_pullup+0x2cc>
   14400:	ldr	r3, [fp, #-12]
   14404:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14408:	str	r2, [r3]
   1440c:	ldr	r3, [pc, #84]	; 14468 <or_pullup+0x328>
   14410:	add	r3, pc, r3
   14414:	mov	r2, #0
   14418:	str	r2, [r3]
   1441c:	b	1445c <or_pullup+0x31c>
   14420:	nop	{0}
   14424:	b	1445c <or_pullup+0x31c>
   14428:	nop	{0}
   1442c:	b	1445c <or_pullup+0x31c>
   14430:	nop	{0}
   14434:	b	1445c <or_pullup+0x31c>
   14438:	nop	{0}
   1443c:	b	1445c <or_pullup+0x31c>
   14440:	nop	{0}
   14444:	b	1445c <or_pullup+0x31c>
   14448:	nop	{0}
   1444c:	b	1445c <or_pullup+0x31c>
   14450:	nop	{0}
   14454:	b	1445c <or_pullup+0x31c>
   14458:	nop	{0}
   1445c:	add	sp, fp, #0
   14460:	pop	{fp}		; (ldr fp, [sp], #4)
   14464:	bx	lr
   14468:	.word	0x00026330

0001446c <and_pullup>:
   1446c:	push	{fp}		; (str fp, [sp, #-4]!)
   14470:	add	fp, sp, #0
   14474:	sub	sp, sp, #36	; 0x24
   14478:	str	r0, [fp, #-32]	; 0xffffffe0
   1447c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14480:	ldr	r3, [r3, #112]	; 0x70
   14484:	str	r3, [fp, #-20]	; 0xffffffec
   14488:	ldr	r3, [fp, #-20]	; 0xffffffec
   1448c:	cmp	r3, #0
   14490:	beq	1474c <and_pullup+0x2e0>
   14494:	ldr	r3, [fp, #-20]	; 0xffffffec
   14498:	ldr	r3, [r3, #16]
   1449c:	ldr	r3, [r3, #200]	; 0xc8
   144a0:	str	r3, [fp, #-24]	; 0xffffffe8
   144a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   144a8:	ldr	r3, [r3, #20]
   144ac:	str	r3, [fp, #-20]	; 0xffffffec
   144b0:	b	144d8 <and_pullup+0x6c>
   144b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   144b8:	ldr	r3, [r3, #16]
   144bc:	ldr	r3, [r3, #200]	; 0xc8
   144c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   144c4:	cmp	r2, r3
   144c8:	bne	14754 <and_pullup+0x2e8>
   144cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   144d0:	ldr	r3, [r3, #20]
   144d4:	str	r3, [fp, #-20]	; 0xffffffec
   144d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144dc:	cmp	r3, #0
   144e0:	bne	144b4 <and_pullup+0x48>
   144e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   144e8:	ldr	r3, [r3, #112]	; 0x70
   144ec:	ldr	r3, [r3, #16]
   144f0:	ldr	r3, [r3, #60]	; 0x3c
   144f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   144f8:	cmp	r2, r3
   144fc:	bne	14518 <and_pullup+0xac>
   14500:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14504:	ldr	r3, [r3, #112]	; 0x70
   14508:	ldr	r3, [r3, #16]
   1450c:	add	r3, r3, #60	; 0x3c
   14510:	str	r3, [fp, #-12]
   14514:	b	1452c <and_pullup+0xc0>
   14518:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1451c:	ldr	r3, [r3, #112]	; 0x70
   14520:	ldr	r3, [r3, #16]
   14524:	add	r3, r3, #84	; 0x54
   14528:	str	r3, [fp, #-12]
   1452c:	mov	r3, #1
   14530:	str	r3, [fp, #-8]
   14534:	ldr	r3, [fp, #-12]
   14538:	ldr	r3, [r3]
   1453c:	cmp	r3, #0
   14540:	beq	1475c <and_pullup+0x2f0>
   14544:	ldr	r3, [fp, #-12]
   14548:	ldr	r3, [r3]
   1454c:	ldr	r2, [r3, #84]	; 0x54
   14550:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14554:	ldr	r3, [r3, #84]	; 0x54
   14558:	cmp	r2, r3
   1455c:	bne	14764 <and_pullup+0x2f8>
   14560:	ldr	r3, [fp, #-12]
   14564:	ldr	r3, [r3]
   14568:	ldr	r2, [r3, #104]	; 0x68
   1456c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14570:	ldr	r3, [r3]
   14574:	lsr	r3, r3, #5
   14578:	lsl	r3, r3, #2
   1457c:	add	r3, r2, r3
   14580:	ldr	r3, [r3]
   14584:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14588:	ldr	r2, [r2]
   1458c:	and	r2, r2, #31
   14590:	mov	r1, #1
   14594:	lsl	r2, r1, r2
   14598:	and	r3, r3, r2
   1459c:	cmp	r3, #0
   145a0:	beq	1476c <and_pullup+0x300>
   145a4:	ldr	r3, [fp, #-12]
   145a8:	ldr	r3, [r3]
   145ac:	ldr	r3, [r3, #200]	; 0xc8
   145b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   145b4:	cmp	r2, r3
   145b8:	bne	145d8 <and_pullup+0x16c>
   145bc:	ldr	r3, [fp, #-12]
   145c0:	ldr	r3, [r3]
   145c4:	add	r3, r3, #60	; 0x3c
   145c8:	str	r3, [fp, #-12]
   145cc:	mov	r3, #0
   145d0:	str	r3, [fp, #-8]
   145d4:	b	14534 <and_pullup+0xc8>
   145d8:	nop	{0}
   145dc:	ldr	r3, [fp, #-12]
   145e0:	ldr	r3, [r3]
   145e4:	add	r3, r3, #60	; 0x3c
   145e8:	str	r3, [fp, #-16]
   145ec:	ldr	r3, [fp, #-16]
   145f0:	ldr	r3, [r3]
   145f4:	cmp	r3, #0
   145f8:	beq	14774 <and_pullup+0x308>
   145fc:	ldr	r3, [fp, #-16]
   14600:	ldr	r3, [r3]
   14604:	ldr	r2, [r3, #84]	; 0x54
   14608:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1460c:	ldr	r3, [r3, #84]	; 0x54
   14610:	cmp	r2, r3
   14614:	bne	1477c <and_pullup+0x310>
   14618:	ldr	r3, [fp, #-16]
   1461c:	ldr	r3, [r3]
   14620:	ldr	r2, [r3, #104]	; 0x68
   14624:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14628:	ldr	r3, [r3]
   1462c:	lsr	r3, r3, #5
   14630:	lsl	r3, r3, #2
   14634:	add	r3, r2, r3
   14638:	ldr	r3, [r3]
   1463c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14640:	ldr	r2, [r2]
   14644:	and	r2, r2, #31
   14648:	mov	r1, #1
   1464c:	lsl	r2, r1, r2
   14650:	and	r3, r3, r2
   14654:	cmp	r3, #0
   14658:	beq	14784 <and_pullup+0x318>
   1465c:	ldr	r3, [fp, #-16]
   14660:	ldr	r3, [r3]
   14664:	ldr	r3, [r3, #200]	; 0xc8
   14668:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1466c:	cmp	r2, r3
   14670:	beq	14688 <and_pullup+0x21c>
   14674:	ldr	r3, [fp, #-16]
   14678:	ldr	r3, [r3]
   1467c:	add	r3, r3, #60	; 0x3c
   14680:	str	r3, [fp, #-16]
   14684:	b	145ec <and_pullup+0x180>
   14688:	nop	{0}
   1468c:	ldr	r3, [fp, #-16]
   14690:	ldr	r3, [r3]
   14694:	str	r3, [fp, #-28]	; 0xffffffe4
   14698:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1469c:	ldr	r2, [r3, #60]	; 0x3c
   146a0:	ldr	r3, [fp, #-16]
   146a4:	str	r2, [r3]
   146a8:	ldr	r3, [fp, #-12]
   146ac:	ldr	r2, [r3]
   146b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   146b4:	str	r2, [r3, #60]	; 0x3c
   146b8:	ldr	r3, [fp, #-8]
   146bc:	cmp	r3, #0
   146c0:	beq	1472c <and_pullup+0x2c0>
   146c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   146c8:	ldr	r3, [r3, #112]	; 0x70
   146cc:	str	r3, [fp, #-20]	; 0xffffffec
   146d0:	b	1471c <and_pullup+0x2b0>
   146d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   146d8:	ldr	r3, [r3, #16]
   146dc:	ldr	r3, [r3, #60]	; 0x3c
   146e0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   146e4:	cmp	r2, r3
   146e8:	bne	14700 <and_pullup+0x294>
   146ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   146f0:	ldr	r3, [r3, #16]
   146f4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   146f8:	str	r2, [r3, #60]	; 0x3c
   146fc:	b	14710 <and_pullup+0x2a4>
   14700:	ldr	r3, [fp, #-20]	; 0xffffffec
   14704:	ldr	r3, [r3, #16]
   14708:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1470c:	str	r2, [r3, #84]	; 0x54
   14710:	ldr	r3, [fp, #-20]	; 0xffffffec
   14714:	ldr	r3, [r3, #20]
   14718:	str	r3, [fp, #-20]	; 0xffffffec
   1471c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14720:	cmp	r3, #0
   14724:	bne	146d4 <and_pullup+0x268>
   14728:	b	14738 <and_pullup+0x2cc>
   1472c:	ldr	r3, [fp, #-12]
   14730:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14734:	str	r2, [r3]
   14738:	ldr	r3, [pc, #84]	; 14794 <and_pullup+0x328>
   1473c:	add	r3, pc, r3
   14740:	mov	r2, #0
   14744:	str	r2, [r3]
   14748:	b	14788 <and_pullup+0x31c>
   1474c:	nop	{0}
   14750:	b	14788 <and_pullup+0x31c>
   14754:	nop	{0}
   14758:	b	14788 <and_pullup+0x31c>
   1475c:	nop	{0}
   14760:	b	14788 <and_pullup+0x31c>
   14764:	nop	{0}
   14768:	b	14788 <and_pullup+0x31c>
   1476c:	nop	{0}
   14770:	b	14788 <and_pullup+0x31c>
   14774:	nop	{0}
   14778:	b	14788 <and_pullup+0x31c>
   1477c:	nop	{0}
   14780:	b	14788 <and_pullup+0x31c>
   14784:	nop	{0}
   14788:	add	sp, fp, #0
   1478c:	pop	{fp}		; (ldr fp, [sp], #4)
   14790:	bx	lr
   14794:	.word	0x00026004

00014798 <opt_blks>:
   14798:	str	r4, [sp, #-12]!
   1479c:	str	fp, [sp, #4]
   147a0:	str	lr, [sp, #8]
   147a4:	add	fp, sp, #8
   147a8:	sub	sp, sp, #28
   147ac:	str	r0, [fp, #-32]	; 0xffffffe0
   147b0:	str	r1, [fp, #-36]	; 0xffffffdc
   147b4:	ldr	r4, [pc, #428]	; 14968 <opt_blks+0x1d0>
   147b8:	add	r4, pc, r4
   147bc:	bl	11ff0 <init_val>
   147c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   147c4:	ldr	r3, [r3, #36]	; 0x24
   147c8:	str	r3, [fp, #-24]	; 0xffffffe8
   147cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   147d0:	bl	149b0 <find_inedges>
   147d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   147d8:	str	r3, [fp, #-16]
   147dc:	b	14834 <opt_blks+0x9c>
   147e0:	ldr	r3, [pc, #388]	; 1496c <opt_blks+0x1d4>
   147e4:	ldr	r3, [r4, r3]
   147e8:	ldr	r2, [r3]
   147ec:	ldr	r3, [fp, #-16]
   147f0:	lsl	r3, r3, #2
   147f4:	add	r3, r2, r3
   147f8:	ldr	r3, [r3]
   147fc:	str	r3, [fp, #-20]	; 0xffffffec
   14800:	b	1481c <opt_blks+0x84>
   14804:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14808:	ldr	r0, [fp, #-20]	; 0xffffffec
   1480c:	bl	13afc <opt_blk>
   14810:	ldr	r3, [fp, #-20]	; 0xffffffec
   14814:	ldr	r3, [r3, #100]	; 0x64
   14818:	str	r3, [fp, #-20]	; 0xffffffec
   1481c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14820:	cmp	r3, #0
   14824:	bne	14804 <opt_blks+0x6c>
   14828:	ldr	r3, [fp, #-16]
   1482c:	sub	r3, r3, #1
   14830:	str	r3, [fp, #-16]
   14834:	ldr	r3, [fp, #-16]
   14838:	cmp	r3, #0
   1483c:	bge	147e0 <opt_blks+0x48>
   14840:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14844:	cmp	r3, #0
   14848:	bne	14950 <opt_blks+0x1b8>
   1484c:	mov	r3, #1
   14850:	str	r3, [fp, #-16]
   14854:	b	148c0 <opt_blks+0x128>
   14858:	ldr	r3, [pc, #268]	; 1496c <opt_blks+0x1d4>
   1485c:	ldr	r3, [r4, r3]
   14860:	ldr	r2, [r3]
   14864:	ldr	r3, [fp, #-16]
   14868:	lsl	r3, r3, #2
   1486c:	add	r3, r2, r3
   14870:	ldr	r3, [r3]
   14874:	str	r3, [fp, #-20]	; 0xffffffec
   14878:	b	148a8 <opt_blks+0x110>
   1487c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14880:	add	r3, r3, #48	; 0x30
   14884:	mov	r0, r3
   14888:	bl	13f58 <opt_j>
   1488c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14890:	add	r3, r3, #72	; 0x48
   14894:	mov	r0, r3
   14898:	bl	13f58 <opt_j>
   1489c:	ldr	r3, [fp, #-20]	; 0xffffffec
   148a0:	ldr	r3, [r3, #100]	; 0x64
   148a4:	str	r3, [fp, #-20]	; 0xffffffec
   148a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   148ac:	cmp	r3, #0
   148b0:	bne	1487c <opt_blks+0xe4>
   148b4:	ldr	r3, [fp, #-16]
   148b8:	add	r3, r3, #1
   148bc:	str	r3, [fp, #-16]
   148c0:	ldr	r2, [fp, #-16]
   148c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   148c8:	cmp	r2, r3
   148cc:	ble	14858 <opt_blks+0xc0>
   148d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   148d4:	bl	149b0 <find_inedges>
   148d8:	mov	r3, #1
   148dc:	str	r3, [fp, #-16]
   148e0:	b	1493c <opt_blks+0x1a4>
   148e4:	ldr	r3, [pc, #128]	; 1496c <opt_blks+0x1d4>
   148e8:	ldr	r3, [r4, r3]
   148ec:	ldr	r2, [r3]
   148f0:	ldr	r3, [fp, #-16]
   148f4:	lsl	r3, r3, #2
   148f8:	add	r3, r2, r3
   148fc:	ldr	r3, [r3]
   14900:	str	r3, [fp, #-20]	; 0xffffffec
   14904:	b	14924 <opt_blks+0x18c>
   14908:	ldr	r0, [fp, #-20]	; 0xffffffec
   1490c:	bl	14140 <or_pullup>
   14910:	ldr	r0, [fp, #-20]	; 0xffffffec
   14914:	bl	1446c <and_pullup>
   14918:	ldr	r3, [fp, #-20]	; 0xffffffec
   1491c:	ldr	r3, [r3, #100]	; 0x64
   14920:	str	r3, [fp, #-20]	; 0xffffffec
   14924:	ldr	r3, [fp, #-20]	; 0xffffffec
   14928:	cmp	r3, #0
   1492c:	bne	14908 <opt_blks+0x170>
   14930:	ldr	r3, [fp, #-16]
   14934:	add	r3, r3, #1
   14938:	str	r3, [fp, #-16]
   1493c:	ldr	r2, [fp, #-16]
   14940:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14944:	cmp	r2, r3
   14948:	ble	148e4 <opt_blks+0x14c>
   1494c:	b	14954 <opt_blks+0x1bc>
   14950:	nop	{0}
   14954:	sub	sp, fp, #8
   14958:	ldr	r4, [sp]
   1495c:	ldr	fp, [sp, #4]
   14960:	add	sp, sp, #8
   14964:	pop	{pc}		; (ldr pc, [sp], #4)
   14968:	.word	0x00025840
   1496c:	.word	0x000000d4

00014970 <link_inedge>:
   14970:	push	{fp}		; (str fp, [sp, #-4]!)
   14974:	add	fp, sp, #0
   14978:	sub	sp, sp, #12
   1497c:	str	r0, [fp, #-8]
   14980:	str	r1, [fp, #-12]
   14984:	ldr	r3, [fp, #-12]
   14988:	ldr	r2, [r3, #112]	; 0x70
   1498c:	ldr	r3, [fp, #-8]
   14990:	str	r2, [r3, #20]
   14994:	ldr	r3, [fp, #-12]
   14998:	ldr	r2, [fp, #-8]
   1499c:	str	r2, [r3, #112]	; 0x70
   149a0:	nop	{0}
   149a4:	add	sp, fp, #0
   149a8:	pop	{fp}		; (ldr fp, [sp], #4)
   149ac:	bx	lr

000149b0 <find_inedges>:
   149b0:	str	r4, [sp, #-12]!
   149b4:	str	fp, [sp, #4]
   149b8:	str	lr, [sp, #8]
   149bc:	add	fp, sp, #8
   149c0:	sub	sp, sp, #20
   149c4:	str	r0, [fp, #-24]	; 0xffffffe8
   149c8:	ldr	r4, [pc, #264]	; 14ad8 <find_inedges+0x128>
   149cc:	add	r4, pc, r4
   149d0:	mov	r3, #0
   149d4:	str	r3, [fp, #-16]
   149d8:	b	14a0c <find_inedges+0x5c>
   149dc:	ldr	r3, [pc, #248]	; 14adc <find_inedges+0x12c>
   149e0:	ldr	r3, [r4, r3]
   149e4:	ldr	r2, [r3]
   149e8:	ldr	r3, [fp, #-16]
   149ec:	lsl	r3, r3, #2
   149f0:	add	r3, r2, r3
   149f4:	ldr	r3, [r3]
   149f8:	mov	r2, #0
   149fc:	str	r2, [r3, #112]	; 0x70
   14a00:	ldr	r3, [fp, #-16]
   14a04:	add	r3, r3, #1
   14a08:	str	r3, [fp, #-16]
   14a0c:	ldr	r3, [pc, #204]	; 14ae0 <find_inedges+0x130>
   14a10:	add	r3, pc, r3
   14a14:	ldr	r3, [r3]
   14a18:	ldr	r2, [fp, #-16]
   14a1c:	cmp	r2, r3
   14a20:	blt	149dc <find_inedges+0x2c>
   14a24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14a28:	ldr	r3, [r3, #36]	; 0x24
   14a2c:	str	r3, [fp, #-16]
   14a30:	b	14ab4 <find_inedges+0x104>
   14a34:	ldr	r3, [pc, #168]	; 14ae4 <find_inedges+0x134>
   14a38:	ldr	r3, [r4, r3]
   14a3c:	ldr	r2, [r3]
   14a40:	ldr	r3, [fp, #-16]
   14a44:	lsl	r3, r3, #2
   14a48:	add	r3, r2, r3
   14a4c:	ldr	r3, [r3]
   14a50:	str	r3, [fp, #-20]	; 0xffffffec
   14a54:	b	14a9c <find_inedges+0xec>
   14a58:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a5c:	add	r2, r3, #48	; 0x30
   14a60:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a64:	ldr	r3, [r3, #60]	; 0x3c
   14a68:	mov	r1, r3
   14a6c:	mov	r0, r2
   14a70:	bl	14970 <link_inedge>
   14a74:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a78:	add	r2, r3, #72	; 0x48
   14a7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a80:	ldr	r3, [r3, #84]	; 0x54
   14a84:	mov	r1, r3
   14a88:	mov	r0, r2
   14a8c:	bl	14970 <link_inedge>
   14a90:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a94:	ldr	r3, [r3, #100]	; 0x64
   14a98:	str	r3, [fp, #-20]	; 0xffffffec
   14a9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14aa0:	cmp	r3, #0
   14aa4:	bne	14a58 <find_inedges+0xa8>
   14aa8:	ldr	r3, [fp, #-16]
   14aac:	sub	r3, r3, #1
   14ab0:	str	r3, [fp, #-16]
   14ab4:	ldr	r3, [fp, #-16]
   14ab8:	cmp	r3, #0
   14abc:	bgt	14a34 <find_inedges+0x84>
   14ac0:	nop	{0}
   14ac4:	sub	sp, fp, #8
   14ac8:	ldr	r4, [sp]
   14acc:	ldr	fp, [sp, #4]
   14ad0:	add	sp, sp, #8
   14ad4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ad8:	.word	0x0002562c
   14adc:	.word	0x000000dc
   14ae0:	.word	0x00025d38
   14ae4:	.word	0x000000d4

00014ae8 <opt_root>:
   14ae8:	str	fp, [sp, #-8]!
   14aec:	str	lr, [sp, #4]
   14af0:	add	fp, sp, #4
   14af4:	sub	sp, sp, #16
   14af8:	str	r0, [fp, #-16]
   14afc:	ldr	r3, [fp, #-16]
   14b00:	ldr	r3, [r3]
   14b04:	ldr	r3, [r3, #4]
   14b08:	str	r3, [fp, #-8]
   14b0c:	ldr	r3, [fp, #-16]
   14b10:	ldr	r3, [r3]
   14b14:	mov	r2, #0
   14b18:	str	r2, [r3, #4]
   14b1c:	b	14b34 <opt_root+0x4c>
   14b20:	ldr	r3, [fp, #-16]
   14b24:	ldr	r3, [r3]
   14b28:	ldr	r2, [r3, #60]	; 0x3c
   14b2c:	ldr	r3, [fp, #-16]
   14b30:	str	r2, [r3]
   14b34:	ldr	r3, [fp, #-16]
   14b38:	ldr	r3, [r3]
   14b3c:	ldr	r3, [r3, #8]
   14b40:	and	r3, r3, #7
   14b44:	cmp	r3, #5
   14b48:	bne	14b6c <opt_root+0x84>
   14b4c:	ldr	r3, [fp, #-16]
   14b50:	ldr	r3, [r3]
   14b54:	ldr	r2, [r3, #60]	; 0x3c
   14b58:	ldr	r3, [fp, #-16]
   14b5c:	ldr	r3, [r3]
   14b60:	ldr	r3, [r3, #84]	; 0x54
   14b64:	cmp	r2, r3
   14b68:	beq	14b20 <opt_root+0x38>
   14b6c:	ldr	r3, [fp, #-16]
   14b70:	ldr	r3, [r3]
   14b74:	ldr	r3, [r3, #4]
   14b78:	str	r3, [fp, #-12]
   14b7c:	ldr	r3, [fp, #-12]
   14b80:	cmp	r3, #0
   14b84:	beq	14b94 <opt_root+0xac>
   14b88:	ldr	r1, [fp, #-12]
   14b8c:	ldr	r0, [fp, #-8]
   14b90:	bl	d608 <sf_append>
   14b94:	ldr	r3, [fp, #-16]
   14b98:	ldr	r3, [r3]
   14b9c:	ldr	r2, [fp, #-8]
   14ba0:	str	r2, [r3, #4]
   14ba4:	ldr	r3, [fp, #-16]
   14ba8:	ldr	r3, [r3]
   14bac:	ldr	r3, [r3, #8]
   14bb0:	and	r3, r3, #7
   14bb4:	cmp	r3, #6
   14bb8:	bne	14bcc <opt_root+0xe4>
   14bbc:	ldr	r3, [fp, #-16]
   14bc0:	ldr	r3, [r3]
   14bc4:	mov	r2, #0
   14bc8:	str	r2, [r3, #4]
   14bcc:	nop	{0}
   14bd0:	sub	sp, fp, #4
   14bd4:	ldr	fp, [sp]
   14bd8:	add	sp, sp, #4
   14bdc:	pop	{pc}		; (ldr pc, [sp], #4)

00014be0 <opt_loop>:
   14be0:	str	fp, [sp, #-8]!
   14be4:	str	lr, [sp, #4]
   14be8:	add	fp, sp, #4
   14bec:	sub	sp, sp, #8
   14bf0:	str	r0, [fp, #-8]
   14bf4:	str	r1, [fp, #-12]
   14bf8:	ldr	r3, [pc, #100]	; 14c64 <opt_loop+0x84>
   14bfc:	add	r3, pc, r3
   14c00:	mov	r2, #1
   14c04:	str	r2, [r3]
   14c08:	ldr	r0, [fp, #-8]
   14c0c:	bl	1123c <find_levels>
   14c10:	ldr	r0, [fp, #-8]
   14c14:	bl	112cc <find_dom>
   14c18:	ldr	r0, [fp, #-8]
   14c1c:	bl	117fc <find_closure>
   14c20:	ldr	r0, [fp, #-8]
   14c24:	bl	11e70 <find_ud>
   14c28:	ldr	r0, [fp, #-8]
   14c2c:	bl	11678 <find_edom>
   14c30:	ldr	r1, [fp, #-12]
   14c34:	ldr	r0, [fp, #-8]
   14c38:	bl	14798 <opt_blks>
   14c3c:	ldr	r3, [pc, #36]	; 14c68 <opt_loop+0x88>
   14c40:	add	r3, pc, r3
   14c44:	ldr	r3, [r3]
   14c48:	cmp	r3, #0
   14c4c:	beq	14bf8 <opt_loop+0x18>
   14c50:	nop	{0}
   14c54:	sub	sp, fp, #4
   14c58:	ldr	fp, [sp]
   14c5c:	add	sp, sp, #4
   14c60:	pop	{pc}		; (ldr pc, [sp], #4)
   14c64:	.word	0x00025b44
   14c68:	.word	0x00025b00

00014c6c <sf_bpf_optimize>:
   14c6c:	str	fp, [sp, #-8]!
   14c70:	str	lr, [sp, #4]
   14c74:	add	fp, sp, #4
   14c78:	sub	sp, sp, #16
   14c7c:	str	r0, [fp, #-16]
   14c80:	ldr	r3, [fp, #-16]
   14c84:	ldr	r3, [r3]
   14c88:	str	r3, [fp, #-8]
   14c8c:	ldr	r0, [fp, #-8]
   14c90:	bl	15674 <opt_init>
   14c94:	mov	r1, #0
   14c98:	ldr	r0, [fp, #-8]
   14c9c:	bl	14be0 <opt_loop>
   14ca0:	mov	r1, #1
   14ca4:	ldr	r0, [fp, #-8]
   14ca8:	bl	14be0 <opt_loop>
   14cac:	ldr	r0, [fp, #-8]
   14cb0:	bl	14f88 <intern_blocks>
   14cb4:	ldr	r0, [fp, #-16]
   14cb8:	bl	14ae8 <opt_root>
   14cbc:	bl	152c8 <opt_cleanup>
   14cc0:	nop	{0}
   14cc4:	sub	sp, fp, #4
   14cc8:	ldr	fp, [sp]
   14ccc:	add	sp, sp, #4
   14cd0:	pop	{pc}		; (ldr pc, [sp], #4)

00014cd4 <make_marks>:
   14cd4:	str	fp, [sp, #-8]!
   14cd8:	str	lr, [sp, #4]
   14cdc:	add	fp, sp, #4
   14ce0:	sub	sp, sp, #8
   14ce4:	str	r0, [fp, #-8]
   14ce8:	ldr	r3, [fp, #-8]
   14cec:	ldr	r2, [r3, #24]
   14cf0:	ldr	r3, [pc, #104]	; 14d60 <make_marks+0x8c>
   14cf4:	add	r3, pc, r3
   14cf8:	ldr	r3, [r3]
   14cfc:	cmp	r2, r3
   14d00:	beq	14d4c <make_marks+0x78>
   14d04:	ldr	r3, [pc, #88]	; 14d64 <make_marks+0x90>
   14d08:	add	r3, pc, r3
   14d0c:	ldr	r2, [r3]
   14d10:	ldr	r3, [fp, #-8]
   14d14:	str	r2, [r3, #24]
   14d18:	ldr	r3, [fp, #-8]
   14d1c:	ldr	r3, [r3, #8]
   14d20:	and	r3, r3, #7
   14d24:	cmp	r3, #6
   14d28:	beq	14d4c <make_marks+0x78>
   14d2c:	ldr	r3, [fp, #-8]
   14d30:	ldr	r3, [r3, #60]	; 0x3c
   14d34:	mov	r0, r3
   14d38:	bl	14cd4 <make_marks>
   14d3c:	ldr	r3, [fp, #-8]
   14d40:	ldr	r3, [r3, #84]	; 0x54
   14d44:	mov	r0, r3
   14d48:	bl	14cd4 <make_marks>
   14d4c:	nop	{0}
   14d50:	sub	sp, fp, #4
   14d54:	ldr	fp, [sp]
   14d58:	add	sp, sp, #4
   14d5c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d60:	.word	0x00025a50
   14d64:	.word	0x00025a3c

00014d68 <mark_code>:
   14d68:	str	fp, [sp, #-8]!
   14d6c:	str	lr, [sp, #4]
   14d70:	add	fp, sp, #4
   14d74:	sub	sp, sp, #8
   14d78:	str	r0, [fp, #-8]
   14d7c:	ldr	r3, [pc, #48]	; 14db4 <mark_code+0x4c>
   14d80:	add	r3, pc, r3
   14d84:	ldr	r3, [r3]
   14d88:	add	r2, r3, #1
   14d8c:	ldr	r3, [pc, #36]	; 14db8 <mark_code+0x50>
   14d90:	add	r3, pc, r3
   14d94:	str	r2, [r3]
   14d98:	ldr	r0, [fp, #-8]
   14d9c:	bl	14cd4 <make_marks>
   14da0:	nop	{0}
   14da4:	sub	sp, fp, #4
   14da8:	ldr	fp, [sp]
   14dac:	add	sp, sp, #4
   14db0:	pop	{pc}		; (ldr pc, [sp], #4)
   14db4:	.word	0x000259c4
   14db8:	.word	0x000259b4

00014dbc <eq_slist>:
   14dbc:	push	{fp}		; (str fp, [sp, #-4]!)
   14dc0:	add	fp, sp, #0
   14dc4:	sub	sp, sp, #12
   14dc8:	str	r0, [fp, #-8]
   14dcc:	str	r1, [fp, #-12]
   14dd0:	b	14de0 <eq_slist+0x24>
   14dd4:	ldr	r3, [fp, #-8]
   14dd8:	ldr	r3, [r3, #16]
   14ddc:	str	r3, [fp, #-8]
   14de0:	ldr	r3, [fp, #-8]
   14de4:	cmp	r3, #0
   14de8:	beq	14e0c <eq_slist+0x50>
   14dec:	ldr	r3, [fp, #-8]
   14df0:	ldr	r3, [r3]
   14df4:	cmn	r3, #1
   14df8:	beq	14dd4 <eq_slist+0x18>
   14dfc:	b	14e0c <eq_slist+0x50>
   14e00:	ldr	r3, [fp, #-12]
   14e04:	ldr	r3, [r3, #16]
   14e08:	str	r3, [fp, #-12]
   14e0c:	ldr	r3, [fp, #-12]
   14e10:	cmp	r3, #0
   14e14:	beq	14e28 <eq_slist+0x6c>
   14e18:	ldr	r3, [fp, #-12]
   14e1c:	ldr	r3, [r3]
   14e20:	cmn	r3, #1
   14e24:	beq	14e00 <eq_slist+0x44>
   14e28:	ldr	r3, [fp, #-8]
   14e2c:	cmp	r3, #0
   14e30:	bne	14e4c <eq_slist+0x90>
   14e34:	ldr	r3, [fp, #-12]
   14e38:	cmp	r3, #0
   14e3c:	moveq	r3, #1
   14e40:	movne	r3, #0
   14e44:	uxtb	r3, r3
   14e48:	b	14ec4 <eq_slist+0x108>
   14e4c:	ldr	r3, [fp, #-12]
   14e50:	cmp	r3, #0
   14e54:	bne	14e70 <eq_slist+0xb4>
   14e58:	ldr	r3, [fp, #-8]
   14e5c:	cmp	r3, #0
   14e60:	moveq	r3, #1
   14e64:	movne	r3, #0
   14e68:	uxtb	r3, r3
   14e6c:	b	14ec4 <eq_slist+0x108>
   14e70:	ldr	r3, [fp, #-8]
   14e74:	ldr	r2, [r3]
   14e78:	ldr	r3, [fp, #-12]
   14e7c:	ldr	r3, [r3]
   14e80:	cmp	r2, r3
   14e84:	bne	14ea0 <eq_slist+0xe4>
   14e88:	ldr	r3, [fp, #-8]
   14e8c:	ldr	r2, [r3, #12]
   14e90:	ldr	r3, [fp, #-12]
   14e94:	ldr	r3, [r3, #12]
   14e98:	cmp	r2, r3
   14e9c:	beq	14ea8 <eq_slist+0xec>
   14ea0:	mov	r3, #0
   14ea4:	b	14ec4 <eq_slist+0x108>
   14ea8:	ldr	r3, [fp, #-8]
   14eac:	ldr	r3, [r3, #16]
   14eb0:	str	r3, [fp, #-8]
   14eb4:	ldr	r3, [fp, #-12]
   14eb8:	ldr	r3, [r3, #16]
   14ebc:	str	r3, [fp, #-12]
   14ec0:	b	14de0 <eq_slist+0x24>
   14ec4:	mov	r0, r3
   14ec8:	add	sp, fp, #0
   14ecc:	pop	{fp}		; (ldr fp, [sp], #4)
   14ed0:	bx	lr

00014ed4 <eq_blk>:
   14ed4:	str	fp, [sp, #-8]!
   14ed8:	str	lr, [sp, #4]
   14edc:	add	fp, sp, #4
   14ee0:	sub	sp, sp, #8
   14ee4:	str	r0, [fp, #-8]
   14ee8:	str	r1, [fp, #-12]
   14eec:	ldr	r3, [fp, #-8]
   14ef0:	ldr	r2, [r3, #8]
   14ef4:	ldr	r3, [fp, #-12]
   14ef8:	ldr	r3, [r3, #8]
   14efc:	cmp	r2, r3
   14f00:	bne	14f70 <eq_blk+0x9c>
   14f04:	ldr	r3, [fp, #-8]
   14f08:	ldr	r2, [r3, #20]
   14f0c:	ldr	r3, [fp, #-12]
   14f10:	ldr	r3, [r3, #20]
   14f14:	cmp	r2, r3
   14f18:	bne	14f70 <eq_blk+0x9c>
   14f1c:	ldr	r3, [fp, #-8]
   14f20:	ldr	r2, [r3, #60]	; 0x3c
   14f24:	ldr	r3, [fp, #-12]
   14f28:	ldr	r3, [r3, #60]	; 0x3c
   14f2c:	cmp	r2, r3
   14f30:	bne	14f70 <eq_blk+0x9c>
   14f34:	ldr	r3, [fp, #-8]
   14f38:	ldr	r2, [r3, #84]	; 0x54
   14f3c:	ldr	r3, [fp, #-12]
   14f40:	ldr	r3, [r3, #84]	; 0x54
   14f44:	cmp	r2, r3
   14f48:	bne	14f70 <eq_blk+0x9c>
   14f4c:	ldr	r3, [fp, #-8]
   14f50:	ldr	r2, [r3, #4]
   14f54:	ldr	r3, [fp, #-12]
   14f58:	ldr	r3, [r3, #4]
   14f5c:	mov	r1, r3
   14f60:	mov	r0, r2
   14f64:	bl	14dbc <eq_slist>
   14f68:	mov	r3, r0
   14f6c:	b	14f74 <eq_blk+0xa0>
   14f70:	mov	r3, #0
   14f74:	mov	r0, r3
   14f78:	sub	sp, fp, #4
   14f7c:	ldr	fp, [sp]
   14f80:	add	sp, sp, #4
   14f84:	pop	{pc}		; (ldr pc, [sp], #4)

00014f88 <intern_blocks>:
   14f88:	str	r4, [sp, #-12]!
   14f8c:	str	fp, [sp, #4]
   14f90:	str	lr, [sp, #8]
   14f94:	add	fp, sp, #8
   14f98:	sub	sp, sp, #28
   14f9c:	str	r0, [fp, #-32]	; 0xffffffe0
   14fa0:	ldr	r4, [pc, #768]	; 152a8 <intern_blocks+0x320>
   14fa4:	add	r4, pc, r4
   14fa8:	mov	r3, #1
   14fac:	str	r3, [fp, #-24]	; 0xffffffe8
   14fb0:	mov	r3, #0
   14fb4:	str	r3, [fp, #-16]
   14fb8:	b	14fec <intern_blocks+0x64>
   14fbc:	ldr	r3, [pc, #744]	; 152ac <intern_blocks+0x324>
   14fc0:	ldr	r3, [r4, r3]
   14fc4:	ldr	r2, [r3]
   14fc8:	ldr	r3, [fp, #-16]
   14fcc:	lsl	r3, r3, #2
   14fd0:	add	r3, r2, r3
   14fd4:	ldr	r3, [r3]
   14fd8:	mov	r2, #0
   14fdc:	str	r2, [r3, #100]	; 0x64
   14fe0:	ldr	r3, [fp, #-16]
   14fe4:	add	r3, r3, #1
   14fe8:	str	r3, [fp, #-16]
   14fec:	ldr	r3, [pc, #700]	; 152b0 <intern_blocks+0x328>
   14ff0:	add	r3, pc, r3
   14ff4:	ldr	r3, [r3]
   14ff8:	ldr	r2, [fp, #-16]
   14ffc:	cmp	r2, r3
   15000:	blt	14fbc <intern_blocks+0x34>
   15004:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15008:	bl	14d68 <mark_code>
   1500c:	ldr	r3, [pc, #672]	; 152b4 <intern_blocks+0x32c>
   15010:	add	r3, pc, r3
   15014:	ldr	r3, [r3]
   15018:	sub	r3, r3, #1
   1501c:	str	r3, [fp, #-16]
   15020:	b	151a0 <intern_blocks+0x218>
   15024:	ldr	r3, [pc, #640]	; 152ac <intern_blocks+0x324>
   15028:	ldr	r3, [r4, r3]
   1502c:	ldr	r2, [r3]
   15030:	ldr	r3, [fp, #-16]
   15034:	lsl	r3, r3, #2
   15038:	add	r3, r2, r3
   1503c:	ldr	r3, [r3]
   15040:	ldr	r2, [r3, #24]
   15044:	ldr	r3, [pc, #620]	; 152b8 <intern_blocks+0x330>
   15048:	add	r3, pc, r3
   1504c:	ldr	r3, [r3]
   15050:	cmp	r2, r3
   15054:	beq	1505c <intern_blocks+0xd4>
   15058:	b	151a0 <intern_blocks+0x218>
   1505c:	ldr	r3, [fp, #-16]
   15060:	add	r3, r3, #1
   15064:	str	r3, [fp, #-20]	; 0xffffffec
   15068:	b	15188 <intern_blocks+0x200>
   1506c:	ldr	r3, [pc, #568]	; 152ac <intern_blocks+0x324>
   15070:	ldr	r3, [r4, r3]
   15074:	ldr	r2, [r3]
   15078:	ldr	r3, [fp, #-20]	; 0xffffffec
   1507c:	lsl	r3, r3, #2
   15080:	add	r3, r2, r3
   15084:	ldr	r3, [r3]
   15088:	ldr	r2, [r3, #24]
   1508c:	ldr	r3, [pc, #552]	; 152bc <intern_blocks+0x334>
   15090:	add	r3, pc, r3
   15094:	ldr	r3, [r3]
   15098:	cmp	r2, r3
   1509c:	bne	15178 <intern_blocks+0x1f0>
   150a0:	ldr	r3, [pc, #516]	; 152ac <intern_blocks+0x324>
   150a4:	ldr	r3, [r4, r3]
   150a8:	ldr	r2, [r3]
   150ac:	ldr	r3, [fp, #-16]
   150b0:	lsl	r3, r3, #2
   150b4:	add	r3, r2, r3
   150b8:	ldr	r0, [r3]
   150bc:	ldr	r3, [pc, #488]	; 152ac <intern_blocks+0x324>
   150c0:	ldr	r3, [r4, r3]
   150c4:	ldr	r2, [r3]
   150c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   150cc:	lsl	r3, r3, #2
   150d0:	add	r3, r2, r3
   150d4:	ldr	r3, [r3]
   150d8:	mov	r1, r3
   150dc:	bl	14ed4 <eq_blk>
   150e0:	mov	r3, r0
   150e4:	cmp	r3, #0
   150e8:	beq	1517c <intern_blocks+0x1f4>
   150ec:	ldr	r3, [pc, #440]	; 152ac <intern_blocks+0x324>
   150f0:	ldr	r3, [r4, r3]
   150f4:	ldr	r2, [r3]
   150f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   150fc:	lsl	r3, r3, #2
   15100:	add	r3, r2, r3
   15104:	ldr	r3, [r3]
   15108:	ldr	r3, [r3, #100]	; 0x64
   1510c:	cmp	r3, #0
   15110:	beq	15138 <intern_blocks+0x1b0>
   15114:	ldr	r3, [pc, #400]	; 152ac <intern_blocks+0x324>
   15118:	ldr	r3, [r4, r3]
   1511c:	ldr	r2, [r3]
   15120:	ldr	r3, [fp, #-20]	; 0xffffffec
   15124:	lsl	r3, r3, #2
   15128:	add	r3, r2, r3
   1512c:	ldr	r3, [r3]
   15130:	ldr	r3, [r3, #100]	; 0x64
   15134:	b	15154 <intern_blocks+0x1cc>
   15138:	ldr	r3, [pc, #364]	; 152ac <intern_blocks+0x324>
   1513c:	ldr	r3, [r4, r3]
   15140:	ldr	r2, [r3]
   15144:	ldr	r3, [fp, #-20]	; 0xffffffec
   15148:	lsl	r3, r3, #2
   1514c:	add	r3, r2, r3
   15150:	ldr	r3, [r3]
   15154:	ldr	r2, [pc, #336]	; 152ac <intern_blocks+0x324>
   15158:	ldr	r2, [r4, r2]
   1515c:	ldr	r1, [r2]
   15160:	ldr	r2, [fp, #-16]
   15164:	lsl	r2, r2, #2
   15168:	add	r2, r1, r2
   1516c:	ldr	r2, [r2]
   15170:	str	r3, [r2, #100]	; 0x64
   15174:	b	151a0 <intern_blocks+0x218>
   15178:	nop	{0}
   1517c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15180:	add	r3, r3, #1
   15184:	str	r3, [fp, #-20]	; 0xffffffec
   15188:	ldr	r3, [pc, #304]	; 152c0 <intern_blocks+0x338>
   1518c:	add	r3, pc, r3
   15190:	ldr	r3, [r3]
   15194:	ldr	r2, [fp, #-20]	; 0xffffffec
   15198:	cmp	r2, r3
   1519c:	blt	1506c <intern_blocks+0xe4>
   151a0:	ldr	r3, [fp, #-16]
   151a4:	sub	r3, r3, #1
   151a8:	str	r3, [fp, #-16]
   151ac:	ldr	r3, [fp, #-16]
   151b0:	cmp	r3, #0
   151b4:	bge	15024 <intern_blocks+0x9c>
   151b8:	mov	r3, #0
   151bc:	str	r3, [fp, #-16]
   151c0:	b	15268 <intern_blocks+0x2e0>
   151c4:	ldr	r3, [pc, #224]	; 152ac <intern_blocks+0x324>
   151c8:	ldr	r3, [r4, r3]
   151cc:	ldr	r2, [r3]
   151d0:	ldr	r3, [fp, #-16]
   151d4:	lsl	r3, r3, #2
   151d8:	add	r3, r2, r3
   151dc:	ldr	r3, [r3]
   151e0:	str	r3, [fp, #-28]	; 0xffffffe4
   151e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   151e8:	ldr	r3, [r3, #60]	; 0x3c
   151ec:	cmp	r3, #0
   151f0:	beq	15258 <intern_blocks+0x2d0>
   151f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   151f8:	ldr	r3, [r3, #60]	; 0x3c
   151fc:	ldr	r3, [r3, #100]	; 0x64
   15200:	cmp	r3, #0
   15204:	beq	15224 <intern_blocks+0x29c>
   15208:	mov	r3, #0
   1520c:	str	r3, [fp, #-24]	; 0xffffffe8
   15210:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15214:	ldr	r3, [r3, #60]	; 0x3c
   15218:	ldr	r2, [r3, #100]	; 0x64
   1521c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15220:	str	r2, [r3, #60]	; 0x3c
   15224:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15228:	ldr	r3, [r3, #84]	; 0x54
   1522c:	ldr	r3, [r3, #100]	; 0x64
   15230:	cmp	r3, #0
   15234:	beq	1525c <intern_blocks+0x2d4>
   15238:	mov	r3, #0
   1523c:	str	r3, [fp, #-24]	; 0xffffffe8
   15240:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15244:	ldr	r3, [r3, #84]	; 0x54
   15248:	ldr	r2, [r3, #100]	; 0x64
   1524c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15250:	str	r2, [r3, #84]	; 0x54
   15254:	b	1525c <intern_blocks+0x2d4>
   15258:	nop	{0}
   1525c:	ldr	r3, [fp, #-16]
   15260:	add	r3, r3, #1
   15264:	str	r3, [fp, #-16]
   15268:	ldr	r3, [pc, #84]	; 152c4 <intern_blocks+0x33c>
   1526c:	add	r3, pc, r3
   15270:	ldr	r3, [r3]
   15274:	ldr	r2, [fp, #-16]
   15278:	cmp	r2, r3
   1527c:	blt	151c4 <intern_blocks+0x23c>
   15280:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15284:	cmp	r3, #0
   15288:	bne	15290 <intern_blocks+0x308>
   1528c:	b	14fa8 <intern_blocks+0x20>
   15290:	nop	{0}
   15294:	sub	sp, fp, #8
   15298:	ldr	r4, [sp]
   1529c:	ldr	fp, [sp, #4]
   152a0:	add	sp, sp, #8
   152a4:	pop	{pc}		; (ldr pc, [sp], #4)
   152a8:	.word	0x00025054
   152ac:	.word	0x000000dc
   152b0:	.word	0x00025758
   152b4:	.word	0x00025738
   152b8:	.word	0x000256fc
   152bc:	.word	0x000256b4
   152c0:	.word	0x000255bc
   152c4:	.word	0x000254dc

000152c8 <opt_cleanup>:
   152c8:	strd	r4, [sp, #-16]!
   152cc:	str	fp, [sp, #8]
   152d0:	str	lr, [sp, #12]
   152d4:	add	fp, sp, #12
   152d8:	ldr	r4, [pc, #144]	; 15370 <opt_cleanup+0xa8>
   152dc:	add	r4, pc, r4
   152e0:	ldr	r3, [pc, #140]	; 15374 <opt_cleanup+0xac>
   152e4:	ldr	r3, [r4, r3]
   152e8:	ldr	r3, [r3]
   152ec:	mov	r0, r3
   152f0:	bl	dc4 <free@plt>
   152f4:	ldr	r3, [pc, #124]	; 15378 <opt_cleanup+0xb0>
   152f8:	ldr	r3, [r4, r3]
   152fc:	ldr	r3, [r3]
   15300:	mov	r0, r3
   15304:	bl	dc4 <free@plt>
   15308:	ldr	r3, [pc, #108]	; 1537c <opt_cleanup+0xb4>
   1530c:	ldr	r3, [r4, r3]
   15310:	ldr	r3, [r3]
   15314:	mov	r0, r3
   15318:	bl	dc4 <free@plt>
   1531c:	ldr	r3, [pc, #92]	; 15380 <opt_cleanup+0xb8>
   15320:	ldr	r3, [r4, r3]
   15324:	ldr	r3, [r3]
   15328:	mov	r0, r3
   1532c:	bl	dc4 <free@plt>
   15330:	ldr	r3, [pc, #76]	; 15384 <opt_cleanup+0xbc>
   15334:	ldr	r3, [r4, r3]
   15338:	ldr	r3, [r3]
   1533c:	mov	r0, r3
   15340:	bl	dc4 <free@plt>
   15344:	ldr	r3, [pc, #60]	; 15388 <opt_cleanup+0xc0>
   15348:	ldr	r3, [r4, r3]
   1534c:	ldr	r3, [r3]
   15350:	mov	r0, r3
   15354:	bl	dc4 <free@plt>
   15358:	nop	{0}
   1535c:	sub	sp, fp, #12
   15360:	ldrd	r4, [sp]
   15364:	ldr	fp, [sp, #8]
   15368:	add	sp, sp, #12
   1536c:	pop	{pc}		; (ldr pc, [sp], #4)
   15370:	.word	0x00024d1c
   15374:	.word	0x00000104
   15378:	.word	0x00000110
   1537c:	.word	0x000000f4
   15380:	.word	0x000000c4
   15384:	.word	0x000000d4
   15388:	.word	0x000000dc

0001538c <slength>:
   1538c:	push	{fp}		; (str fp, [sp, #-4]!)
   15390:	add	fp, sp, #0
   15394:	sub	sp, sp, #20
   15398:	str	r0, [fp, #-16]
   1539c:	mov	r3, #0
   153a0:	str	r3, [fp, #-8]
   153a4:	b	153d0 <slength+0x44>
   153a8:	ldr	r3, [fp, #-16]
   153ac:	ldr	r3, [r3]
   153b0:	cmn	r3, #1
   153b4:	beq	153c4 <slength+0x38>
   153b8:	ldr	r3, [fp, #-8]
   153bc:	add	r3, r3, #1
   153c0:	str	r3, [fp, #-8]
   153c4:	ldr	r3, [fp, #-16]
   153c8:	ldr	r3, [r3, #16]
   153cc:	str	r3, [fp, #-16]
   153d0:	ldr	r3, [fp, #-16]
   153d4:	cmp	r3, #0
   153d8:	bne	153a8 <slength+0x1c>
   153dc:	ldr	r3, [fp, #-8]
   153e0:	mov	r0, r3
   153e4:	add	sp, fp, #0
   153e8:	pop	{fp}		; (ldr fp, [sp], #4)
   153ec:	bx	lr

000153f0 <count_blocks>:
   153f0:	str	r4, [sp, #-12]!
   153f4:	str	fp, [sp, #4]
   153f8:	str	lr, [sp, #8]
   153fc:	add	fp, sp, #8
   15400:	sub	sp, sp, #12
   15404:	str	r0, [fp, #-16]
   15408:	ldr	r3, [fp, #-16]
   1540c:	cmp	r3, #0
   15410:	beq	15430 <count_blocks+0x40>
   15414:	ldr	r3, [fp, #-16]
   15418:	ldr	r2, [r3, #24]
   1541c:	ldr	r3, [pc, #112]	; 15494 <count_blocks+0xa4>
   15420:	add	r3, pc, r3
   15424:	ldr	r3, [r3]
   15428:	cmp	r2, r3
   1542c:	bne	15438 <count_blocks+0x48>
   15430:	mov	r3, #0
   15434:	b	1547c <count_blocks+0x8c>
   15438:	ldr	r3, [pc, #88]	; 15498 <count_blocks+0xa8>
   1543c:	add	r3, pc, r3
   15440:	ldr	r2, [r3]
   15444:	ldr	r3, [fp, #-16]
   15448:	str	r2, [r3, #24]
   1544c:	ldr	r3, [fp, #-16]
   15450:	ldr	r3, [r3, #60]	; 0x3c
   15454:	mov	r0, r3
   15458:	bl	153f0 <count_blocks>
   1545c:	mov	r4, r0
   15460:	ldr	r3, [fp, #-16]
   15464:	ldr	r3, [r3, #84]	; 0x54
   15468:	mov	r0, r3
   1546c:	bl	153f0 <count_blocks>
   15470:	mov	r3, r0
   15474:	add	r3, r4, r3
   15478:	add	r3, r3, #1
   1547c:	mov	r0, r3
   15480:	sub	sp, fp, #8
   15484:	ldr	r4, [sp]
   15488:	ldr	fp, [sp, #4]
   1548c:	add	sp, sp, #8
   15490:	pop	{pc}		; (ldr pc, [sp], #4)
   15494:	.word	0x00025324
   15498:	.word	0x00025308

0001549c <number_blks_r>:
   1549c:	str	fp, [sp, #-8]!
   154a0:	str	lr, [sp, #4]
   154a4:	add	fp, sp, #4
   154a8:	sub	sp, sp, #16
   154ac:	str	r0, [fp, #-16]
   154b0:	ldr	r2, [pc, #192]	; 15578 <number_blks_r+0xdc>
   154b4:	add	r2, pc, r2
   154b8:	ldr	r3, [fp, #-16]
   154bc:	cmp	r3, #0
   154c0:	beq	15564 <number_blks_r+0xc8>
   154c4:	ldr	r3, [fp, #-16]
   154c8:	ldr	r1, [r3, #24]
   154cc:	ldr	r3, [pc, #168]	; 1557c <number_blks_r+0xe0>
   154d0:	add	r3, pc, r3
   154d4:	ldr	r3, [r3]
   154d8:	cmp	r1, r3
   154dc:	beq	15564 <number_blks_r+0xc8>
   154e0:	ldr	r3, [pc, #152]	; 15580 <number_blks_r+0xe4>
   154e4:	add	r3, pc, r3
   154e8:	ldr	r1, [r3]
   154ec:	ldr	r3, [fp, #-16]
   154f0:	str	r1, [r3, #24]
   154f4:	ldr	r3, [pc, #136]	; 15584 <number_blks_r+0xe8>
   154f8:	add	r3, pc, r3
   154fc:	ldr	r3, [r3]
   15500:	add	r0, r3, #1
   15504:	ldr	r1, [pc, #124]	; 15588 <number_blks_r+0xec>
   15508:	add	r1, pc, r1
   1550c:	str	r0, [r1]
   15510:	str	r3, [fp, #-8]
   15514:	ldr	r3, [fp, #-16]
   15518:	ldr	r1, [fp, #-8]
   1551c:	str	r1, [r3]
   15520:	ldr	r3, [pc, #100]	; 1558c <number_blks_r+0xf0>
   15524:	ldr	r3, [r2, r3]
   15528:	ldr	r2, [r3]
   1552c:	ldr	r3, [fp, #-8]
   15530:	lsl	r3, r3, #2
   15534:	add	r3, r2, r3
   15538:	ldr	r2, [fp, #-16]
   1553c:	str	r2, [r3]
   15540:	ldr	r3, [fp, #-16]
   15544:	ldr	r3, [r3, #60]	; 0x3c
   15548:	mov	r0, r3
   1554c:	bl	1549c <number_blks_r>
   15550:	ldr	r3, [fp, #-16]
   15554:	ldr	r3, [r3, #84]	; 0x54
   15558:	mov	r0, r3
   1555c:	bl	1549c <number_blks_r>
   15560:	b	15568 <number_blks_r+0xcc>
   15564:	nop	{0}
   15568:	sub	sp, fp, #4
   1556c:	ldr	fp, [sp]
   15570:	add	sp, sp, #4
   15574:	pop	{pc}		; (ldr pc, [sp], #4)
   15578:	.word	0x00024b44
   1557c:	.word	0x00025274
   15580:	.word	0x00025260
   15584:	.word	0x00025250
   15588:	.word	0x00025240
   1558c:	.word	0x000000dc

00015590 <count_stmts>:
   15590:	str	r4, [sp, #-12]!
   15594:	str	fp, [sp, #4]
   15598:	str	lr, [sp, #8]
   1559c:	add	fp, sp, #8
   155a0:	sub	sp, sp, #20
   155a4:	str	r0, [fp, #-24]	; 0xffffffe8
   155a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   155ac:	cmp	r3, #0
   155b0:	beq	155d0 <count_stmts+0x40>
   155b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   155b8:	ldr	r2, [r3, #24]
   155bc:	ldr	r3, [pc, #168]	; 1566c <count_stmts+0xdc>
   155c0:	add	r3, pc, r3
   155c4:	ldr	r3, [r3]
   155c8:	cmp	r2, r3
   155cc:	bne	155d8 <count_stmts+0x48>
   155d0:	mov	r3, #0
   155d4:	b	15654 <count_stmts+0xc4>
   155d8:	ldr	r3, [pc, #144]	; 15670 <count_stmts+0xe0>
   155dc:	add	r3, pc, r3
   155e0:	ldr	r2, [r3]
   155e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   155e8:	str	r2, [r3, #24]
   155ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   155f0:	ldr	r3, [r3, #60]	; 0x3c
   155f4:	mov	r0, r3
   155f8:	bl	15590 <count_stmts>
   155fc:	mov	r4, r0
   15600:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15604:	ldr	r3, [r3, #84]	; 0x54
   15608:	mov	r0, r3
   1560c:	bl	15590 <count_stmts>
   15610:	mov	r3, r0
   15614:	add	r3, r4, r3
   15618:	str	r3, [fp, #-16]
   1561c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15620:	ldr	r3, [r3, #4]
   15624:	mov	r0, r3
   15628:	bl	1538c <slength>
   1562c:	mov	r2, r0
   15630:	ldr	r3, [fp, #-16]
   15634:	add	r3, r2, r3
   15638:	add	r2, r3, #1
   1563c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15640:	ldr	r3, [r3, #28]
   15644:	add	r2, r2, r3
   15648:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1564c:	ldr	r3, [r3, #32]
   15650:	add	r3, r2, r3
   15654:	mov	r0, r3
   15658:	sub	sp, fp, #8
   1565c:	ldr	r4, [sp]
   15660:	ldr	fp, [sp, #4]
   15664:	add	sp, sp, #8
   15668:	pop	{pc}		; (ldr pc, [sp], #4)
   1566c:	.word	0x00025184
   15670:	.word	0x00025168

00015674 <opt_init>:
   15674:	strd	r4, [sp, #-16]!
   15678:	str	fp, [sp, #8]
   1567c:	str	lr, [sp, #12]
   15680:	add	fp, sp, #12
   15684:	sub	sp, sp, #24
   15688:	str	r0, [fp, #-32]	; 0xffffffe0
   1568c:	ldr	r4, [pc, #1392]	; 15c04 <opt_init+0x590>
   15690:	add	r4, pc, r4
   15694:	ldr	r3, [pc, #1388]	; 15c08 <opt_init+0x594>
   15698:	add	r3, pc, r3
   1569c:	ldr	r3, [r3]
   156a0:	add	r2, r3, #1
   156a4:	ldr	r3, [pc, #1376]	; 15c0c <opt_init+0x598>
   156a8:	add	r3, pc, r3
   156ac:	str	r2, [r3]
   156b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   156b4:	bl	153f0 <count_blocks>
   156b8:	str	r0, [fp, #-28]	; 0xffffffe4
   156bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   156c0:	mov	r1, #4
   156c4:	mov	r0, r3
   156c8:	bl	d64 <calloc@plt>
   156cc:	mov	r3, r0
   156d0:	mov	r2, r3
   156d4:	ldr	r3, [pc, #1332]	; 15c10 <opt_init+0x59c>
   156d8:	ldr	r3, [r4, r3]
   156dc:	str	r2, [r3]
   156e0:	ldr	r3, [pc, #1320]	; 15c10 <opt_init+0x59c>
   156e4:	ldr	r3, [r4, r3]
   156e8:	ldr	r3, [r3]
   156ec:	cmp	r3, #0
   156f0:	bne	15704 <opt_init+0x90>
   156f4:	ldr	r3, [pc, #1304]	; 15c14 <opt_init+0x5a0>
   156f8:	add	r3, pc, r3
   156fc:	mov	r0, r3
   15700:	bl	2904 <sf_bpf_error>
   15704:	ldr	r3, [pc, #1292]	; 15c18 <opt_init+0x5a4>
   15708:	add	r3, pc, r3
   1570c:	ldr	r3, [r3]
   15710:	add	r2, r3, #1
   15714:	ldr	r3, [pc, #1280]	; 15c1c <opt_init+0x5a8>
   15718:	add	r3, pc, r3
   1571c:	str	r2, [r3]
   15720:	ldr	r3, [pc, #1272]	; 15c20 <opt_init+0x5ac>
   15724:	add	r3, pc, r3
   15728:	mov	r2, #0
   1572c:	str	r2, [r3]
   15730:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15734:	bl	1549c <number_blks_r>
   15738:	ldr	r3, [pc, #1252]	; 15c24 <opt_init+0x5b0>
   1573c:	add	r3, pc, r3
   15740:	ldr	r3, [r3]
   15744:	lsl	r2, r3, #1
   15748:	ldr	r3, [pc, #1240]	; 15c28 <opt_init+0x5b4>
   1574c:	add	r3, pc, r3
   15750:	str	r2, [r3]
   15754:	ldr	r3, [pc, #1232]	; 15c2c <opt_init+0x5b8>
   15758:	add	r3, pc, r3
   1575c:	ldr	r3, [r3]
   15760:	mov	r1, #4
   15764:	mov	r0, r3
   15768:	bl	d64 <calloc@plt>
   1576c:	mov	r3, r0
   15770:	mov	r2, r3
   15774:	ldr	r3, [pc, #1204]	; 15c30 <opt_init+0x5bc>
   15778:	ldr	r3, [r4, r3]
   1577c:	str	r2, [r3]
   15780:	ldr	r3, [pc, #1192]	; 15c30 <opt_init+0x5bc>
   15784:	ldr	r3, [r4, r3]
   15788:	ldr	r3, [r3]
   1578c:	cmp	r3, #0
   15790:	bne	157a4 <opt_init+0x130>
   15794:	ldr	r3, [pc, #1176]	; 15c34 <opt_init+0x5c0>
   15798:	add	r3, pc, r3
   1579c:	mov	r0, r3
   157a0:	bl	2904 <sf_bpf_error>
   157a4:	ldr	r3, [pc, #1164]	; 15c38 <opt_init+0x5c4>
   157a8:	add	r3, pc, r3
   157ac:	ldr	r3, [r3]
   157b0:	mov	r1, #4
   157b4:	mov	r0, r3
   157b8:	bl	d64 <calloc@plt>
   157bc:	mov	r3, r0
   157c0:	mov	r2, r3
   157c4:	ldr	r3, [pc, #1136]	; 15c3c <opt_init+0x5c8>
   157c8:	ldr	r3, [r4, r3]
   157cc:	str	r2, [r3]
   157d0:	ldr	r3, [pc, #1124]	; 15c3c <opt_init+0x5c8>
   157d4:	ldr	r3, [r4, r3]
   157d8:	ldr	r3, [r3]
   157dc:	cmp	r3, #0
   157e0:	bne	157f4 <opt_init+0x180>
   157e4:	ldr	r3, [pc, #1108]	; 15c40 <opt_init+0x5cc>
   157e8:	add	r3, pc, r3
   157ec:	mov	r0, r3
   157f0:	bl	2904 <sf_bpf_error>
   157f4:	ldr	r3, [pc, #1096]	; 15c44 <opt_init+0x5d0>
   157f8:	add	r3, pc, r3
   157fc:	ldr	r3, [r3]
   15800:	lsr	r3, r3, #5
   15804:	add	r3, r3, #1
   15808:	mov	r2, r3
   1580c:	ldr	r3, [pc, #1076]	; 15c48 <opt_init+0x5d4>
   15810:	add	r3, pc, r3
   15814:	str	r2, [r3]
   15818:	ldr	r3, [pc, #1068]	; 15c4c <opt_init+0x5d8>
   1581c:	add	r3, pc, r3
   15820:	ldr	r3, [r3]
   15824:	lsr	r3, r3, #5
   15828:	add	r3, r3, #1
   1582c:	mov	r2, r3
   15830:	ldr	r3, [pc, #1048]	; 15c50 <opt_init+0x5dc>
   15834:	add	r3, pc, r3
   15838:	str	r2, [r3]
   1583c:	ldr	r3, [pc, #1040]	; 15c54 <opt_init+0x5e0>
   15840:	add	r3, pc, r3
   15844:	ldr	r3, [r3]
   15848:	ldr	r2, [pc, #1032]	; 15c58 <opt_init+0x5e4>
   1584c:	add	r2, pc, r2
   15850:	ldr	r2, [r2]
   15854:	mul	r3, r2, r3
   15858:	lsl	r3, r3, #1
   1585c:	ldr	r2, [pc, #1016]	; 15c5c <opt_init+0x5e8>
   15860:	add	r2, pc, r2
   15864:	ldr	r2, [r2]
   15868:	ldr	r1, [pc, #1008]	; 15c60 <opt_init+0x5ec>
   1586c:	add	r1, pc, r1
   15870:	ldr	r1, [r1]
   15874:	mul	r2, r1, r2
   15878:	add	r3, r3, r2
   1587c:	lsl	r3, r3, #2
   15880:	mov	r0, r3
   15884:	bl	e3c <malloc@plt>
   15888:	mov	r3, r0
   1588c:	mov	r2, r3
   15890:	ldr	r3, [pc, #972]	; 15c64 <opt_init+0x5f0>
   15894:	ldr	r3, [r4, r3]
   15898:	str	r2, [r3]
   1589c:	ldr	r3, [pc, #960]	; 15c64 <opt_init+0x5f0>
   158a0:	ldr	r3, [r4, r3]
   158a4:	ldr	r3, [r3]
   158a8:	cmp	r3, #0
   158ac:	bne	158c0 <opt_init+0x24c>
   158b0:	ldr	r3, [pc, #944]	; 15c68 <opt_init+0x5f4>
   158b4:	add	r3, pc, r3
   158b8:	mov	r0, r3
   158bc:	bl	2904 <sf_bpf_error>
   158c0:	ldr	r3, [pc, #924]	; 15c64 <opt_init+0x5f0>
   158c4:	ldr	r3, [r4, r3]
   158c8:	ldr	r3, [r3]
   158cc:	str	r3, [fp, #-16]
   158d0:	ldr	r3, [pc, #916]	; 15c6c <opt_init+0x5f8>
   158d4:	add	r3, pc, r3
   158d8:	ldr	r2, [fp, #-16]
   158dc:	str	r2, [r3]
   158e0:	mov	r3, #0
   158e4:	str	r3, [fp, #-20]	; 0xffffffec
   158e8:	b	15938 <opt_init+0x2c4>
   158ec:	ldr	r3, [pc, #796]	; 15c10 <opt_init+0x59c>
   158f0:	ldr	r3, [r4, r3]
   158f4:	ldr	r2, [r3]
   158f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   158fc:	lsl	r3, r3, #2
   15900:	add	r3, r2, r3
   15904:	ldr	r3, [r3]
   15908:	ldr	r2, [fp, #-16]
   1590c:	str	r2, [r3, #104]	; 0x68
   15910:	ldr	r3, [pc, #856]	; 15c70 <opt_init+0x5fc>
   15914:	add	r3, pc, r3
   15918:	ldr	r3, [r3]
   1591c:	lsl	r3, r3, #2
   15920:	ldr	r2, [fp, #-16]
   15924:	add	r3, r2, r3
   15928:	str	r3, [fp, #-16]
   1592c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15930:	add	r3, r3, #1
   15934:	str	r3, [fp, #-20]	; 0xffffffec
   15938:	ldr	r2, [fp, #-20]	; 0xffffffec
   1593c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15940:	cmp	r2, r3
   15944:	blt	158ec <opt_init+0x278>
   15948:	ldr	r3, [pc, #804]	; 15c74 <opt_init+0x600>
   1594c:	add	r3, pc, r3
   15950:	ldr	r2, [fp, #-16]
   15954:	str	r2, [r3]
   15958:	mov	r3, #0
   1595c:	str	r3, [fp, #-20]	; 0xffffffec
   15960:	b	159b0 <opt_init+0x33c>
   15964:	ldr	r3, [pc, #676]	; 15c10 <opt_init+0x59c>
   15968:	ldr	r3, [r4, r3]
   1596c:	ldr	r2, [r3]
   15970:	ldr	r3, [fp, #-20]	; 0xffffffec
   15974:	lsl	r3, r3, #2
   15978:	add	r3, r2, r3
   1597c:	ldr	r3, [r3]
   15980:	ldr	r2, [fp, #-16]
   15984:	str	r2, [r3, #108]	; 0x6c
   15988:	ldr	r3, [pc, #744]	; 15c78 <opt_init+0x604>
   1598c:	add	r3, pc, r3
   15990:	ldr	r3, [r3]
   15994:	lsl	r3, r3, #2
   15998:	ldr	r2, [fp, #-16]
   1599c:	add	r3, r2, r3
   159a0:	str	r3, [fp, #-16]
   159a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   159a8:	add	r3, r3, #1
   159ac:	str	r3, [fp, #-20]	; 0xffffffec
   159b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   159b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   159b8:	cmp	r2, r3
   159bc:	blt	15964 <opt_init+0x2f0>
   159c0:	ldr	r3, [pc, #692]	; 15c7c <opt_init+0x608>
   159c4:	add	r3, pc, r3
   159c8:	ldr	r2, [fp, #-16]
   159cc:	str	r2, [r3]
   159d0:	mov	r3, #0
   159d4:	str	r3, [fp, #-20]	; 0xffffffec
   159d8:	b	15ac4 <opt_init+0x450>
   159dc:	ldr	r3, [pc, #556]	; 15c10 <opt_init+0x59c>
   159e0:	ldr	r3, [r4, r3]
   159e4:	ldr	r2, [r3]
   159e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   159ec:	lsl	r3, r3, #2
   159f0:	add	r3, r2, r3
   159f4:	ldr	r5, [r3]
   159f8:	ldr	r3, [fp, #-16]
   159fc:	str	r3, [r5, #56]	; 0x38
   15a00:	ldr	r3, [pc, #632]	; 15c80 <opt_init+0x60c>
   15a04:	add	r3, pc, r3
   15a08:	ldr	r3, [r3]
   15a0c:	lsl	r3, r3, #2
   15a10:	ldr	r2, [fp, #-16]
   15a14:	add	r3, r2, r3
   15a18:	str	r3, [fp, #-16]
   15a1c:	ldr	r3, [fp, #-16]
   15a20:	str	r3, [r5, #80]	; 0x50
   15a24:	ldr	r3, [pc, #600]	; 15c84 <opt_init+0x610>
   15a28:	add	r3, pc, r3
   15a2c:	ldr	r3, [r3]
   15a30:	lsl	r3, r3, #2
   15a34:	ldr	r2, [fp, #-16]
   15a38:	add	r3, r2, r3
   15a3c:	str	r3, [fp, #-16]
   15a40:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a44:	str	r3, [r5, #48]	; 0x30
   15a48:	ldr	r3, [pc, #480]	; 15c30 <opt_init+0x5bc>
   15a4c:	ldr	r3, [r4, r3]
   15a50:	ldr	r2, [r3]
   15a54:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a58:	lsl	r3, r3, #2
   15a5c:	add	r3, r2, r3
   15a60:	add	r2, r5, #48	; 0x30
   15a64:	str	r2, [r3]
   15a68:	ldr	r3, [pc, #536]	; 15c88 <opt_init+0x614>
   15a6c:	add	r3, pc, r3
   15a70:	ldr	r2, [r3]
   15a74:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a78:	add	r3, r2, r3
   15a7c:	str	r3, [r5, #72]	; 0x48
   15a80:	ldr	r3, [pc, #424]	; 15c30 <opt_init+0x5bc>
   15a84:	ldr	r3, [r4, r3]
   15a88:	ldr	r2, [r3]
   15a8c:	ldr	r3, [pc, #504]	; 15c8c <opt_init+0x618>
   15a90:	add	r3, pc, r3
   15a94:	ldr	r1, [r3]
   15a98:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a9c:	add	r3, r1, r3
   15aa0:	lsl	r3, r3, #2
   15aa4:	add	r3, r2, r3
   15aa8:	add	r2, r5, #72	; 0x48
   15aac:	str	r2, [r3]
   15ab0:	str	r5, [r5, #64]	; 0x40
   15ab4:	str	r5, [r5, #88]	; 0x58
   15ab8:	ldr	r3, [fp, #-20]	; 0xffffffec
   15abc:	add	r3, r3, #1
   15ac0:	str	r3, [fp, #-20]	; 0xffffffec
   15ac4:	ldr	r2, [fp, #-20]	; 0xffffffec
   15ac8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15acc:	cmp	r2, r3
   15ad0:	blt	159dc <opt_init+0x368>
   15ad4:	mov	r3, #0
   15ad8:	str	r3, [fp, #-24]	; 0xffffffe8
   15adc:	mov	r3, #0
   15ae0:	str	r3, [fp, #-20]	; 0xffffffec
   15ae4:	b	15b30 <opt_init+0x4bc>
   15ae8:	ldr	r3, [pc, #288]	; 15c10 <opt_init+0x59c>
   15aec:	ldr	r3, [r4, r3]
   15af0:	ldr	r2, [r3]
   15af4:	ldr	r3, [fp, #-20]	; 0xffffffec
   15af8:	lsl	r3, r3, #2
   15afc:	add	r3, r2, r3
   15b00:	ldr	r3, [r3]
   15b04:	ldr	r3, [r3, #4]
   15b08:	mov	r0, r3
   15b0c:	bl	1538c <slength>
   15b10:	mov	r3, r0
   15b14:	add	r3, r3, #1
   15b18:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15b1c:	add	r3, r2, r3
   15b20:	str	r3, [fp, #-24]	; 0xffffffe8
   15b24:	ldr	r3, [fp, #-20]	; 0xffffffec
   15b28:	add	r3, r3, #1
   15b2c:	str	r3, [fp, #-20]	; 0xffffffec
   15b30:	ldr	r2, [fp, #-20]	; 0xffffffec
   15b34:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15b38:	cmp	r2, r3
   15b3c:	blt	15ae8 <opt_init+0x474>
   15b40:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15b44:	mov	r3, r2
   15b48:	lsl	r3, r3, #1
   15b4c:	add	r2, r3, r2
   15b50:	ldr	r3, [pc, #312]	; 15c90 <opt_init+0x61c>
   15b54:	add	r3, pc, r3
   15b58:	str	r2, [r3]
   15b5c:	ldr	r3, [pc, #304]	; 15c94 <opt_init+0x620>
   15b60:	add	r3, pc, r3
   15b64:	ldr	r3, [r3]
   15b68:	mov	r1, #8
   15b6c:	mov	r0, r3
   15b70:	bl	d64 <calloc@plt>
   15b74:	mov	r3, r0
   15b78:	mov	r2, r3
   15b7c:	ldr	r3, [pc, #276]	; 15c98 <opt_init+0x624>
   15b80:	ldr	r3, [r4, r3]
   15b84:	str	r2, [r3]
   15b88:	ldr	r3, [pc, #268]	; 15c9c <opt_init+0x628>
   15b8c:	add	r3, pc, r3
   15b90:	ldr	r3, [r3]
   15b94:	mov	r1, #20
   15b98:	mov	r0, r3
   15b9c:	bl	d64 <calloc@plt>
   15ba0:	mov	r3, r0
   15ba4:	mov	r2, r3
   15ba8:	ldr	r3, [pc, #240]	; 15ca0 <opt_init+0x62c>
   15bac:	ldr	r3, [r4, r3]
   15bb0:	str	r2, [r3]
   15bb4:	ldr	r3, [pc, #220]	; 15c98 <opt_init+0x624>
   15bb8:	ldr	r3, [r4, r3]
   15bbc:	ldr	r3, [r3]
   15bc0:	cmp	r3, #0
   15bc4:	beq	15bdc <opt_init+0x568>
   15bc8:	ldr	r3, [pc, #208]	; 15ca0 <opt_init+0x62c>
   15bcc:	ldr	r3, [r4, r3]
   15bd0:	ldr	r3, [r3]
   15bd4:	cmp	r3, #0
   15bd8:	bne	15bec <opt_init+0x578>
   15bdc:	ldr	r3, [pc, #192]	; 15ca4 <opt_init+0x630>
   15be0:	add	r3, pc, r3
   15be4:	mov	r0, r3
   15be8:	bl	2904 <sf_bpf_error>
   15bec:	nop	{0}
   15bf0:	sub	sp, fp, #12
   15bf4:	ldrd	r4, [sp]
   15bf8:	ldr	fp, [sp, #8]
   15bfc:	add	sp, sp, #12
   15c00:	pop	{pc}		; (ldr pc, [sp], #4)
   15c04:	.word	0x00024968
   15c08:	.word	0x000250ac
   15c0c:	.word	0x0002509c
   15c10:	.word	0x000000dc
   15c14:	.word	0x00008c64
   15c18:	.word	0x0002503c
   15c1c:	.word	0x0002502c
   15c20:	.word	0x00025024
   15c24:	.word	0x0002500c
   15c28:	.word	0x00025000
   15c2c:	.word	0x00024ff4
   15c30:	.word	0x000000f4
   15c34:	.word	0x00008bc4
   15c38:	.word	0x00024fa0
   15c3c:	.word	0x000000d4
   15c40:	.word	0x00008b74
   15c44:	.word	0x00024f54
   15c48:	.word	0x00024f44
   15c4c:	.word	0x00024f2c
   15c50:	.word	0x00024f1c
   15c54:	.word	0x00024f08
   15c58:	.word	0x00024f04
   15c5c:	.word	0x00024eec
   15c60:	.word	0x00024ee8
   15c64:	.word	0x000000c4
   15c68:	.word	0x00008aa8
   15c6c:	.word	0x00024e84
   15c70:	.word	0x00024e3c
   15c74:	.word	0x00024e10
   15c78:	.word	0x00024dc4
   15c7c:	.word	0x00024d9c
   15c80:	.word	0x00024d50
   15c84:	.word	0x00024d2c
   15c88:	.word	0x00024cdc
   15c8c:	.word	0x00024cb8
   15c90:	.word	0x00024f68
   15c94:	.word	0x00024f5c
   15c98:	.word	0x00000110
   15c9c:	.word	0x00024f30
   15ca0:	.word	0x00000104
   15ca4:	.word	0x0000877c

00015ca8 <convert_code_r>:
   15ca8:	str	fp, [sp, #-8]!
   15cac:	str	lr, [sp, #4]
   15cb0:	add	fp, sp, #4
   15cb4:	sub	sp, sp, #48	; 0x30
   15cb8:	str	r0, [fp, #-48]	; 0xffffffd0
   15cbc:	mov	r3, #0
   15cc0:	str	r3, [fp, #-24]	; 0xffffffe8
   15cc4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15cc8:	cmp	r3, #0
   15ccc:	beq	15cec <convert_code_r+0x44>
   15cd0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15cd4:	ldr	r2, [r3, #24]
   15cd8:	ldr	r3, [pc, #1560]	; 162f8 <convert_code_r+0x650>
   15cdc:	add	r3, pc, r3
   15ce0:	ldr	r3, [r3]
   15ce4:	cmp	r2, r3
   15ce8:	bne	15cf4 <convert_code_r+0x4c>
   15cec:	mov	r3, #1
   15cf0:	b	162e4 <convert_code_r+0x63c>
   15cf4:	ldr	r3, [pc, #1536]	; 162fc <convert_code_r+0x654>
   15cf8:	add	r3, pc, r3
   15cfc:	ldr	r2, [r3]
   15d00:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15d04:	str	r2, [r3, #24]
   15d08:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15d0c:	ldr	r3, [r3, #84]	; 0x54
   15d10:	mov	r0, r3
   15d14:	bl	15ca8 <convert_code_r>
   15d18:	mov	r3, r0
   15d1c:	cmp	r3, #0
   15d20:	bne	15d2c <convert_code_r+0x84>
   15d24:	mov	r3, #0
   15d28:	b	162e4 <convert_code_r+0x63c>
   15d2c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15d30:	ldr	r3, [r3, #60]	; 0x3c
   15d34:	mov	r0, r3
   15d38:	bl	15ca8 <convert_code_r>
   15d3c:	mov	r3, r0
   15d40:	cmp	r3, #0
   15d44:	bne	15d50 <convert_code_r+0xa8>
   15d48:	mov	r3, #0
   15d4c:	b	162e4 <convert_code_r+0x63c>
   15d50:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15d54:	ldr	r3, [r3, #4]
   15d58:	mov	r0, r3
   15d5c:	bl	1538c <slength>
   15d60:	str	r0, [fp, #-40]	; 0xffffffd8
   15d64:	ldr	r3, [pc, #1428]	; 16300 <convert_code_r+0x658>
   15d68:	add	r3, pc, r3
   15d6c:	ldr	r2, [r3]
   15d70:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15d74:	add	r1, r3, #1
   15d78:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15d7c:	ldr	r3, [r3, #28]
   15d80:	add	r1, r1, r3
   15d84:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15d88:	ldr	r3, [r3, #32]
   15d8c:	add	r3, r1, r3
   15d90:	lsl	r3, r3, #3
   15d94:	rsb	r3, r3, #0
   15d98:	add	r2, r2, r3
   15d9c:	ldr	r3, [pc, #1376]	; 16304 <convert_code_r+0x65c>
   15da0:	add	r3, pc, r3
   15da4:	str	r2, [r3]
   15da8:	ldr	r3, [pc, #1368]	; 16308 <convert_code_r+0x660>
   15dac:	add	r3, pc, r3
   15db0:	ldr	r3, [r3]
   15db4:	str	r3, [fp, #-8]
   15db8:	ldr	r3, [pc, #1356]	; 1630c <convert_code_r+0x664>
   15dbc:	add	r3, pc, r3
   15dc0:	ldr	r3, [r3]
   15dc4:	ldr	r2, [fp, #-8]
   15dc8:	sub	r3, r2, r3
   15dcc:	asr	r3, r3, #3
   15dd0:	mov	r2, r3
   15dd4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15dd8:	str	r2, [r3, #40]	; 0x28
   15ddc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15de0:	cmp	r3, #0
   15de4:	beq	15e1c <convert_code_r+0x174>
   15de8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15dec:	mov	r1, #4
   15df0:	mov	r0, r3
   15df4:	bl	d64 <calloc@plt>
   15df8:	mov	r3, r0
   15dfc:	str	r3, [fp, #-24]	; 0xffffffe8
   15e00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15e04:	cmp	r3, #0
   15e08:	bne	15e1c <convert_code_r+0x174>
   15e0c:	ldr	r3, [pc, #1276]	; 16310 <convert_code_r+0x668>
   15e10:	add	r3, pc, r3
   15e14:	mov	r0, r3
   15e18:	bl	2904 <sf_bpf_error>
   15e1c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15e20:	ldr	r3, [r3, #4]
   15e24:	str	r3, [fp, #-12]
   15e28:	mov	r3, #0
   15e2c:	str	r3, [fp, #-16]
   15e30:	b	15e64 <convert_code_r+0x1bc>
   15e34:	ldr	r3, [fp, #-16]
   15e38:	lsl	r3, r3, #2
   15e3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15e40:	add	r3, r2, r3
   15e44:	ldr	r2, [fp, #-12]
   15e48:	str	r2, [r3]
   15e4c:	ldr	r3, [fp, #-12]
   15e50:	ldr	r3, [r3, #16]
   15e54:	str	r3, [fp, #-12]
   15e58:	ldr	r3, [fp, #-16]
   15e5c:	add	r3, r3, #1
   15e60:	str	r3, [fp, #-16]
   15e64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15e68:	ldr	r2, [fp, #-16]
   15e6c:	cmp	r2, r3
   15e70:	bcs	15e80 <convert_code_r+0x1d8>
   15e74:	ldr	r3, [fp, #-12]
   15e78:	cmp	r3, #0
   15e7c:	bne	15e34 <convert_code_r+0x18c>
   15e80:	mov	r3, #0
   15e84:	str	r3, [fp, #-16]
   15e88:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15e8c:	ldr	r3, [r3, #4]
   15e90:	str	r3, [fp, #-12]
   15e94:	b	160f0 <convert_code_r+0x448>
   15e98:	ldr	r3, [fp, #-12]
   15e9c:	ldr	r3, [r3]
   15ea0:	cmn	r3, #1
   15ea4:	beq	160e0 <convert_code_r+0x438>
   15ea8:	ldr	r3, [fp, #-12]
   15eac:	ldr	r3, [r3]
   15eb0:	uxth	r2, r3
   15eb4:	ldr	r3, [fp, #-8]
   15eb8:	strh	r2, [r3]
   15ebc:	ldr	r3, [fp, #-12]
   15ec0:	ldr	r3, [r3, #12]
   15ec4:	mov	r2, r3
   15ec8:	ldr	r3, [fp, #-8]
   15ecc:	str	r2, [r3, #4]
   15ed0:	ldr	r3, [fp, #-12]
   15ed4:	ldr	r3, [r3]
   15ed8:	and	r3, r3, #7
   15edc:	cmp	r3, #5
   15ee0:	bne	160b0 <convert_code_r+0x408>
   15ee4:	ldr	r3, [fp, #-12]
   15ee8:	ldr	r3, [r3]
   15eec:	cmp	r3, #5
   15ef0:	beq	160b0 <convert_code_r+0x408>
   15ef4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15ef8:	sub	r3, r3, #2
   15efc:	mov	r2, r3
   15f00:	ldr	r3, [fp, #-16]
   15f04:	cmp	r3, r2
   15f08:	beq	160b8 <convert_code_r+0x410>
   15f0c:	ldr	r3, [pc, #1024]	; 16314 <convert_code_r+0x66c>
   15f10:	add	r3, pc, r3
   15f14:	str	r3, [fp, #-44]	; 0xffffffd4
   15f18:	ldr	r3, [fp, #-12]
   15f1c:	ldr	r3, [r3, #4]
   15f20:	cmp	r3, #0
   15f24:	beq	15f38 <convert_code_r+0x290>
   15f28:	ldr	r3, [fp, #-12]
   15f2c:	ldr	r3, [r3, #8]
   15f30:	cmp	r3, #0
   15f34:	bne	15f50 <convert_code_r+0x2a8>
   15f38:	ldr	r2, [fp, #-16]
   15f3c:	ldr	r3, [pc, #980]	; 16318 <convert_code_r+0x670>
   15f40:	add	r3, pc, r3
   15f44:	mov	r1, r3
   15f48:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15f4c:	bl	2904 <sf_bpf_error>
   15f50:	mov	r3, #0
   15f54:	str	r3, [fp, #-36]	; 0xffffffdc
   15f58:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15f5c:	str	r3, [fp, #-32]	; 0xffffffe0
   15f60:	mov	r3, #0
   15f64:	str	r3, [fp, #-28]	; 0xffffffe4
   15f68:	b	16070 <convert_code_r+0x3c8>
   15f6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15f70:	lsl	r3, r3, #2
   15f74:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15f78:	add	r3, r2, r3
   15f7c:	ldr	r2, [r3]
   15f80:	ldr	r3, [fp, #-12]
   15f84:	ldr	r3, [r3, #4]
   15f88:	cmp	r2, r3
   15f8c:	bne	15fe8 <convert_code_r+0x340>
   15f90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15f94:	cmp	r3, #0
   15f98:	beq	15fb4 <convert_code_r+0x30c>
   15f9c:	ldr	r2, [fp, #-16]
   15fa0:	ldr	r3, [pc, #884]	; 1631c <convert_code_r+0x674>
   15fa4:	add	r3, pc, r3
   15fa8:	mov	r1, r3
   15fac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15fb0:	bl	2904 <sf_bpf_error>
   15fb4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15fb8:	uxtb	r2, r3
   15fbc:	ldr	r3, [fp, #-16]
   15fc0:	uxtb	r3, r3
   15fc4:	sub	r3, r2, r3
   15fc8:	uxtb	r3, r3
   15fcc:	sub	r3, r3, #1
   15fd0:	uxtb	r2, r3
   15fd4:	ldr	r3, [fp, #-8]
   15fd8:	strb	r2, [r3, #2]
   15fdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15fe0:	add	r3, r3, #1
   15fe4:	str	r3, [fp, #-32]	; 0xffffffe0
   15fe8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15fec:	lsl	r3, r3, #2
   15ff0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15ff4:	add	r3, r2, r3
   15ff8:	ldr	r2, [r3]
   15ffc:	ldr	r3, [fp, #-12]
   16000:	ldr	r3, [r3, #8]
   16004:	cmp	r2, r3
   16008:	bne	16064 <convert_code_r+0x3bc>
   1600c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16010:	cmp	r3, #0
   16014:	beq	16030 <convert_code_r+0x388>
   16018:	ldr	r2, [fp, #-16]
   1601c:	ldr	r3, [pc, #764]	; 16320 <convert_code_r+0x678>
   16020:	add	r3, pc, r3
   16024:	mov	r1, r3
   16028:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1602c:	bl	2904 <sf_bpf_error>
   16030:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16034:	uxtb	r2, r3
   16038:	ldr	r3, [fp, #-16]
   1603c:	uxtb	r3, r3
   16040:	sub	r3, r2, r3
   16044:	uxtb	r3, r3
   16048:	sub	r3, r3, #1
   1604c:	uxtb	r2, r3
   16050:	ldr	r3, [fp, #-8]
   16054:	strb	r2, [r3, #3]
   16058:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1605c:	add	r3, r3, #1
   16060:	str	r3, [fp, #-36]	; 0xffffffdc
   16064:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16068:	add	r3, r3, #1
   1606c:	str	r3, [fp, #-28]	; 0xffffffe4
   16070:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16074:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16078:	cmp	r2, r3
   1607c:	blt	15f6c <convert_code_r+0x2c4>
   16080:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16084:	cmp	r3, #0
   16088:	beq	16098 <convert_code_r+0x3f0>
   1608c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16090:	cmp	r3, #0
   16094:	bne	160c0 <convert_code_r+0x418>
   16098:	ldr	r2, [fp, #-16]
   1609c:	ldr	r3, [pc, #640]	; 16324 <convert_code_r+0x67c>
   160a0:	add	r3, pc, r3
   160a4:	mov	r1, r3
   160a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   160ac:	bl	2904 <sf_bpf_error>
   160b0:	nop	{0}
   160b4:	b	160c4 <convert_code_r+0x41c>
   160b8:	nop	{0}
   160bc:	b	160c4 <convert_code_r+0x41c>
   160c0:	nop	{0}
   160c4:	ldr	r3, [fp, #-8]
   160c8:	add	r3, r3, #8
   160cc:	str	r3, [fp, #-8]
   160d0:	ldr	r3, [fp, #-16]
   160d4:	add	r3, r3, #1
   160d8:	str	r3, [fp, #-16]
   160dc:	b	160e4 <convert_code_r+0x43c>
   160e0:	nop	{0}
   160e4:	ldr	r3, [fp, #-12]
   160e8:	ldr	r3, [r3, #16]
   160ec:	str	r3, [fp, #-12]
   160f0:	ldr	r3, [fp, #-12]
   160f4:	cmp	r3, #0
   160f8:	bne	15e98 <convert_code_r+0x1f0>
   160fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16100:	cmp	r3, #0
   16104:	beq	16110 <convert_code_r+0x468>
   16108:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1610c:	bl	dc4 <free@plt>
   16110:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16114:	ldr	r3, [r3, #8]
   16118:	uxth	r2, r3
   1611c:	ldr	r3, [fp, #-8]
   16120:	strh	r2, [r3]
   16124:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16128:	ldr	r3, [r3, #20]
   1612c:	mov	r2, r3
   16130:	ldr	r3, [fp, #-8]
   16134:	str	r2, [r3, #4]
   16138:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1613c:	ldr	r3, [r3, #60]	; 0x3c
   16140:	cmp	r3, #0
   16144:	beq	162e0 <convert_code_r+0x638>
   16148:	mov	r3, #0
   1614c:	str	r3, [fp, #-20]	; 0xffffffec
   16150:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16154:	ldr	r3, [r3, #60]	; 0x3c
   16158:	ldr	r2, [r3, #40]	; 0x28
   1615c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16160:	ldr	r1, [r3, #40]	; 0x28
   16164:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16168:	add	r3, r1, r3
   1616c:	sub	r3, r2, r3
   16170:	sub	r3, r3, #1
   16174:	str	r3, [fp, #-16]
   16178:	ldr	r3, [fp, #-16]
   1617c:	cmp	r3, #255	; 0xff
   16180:	bls	16208 <convert_code_r+0x560>
   16184:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16188:	ldr	r3, [r3, #28]
   1618c:	cmp	r3, #0
   16190:	bne	161b0 <convert_code_r+0x508>
   16194:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16198:	ldr	r3, [r3, #28]
   1619c:	add	r2, r3, #1
   161a0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   161a4:	str	r2, [r3, #28]
   161a8:	mov	r3, #0
   161ac:	b	162e4 <convert_code_r+0x63c>
   161b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   161b4:	uxtb	r2, r3
   161b8:	ldr	r3, [fp, #-8]
   161bc:	strb	r2, [r3, #2]
   161c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   161c4:	add	r3, r3, #1
   161c8:	str	r3, [fp, #-20]	; 0xffffffec
   161cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   161d0:	lsl	r3, r3, #3
   161d4:	ldr	r2, [fp, #-8]
   161d8:	add	r3, r2, r3
   161dc:	mov	r2, #5
   161e0:	strh	r2, [r3]
   161e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   161e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   161ec:	lsl	r3, r3, #3
   161f0:	ldr	r1, [fp, #-8]
   161f4:	add	r3, r1, r3
   161f8:	ldr	r1, [fp, #-16]
   161fc:	sub	r2, r1, r2
   16200:	str	r2, [r3, #4]
   16204:	b	16218 <convert_code_r+0x570>
   16208:	ldr	r3, [fp, #-16]
   1620c:	uxtb	r2, r3
   16210:	ldr	r3, [fp, #-8]
   16214:	strb	r2, [r3, #2]
   16218:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1621c:	ldr	r3, [r3, #84]	; 0x54
   16220:	ldr	r2, [r3, #40]	; 0x28
   16224:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16228:	ldr	r1, [r3, #40]	; 0x28
   1622c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16230:	add	r3, r1, r3
   16234:	sub	r3, r2, r3
   16238:	sub	r3, r3, #1
   1623c:	str	r3, [fp, #-16]
   16240:	ldr	r3, [fp, #-16]
   16244:	cmp	r3, #255	; 0xff
   16248:	bls	162d0 <convert_code_r+0x628>
   1624c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16250:	ldr	r3, [r3, #32]
   16254:	cmp	r3, #0
   16258:	bne	16278 <convert_code_r+0x5d0>
   1625c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16260:	ldr	r3, [r3, #32]
   16264:	add	r2, r3, #1
   16268:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1626c:	str	r2, [r3, #32]
   16270:	mov	r3, #0
   16274:	b	162e4 <convert_code_r+0x63c>
   16278:	ldr	r3, [fp, #-20]	; 0xffffffec
   1627c:	uxtb	r2, r3
   16280:	ldr	r3, [fp, #-8]
   16284:	strb	r2, [r3, #3]
   16288:	ldr	r3, [fp, #-20]	; 0xffffffec
   1628c:	add	r3, r3, #1
   16290:	str	r3, [fp, #-20]	; 0xffffffec
   16294:	ldr	r3, [fp, #-20]	; 0xffffffec
   16298:	lsl	r3, r3, #3
   1629c:	ldr	r2, [fp, #-8]
   162a0:	add	r3, r2, r3
   162a4:	mov	r2, #5
   162a8:	strh	r2, [r3]
   162ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   162b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   162b4:	lsl	r3, r3, #3
   162b8:	ldr	r1, [fp, #-8]
   162bc:	add	r3, r1, r3
   162c0:	ldr	r1, [fp, #-16]
   162c4:	sub	r2, r1, r2
   162c8:	str	r2, [r3, #4]
   162cc:	b	162e0 <convert_code_r+0x638>
   162d0:	ldr	r3, [fp, #-16]
   162d4:	uxtb	r2, r3
   162d8:	ldr	r3, [fp, #-8]
   162dc:	strb	r2, [r3, #3]
   162e0:	mov	r3, #1
   162e4:	mov	r0, r3
   162e8:	sub	sp, fp, #4
   162ec:	ldr	fp, [sp]
   162f0:	add	sp, sp, #4
   162f4:	pop	{pc}		; (ldr pc, [sp], #4)
   162f8:	.word	0x00024a68
   162fc:	.word	0x00024a4c
   16300:	.word	0x00024d5c
   16304:	.word	0x00024d24
   16308:	.word	0x00024d18
   1630c:	.word	0x00024d04
   16310:	.word	0x00008554
   16314:	.word	0x00008464
   16318:	.word	0x00008460
   1631c:	.word	0x00008410
   16320:	.word	0x00008394
   16324:	.word	0x00008328

00016328 <sf_icode_to_fcode>:
   16328:	str	fp, [sp, #-8]!
   1632c:	str	lr, [sp, #4]
   16330:	add	fp, sp, #4
   16334:	sub	sp, sp, #16
   16338:	str	r0, [fp, #-16]
   1633c:	str	r1, [fp, #-20]	; 0xffffffec
   16340:	ldr	r3, [pc, #260]	; 1644c <sf_icode_to_fcode+0x124>
   16344:	add	r3, pc, r3
   16348:	ldr	r3, [r3]
   1634c:	add	r2, r3, #1
   16350:	ldr	r3, [pc, #248]	; 16450 <sf_icode_to_fcode+0x128>
   16354:	add	r3, pc, r3
   16358:	str	r2, [r3]
   1635c:	ldr	r0, [fp, #-16]
   16360:	bl	15590 <count_stmts>
   16364:	mov	r2, r0
   16368:	ldr	r3, [fp, #-20]	; 0xffffffec
   1636c:	str	r2, [r3]
   16370:	ldr	r3, [fp, #-20]	; 0xffffffec
   16374:	ldr	r3, [r3]
   16378:	str	r3, [fp, #-8]
   1637c:	ldr	r3, [fp, #-8]
   16380:	lsl	r3, r3, #3
   16384:	mov	r0, r3
   16388:	bl	e3c <malloc@plt>
   1638c:	mov	r3, r0
   16390:	str	r3, [fp, #-12]
   16394:	ldr	r3, [fp, #-12]
   16398:	cmp	r3, #0
   1639c:	bne	163b0 <sf_icode_to_fcode+0x88>
   163a0:	ldr	r3, [pc, #172]	; 16454 <sf_icode_to_fcode+0x12c>
   163a4:	add	r3, pc, r3
   163a8:	mov	r0, r3
   163ac:	bl	2904 <sf_bpf_error>
   163b0:	ldr	r3, [fp, #-8]
   163b4:	lsl	r3, r3, #3
   163b8:	mov	r2, r3
   163bc:	mov	r1, #0
   163c0:	ldr	r0, [fp, #-12]
   163c4:	bl	ec0 <memset@plt>
   163c8:	ldr	r3, [pc, #136]	; 16458 <sf_icode_to_fcode+0x130>
   163cc:	add	r3, pc, r3
   163d0:	ldr	r2, [fp, #-12]
   163d4:	str	r2, [r3]
   163d8:	ldr	r3, [fp, #-8]
   163dc:	lsl	r3, r3, #3
   163e0:	ldr	r2, [fp, #-12]
   163e4:	add	r2, r2, r3
   163e8:	ldr	r3, [pc, #108]	; 1645c <sf_icode_to_fcode+0x134>
   163ec:	add	r3, pc, r3
   163f0:	str	r2, [r3]
   163f4:	ldr	r3, [pc, #100]	; 16460 <sf_icode_to_fcode+0x138>
   163f8:	add	r3, pc, r3
   163fc:	ldr	r3, [r3]
   16400:	add	r2, r3, #1
   16404:	ldr	r3, [pc, #88]	; 16464 <sf_icode_to_fcode+0x13c>
   16408:	add	r3, pc, r3
   1640c:	str	r2, [r3]
   16410:	ldr	r0, [fp, #-16]
   16414:	bl	15ca8 <convert_code_r>
   16418:	mov	r3, r0
   1641c:	cmp	r3, #0
   16420:	bne	16430 <sf_icode_to_fcode+0x108>
   16424:	ldr	r0, [fp, #-12]
   16428:	bl	dc4 <free@plt>
   1642c:	b	16340 <sf_icode_to_fcode+0x18>
   16430:	nop	{0}
   16434:	ldr	r3, [fp, #-12]
   16438:	mov	r0, r3
   1643c:	sub	sp, fp, #4
   16440:	ldr	fp, [sp]
   16444:	add	sp, sp, #4
   16448:	pop	{pc}		; (ldr pc, [sp], #4)
   1644c:	.word	0x00024400
   16450:	.word	0x000243f0
   16454:	.word	0x00007fb8
   16458:	.word	0x000246f4
   1645c:	.word	0x000246d8
   16460:	.word	0x0002434c
   16464:	.word	0x0002433c

00016468 <sfbpf_strcasecmp>:
   16468:	strd	r4, [sp, #-16]!
   1646c:	str	r6, [sp, #8]
   16470:	str	fp, [sp, #12]
   16474:	add	fp, sp, #12
   16478:	sub	sp, sp, #8
   1647c:	str	r0, [fp, #-16]
   16480:	str	r1, [fp, #-20]	; 0xffffffec
   16484:	ldr	r3, [pc, #148]	; 16520 <sfbpf_strcasecmp+0xb8>
   16488:	add	r3, pc, r3
   1648c:	mov	r5, r3
   16490:	ldr	r6, [fp, #-16]
   16494:	ldr	r4, [fp, #-20]	; 0xffffffec
   16498:	b	164b8 <sfbpf_strcasecmp+0x50>
   1649c:	mov	r3, r6
   164a0:	add	r6, r3, #1
   164a4:	ldrb	r3, [r3]
   164a8:	cmp	r3, #0
   164ac:	bne	164b8 <sfbpf_strcasecmp+0x50>
   164b0:	mov	r3, #0
   164b4:	b	16504 <sfbpf_strcasecmp+0x9c>
   164b8:	ldrb	r3, [r6]
   164bc:	add	r3, r5, r3
   164c0:	ldrb	r2, [r3]
   164c4:	mov	r3, r4
   164c8:	add	r4, r3, #1
   164cc:	ldrb	r3, [r3]
   164d0:	add	r3, r5, r3
   164d4:	ldrb	r3, [r3]
   164d8:	cmp	r2, r3
   164dc:	beq	1649c <sfbpf_strcasecmp+0x34>
   164e0:	ldrb	r3, [r6]
   164e4:	add	r3, r5, r3
   164e8:	ldrb	r3, [r3]
   164ec:	mov	r2, r3
   164f0:	sub	r4, r4, #1
   164f4:	ldrb	r3, [r4]
   164f8:	add	r3, r5, r3
   164fc:	ldrb	r3, [r3]
   16500:	sub	r3, r2, r3
   16504:	mov	r0, r3
   16508:	sub	sp, fp, #12
   1650c:	ldrd	r4, [sp]
   16510:	ldr	r6, [sp, #8]
   16514:	ldr	fp, [sp, #12]
   16518:	add	sp, sp, #16
   1651c:	bx	lr
   16520:	.word	0x00007f58

00016524 <xdtoi>:
   16524:	strd	r4, [sp, #-16]!
   16528:	str	fp, [sp, #8]
   1652c:	str	lr, [sp, #12]
   16530:	add	fp, sp, #12
   16534:	mov	r4, r0
   16538:	bl	e60 <__ctype_b_loc@plt>
   1653c:	mov	r3, r0
   16540:	ldr	r2, [r3]
   16544:	mov	r3, r4
   16548:	lsl	r3, r3, #1
   1654c:	add	r3, r2, r3
   16550:	ldrh	r3, [r3]
   16554:	and	r3, r3, #2048	; 0x800
   16558:	cmp	r3, #0
   1655c:	beq	16568 <xdtoi+0x44>
   16560:	sub	r3, r4, #48	; 0x30
   16564:	b	1659c <xdtoi+0x78>
   16568:	bl	e60 <__ctype_b_loc@plt>
   1656c:	mov	r3, r0
   16570:	ldr	r2, [r3]
   16574:	mov	r3, r4
   16578:	lsl	r3, r3, #1
   1657c:	add	r3, r2, r3
   16580:	ldrh	r3, [r3]
   16584:	and	r3, r3, #512	; 0x200
   16588:	cmp	r3, #0
   1658c:	beq	16598 <xdtoi+0x74>
   16590:	sub	r3, r4, #87	; 0x57
   16594:	b	1659c <xdtoi+0x78>
   16598:	sub	r3, r4, #55	; 0x37
   1659c:	mov	r0, r3
   165a0:	sub	sp, fp, #12
   165a4:	ldrd	r4, [sp]
   165a8:	ldr	fp, [sp, #8]
   165ac:	add	sp, sp, #12
   165b0:	pop	{pc}		; (ldr pc, [sp], #4)

000165b4 <skip_space>:
   165b4:	str	fp, [sp, #-8]!
   165b8:	str	lr, [sp, #4]
   165bc:	add	fp, sp, #4
   165c0:	sub	sp, sp, #16
   165c4:	str	r0, [fp, #-16]
   165c8:	ldr	r0, [fp, #-16]
   165cc:	bl	f74 <getc@plt>
   165d0:	str	r0, [fp, #-8]
   165d4:	bl	e60 <__ctype_b_loc@plt>
   165d8:	mov	r3, r0
   165dc:	ldr	r2, [r3]
   165e0:	ldr	r3, [fp, #-8]
   165e4:	lsl	r3, r3, #1
   165e8:	add	r3, r2, r3
   165ec:	ldrh	r3, [r3]
   165f0:	and	r3, r3, #8192	; 0x2000
   165f4:	cmp	r3, #0
   165f8:	beq	16608 <skip_space+0x54>
   165fc:	ldr	r3, [fp, #-8]
   16600:	cmp	r3, #10
   16604:	bne	165c8 <skip_space+0x14>
   16608:	ldr	r3, [fp, #-8]
   1660c:	mov	r0, r3
   16610:	sub	sp, fp, #4
   16614:	ldr	fp, [sp]
   16618:	add	sp, sp, #4
   1661c:	pop	{pc}		; (ldr pc, [sp], #4)

00016620 <skip_line>:
   16620:	str	fp, [sp, #-8]!
   16624:	str	lr, [sp, #4]
   16628:	add	fp, sp, #4
   1662c:	sub	sp, sp, #16
   16630:	str	r0, [fp, #-16]
   16634:	ldr	r0, [fp, #-16]
   16638:	bl	f74 <getc@plt>
   1663c:	str	r0, [fp, #-8]
   16640:	ldr	r3, [fp, #-8]
   16644:	cmp	r3, #10
   16648:	beq	16658 <skip_line+0x38>
   1664c:	ldr	r3, [fp, #-8]
   16650:	cmn	r3, #1
   16654:	bne	16634 <skip_line+0x14>
   16658:	ldr	r3, [fp, #-8]
   1665c:	mov	r0, r3
   16660:	sub	sp, fp, #4
   16664:	ldr	fp, [sp]
   16668:	add	sp, sp, #4
   1666c:	pop	{pc}		; (ldr pc, [sp], #4)

00016670 <pcap_next_etherent>:
   16670:	strd	r4, [sp, #-20]!	; 0xffffffec
   16674:	str	r6, [sp, #8]
   16678:	str	fp, [sp, #12]
   1667c:	str	lr, [sp, #16]
   16680:	add	fp, sp, #16
   16684:	sub	sp, sp, #20
   16688:	str	r0, [fp, #-32]	; 0xffffffe0
   1668c:	mov	r2, #128	; 0x80
   16690:	mov	r1, #0
   16694:	ldr	r3, [pc, #564]	; 168d0 <pcap_next_etherent+0x260>
   16698:	add	r3, pc, r3
   1669c:	mov	r0, r3
   166a0:	bl	ec0 <memset@plt>
   166a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   166a8:	bl	165b4 <skip_space>
   166ac:	mov	r4, r0
   166b0:	cmp	r4, #10
   166b4:	beq	16894 <pcap_next_etherent+0x224>
   166b8:	bl	e60 <__ctype_b_loc@plt>
   166bc:	mov	r3, r0
   166c0:	ldr	r2, [r3]
   166c4:	mov	r3, r4
   166c8:	lsl	r3, r3, #1
   166cc:	add	r3, r2, r3
   166d0:	ldrh	r3, [r3]
   166d4:	and	r3, r3, #4096	; 0x1000
   166d8:	cmp	r3, #0
   166dc:	bne	166f0 <pcap_next_etherent+0x80>
   166e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   166e4:	bl	16620 <skip_line>
   166e8:	mov	r4, r0
   166ec:	b	168a0 <pcap_next_etherent+0x230>
   166f0:	mov	r6, #0
   166f4:	b	16780 <pcap_next_etherent+0x110>
   166f8:	mov	r0, r4
   166fc:	bl	16524 <xdtoi>
   16700:	mov	r5, r0
   16704:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16708:	bl	f74 <getc@plt>
   1670c:	mov	r4, r0
   16710:	bl	e60 <__ctype_b_loc@plt>
   16714:	mov	r3, r0
   16718:	ldr	r2, [r3]
   1671c:	mov	r3, r4
   16720:	lsl	r3, r3, #1
   16724:	add	r3, r2, r3
   16728:	ldrh	r3, [r3]
   1672c:	and	r3, r3, #4096	; 0x1000
   16730:	cmp	r3, #0
   16734:	beq	16758 <pcap_next_etherent+0xe8>
   16738:	lsl	r5, r5, #4
   1673c:	mov	r0, r4
   16740:	bl	16524 <xdtoi>
   16744:	mov	r3, r0
   16748:	orr	r5, r5, r3
   1674c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16750:	bl	f74 <getc@plt>
   16754:	mov	r4, r0
   16758:	uxtb	r2, r5
   1675c:	ldr	r3, [pc, #368]	; 168d4 <pcap_next_etherent+0x264>
   16760:	add	r3, pc, r3
   16764:	strb	r2, [r3, r6]
   16768:	cmp	r4, #58	; 0x3a
   1676c:	bne	1678c <pcap_next_etherent+0x11c>
   16770:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16774:	bl	f74 <getc@plt>
   16778:	mov	r4, r0
   1677c:	add	r6, r6, #1
   16780:	cmp	r6, #5
   16784:	ble	166f8 <pcap_next_etherent+0x88>
   16788:	b	16790 <pcap_next_etherent+0x120>
   1678c:	nop	{0}
   16790:	cmn	r4, #1
   16794:	beq	168ac <pcap_next_etherent+0x23c>
   16798:	bl	e60 <__ctype_b_loc@plt>
   1679c:	mov	r3, r0
   167a0:	ldr	r2, [r3]
   167a4:	mov	r3, r4
   167a8:	lsl	r3, r3, #1
   167ac:	add	r3, r2, r3
   167b0:	ldrh	r3, [r3]
   167b4:	and	r3, r3, #8192	; 0x2000
   167b8:	cmp	r3, #0
   167bc:	bne	167d0 <pcap_next_etherent+0x160>
   167c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   167c4:	bl	16620 <skip_line>
   167c8:	mov	r4, r0
   167cc:	b	168a0 <pcap_next_etherent+0x230>
   167d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   167d4:	bl	165b4 <skip_space>
   167d8:	mov	r4, r0
   167dc:	cmp	r4, #10
   167e0:	beq	1689c <pcap_next_etherent+0x22c>
   167e4:	cmp	r4, #35	; 0x23
   167e8:	bne	167fc <pcap_next_etherent+0x18c>
   167ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   167f0:	bl	16620 <skip_line>
   167f4:	mov	r4, r0
   167f8:	b	168a0 <pcap_next_etherent+0x230>
   167fc:	ldr	r3, [pc, #212]	; 168d8 <pcap_next_etherent+0x268>
   16800:	add	r3, pc, r3
   16804:	add	r3, r3, #6
   16808:	str	r3, [fp, #-24]	; 0xffffffe8
   1680c:	mov	r5, #121	; 0x79
   16810:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16814:	add	r2, r3, #1
   16818:	str	r2, [fp, #-24]	; 0xffffffe8
   1681c:	uxtb	r2, r4
   16820:	strb	r2, [r3]
   16824:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16828:	bl	f74 <getc@plt>
   1682c:	mov	r4, r0
   16830:	bl	e60 <__ctype_b_loc@plt>
   16834:	mov	r3, r0
   16838:	ldr	r2, [r3]
   1683c:	mov	r3, r4
   16840:	lsl	r3, r3, #1
   16844:	add	r3, r2, r3
   16848:	ldrh	r3, [r3]
   1684c:	and	r3, r3, #8192	; 0x2000
   16850:	cmp	r3, #0
   16854:	bne	1686c <pcap_next_etherent+0x1fc>
   16858:	cmn	r4, #1
   1685c:	beq	1686c <pcap_next_etherent+0x1fc>
   16860:	sub	r5, r5, #1
   16864:	cmp	r5, #0
   16868:	bgt	16810 <pcap_next_etherent+0x1a0>
   1686c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16870:	mov	r2, #0
   16874:	strb	r2, [r3]
   16878:	cmp	r4, #10
   1687c:	beq	16888 <pcap_next_etherent+0x218>
   16880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16884:	bl	16620 <skip_line>
   16888:	ldr	r3, [pc, #76]	; 168dc <pcap_next_etherent+0x26c>
   1688c:	add	r3, pc, r3
   16890:	b	168b4 <pcap_next_etherent+0x244>
   16894:	nop	{0}
   16898:	b	168a0 <pcap_next_etherent+0x230>
   1689c:	nop	{0}
   168a0:	cmn	r4, #1
   168a4:	bne	166a4 <pcap_next_etherent+0x34>
   168a8:	b	168b0 <pcap_next_etherent+0x240>
   168ac:	nop	{0}
   168b0:	mov	r3, #0
   168b4:	mov	r0, r3
   168b8:	sub	sp, fp, #16
   168bc:	ldrd	r4, [sp]
   168c0:	ldr	r6, [sp, #8]
   168c4:	ldr	fp, [sp, #12]
   168c8:	add	sp, sp, #16
   168cc:	pop	{pc}		; (ldr pc, [sp], #4)
   168d0:	.word	0x00024430
   168d4:	.word	0x00024368
   168d8:	.word	0x000242c8
   168dc:	.word	0x0002423c

000168e0 <str2tok>:
   168e0:	str	fp, [sp, #-8]!
   168e4:	str	lr, [sp, #4]
   168e8:	add	fp, sp, #4
   168ec:	sub	sp, sp, #16
   168f0:	str	r0, [fp, #-16]
   168f4:	str	r1, [fp, #-20]	; 0xffffffec
   168f8:	mov	r3, #0
   168fc:	str	r3, [fp, #-8]
   16900:	b	16954 <str2tok+0x74>
   16904:	ldr	r3, [fp, #-8]
   16908:	lsl	r3, r3, #3
   1690c:	ldr	r2, [fp, #-20]	; 0xffffffec
   16910:	add	r3, r2, r3
   16914:	ldr	r3, [r3, #4]
   16918:	ldr	r1, [fp, #-16]
   1691c:	mov	r0, r3
   16920:	bl	16468 <sfbpf_strcasecmp>
   16924:	mov	r3, r0
   16928:	cmp	r3, #0
   1692c:	bne	16948 <str2tok+0x68>
   16930:	ldr	r3, [fp, #-8]
   16934:	lsl	r3, r3, #3
   16938:	ldr	r2, [fp, #-20]	; 0xffffffec
   1693c:	add	r3, r2, r3
   16940:	ldr	r3, [r3]
   16944:	b	16974 <str2tok+0x94>
   16948:	ldr	r3, [fp, #-8]
   1694c:	add	r3, r3, #1
   16950:	str	r3, [fp, #-8]
   16954:	ldr	r3, [fp, #-8]
   16958:	lsl	r3, r3, #3
   1695c:	ldr	r2, [fp, #-20]	; 0xffffffec
   16960:	add	r3, r2, r3
   16964:	ldr	r3, [r3, #4]
   16968:	cmp	r3, #0
   1696c:	bne	16904 <str2tok+0x24>
   16970:	mvn	r3, #0
   16974:	mov	r0, r3
   16978:	sub	sp, fp, #4
   1697c:	ldr	fp, [sp]
   16980:	add	sp, sp, #4
   16984:	pop	{pc}		; (ldr pc, [sp], #4)

00016988 <sfbpf_error>:
   16988:	str	fp, [sp, #-8]!
   1698c:	str	lr, [sp, #4]
   16990:	add	fp, sp, #4
   16994:	sub	sp, sp, #8
   16998:	str	r0, [fp, #-8]
   1699c:	ldr	r3, [pc, #40]	; 169cc <sfbpf_error+0x44>
   169a0:	add	r3, pc, r3
   169a4:	ldr	r3, [r3]
   169a8:	add	r2, r3, #1
   169ac:	ldr	r3, [pc, #28]	; 169d0 <sfbpf_error+0x48>
   169b0:	add	r3, pc, r3
   169b4:	str	r2, [r3]
   169b8:	ldr	r1, [fp, #-8]
   169bc:	ldr	r3, [pc, #16]	; 169d4 <sfbpf_error+0x4c>
   169c0:	add	r3, pc, r3
   169c4:	mov	r0, r3
   169c8:	bl	2904 <sf_bpf_error>
   169cc:	.word	0x000241a8
   169d0:	.word	0x00024198
   169d4:	.word	0x00007d98

000169d8 <pfreason_to_num>:
   169d8:	str	fp, [sp, #-8]!
   169dc:	str	lr, [sp, #4]
   169e0:	add	fp, sp, #4
   169e4:	sub	sp, sp, #8
   169e8:	str	r0, [fp, #-8]
   169ec:	ldr	r3, [pc, #8]	; 169fc <pfreason_to_num+0x24>
   169f0:	add	r3, pc, r3
   169f4:	mov	r0, r3
   169f8:	bl	2904 <sf_bpf_error>
   169fc:	.word	0x00007d6c

00016a00 <pfaction_to_num>:
   16a00:	str	fp, [sp, #-8]!
   16a04:	str	lr, [sp, #4]
   16a08:	add	fp, sp, #4
   16a0c:	sub	sp, sp, #8
   16a10:	str	r0, [fp, #-8]
   16a14:	ldr	r3, [pc, #8]	; 16a24 <pfaction_to_num+0x24>
   16a18:	add	r3, pc, r3
   16a1c:	mov	r0, r3
   16a20:	bl	2904 <sf_bpf_error>
   16a24:	.word	0x00007d44

00016a28 <yydestruct>:
   16a28:	push	{fp}		; (str fp, [sp, #-4]!)
   16a2c:	add	fp, sp, #0
   16a30:	sub	sp, sp, #20
   16a34:	str	r0, [fp, #-8]
   16a38:	str	r1, [fp, #-12]
   16a3c:	str	r2, [fp, #-16]
   16a40:	ldr	r3, [fp, #-8]
   16a44:	cmp	r3, #0
   16a48:	bne	16a58 <yydestruct+0x30>
   16a4c:	ldr	r3, [pc, #20]	; 16a68 <yydestruct+0x40>
   16a50:	add	r3, pc, r3
   16a54:	str	r3, [fp, #-8]
   16a58:	nop	{0}
   16a5c:	add	sp, fp, #0
   16a60:	pop	{fp}		; (ldr fp, [sp], #4)
   16a64:	bx	lr
   16a68:	.word	0x00008fc8

00016a6c <sfbpf_parse>:
   16a6c:	str	r4, [sp, #-12]!
   16a70:	str	fp, [sp, #4]
   16a74:	str	lr, [sp, #8]
   16a78:	add	fp, sp, #8
   16a7c:	sub	sp, sp, #3696	; 0xe70
   16a80:	sub	sp, sp, #12
   16a84:	ldr	r4, [pc, #4080]	; 17a7c <sfbpf_parse+0x1010>
   16a88:	add	r4, pc, r4
   16a8c:	mov	r3, #0
   16a90:	str	r3, [fp, #-52]	; 0xffffffcc
   16a94:	mov	r3, #0
   16a98:	str	r3, [fp, #-56]	; 0xffffffc8
   16a9c:	sub	r3, fp, #496	; 0x1f0
   16aa0:	str	r3, [fp, #-24]	; 0xffffffe8
   16aa4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16aa8:	str	r3, [fp, #-28]	; 0xffffffe4
   16aac:	sub	r3, fp, #3680	; 0xe60
   16ab0:	sub	r3, r3, #12
   16ab4:	sub	r3, r3, #4
   16ab8:	str	r3, [fp, #-32]	; 0xffffffe0
   16abc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16ac0:	str	r3, [fp, #-36]	; 0xffffffdc
   16ac4:	mov	r3, #200	; 0xc8
   16ac8:	str	r3, [fp, #-40]	; 0xffffffd8
   16acc:	mov	r3, #0
   16ad0:	str	r3, [fp, #-16]
   16ad4:	mov	r3, #0
   16ad8:	str	r3, [fp, #-20]	; 0xffffffec
   16adc:	ldr	r3, [pc, #3996]	; 17a80 <sfbpf_parse+0x1014>
   16ae0:	ldr	r3, [r4, r3]
   16ae4:	mov	r2, #0
   16ae8:	str	r2, [r3]
   16aec:	ldr	r3, [pc, #3984]	; 17a84 <sfbpf_parse+0x1018>
   16af0:	ldr	r3, [r4, r3]
   16af4:	mvn	r2, #1
   16af8:	str	r2, [r3]
   16afc:	b	16b0c <sfbpf_parse+0xa0>
   16b00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16b04:	add	r3, r3, #2
   16b08:	str	r3, [fp, #-28]	; 0xffffffe4
   16b0c:	ldr	r3, [fp, #-16]
   16b10:	sxth	r2, r3
   16b14:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16b18:	strh	r2, [r3]
   16b1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16b20:	sub	r3, r3, #-2147483647	; 0x80000001
   16b24:	lsl	r3, r3, #1
   16b28:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16b2c:	add	r3, r2, r3
   16b30:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16b34:	cmp	r2, r3
   16b38:	bcc	16cc4 <sfbpf_parse+0x258>
   16b3c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16b40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16b44:	sub	r3, r2, r3
   16b48:	asr	r3, r3, #1
   16b4c:	add	r3, r3, #1
   16b50:	str	r3, [fp, #-68]	; 0xffffffbc
   16b54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16b58:	movw	r2, #9999	; 0x270f
   16b5c:	cmp	r3, r2
   16b60:	bhi	18d80 <sfbpf_parse+0x2314>
   16b64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16b68:	lsl	r3, r3, #1
   16b6c:	str	r3, [fp, #-40]	; 0xffffffd8
   16b70:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16b74:	movw	r2, #10000	; 0x2710
   16b78:	cmp	r3, r2
   16b7c:	bls	16b88 <sfbpf_parse+0x11c>
   16b80:	movw	r3, #10000	; 0x2710
   16b84:	str	r3, [fp, #-40]	; 0xffffffd8
   16b88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16b8c:	str	r3, [fp, #-72]	; 0xffffffb8
   16b90:	ldr	r2, [fp, #-40]	; 0xffffffd8
   16b94:	mov	r3, r2
   16b98:	lsl	r3, r3, #3
   16b9c:	add	r3, r3, r2
   16ba0:	lsl	r3, r3, #1
   16ba4:	add	r3, r3, #15
   16ba8:	mov	r0, r3
   16bac:	bl	e3c <malloc@plt>
   16bb0:	mov	r3, r0
   16bb4:	str	r3, [fp, #-76]	; 0xffffffb4
   16bb8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   16bbc:	cmp	r3, #0
   16bc0:	beq	18d88 <sfbpf_parse+0x231c>
   16bc4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16bc8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16bcc:	lsl	r3, r3, #1
   16bd0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16bd4:	mov	r0, r1
   16bd8:	mov	r1, r2
   16bdc:	mov	r2, r3
   16be0:	bl	de8 <memcpy@plt>
   16be4:	ldr	r3, [fp, #-76]	; 0xffffffb4
   16be8:	str	r3, [fp, #-24]	; 0xffffffe8
   16bec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16bf0:	lsl	r3, r3, #1
   16bf4:	add	r3, r3, #15
   16bf8:	str	r3, [fp, #-80]	; 0xffffffb0
   16bfc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   16c00:	bic	r3, r3, #15
   16c04:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16c08:	add	r3, r2, r3
   16c0c:	str	r3, [fp, #-76]	; 0xffffffb4
   16c10:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16c14:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16c18:	lsl	r3, r3, #4
   16c1c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16c20:	mov	r0, r1
   16c24:	mov	r1, r2
   16c28:	mov	r2, r3
   16c2c:	bl	de8 <memcpy@plt>
   16c30:	ldr	r3, [fp, #-76]	; 0xffffffb4
   16c34:	str	r3, [fp, #-32]	; 0xffffffe0
   16c38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16c3c:	lsl	r3, r3, #4
   16c40:	add	r3, r3, #15
   16c44:	str	r3, [fp, #-84]	; 0xffffffac
   16c48:	ldr	r3, [fp, #-84]	; 0xffffffac
   16c4c:	bic	r3, r3, #15
   16c50:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16c54:	add	r3, r2, r3
   16c58:	str	r3, [fp, #-76]	; 0xffffffb4
   16c5c:	sub	r3, fp, #496	; 0x1f0
   16c60:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16c64:	cmp	r2, r3
   16c68:	beq	16c74 <sfbpf_parse+0x208>
   16c6c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16c70:	bl	dc4 <free@plt>
   16c74:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16c78:	sub	r3, r3, #-2147483647	; 0x80000001
   16c7c:	lsl	r3, r3, #1
   16c80:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16c84:	add	r3, r2, r3
   16c88:	str	r3, [fp, #-28]	; 0xffffffe4
   16c8c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16c90:	sub	r3, r3, #-268435455	; 0xf0000001
   16c94:	lsl	r3, r3, #4
   16c98:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16c9c:	add	r3, r2, r3
   16ca0:	str	r3, [fp, #-36]	; 0xffffffdc
   16ca4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16ca8:	sub	r3, r3, #-2147483647	; 0x80000001
   16cac:	lsl	r3, r3, #1
   16cb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16cb4:	add	r3, r2, r3
   16cb8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16cbc:	cmp	r2, r3
   16cc0:	bcs	18d68 <sfbpf_parse+0x22fc>
   16cc4:	ldr	r3, [fp, #-16]
   16cc8:	cmp	r3, #3
   16ccc:	beq	18d58 <sfbpf_parse+0x22ec>
   16cd0:	nop	{0}
   16cd4:	ldr	r2, [pc, #3500]	; 17a88 <sfbpf_parse+0x101c>
   16cd8:	add	r2, pc, r2
   16cdc:	ldr	r3, [fp, #-16]
   16ce0:	lsl	r3, r3, #1
   16ce4:	add	r3, r2, r3
   16ce8:	ldrsh	r3, [r3]
   16cec:	str	r3, [fp, #-44]	; 0xffffffd4
   16cf0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16cf4:	cmn	r3, #198	; 0xc6
   16cf8:	beq	16e84 <sfbpf_parse+0x418>
   16cfc:	ldr	r3, [pc, #3456]	; 17a84 <sfbpf_parse+0x1018>
   16d00:	ldr	r3, [r4, r3]
   16d04:	ldr	r3, [r3]
   16d08:	cmn	r3, #2
   16d0c:	bne	16d24 <sfbpf_parse+0x2b8>
   16d10:	bl	18f18 <sfbpf_lex>
   16d14:	mov	r2, r0
   16d18:	ldr	r3, [pc, #3428]	; 17a84 <sfbpf_parse+0x1018>
   16d1c:	ldr	r3, [r4, r3]
   16d20:	str	r2, [r3]
   16d24:	ldr	r3, [pc, #3416]	; 17a84 <sfbpf_parse+0x1018>
   16d28:	ldr	r3, [r4, r3]
   16d2c:	ldr	r3, [r3]
   16d30:	cmp	r3, #0
   16d34:	bgt	16d54 <sfbpf_parse+0x2e8>
   16d38:	mov	r3, #0
   16d3c:	str	r3, [fp, #-52]	; 0xffffffcc
   16d40:	ldr	r3, [pc, #3388]	; 17a84 <sfbpf_parse+0x1018>
   16d44:	ldr	r3, [r4, r3]
   16d48:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16d4c:	str	r2, [r3]
   16d50:	b	16d94 <sfbpf_parse+0x328>
   16d54:	ldr	r3, [pc, #3368]	; 17a84 <sfbpf_parse+0x1018>
   16d58:	ldr	r3, [r4, r3]
   16d5c:	ldr	r3, [r3]
   16d60:	mov	r2, r3
   16d64:	movw	r3, #365	; 0x16d
   16d68:	cmp	r2, r3
   16d6c:	bhi	16d8c <sfbpf_parse+0x320>
   16d70:	ldr	r3, [pc, #3340]	; 17a84 <sfbpf_parse+0x1018>
   16d74:	ldr	r3, [r4, r3]
   16d78:	ldr	r3, [r3]
   16d7c:	ldr	r2, [pc, #3336]	; 17a8c <sfbpf_parse+0x1020>
   16d80:	add	r2, pc, r2
   16d84:	ldrb	r3, [r2, r3]
   16d88:	b	16d90 <sfbpf_parse+0x324>
   16d8c:	mov	r3, #2
   16d90:	str	r3, [fp, #-52]	; 0xffffffcc
   16d94:	ldr	r2, [fp, #-44]	; 0xffffffd4
   16d98:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16d9c:	add	r3, r2, r3
   16da0:	str	r3, [fp, #-44]	; 0xffffffd4
   16da4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16da8:	cmp	r3, #0
   16dac:	blt	16e8c <sfbpf_parse+0x420>
   16db0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16db4:	movw	r2, #669	; 0x29d
   16db8:	cmp	r3, r2
   16dbc:	bgt	16e8c <sfbpf_parse+0x420>
   16dc0:	ldr	r2, [pc, #3272]	; 17a90 <sfbpf_parse+0x1024>
   16dc4:	add	r2, pc, r2
   16dc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16dcc:	lsl	r3, r3, #1
   16dd0:	add	r3, r2, r3
   16dd4:	ldrsh	r3, [r3]
   16dd8:	mov	r2, r3
   16ddc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16de0:	cmp	r3, r2
   16de4:	bne	16e8c <sfbpf_parse+0x420>
   16de8:	ldr	r2, [pc, #3236]	; 17a94 <sfbpf_parse+0x1028>
   16dec:	add	r2, pc, r2
   16df0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16df4:	lsl	r3, r3, #1
   16df8:	add	r3, r2, r3
   16dfc:	ldrsh	r3, [r3]
   16e00:	str	r3, [fp, #-44]	; 0xffffffd4
   16e04:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16e08:	cmp	r3, #0
   16e0c:	bgt	16e20 <sfbpf_parse+0x3b4>
   16e10:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16e14:	rsb	r3, r3, #0
   16e18:	str	r3, [fp, #-44]	; 0xffffffd4
   16e1c:	b	16eb8 <sfbpf_parse+0x44c>
   16e20:	ldr	r3, [fp, #-20]	; 0xffffffec
   16e24:	cmp	r3, #0
   16e28:	beq	16e38 <sfbpf_parse+0x3cc>
   16e2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16e30:	sub	r3, r3, #1
   16e34:	str	r3, [fp, #-20]	; 0xffffffec
   16e38:	ldr	r3, [pc, #3140]	; 17a84 <sfbpf_parse+0x1018>
   16e3c:	ldr	r3, [r4, r3]
   16e40:	mvn	r2, #1
   16e44:	str	r2, [r3]
   16e48:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16e4c:	str	r3, [fp, #-16]
   16e50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e54:	add	r3, r3, #16
   16e58:	str	r3, [fp, #-36]	; 0xffffffdc
   16e5c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16e60:	ldr	r3, [pc, #3120]	; 17a98 <sfbpf_parse+0x102c>
   16e64:	ldr	r3, [r4, r3]
   16e68:	mov	r1, r2
   16e6c:	mov	r0, r3
   16e70:	ldrd	r2, [r0]
   16e74:	strd	r2, [r1]
   16e78:	ldrd	r2, [r0, #8]
   16e7c:	strd	r2, [r1, #8]
   16e80:	b	16b00 <sfbpf_parse+0x94>
   16e84:	nop	{0}
   16e88:	b	16e90 <sfbpf_parse+0x424>
   16e8c:	nop	{0}
   16e90:	ldr	r2, [pc, #3076]	; 17a9c <sfbpf_parse+0x1030>
   16e94:	add	r2, pc, r2
   16e98:	ldr	r3, [fp, #-16]
   16e9c:	add	r3, r2, r3
   16ea0:	ldrb	r3, [r3]
   16ea4:	str	r3, [fp, #-44]	; 0xffffffd4
   16ea8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16eac:	cmp	r3, #0
   16eb0:	beq	18b10 <sfbpf_parse+0x20a4>
   16eb4:	nop	{0}
   16eb8:	ldr	r2, [pc, #3040]	; 17aa0 <sfbpf_parse+0x1034>
   16ebc:	add	r2, pc, r2
   16ec0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16ec4:	add	r3, r2, r3
   16ec8:	ldrb	r3, [r3]
   16ecc:	str	r3, [fp, #-56]	; 0xffffffc8
   16ed0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   16ed4:	rsb	r3, r3, #1
   16ed8:	lsl	r3, r3, #4
   16edc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16ee0:	add	r2, r2, r3
   16ee4:	sub	r3, fp, #3696	; 0xe70
   16ee8:	sub	r3, r3, #12
   16eec:	sub	r3, r3, #4
   16ef0:	ldrd	r0, [r2]
   16ef4:	strd	r0, [r3]
   16ef8:	ldrd	r0, [r2, #8]
   16efc:	strd	r0, [r3, #8]
   16f00:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16f04:	sub	r3, r3, #2
   16f08:	cmp	r3, #200	; 0xc8
   16f0c:	addls	pc, pc, r3, lsl #2
   16f10:	b	189c4 <sfbpf_parse+0x1f58>
   16f14:	b	17238 <sfbpf_parse+0x7cc>
   16f18:	b	189c4 <sfbpf_parse+0x1f58>
   16f1c:	b	1724c <sfbpf_parse+0x7e0>
   16f20:	b	189c4 <sfbpf_parse+0x1f58>
   16f24:	b	17260 <sfbpf_parse+0x7f4>
   16f28:	b	172a4 <sfbpf_parse+0x838>
   16f2c:	b	172e8 <sfbpf_parse+0x87c>
   16f30:	b	1732c <sfbpf_parse+0x8c0>
   16f34:	b	17370 <sfbpf_parse+0x904>
   16f38:	b	17398 <sfbpf_parse+0x92c>
   16f3c:	b	189c4 <sfbpf_parse+0x1f58>
   16f40:	b	173c0 <sfbpf_parse+0x954>
   16f44:	b	173f4 <sfbpf_parse+0x988>
   16f48:	b	1741c <sfbpf_parse+0x9b0>
   16f4c:	b	1744c <sfbpf_parse+0x9e0>
   16f50:	b	17488 <sfbpf_parse+0xa1c>
   16f54:	b	174c4 <sfbpf_parse+0xa58>
   16f58:	b	17568 <sfbpf_parse+0xafc>
   16f5c:	b	175a4 <sfbpf_parse+0xb38>
   16f60:	b	175d8 <sfbpf_parse+0xb6c>
   16f64:	b	17618 <sfbpf_parse+0xbac>
   16f68:	b	17658 <sfbpf_parse+0xbec>
   16f6c:	b	1768c <sfbpf_parse+0xc20>
   16f70:	b	176b4 <sfbpf_parse+0xc48>
   16f74:	b	189c4 <sfbpf_parse+0x1f58>
   16f78:	b	176dc <sfbpf_parse+0xc70>
   16f7c:	b	17720 <sfbpf_parse+0xcb4>
   16f80:	b	17764 <sfbpf_parse+0xcf8>
   16f84:	b	189c4 <sfbpf_parse+0x1f58>
   16f88:	b	189c4 <sfbpf_parse+0x1f58>
   16f8c:	b	17798 <sfbpf_parse+0xd2c>
   16f90:	b	177cc <sfbpf_parse+0xd60>
   16f94:	b	17808 <sfbpf_parse+0xd9c>
   16f98:	b	17838 <sfbpf_parse+0xdcc>
   16f9c:	b	17868 <sfbpf_parse+0xdfc>
   16fa0:	b	17890 <sfbpf_parse+0xe24>
   16fa4:	b	178b8 <sfbpf_parse+0xe4c>
   16fa8:	b	178e8 <sfbpf_parse+0xe7c>
   16fac:	b	1790c <sfbpf_parse+0xea0>
   16fb0:	b	17930 <sfbpf_parse+0xec4>
   16fb4:	b	1795c <sfbpf_parse+0xef0>
   16fb8:	b	179a0 <sfbpf_parse+0xf34>
   16fbc:	b	179e4 <sfbpf_parse+0xf78>
   16fc0:	b	17a04 <sfbpf_parse+0xf98>
   16fc4:	b	17a30 <sfbpf_parse+0xfc4>
   16fc8:	b	17a5c <sfbpf_parse+0xff0>
   16fcc:	b	17b3c <sfbpf_parse+0x10d0>
   16fd0:	b	17b68 <sfbpf_parse+0x10fc>
   16fd4:	b	189c4 <sfbpf_parse+0x1f58>
   16fd8:	b	17b88 <sfbpf_parse+0x111c>
   16fdc:	b	17b94 <sfbpf_parse+0x1128>
   16fe0:	b	17ba0 <sfbpf_parse+0x1134>
   16fe4:	b	17bac <sfbpf_parse+0x1140>
   16fe8:	b	17bb8 <sfbpf_parse+0x114c>
   16fec:	b	17bc4 <sfbpf_parse+0x1158>
   16ff0:	b	17bd0 <sfbpf_parse+0x1164>
   16ff4:	b	17bdc <sfbpf_parse+0x1170>
   16ff8:	b	17be8 <sfbpf_parse+0x117c>
   16ffc:	b	17bf4 <sfbpf_parse+0x1188>
   17000:	b	17c00 <sfbpf_parse+0x1194>
   17004:	b	17c0c <sfbpf_parse+0x11a0>
   17008:	b	17c18 <sfbpf_parse+0x11ac>
   1700c:	b	17c24 <sfbpf_parse+0x11b8>
   17010:	b	17c30 <sfbpf_parse+0x11c4>
   17014:	b	17c3c <sfbpf_parse+0x11d0>
   17018:	b	17c48 <sfbpf_parse+0x11dc>
   1701c:	b	17c54 <sfbpf_parse+0x11e8>
   17020:	b	17c60 <sfbpf_parse+0x11f4>
   17024:	b	17c6c <sfbpf_parse+0x1200>
   17028:	b	17c78 <sfbpf_parse+0x120c>
   1702c:	b	17c84 <sfbpf_parse+0x1218>
   17030:	b	17c90 <sfbpf_parse+0x1224>
   17034:	b	17c9c <sfbpf_parse+0x1230>
   17038:	b	17ca8 <sfbpf_parse+0x123c>
   1703c:	b	17cb4 <sfbpf_parse+0x1248>
   17040:	b	17cc0 <sfbpf_parse+0x1254>
   17044:	b	17ccc <sfbpf_parse+0x1260>
   17048:	b	17cd8 <sfbpf_parse+0x126c>
   1704c:	b	17ce4 <sfbpf_parse+0x1278>
   17050:	b	17cf0 <sfbpf_parse+0x1284>
   17054:	b	17cfc <sfbpf_parse+0x1290>
   17058:	b	17d08 <sfbpf_parse+0x129c>
   1705c:	b	17d14 <sfbpf_parse+0x12a8>
   17060:	b	17d20 <sfbpf_parse+0x12b4>
   17064:	b	17d2c <sfbpf_parse+0x12c0>
   17068:	b	17d38 <sfbpf_parse+0x12cc>
   1706c:	b	17d44 <sfbpf_parse+0x12d8>
   17070:	b	17d50 <sfbpf_parse+0x12e4>
   17074:	b	17d5c <sfbpf_parse+0x12f0>
   17078:	b	17d68 <sfbpf_parse+0x12fc>
   1707c:	b	17d74 <sfbpf_parse+0x1308>
   17080:	b	17d80 <sfbpf_parse+0x1314>
   17084:	b	17d8c <sfbpf_parse+0x1320>
   17088:	b	17d98 <sfbpf_parse+0x132c>
   1708c:	b	17da4 <sfbpf_parse+0x1338>
   17090:	b	17db0 <sfbpf_parse+0x1344>
   17094:	b	17dbc <sfbpf_parse+0x1350>
   17098:	b	17dc8 <sfbpf_parse+0x135c>
   1709c:	b	17dd4 <sfbpf_parse+0x1368>
   170a0:	b	17de0 <sfbpf_parse+0x1374>
   170a4:	b	17dec <sfbpf_parse+0x1380>
   170a8:	b	17df8 <sfbpf_parse+0x138c>
   170ac:	b	17e04 <sfbpf_parse+0x1398>
   170b0:	b	17e10 <sfbpf_parse+0x13a4>
   170b4:	b	17e30 <sfbpf_parse+0x13c4>
   170b8:	b	17e50 <sfbpf_parse+0x13e4>
   170bc:	b	17e6c <sfbpf_parse+0x1400>
   170c0:	b	17e88 <sfbpf_parse+0x141c>
   170c4:	b	17ebc <sfbpf_parse+0x1450>
   170c8:	b	17ed0 <sfbpf_parse+0x1464>
   170cc:	b	17ee4 <sfbpf_parse+0x1478>
   170d0:	b	17f00 <sfbpf_parse+0x1494>
   170d4:	b	17f14 <sfbpf_parse+0x14a8>
   170d8:	b	17f30 <sfbpf_parse+0x14c4>
   170dc:	b	17f44 <sfbpf_parse+0x14d8>
   170e0:	b	17f54 <sfbpf_parse+0x14e8>
   170e4:	b	17f64 <sfbpf_parse+0x14f8>
   170e8:	b	17f74 <sfbpf_parse+0x1508>
   170ec:	b	17f84 <sfbpf_parse+0x1518>
   170f0:	b	17fa0 <sfbpf_parse+0x1534>
   170f4:	b	17fbc <sfbpf_parse+0x1550>
   170f8:	b	17fd8 <sfbpf_parse+0x156c>
   170fc:	b	17ff4 <sfbpf_parse+0x1588>
   17100:	b	18010 <sfbpf_parse+0x15a4>
   17104:	b	1802c <sfbpf_parse+0x15c0>
   17108:	b	1805c <sfbpf_parse+0x15f0>
   1710c:	b	1807c <sfbpf_parse+0x1610>
   17110:	b	1809c <sfbpf_parse+0x1630>
   17114:	b	189c4 <sfbpf_parse+0x1f58>
   17118:	b	180b8 <sfbpf_parse+0x164c>
   1711c:	b	189c4 <sfbpf_parse+0x1f58>
   17120:	b	180f8 <sfbpf_parse+0x168c>
   17124:	b	181d0 <sfbpf_parse+0x1764>
   17128:	b	189c4 <sfbpf_parse+0x1f58>
   1712c:	b	18278 <sfbpf_parse+0x180c>
   17130:	b	18358 <sfbpf_parse+0x18ec>
   17134:	b	18368 <sfbpf_parse+0x18fc>
   17138:	b	18384 <sfbpf_parse+0x1918>
   1713c:	b	183a0 <sfbpf_parse+0x1934>
   17140:	b	183ac <sfbpf_parse+0x1940>
   17144:	b	183b8 <sfbpf_parse+0x194c>
   17148:	b	183c4 <sfbpf_parse+0x1958>
   1714c:	b	183d0 <sfbpf_parse+0x1964>
   17150:	b	183dc <sfbpf_parse+0x1970>
   17154:	b	183e8 <sfbpf_parse+0x197c>
   17158:	b	189c4 <sfbpf_parse+0x1f58>
   1715c:	b	18404 <sfbpf_parse+0x1998>
   17160:	b	18434 <sfbpf_parse+0x19c8>
   17164:	b	1846c <sfbpf_parse+0x1a00>
   17168:	b	18498 <sfbpf_parse+0x1a2c>
   1716c:	b	184c4 <sfbpf_parse+0x1a58>
   17170:	b	184f0 <sfbpf_parse+0x1a84>
   17174:	b	1851c <sfbpf_parse+0x1ab0>
   17178:	b	18548 <sfbpf_parse+0x1adc>
   1717c:	b	18574 <sfbpf_parse+0x1b08>
   17180:	b	185a0 <sfbpf_parse+0x1b34>
   17184:	b	185cc <sfbpf_parse+0x1b60>
   17188:	b	185e8 <sfbpf_parse+0x1b7c>
   1718c:	b	185fc <sfbpf_parse+0x1b90>
   17190:	b	1860c <sfbpf_parse+0x1ba0>
   17194:	b	18618 <sfbpf_parse+0x1bac>
   17198:	b	18624 <sfbpf_parse+0x1bb8>
   1719c:	b	18630 <sfbpf_parse+0x1bc4>
   171a0:	b	1863c <sfbpf_parse+0x1bd0>
   171a4:	b	189c4 <sfbpf_parse+0x1f58>
   171a8:	b	18648 <sfbpf_parse+0x1bdc>
   171ac:	b	1865c <sfbpf_parse+0x1bf0>
   171b0:	b	18668 <sfbpf_parse+0x1bfc>
   171b4:	b	18674 <sfbpf_parse+0x1c08>
   171b8:	b	18680 <sfbpf_parse+0x1c14>
   171bc:	b	1868c <sfbpf_parse+0x1c20>
   171c0:	b	18698 <sfbpf_parse+0x1c2c>
   171c4:	b	186a4 <sfbpf_parse+0x1c38>
   171c8:	b	186b0 <sfbpf_parse+0x1c44>
   171cc:	b	186bc <sfbpf_parse+0x1c50>
   171d0:	b	186c8 <sfbpf_parse+0x1c5c>
   171d4:	b	186d4 <sfbpf_parse+0x1c68>
   171d8:	b	186e0 <sfbpf_parse+0x1c74>
   171dc:	b	186ec <sfbpf_parse+0x1c80>
   171e0:	b	186f8 <sfbpf_parse+0x1c8c>
   171e4:	b	189c4 <sfbpf_parse+0x1f58>
   171e8:	b	18704 <sfbpf_parse+0x1c98>
   171ec:	b	1873c <sfbpf_parse+0x1cd0>
   171f0:	b	18774 <sfbpf_parse+0x1d08>
   171f4:	b	18798 <sfbpf_parse+0x1d2c>
   171f8:	b	189c4 <sfbpf_parse+0x1f58>
   171fc:	b	187e4 <sfbpf_parse+0x1d78>
   17200:	b	18828 <sfbpf_parse+0x1dbc>
   17204:	b	18834 <sfbpf_parse+0x1dc8>
   17208:	b	18840 <sfbpf_parse+0x1dd4>
   1720c:	b	1884c <sfbpf_parse+0x1de0>
   17210:	b	18858 <sfbpf_parse+0x1dec>
   17214:	b	18864 <sfbpf_parse+0x1df8>
   17218:	b	18870 <sfbpf_parse+0x1e04>
   1721c:	b	189c4 <sfbpf_parse+0x1f58>
   17220:	b	1887c <sfbpf_parse+0x1e10>
   17224:	b	188b8 <sfbpf_parse+0x1e4c>
   17228:	b	188f4 <sfbpf_parse+0x1e88>
   1722c:	b	18918 <sfbpf_parse+0x1eac>
   17230:	b	189c4 <sfbpf_parse+0x1f58>
   17234:	b	18980 <sfbpf_parse+0x1f14>
   17238:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1723c:	ldr	r3, [r3, #12]
   17240:	mov	r0, r3
   17244:	bl	3174 <sf_finish_parse>
   17248:	b	189e0 <sfbpf_parse+0x1f74>
   1724c:	ldr	r3, [pc, #2128]	; 17aa4 <sfbpf_parse+0x1038>
   17250:	add	r3, pc, r3
   17254:	ldr	r3, [r3]
   17258:	str	r3, [fp, #-3712]	; 0xfffff180
   1725c:	b	189e0 <sfbpf_parse+0x1f74>
   17260:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17264:	sub	r3, r3, #32
   17268:	ldr	r2, [r3, #12]
   1726c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17270:	ldr	r3, [r3, #12]
   17274:	mov	r1, r3
   17278:	mov	r0, r2
   1727c:	bl	3248 <sf_gen_and>
   17280:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17284:	sub	r3, fp, #3696	; 0xe70
   17288:	sub	r3, r3, #12
   1728c:	sub	r3, r3, #4
   17290:	ldrd	r0, [r2]
   17294:	strd	r0, [r3]
   17298:	ldrd	r0, [r2, #8]
   1729c:	strd	r0, [r3, #8]
   172a0:	b	189e0 <sfbpf_parse+0x1f74>
   172a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   172a8:	sub	r3, r3, #32
   172ac:	ldr	r2, [r3, #12]
   172b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   172b4:	ldr	r3, [r3, #12]
   172b8:	mov	r1, r3
   172bc:	mov	r0, r2
   172c0:	bl	3248 <sf_gen_and>
   172c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   172c8:	sub	r3, fp, #3696	; 0xe70
   172cc:	sub	r3, r3, #12
   172d0:	sub	r3, r3, #4
   172d4:	ldrd	r0, [r2]
   172d8:	strd	r0, [r3]
   172dc:	ldrd	r0, [r2, #8]
   172e0:	strd	r0, [r3, #8]
   172e4:	b	189e0 <sfbpf_parse+0x1f74>
   172e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   172ec:	sub	r3, r3, #32
   172f0:	ldr	r2, [r3, #12]
   172f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   172f8:	ldr	r3, [r3, #12]
   172fc:	mov	r1, r3
   17300:	mov	r0, r2
   17304:	bl	3310 <sf_gen_or>
   17308:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1730c:	sub	r3, fp, #3696	; 0xe70
   17310:	sub	r3, r3, #12
   17314:	sub	r3, r3, #4
   17318:	ldrd	r0, [r2]
   1731c:	strd	r0, [r3]
   17320:	ldrd	r0, [r2, #8]
   17324:	strd	r0, [r3, #8]
   17328:	b	189e0 <sfbpf_parse+0x1f74>
   1732c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17330:	sub	r3, r3, #32
   17334:	ldr	r2, [r3, #12]
   17338:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1733c:	ldr	r3, [r3, #12]
   17340:	mov	r1, r3
   17344:	mov	r0, r2
   17348:	bl	3310 <sf_gen_or>
   1734c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17350:	sub	r3, fp, #3696	; 0xe70
   17354:	sub	r3, r3, #12
   17358:	sub	r3, r3, #4
   1735c:	ldrd	r0, [r2]
   17360:	strd	r0, [r3]
   17364:	ldrd	r0, [r2, #8]
   17368:	strd	r0, [r3, #8]
   1736c:	b	189e0 <sfbpf_parse+0x1f74>
   17370:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17374:	sub	r2, r3, #16
   17378:	sub	r3, fp, #3696	; 0xe70
   1737c:	sub	r3, r3, #12
   17380:	sub	r3, r3, #4
   17384:	ldrd	r0, [r2]
   17388:	strd	r0, [r3]
   1738c:	ldrd	r0, [r2, #8]
   17390:	strd	r0, [r3, #8]
   17394:	b	189e0 <sfbpf_parse+0x1f74>
   17398:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1739c:	sub	r2, r3, #16
   173a0:	sub	r3, fp, #3696	; 0xe70
   173a4:	sub	r3, r3, #12
   173a8:	sub	r3, r3, #4
   173ac:	ldrd	r0, [r2]
   173b0:	strd	r0, [r3]
   173b4:	ldrd	r0, [r2, #8]
   173b8:	strd	r0, [r3, #8]
   173bc:	b	189e0 <sfbpf_parse+0x1f74>
   173c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   173c4:	ldr	r3, [r3]
   173c8:	mov	r1, r3
   173cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   173d0:	sub	r3, r3, #16
   173d4:	ldr	r3, [r3]
   173d8:	str	r3, [fp, #-3712]	; 0xfffff180
   173dc:	ldr	r2, [fp, #-3712]	; 0xfffff180
   173e0:	mov	r0, #0
   173e4:	bl	cd8c <sf_gen_ncode>
   173e8:	mov	r3, r0
   173ec:	str	r3, [fp, #-3700]	; 0xfffff18c
   173f0:	b	189e0 <sfbpf_parse+0x1f74>
   173f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   173f8:	sub	r2, r3, #16
   173fc:	sub	r3, fp, #3696	; 0xe70
   17400:	sub	r3, r3, #12
   17404:	sub	r3, r3, #4
   17408:	ldrd	r0, [r2]
   1740c:	strd	r0, [r3]
   17410:	ldrd	r0, [r2, #8]
   17414:	strd	r0, [r3, #8]
   17418:	b	189e0 <sfbpf_parse+0x1f74>
   1741c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17420:	ldr	r2, [r3]
   17424:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17428:	sub	r3, r3, #16
   1742c:	ldr	r3, [r3]
   17430:	str	r3, [fp, #-3712]	; 0xfffff180
   17434:	ldr	r1, [fp, #-3712]	; 0xfffff180
   17438:	mov	r0, r2
   1743c:	bl	c138 <sf_gen_scode>
   17440:	mov	r3, r0
   17444:	str	r3, [fp, #-3700]	; 0xfffff18c
   17448:	b	189e0 <sfbpf_parse+0x1f74>
   1744c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17450:	sub	r3, r3, #32
   17454:	ldr	r0, [r3]
   17458:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1745c:	ldr	r2, [r3]
   17460:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17464:	sub	r3, r3, #48	; 0x30
   17468:	ldr	r3, [r3]
   1746c:	str	r3, [fp, #-3712]	; 0xfffff180
   17470:	ldr	r3, [fp, #-3712]	; 0xfffff180
   17474:	mov	r1, #0
   17478:	bl	cc00 <sf_gen_mcode>
   1747c:	mov	r3, r0
   17480:	str	r3, [fp, #-3700]	; 0xfffff18c
   17484:	b	189e0 <sfbpf_parse+0x1f74>
   17488:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1748c:	sub	r3, r3, #32
   17490:	ldr	r0, [r3]
   17494:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17498:	ldr	r1, [r3]
   1749c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   174a0:	sub	r3, r3, #48	; 0x30
   174a4:	ldr	r3, [r3]
   174a8:	str	r3, [fp, #-3712]	; 0xfffff180
   174ac:	ldr	r3, [fp, #-3712]	; 0xfffff180
   174b0:	mov	r2, #0
   174b4:	bl	cc00 <sf_gen_mcode>
   174b8:	mov	r3, r0
   174bc:	str	r3, [fp, #-3700]	; 0xfffff18c
   174c0:	b	189e0 <sfbpf_parse+0x1f74>
   174c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   174c8:	sub	r3, r3, #16
   174cc:	ldr	r3, [r3]
   174d0:	str	r3, [fp, #-3712]	; 0xfffff180
   174d4:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   174d8:	cmp	r3, #3
   174dc:	bne	174f0 <sfbpf_parse+0xa84>
   174e0:	ldr	r3, [pc, #1472]	; 17aa8 <sfbpf_parse+0x103c>
   174e4:	add	r3, pc, r3
   174e8:	mov	r0, r3
   174ec:	bl	2904 <sf_bpf_error>
   174f0:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   174f4:	cmp	r3, #7
   174f8:	bne	1750c <sfbpf_parse+0xaa0>
   174fc:	ldr	r3, [pc, #1448]	; 17aac <sfbpf_parse+0x1040>
   17500:	add	r3, pc, r3
   17504:	mov	r0, r3
   17508:	bl	2904 <sf_bpf_error>
   1750c:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   17510:	cmp	r3, #5
   17514:	bne	17528 <sfbpf_parse+0xabc>
   17518:	ldr	r3, [pc, #1424]	; 17ab0 <sfbpf_parse+0x1044>
   1751c:	add	r3, pc, r3
   17520:	mov	r0, r3
   17524:	bl	2904 <sf_bpf_error>
   17528:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   1752c:	cmp	r3, #6
   17530:	bne	17544 <sfbpf_parse+0xad8>
   17534:	ldr	r3, [pc, #1400]	; 17ab4 <sfbpf_parse+0x1048>
   17538:	add	r3, pc, r3
   1753c:	mov	r0, r3
   17540:	bl	2904 <sf_bpf_error>
   17544:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17548:	ldr	r3, [r3]
   1754c:	ldr	r2, [fp, #-3712]	; 0xfffff180
   17550:	mov	r1, #0
   17554:	mov	r0, r3
   17558:	bl	cd8c <sf_gen_ncode>
   1755c:	mov	r3, r0
   17560:	str	r3, [fp, #-3700]	; 0xfffff18c
   17564:	b	189e0 <sfbpf_parse+0x1f74>
   17568:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1756c:	sub	r3, r3, #32
   17570:	ldr	r0, [r3]
   17574:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17578:	ldr	r2, [r3]
   1757c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17580:	sub	r3, r3, #48	; 0x30
   17584:	ldr	r3, [r3]
   17588:	str	r3, [fp, #-3712]	; 0xfffff180
   1758c:	ldr	r3, [fp, #-3712]	; 0xfffff180
   17590:	mov	r1, #0
   17594:	bl	d130 <sf_gen_mcode6>
   17598:	mov	r3, r0
   1759c:	str	r3, [fp, #-3700]	; 0xfffff18c
   175a0:	b	189e0 <sfbpf_parse+0x1f74>
   175a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175a8:	ldr	r0, [r3]
   175ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175b0:	sub	r3, r3, #16
   175b4:	ldr	r3, [r3]
   175b8:	str	r3, [fp, #-3712]	; 0xfffff180
   175bc:	ldr	r3, [fp, #-3712]	; 0xfffff180
   175c0:	mov	r2, #128	; 0x80
   175c4:	mov	r1, #0
   175c8:	bl	d130 <sf_gen_mcode6>
   175cc:	mov	r3, r0
   175d0:	str	r3, [fp, #-3700]	; 0xfffff18c
   175d4:	b	189e0 <sfbpf_parse+0x1f74>
   175d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175dc:	ldr	r2, [r3]
   175e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175e4:	sub	r3, r3, #16
   175e8:	ldr	r3, [r3]
   175ec:	str	r3, [fp, #-3712]	; 0xfffff180
   175f0:	ldr	r1, [fp, #-3712]	; 0xfffff180
   175f4:	mov	r0, r2
   175f8:	bl	d41c <sf_gen_ecode>
   175fc:	mov	r3, r0
   17600:	str	r3, [fp, #-3700]	; 0xfffff18c
   17604:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17608:	ldr	r3, [r3]
   1760c:	mov	r0, r3
   17610:	bl	dc4 <free@plt>
   17614:	b	189e0 <sfbpf_parse+0x1f74>
   17618:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1761c:	ldr	r2, [r3]
   17620:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17624:	sub	r3, r3, #16
   17628:	ldr	r3, [r3]
   1762c:	str	r3, [fp, #-3712]	; 0xfffff180
   17630:	ldr	r1, [fp, #-3712]	; 0xfffff180
   17634:	mov	r0, r2
   17638:	bl	effc <sf_gen_acode>
   1763c:	mov	r3, r0
   17640:	str	r3, [fp, #-3700]	; 0xfffff18c
   17644:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17648:	ldr	r3, [r3]
   1764c:	mov	r0, r3
   17650:	bl	dc4 <free@plt>
   17654:	b	189e0 <sfbpf_parse+0x1f74>
   17658:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1765c:	ldr	r3, [r3, #12]
   17660:	mov	r0, r3
   17664:	bl	33b4 <sf_gen_not>
   17668:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1766c:	sub	r3, fp, #3696	; 0xe70
   17670:	sub	r3, r3, #12
   17674:	sub	r3, r3, #4
   17678:	ldrd	r0, [r2]
   1767c:	strd	r0, [r3]
   17680:	ldrd	r0, [r2, #8]
   17684:	strd	r0, [r3, #8]
   17688:	b	189e0 <sfbpf_parse+0x1f74>
   1768c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17690:	sub	r2, r3, #16
   17694:	sub	r3, fp, #3696	; 0xe70
   17698:	sub	r3, r3, #12
   1769c:	sub	r3, r3, #4
   176a0:	ldrd	r0, [r2]
   176a4:	strd	r0, [r3]
   176a8:	ldrd	r0, [r2, #8]
   176ac:	strd	r0, [r3, #8]
   176b0:	b	189e0 <sfbpf_parse+0x1f74>
   176b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   176b8:	sub	r2, r3, #16
   176bc:	sub	r3, fp, #3696	; 0xe70
   176c0:	sub	r3, r3, #12
   176c4:	sub	r3, r3, #4
   176c8:	ldrd	r0, [r2]
   176cc:	strd	r0, [r3]
   176d0:	ldrd	r0, [r2, #8]
   176d4:	strd	r0, [r3, #8]
   176d8:	b	189e0 <sfbpf_parse+0x1f74>
   176dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   176e0:	sub	r3, r3, #32
   176e4:	ldr	r2, [r3, #12]
   176e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   176ec:	ldr	r3, [r3, #12]
   176f0:	mov	r1, r3
   176f4:	mov	r0, r2
   176f8:	bl	3248 <sf_gen_and>
   176fc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17700:	sub	r3, fp, #3696	; 0xe70
   17704:	sub	r3, r3, #12
   17708:	sub	r3, r3, #4
   1770c:	ldrd	r0, [r2]
   17710:	strd	r0, [r3]
   17714:	ldrd	r0, [r2, #8]
   17718:	strd	r0, [r3, #8]
   1771c:	b	189e0 <sfbpf_parse+0x1f74>
   17720:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17724:	sub	r3, r3, #32
   17728:	ldr	r2, [r3, #12]
   1772c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17730:	ldr	r3, [r3, #12]
   17734:	mov	r1, r3
   17738:	mov	r0, r2
   1773c:	bl	3310 <sf_gen_or>
   17740:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17744:	sub	r3, fp, #3696	; 0xe70
   17748:	sub	r3, r3, #12
   1774c:	sub	r3, r3, #4
   17750:	ldrd	r0, [r2]
   17754:	strd	r0, [r3]
   17758:	ldrd	r0, [r2, #8]
   1775c:	strd	r0, [r3, #8]
   17760:	b	189e0 <sfbpf_parse+0x1f74>
   17764:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17768:	ldr	r3, [r3]
   1776c:	mov	r1, r3
   17770:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17774:	sub	r3, r3, #16
   17778:	ldr	r3, [r3]
   1777c:	str	r3, [fp, #-3712]	; 0xfffff180
   17780:	ldr	r2, [fp, #-3712]	; 0xfffff180
   17784:	mov	r0, #0
   17788:	bl	cd8c <sf_gen_ncode>
   1778c:	mov	r3, r0
   17790:	str	r3, [fp, #-3700]	; 0xfffff18c
   17794:	b	189e0 <sfbpf_parse+0x1f74>
   17798:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1779c:	ldr	r3, [r3, #12]
   177a0:	mov	r0, r3
   177a4:	bl	33b4 <sf_gen_not>
   177a8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   177ac:	sub	r3, fp, #3696	; 0xe70
   177b0:	sub	r3, r3, #12
   177b4:	sub	r3, r3, #4
   177b8:	ldrd	r0, [r2]
   177bc:	strd	r0, [r3]
   177c0:	ldrd	r0, [r2, #8]
   177c4:	strd	r0, [r3, #8]
   177c8:	b	189e0 <sfbpf_parse+0x1f74>
   177cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   177d0:	sub	r3, r3, #32
   177d4:	ldr	r3, [r3]
   177d8:	uxtb	r3, r3
   177dc:	strb	r3, [fp, #-3711]	; 0xfffff181
   177e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   177e4:	sub	r3, r3, #16
   177e8:	ldr	r3, [r3]
   177ec:	uxtb	r3, r3
   177f0:	strb	r3, [fp, #-3710]	; 0xfffff182
   177f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   177f8:	ldr	r3, [r3]
   177fc:	uxtb	r3, r3
   17800:	strb	r3, [fp, #-3712]	; 0xfffff180
   17804:	b	189e0 <sfbpf_parse+0x1f74>
   17808:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1780c:	sub	r3, r3, #16
   17810:	ldr	r3, [r3]
   17814:	uxtb	r3, r3
   17818:	strb	r3, [fp, #-3711]	; 0xfffff181
   1781c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17820:	ldr	r3, [r3]
   17824:	uxtb	r3, r3
   17828:	strb	r3, [fp, #-3710]	; 0xfffff182
   1782c:	mov	r3, #0
   17830:	strb	r3, [fp, #-3712]	; 0xfffff180
   17834:	b	189e0 <sfbpf_parse+0x1f74>
   17838:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1783c:	sub	r3, r3, #16
   17840:	ldr	r3, [r3]
   17844:	uxtb	r3, r3
   17848:	strb	r3, [fp, #-3711]	; 0xfffff181
   1784c:	mov	r3, #0
   17850:	strb	r3, [fp, #-3710]	; 0xfffff182
   17854:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17858:	ldr	r3, [r3]
   1785c:	uxtb	r3, r3
   17860:	strb	r3, [fp, #-3712]	; 0xfffff180
   17864:	b	189e0 <sfbpf_parse+0x1f74>
   17868:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1786c:	sub	r3, r3, #16
   17870:	ldr	r3, [r3]
   17874:	uxtb	r3, r3
   17878:	strb	r3, [fp, #-3711]	; 0xfffff181
   1787c:	mov	r3, #0
   17880:	strb	r3, [fp, #-3710]	; 0xfffff182
   17884:	mov	r3, #5
   17888:	strb	r3, [fp, #-3712]	; 0xfffff180
   1788c:	b	189e0 <sfbpf_parse+0x1f74>
   17890:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17894:	sub	r3, r3, #16
   17898:	ldr	r3, [r3]
   1789c:	uxtb	r3, r3
   178a0:	strb	r3, [fp, #-3711]	; 0xfffff181
   178a4:	mov	r3, #0
   178a8:	strb	r3, [fp, #-3710]	; 0xfffff182
   178ac:	mov	r3, #6
   178b0:	strb	r3, [fp, #-3712]	; 0xfffff180
   178b4:	b	189e0 <sfbpf_parse+0x1f74>
   178b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   178bc:	sub	r3, r3, #16
   178c0:	ldr	r3, [r3]
   178c4:	uxtb	r3, r3
   178c8:	strb	r3, [fp, #-3711]	; 0xfffff181
   178cc:	mov	r3, #0
   178d0:	strb	r3, [fp, #-3710]	; 0xfffff182
   178d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   178d8:	ldr	r3, [r3]
   178dc:	uxtb	r3, r3
   178e0:	strb	r3, [fp, #-3712]	; 0xfffff180
   178e4:	b	189e0 <sfbpf_parse+0x1f74>
   178e8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   178ec:	sub	r3, fp, #3696	; 0xe70
   178f0:	sub	r3, r3, #12
   178f4:	sub	r3, r3, #4
   178f8:	ldrd	r0, [r2]
   178fc:	strd	r0, [r3]
   17900:	ldrd	r0, [r2, #8]
   17904:	strd	r0, [r3, #8]
   17908:	b	189e0 <sfbpf_parse+0x1f74>
   1790c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17910:	sub	r3, r3, #16
   17914:	ldr	r3, [r3, #12]
   17918:	str	r3, [fp, #-3700]	; 0xfffff18c
   1791c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17920:	sub	r3, r3, #32
   17924:	ldr	r3, [r3]
   17928:	str	r3, [fp, #-3712]	; 0xfffff180
   1792c:	b	189e0 <sfbpf_parse+0x1f74>
   17930:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17934:	ldr	r3, [r3]
   17938:	mov	r0, r3
   1793c:	bl	9704 <sf_gen_proto_abbrev>
   17940:	mov	r3, r0
   17944:	str	r3, [fp, #-3700]	; 0xfffff18c
   17948:	ldr	r3, [pc, #360]	; 17ab8 <sfbpf_parse+0x104c>
   1794c:	add	r3, pc, r3
   17950:	ldr	r3, [r3]
   17954:	str	r3, [fp, #-3712]	; 0xfffff180
   17958:	b	189e0 <sfbpf_parse+0x1f74>
   1795c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17960:	sub	r3, r3, #16
   17964:	ldr	r0, [r3]
   17968:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1796c:	sub	r3, r3, #32
   17970:	ldr	r1, [r3]
   17974:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17978:	ldr	r2, [r3]
   1797c:	mov	r3, #0
   17980:	bl	dc3c <sf_gen_relation>
   17984:	mov	r3, r0
   17988:	str	r3, [fp, #-3700]	; 0xfffff18c
   1798c:	ldr	r3, [pc, #296]	; 17abc <sfbpf_parse+0x1050>
   17990:	add	r3, pc, r3
   17994:	ldr	r3, [r3]
   17998:	str	r3, [fp, #-3712]	; 0xfffff180
   1799c:	b	189e0 <sfbpf_parse+0x1f74>
   179a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179a4:	sub	r3, r3, #16
   179a8:	ldr	r0, [r3]
   179ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179b0:	sub	r3, r3, #32
   179b4:	ldr	r1, [r3]
   179b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179bc:	ldr	r2, [r3]
   179c0:	mov	r3, #1
   179c4:	bl	dc3c <sf_gen_relation>
   179c8:	mov	r3, r0
   179cc:	str	r3, [fp, #-3700]	; 0xfffff18c
   179d0:	ldr	r3, [pc, #232]	; 17ac0 <sfbpf_parse+0x1054>
   179d4:	add	r3, pc, r3
   179d8:	ldr	r3, [r3]
   179dc:	str	r3, [fp, #-3712]	; 0xfffff180
   179e0:	b	189e0 <sfbpf_parse+0x1f74>
   179e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179e8:	ldr	r3, [r3]
   179ec:	str	r3, [fp, #-3700]	; 0xfffff18c
   179f0:	ldr	r3, [pc, #204]	; 17ac4 <sfbpf_parse+0x1058>
   179f4:	add	r3, pc, r3
   179f8:	ldr	r3, [r3]
   179fc:	str	r3, [fp, #-3712]	; 0xfffff180
   17a00:	b	189e0 <sfbpf_parse+0x1f74>
   17a04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a08:	ldr	r3, [r3]
   17a0c:	mov	r0, r3
   17a10:	bl	f890 <sf_gen_atmtype_abbrev>
   17a14:	mov	r3, r0
   17a18:	str	r3, [fp, #-3700]	; 0xfffff18c
   17a1c:	ldr	r3, [pc, #164]	; 17ac8 <sfbpf_parse+0x105c>
   17a20:	add	r3, pc, r3
   17a24:	ldr	r3, [r3]
   17a28:	str	r3, [fp, #-3712]	; 0xfffff180
   17a2c:	b	189e0 <sfbpf_parse+0x1f74>
   17a30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a34:	ldr	r3, [r3]
   17a38:	mov	r0, r3
   17a3c:	bl	10398 <sf_gen_atmmulti_abbrev>
   17a40:	mov	r3, r0
   17a44:	str	r3, [fp, #-3700]	; 0xfffff18c
   17a48:	ldr	r3, [pc, #124]	; 17acc <sfbpf_parse+0x1060>
   17a4c:	add	r3, pc, r3
   17a50:	ldr	r3, [r3]
   17a54:	str	r3, [fp, #-3712]	; 0xfffff180
   17a58:	b	189e0 <sfbpf_parse+0x1f74>
   17a5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a60:	ldr	r3, [r3, #12]
   17a64:	str	r3, [fp, #-3700]	; 0xfffff18c
   17a68:	ldr	r3, [pc, #96]	; 17ad0 <sfbpf_parse+0x1064>
   17a6c:	add	r3, pc, r3
   17a70:	ldr	r3, [r3]
   17a74:	str	r3, [fp, #-3712]	; 0xfffff180
   17a78:	b	189e0 <sfbpf_parse+0x1f74>
   17a7c:	.word	0x00023570
   17a80:	.word	0x000000d8
   17a84:	.word	0x000000c0
   17a88:	.word	0x00007c2c
   17a8c:	.word	0x00007a14
   17a90:	.word	0x0000846c
   17a94:	.word	0x00007f08
   17a98:	.word	0x00000100
   17a9c:	.word	0x00007c94
   17aa0:	.word	0x00008a90
   17aa4:	.word	0x00023114
   17aa8:	.word	0x00008540
   17aac:	.word	0x00008548
   17ab0:	.word	0x00008554
   17ab4:	.word	0x0000855c
   17ab8:	.word	0x00022a18
   17abc:	.word	0x000229d4
   17ac0:	.word	0x00022990
   17ac4:	.word	0x00022970
   17ac8:	.word	0x00022944
   17acc:	.word	0x00022918
   17ad0:	.word	0x000228f8
   17ad4:	.word	0x0002280c
   17ad8:	.word	0x000227ec
   17adc:	.word	0x00021c9c
   17ae0:	.word	0x000079d4
   17ae4:	.word	0x00021de4
   17ae8:	.word	0x000079b0
   17aec:	.word	0x00021da8
   17af0:	.word	0x00021d90
   17af4:	.word	0x00007934
   17af8:	.word	0x00021d14
   17afc:	.word	0x000078c4
   17b00:	.word	0x00021cdc
   17b04:	.word	0x00021ca4
   17b08:	.word	0x00007888
   17b0c:	.word	0x0000785c
   17b10:	.word	0x00007830
   17b14:	.word	0x00007804
   17b18:	.word	0x000077e0
   17b1c:	.word	0x00021bdc
   17b20:	.word	0x00021a5c
   17b24:	.word	0x00006e34
   17b28:	.word	0x000061d4
   17b2c:	.word	0x00006780
   17b30:	.word	0x0000621c
   17b34:	.word	0x000061a4
   17b38:	.word	0x000000c0
   17b3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b40:	ldr	r3, [r3]
   17b44:	mov	r0, r3
   17b48:	bl	fcd0 <sf_gen_mtp2type_abbrev>
   17b4c:	mov	r3, r0
   17b50:	str	r3, [fp, #-3700]	; 0xfffff18c
   17b54:	ldr	r3, [pc, #-136]	; 17ad4 <sfbpf_parse+0x1068>
   17b58:	add	r3, pc, r3
   17b5c:	ldr	r3, [r3]
   17b60:	str	r3, [fp, #-3712]	; 0xfffff180
   17b64:	b	189e0 <sfbpf_parse+0x1f74>
   17b68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b6c:	ldr	r3, [r3, #12]
   17b70:	str	r3, [fp, #-3700]	; 0xfffff18c
   17b74:	ldr	r3, [pc, #-164]	; 17ad8 <sfbpf_parse+0x106c>
   17b78:	add	r3, pc, r3
   17b7c:	ldr	r3, [r3]
   17b80:	str	r3, [fp, #-3712]	; 0xfffff180
   17b84:	b	189e0 <sfbpf_parse+0x1f74>
   17b88:	mov	r3, #0
   17b8c:	str	r3, [fp, #-3712]	; 0xfffff180
   17b90:	b	189e0 <sfbpf_parse+0x1f74>
   17b94:	mov	r3, #1
   17b98:	str	r3, [fp, #-3712]	; 0xfffff180
   17b9c:	b	189e0 <sfbpf_parse+0x1f74>
   17ba0:	mov	r3, #2
   17ba4:	str	r3, [fp, #-3712]	; 0xfffff180
   17ba8:	b	189e0 <sfbpf_parse+0x1f74>
   17bac:	mov	r3, #3
   17bb0:	str	r3, [fp, #-3712]	; 0xfffff180
   17bb4:	b	189e0 <sfbpf_parse+0x1f74>
   17bb8:	mov	r3, #3
   17bbc:	str	r3, [fp, #-3712]	; 0xfffff180
   17bc0:	b	189e0 <sfbpf_parse+0x1f74>
   17bc4:	mov	r3, #4
   17bc8:	str	r3, [fp, #-3712]	; 0xfffff180
   17bcc:	b	189e0 <sfbpf_parse+0x1f74>
   17bd0:	mov	r3, #4
   17bd4:	str	r3, [fp, #-3712]	; 0xfffff180
   17bd8:	b	189e0 <sfbpf_parse+0x1f74>
   17bdc:	mov	r3, #5
   17be0:	str	r3, [fp, #-3712]	; 0xfffff180
   17be4:	b	189e0 <sfbpf_parse+0x1f74>
   17be8:	mov	r3, #6
   17bec:	str	r3, [fp, #-3712]	; 0xfffff180
   17bf0:	b	189e0 <sfbpf_parse+0x1f74>
   17bf4:	mov	r3, #7
   17bf8:	str	r3, [fp, #-3712]	; 0xfffff180
   17bfc:	b	189e0 <sfbpf_parse+0x1f74>
   17c00:	mov	r3, #8
   17c04:	str	r3, [fp, #-3712]	; 0xfffff180
   17c08:	b	189e0 <sfbpf_parse+0x1f74>
   17c0c:	mov	r3, #1
   17c10:	str	r3, [fp, #-3712]	; 0xfffff180
   17c14:	b	189e0 <sfbpf_parse+0x1f74>
   17c18:	mov	r3, #2
   17c1c:	str	r3, [fp, #-3712]	; 0xfffff180
   17c20:	b	189e0 <sfbpf_parse+0x1f74>
   17c24:	mov	r3, #3
   17c28:	str	r3, [fp, #-3712]	; 0xfffff180
   17c2c:	b	189e0 <sfbpf_parse+0x1f74>
   17c30:	mov	r3, #7
   17c34:	str	r3, [fp, #-3712]	; 0xfffff180
   17c38:	b	189e0 <sfbpf_parse+0x1f74>
   17c3c:	mov	r3, #4
   17c40:	str	r3, [fp, #-3712]	; 0xfffff180
   17c44:	b	189e0 <sfbpf_parse+0x1f74>
   17c48:	mov	r3, #1
   17c4c:	str	r3, [fp, #-3712]	; 0xfffff180
   17c50:	b	189e0 <sfbpf_parse+0x1f74>
   17c54:	mov	r3, #2
   17c58:	str	r3, [fp, #-3712]	; 0xfffff180
   17c5c:	b	189e0 <sfbpf_parse+0x1f74>
   17c60:	mov	r3, #3
   17c64:	str	r3, [fp, #-3712]	; 0xfffff180
   17c68:	b	189e0 <sfbpf_parse+0x1f74>
   17c6c:	mov	r3, #4
   17c70:	str	r3, [fp, #-3712]	; 0xfffff180
   17c74:	b	189e0 <sfbpf_parse+0x1f74>
   17c78:	mov	r3, #5
   17c7c:	str	r3, [fp, #-3712]	; 0xfffff180
   17c80:	b	189e0 <sfbpf_parse+0x1f74>
   17c84:	mov	r3, #6
   17c88:	str	r3, [fp, #-3712]	; 0xfffff180
   17c8c:	b	189e0 <sfbpf_parse+0x1f74>
   17c90:	mov	r3, #7
   17c94:	str	r3, [fp, #-3712]	; 0xfffff180
   17c98:	b	189e0 <sfbpf_parse+0x1f74>
   17c9c:	mov	r3, #8
   17ca0:	str	r3, [fp, #-3712]	; 0xfffff180
   17ca4:	b	189e0 <sfbpf_parse+0x1f74>
   17ca8:	mov	r3, #9
   17cac:	str	r3, [fp, #-3712]	; 0xfffff180
   17cb0:	b	189e0 <sfbpf_parse+0x1f74>
   17cb4:	mov	r3, #10
   17cb8:	str	r3, [fp, #-3712]	; 0xfffff180
   17cbc:	b	189e0 <sfbpf_parse+0x1f74>
   17cc0:	mov	r3, #21
   17cc4:	str	r3, [fp, #-3712]	; 0xfffff180
   17cc8:	b	189e0 <sfbpf_parse+0x1f74>
   17ccc:	mov	r3, #22
   17cd0:	str	r3, [fp, #-3712]	; 0xfffff180
   17cd4:	b	189e0 <sfbpf_parse+0x1f74>
   17cd8:	mov	r3, #11
   17cdc:	str	r3, [fp, #-3712]	; 0xfffff180
   17ce0:	b	189e0 <sfbpf_parse+0x1f74>
   17ce4:	mov	r3, #23
   17ce8:	str	r3, [fp, #-3712]	; 0xfffff180
   17cec:	b	189e0 <sfbpf_parse+0x1f74>
   17cf0:	mov	r3, #12
   17cf4:	str	r3, [fp, #-3712]	; 0xfffff180
   17cf8:	b	189e0 <sfbpf_parse+0x1f74>
   17cfc:	mov	r3, #13
   17d00:	str	r3, [fp, #-3712]	; 0xfffff180
   17d04:	b	189e0 <sfbpf_parse+0x1f74>
   17d08:	mov	r3, #14
   17d0c:	str	r3, [fp, #-3712]	; 0xfffff180
   17d10:	b	189e0 <sfbpf_parse+0x1f74>
   17d14:	mov	r3, #16
   17d18:	str	r3, [fp, #-3712]	; 0xfffff180
   17d1c:	b	189e0 <sfbpf_parse+0x1f74>
   17d20:	mov	r3, #15
   17d24:	str	r3, [fp, #-3712]	; 0xfffff180
   17d28:	b	189e0 <sfbpf_parse+0x1f74>
   17d2c:	mov	r3, #17
   17d30:	str	r3, [fp, #-3712]	; 0xfffff180
   17d34:	b	189e0 <sfbpf_parse+0x1f74>
   17d38:	mov	r3, #18
   17d3c:	str	r3, [fp, #-3712]	; 0xfffff180
   17d40:	b	189e0 <sfbpf_parse+0x1f74>
   17d44:	mov	r3, #19
   17d48:	str	r3, [fp, #-3712]	; 0xfffff180
   17d4c:	b	189e0 <sfbpf_parse+0x1f74>
   17d50:	mov	r3, #20
   17d54:	str	r3, [fp, #-3712]	; 0xfffff180
   17d58:	b	189e0 <sfbpf_parse+0x1f74>
   17d5c:	mov	r3, #24
   17d60:	str	r3, [fp, #-3712]	; 0xfffff180
   17d64:	b	189e0 <sfbpf_parse+0x1f74>
   17d68:	mov	r3, #25
   17d6c:	str	r3, [fp, #-3712]	; 0xfffff180
   17d70:	b	189e0 <sfbpf_parse+0x1f74>
   17d74:	mov	r3, #26
   17d78:	str	r3, [fp, #-3712]	; 0xfffff180
   17d7c:	b	189e0 <sfbpf_parse+0x1f74>
   17d80:	mov	r3, #31
   17d84:	str	r3, [fp, #-3712]	; 0xfffff180
   17d88:	b	189e0 <sfbpf_parse+0x1f74>
   17d8c:	mov	r3, #32
   17d90:	str	r3, [fp, #-3712]	; 0xfffff180
   17d94:	b	189e0 <sfbpf_parse+0x1f74>
   17d98:	mov	r3, #33	; 0x21
   17d9c:	str	r3, [fp, #-3712]	; 0xfffff180
   17da0:	b	189e0 <sfbpf_parse+0x1f74>
   17da4:	mov	r3, #39	; 0x27
   17da8:	str	r3, [fp, #-3712]	; 0xfffff180
   17dac:	b	189e0 <sfbpf_parse+0x1f74>
   17db0:	mov	r3, #36	; 0x24
   17db4:	str	r3, [fp, #-3712]	; 0xfffff180
   17db8:	b	189e0 <sfbpf_parse+0x1f74>
   17dbc:	mov	r3, #38	; 0x26
   17dc0:	str	r3, [fp, #-3712]	; 0xfffff180
   17dc4:	b	189e0 <sfbpf_parse+0x1f74>
   17dc8:	mov	r3, #37	; 0x25
   17dcc:	str	r3, [fp, #-3712]	; 0xfffff180
   17dd0:	b	189e0 <sfbpf_parse+0x1f74>
   17dd4:	mov	r3, #27
   17dd8:	str	r3, [fp, #-3712]	; 0xfffff180
   17ddc:	b	189e0 <sfbpf_parse+0x1f74>
   17de0:	mov	r3, #28
   17de4:	str	r3, [fp, #-3712]	; 0xfffff180
   17de8:	b	189e0 <sfbpf_parse+0x1f74>
   17dec:	mov	r3, #29
   17df0:	str	r3, [fp, #-3712]	; 0xfffff180
   17df4:	b	189e0 <sfbpf_parse+0x1f74>
   17df8:	mov	r3, #30
   17dfc:	str	r3, [fp, #-3712]	; 0xfffff180
   17e00:	b	189e0 <sfbpf_parse+0x1f74>
   17e04:	mov	r3, #40	; 0x28
   17e08:	str	r3, [fp, #-3712]	; 0xfffff180
   17e0c:	b	189e0 <sfbpf_parse+0x1f74>
   17e10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e14:	sub	r3, r3, #16
   17e18:	ldr	r3, [r3]
   17e1c:	mov	r0, r3
   17e20:	bl	e428 <sf_gen_broadcast>
   17e24:	mov	r3, r0
   17e28:	str	r3, [fp, #-3712]	; 0xfffff180
   17e2c:	b	189e0 <sfbpf_parse+0x1f74>
   17e30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e34:	sub	r3, r3, #16
   17e38:	ldr	r3, [r3]
   17e3c:	mov	r0, r3
   17e40:	bl	e77c <sf_gen_multicast>
   17e44:	mov	r3, r0
   17e48:	str	r3, [fp, #-3712]	; 0xfffff180
   17e4c:	b	189e0 <sfbpf_parse+0x1f74>
   17e50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e54:	ldr	r3, [r3]
   17e58:	mov	r0, r3
   17e5c:	bl	e2b8 <sf_gen_less>
   17e60:	mov	r3, r0
   17e64:	str	r3, [fp, #-3712]	; 0xfffff180
   17e68:	b	189e0 <sfbpf_parse+0x1f74>
   17e6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e70:	ldr	r3, [r3]
   17e74:	mov	r0, r3
   17e78:	bl	e280 <sf_gen_greater>
   17e7c:	mov	r3, r0
   17e80:	str	r3, [fp, #-3712]	; 0xfffff180
   17e84:	b	189e0 <sfbpf_parse+0x1f74>
   17e88:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e8c:	sub	r3, r3, #16
   17e90:	ldr	r0, [r3]
   17e94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e98:	sub	r3, r3, #32
   17e9c:	ldr	r1, [r3]
   17ea0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ea4:	ldr	r3, [r3]
   17ea8:	mov	r2, r3
   17eac:	bl	e2fc <sf_gen_byteop>
   17eb0:	mov	r3, r0
   17eb4:	str	r3, [fp, #-3712]	; 0xfffff180
   17eb8:	b	189e0 <sfbpf_parse+0x1f74>
   17ebc:	mov	r0, #0
   17ec0:	bl	eb74 <sf_gen_inbound>
   17ec4:	mov	r3, r0
   17ec8:	str	r3, [fp, #-3712]	; 0xfffff180
   17ecc:	b	189e0 <sfbpf_parse+0x1f74>
   17ed0:	mov	r0, #1
   17ed4:	bl	eb74 <sf_gen_inbound>
   17ed8:	mov	r3, r0
   17edc:	str	r3, [fp, #-3712]	; 0xfffff180
   17ee0:	b	189e0 <sfbpf_parse+0x1f74>
   17ee4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ee8:	ldr	r3, [r3]
   17eec:	mov	r0, r3
   17ef0:	bl	f1a0 <sf_gen_vlan>
   17ef4:	mov	r3, r0
   17ef8:	str	r3, [fp, #-3712]	; 0xfffff180
   17efc:	b	189e0 <sfbpf_parse+0x1f74>
   17f00:	mvn	r0, #0
   17f04:	bl	f1a0 <sf_gen_vlan>
   17f08:	mov	r3, r0
   17f0c:	str	r3, [fp, #-3712]	; 0xfffff180
   17f10:	b	189e0 <sfbpf_parse+0x1f74>
   17f14:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f18:	ldr	r3, [r3]
   17f1c:	mov	r0, r3
   17f20:	bl	f308 <sf_gen_mpls>
   17f24:	mov	r3, r0
   17f28:	str	r3, [fp, #-3712]	; 0xfffff180
   17f2c:	b	189e0 <sfbpf_parse+0x1f74>
   17f30:	mvn	r0, #0
   17f34:	bl	f308 <sf_gen_mpls>
   17f38:	mov	r3, r0
   17f3c:	str	r3, [fp, #-3712]	; 0xfffff180
   17f40:	b	189e0 <sfbpf_parse+0x1f74>
   17f44:	bl	f4d8 <sf_gen_pppoed>
   17f48:	mov	r3, r0
   17f4c:	str	r3, [fp, #-3712]	; 0xfffff180
   17f50:	b	189e0 <sfbpf_parse+0x1f74>
   17f54:	bl	f504 <sf_gen_pppoes>
   17f58:	mov	r3, r0
   17f5c:	str	r3, [fp, #-3712]	; 0xfffff180
   17f60:	b	189e0 <sfbpf_parse+0x1f74>
   17f64:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f68:	ldr	r3, [r3]
   17f6c:	str	r3, [fp, #-3712]	; 0xfffff180
   17f70:	b	189e0 <sfbpf_parse+0x1f74>
   17f74:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f78:	ldr	r3, [r3]
   17f7c:	str	r3, [fp, #-3712]	; 0xfffff180
   17f80:	b	189e0 <sfbpf_parse+0x1f74>
   17f84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f88:	ldr	r3, [r3]
   17f8c:	mov	r0, r3
   17f90:	bl	edc8 <sf_gen_pf_ifname>
   17f94:	mov	r3, r0
   17f98:	str	r3, [fp, #-3712]	; 0xfffff180
   17f9c:	b	189e0 <sfbpf_parse+0x1f74>
   17fa0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fa4:	ldr	r3, [r3]
   17fa8:	mov	r0, r3
   17fac:	bl	edf0 <sf_gen_pf_ruleset>
   17fb0:	mov	r3, r0
   17fb4:	str	r3, [fp, #-3712]	; 0xfffff180
   17fb8:	b	189e0 <sfbpf_parse+0x1f74>
   17fbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fc0:	ldr	r3, [r3]
   17fc4:	mov	r0, r3
   17fc8:	bl	ee18 <sf_gen_pf_rnr>
   17fcc:	mov	r3, r0
   17fd0:	str	r3, [fp, #-3712]	; 0xfffff180
   17fd4:	b	189e0 <sfbpf_parse+0x1f74>
   17fd8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fdc:	ldr	r3, [r3]
   17fe0:	mov	r0, r3
   17fe4:	bl	ee40 <sf_gen_pf_srnr>
   17fe8:	mov	r3, r0
   17fec:	str	r3, [fp, #-3712]	; 0xfffff180
   17ff0:	b	189e0 <sfbpf_parse+0x1f74>
   17ff4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ff8:	ldr	r3, [r3]
   17ffc:	mov	r0, r3
   18000:	bl	ee68 <sf_gen_pf_reason>
   18004:	mov	r3, r0
   18008:	str	r3, [fp, #-3712]	; 0xfffff180
   1800c:	b	189e0 <sfbpf_parse+0x1f74>
   18010:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18014:	ldr	r3, [r3]
   18018:	mov	r0, r3
   1801c:	bl	ee90 <sf_gen_pf_action>
   18020:	mov	r3, r0
   18024:	str	r3, [fp, #-3712]	; 0xfffff180
   18028:	b	189e0 <sfbpf_parse+0x1f74>
   1802c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18030:	sub	r3, r3, #32
   18034:	ldr	r2, [r3]
   18038:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1803c:	ldr	r3, [r3]
   18040:	orr	r3, r2, r3
   18044:	mov	r1, #252	; 0xfc
   18048:	mov	r0, r3
   1804c:	bl	eeb8 <sf_gen_p80211_type>
   18050:	mov	r3, r0
   18054:	str	r3, [fp, #-3712]	; 0xfffff180
   18058:	b	189e0 <sfbpf_parse+0x1f74>
   1805c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18060:	ldr	r3, [r3]
   18064:	mov	r1, #12
   18068:	mov	r0, r3
   1806c:	bl	eeb8 <sf_gen_p80211_type>
   18070:	mov	r3, r0
   18074:	str	r3, [fp, #-3712]	; 0xfffff180
   18078:	b	189e0 <sfbpf_parse+0x1f74>
   1807c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18080:	ldr	r3, [r3]
   18084:	mov	r1, #252	; 0xfc
   18088:	mov	r0, r3
   1808c:	bl	eeb8 <sf_gen_p80211_type>
   18090:	mov	r3, r0
   18094:	str	r3, [fp, #-3712]	; 0xfffff180
   18098:	b	189e0 <sfbpf_parse+0x1f74>
   1809c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   180a0:	ldr	r3, [r3]
   180a4:	mov	r0, r3
   180a8:	bl	ef5c <sf_gen_p80211_fcdir>
   180ac:	mov	r3, r0
   180b0:	str	r3, [fp, #-3712]	; 0xfffff180
   180b4:	b	189e0 <sfbpf_parse+0x1f74>
   180b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   180bc:	ldr	r3, [r3]
   180c0:	ldr	r2, [pc, #-1516]	; 17adc <sfbpf_parse+0x1070>
   180c4:	add	r2, pc, r2
   180c8:	mov	r1, r2
   180cc:	mov	r0, r3
   180d0:	bl	168e0 <str2tok>
   180d4:	mov	r3, r0
   180d8:	str	r3, [fp, #-3712]	; 0xfffff180
   180dc:	ldr	r3, [fp, #-3712]	; 0xfffff180
   180e0:	cmn	r3, #1
   180e4:	bne	189cc <sfbpf_parse+0x1f60>
   180e8:	ldr	r3, [pc, #-1552]	; 17ae0 <sfbpf_parse+0x1074>
   180ec:	add	r3, pc, r3
   180f0:	mov	r0, r3
   180f4:	bl	2904 <sf_bpf_error>
   180f8:	mov	r3, #0
   180fc:	str	r3, [fp, #-88]	; 0xffffffa8
   18100:	mov	r3, #0
   18104:	str	r3, [fp, #-60]	; 0xffffffc4
   18108:	ldr	r2, [pc, #-1580]	; 17ae4 <sfbpf_parse+0x1078>
   1810c:	add	r2, pc, r2
   18110:	ldr	r3, [fp, #-60]	; 0xffffffc4
   18114:	lsl	r3, r3, #3
   18118:	add	r3, r2, r3
   1811c:	ldr	r3, [r3, #4]
   18120:	cmp	r3, #0
   18124:	bne	18138 <sfbpf_parse+0x16cc>
   18128:	ldr	r3, [pc, #-1608]	; 17ae8 <sfbpf_parse+0x107c>
   1812c:	add	r3, pc, r3
   18130:	mov	r0, r3
   18134:	bl	2904 <sf_bpf_error>
   18138:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1813c:	sub	r3, r3, #32
   18140:	ldr	r2, [r3]
   18144:	ldr	r3, [pc, #-1632]	; 17aec <sfbpf_parse+0x1080>
   18148:	add	r3, pc, r3
   1814c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   18150:	ldr	r3, [r3, r1, lsl #3]
   18154:	cmp	r2, r3
   18158:	bne	181a8 <sfbpf_parse+0x173c>
   1815c:	ldr	r2, [pc, #-1652]	; 17af0 <sfbpf_parse+0x1084>
   18160:	add	r2, pc, r2
   18164:	ldr	r3, [fp, #-60]	; 0xffffffc4
   18168:	lsl	r3, r3, #3
   1816c:	add	r3, r2, r3
   18170:	ldr	r3, [r3, #4]
   18174:	str	r3, [fp, #-88]	; 0xffffffa8
   18178:	nop	{0}
   1817c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18180:	ldr	r3, [r3]
   18184:	ldr	r1, [fp, #-88]	; 0xffffffa8
   18188:	mov	r0, r3
   1818c:	bl	168e0 <str2tok>
   18190:	mov	r3, r0
   18194:	str	r3, [fp, #-3712]	; 0xfffff180
   18198:	ldr	r3, [fp, #-3712]	; 0xfffff180
   1819c:	cmn	r3, #1
   181a0:	bne	181c8 <sfbpf_parse+0x175c>
   181a4:	b	181b8 <sfbpf_parse+0x174c>
   181a8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   181ac:	add	r3, r3, #1
   181b0:	str	r3, [fp, #-60]	; 0xffffffc4
   181b4:	b	18108 <sfbpf_parse+0x169c>
   181b8:	ldr	r3, [pc, #-1740]	; 17af4 <sfbpf_parse+0x1088>
   181bc:	add	r3, pc, r3
   181c0:	mov	r0, r3
   181c4:	bl	2904 <sf_bpf_error>
   181c8:	nop	{0}
   181cc:	b	189e0 <sfbpf_parse+0x1f74>
   181d0:	mov	r3, #0
   181d4:	str	r3, [fp, #-64]	; 0xffffffc0
   181d8:	ldr	r2, [pc, #-1768]	; 17af8 <sfbpf_parse+0x108c>
   181dc:	add	r2, pc, r2
   181e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   181e4:	lsl	r3, r3, #3
   181e8:	add	r3, r2, r3
   181ec:	ldr	r3, [r3, #4]
   181f0:	cmp	r3, #0
   181f4:	bne	18208 <sfbpf_parse+0x179c>
   181f8:	ldr	r3, [pc, #-1796]	; 17afc <sfbpf_parse+0x1090>
   181fc:	add	r3, pc, r3
   18200:	mov	r0, r3
   18204:	bl	2904 <sf_bpf_error>
   18208:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1820c:	ldr	r0, [r3]
   18210:	ldr	r2, [pc, #-1816]	; 17b00 <sfbpf_parse+0x1094>
   18214:	add	r2, pc, r2
   18218:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1821c:	lsl	r3, r3, #3
   18220:	add	r3, r2, r3
   18224:	ldr	r3, [r3, #4]
   18228:	mov	r1, r3
   1822c:	bl	168e0 <str2tok>
   18230:	mov	r3, r0
   18234:	str	r3, [fp, #-3712]	; 0xfffff180
   18238:	ldr	r3, [fp, #-3712]	; 0xfffff180
   1823c:	cmn	r3, #1
   18240:	beq	18268 <sfbpf_parse+0x17fc>
   18244:	ldr	r2, [fp, #-3712]	; 0xfffff180
   18248:	ldr	r3, [pc, #-1868]	; 17b04 <sfbpf_parse+0x1098>
   1824c:	add	r3, pc, r3
   18250:	ldr	r1, [fp, #-64]	; 0xffffffc0
   18254:	ldr	r3, [r3, r1, lsl #3]
   18258:	orr	r3, r2, r3
   1825c:	str	r3, [fp, #-3712]	; 0xfffff180
   18260:	nop	{0}
   18264:	b	189e0 <sfbpf_parse+0x1f74>
   18268:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1826c:	add	r3, r3, #1
   18270:	str	r3, [fp, #-64]	; 0xffffffc0
   18274:	b	181d8 <sfbpf_parse+0x176c>
   18278:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1827c:	ldr	r3, [r3]
   18280:	ldr	r2, [pc, #-1920]	; 17b08 <sfbpf_parse+0x109c>
   18284:	add	r2, pc, r2
   18288:	mov	r1, r2
   1828c:	mov	r0, r3
   18290:	bl	16468 <sfbpf_strcasecmp>
   18294:	mov	r3, r0
   18298:	cmp	r3, #0
   1829c:	bne	182ac <sfbpf_parse+0x1840>
   182a0:	mov	r3, #0
   182a4:	str	r3, [fp, #-3712]	; 0xfffff180
   182a8:	b	189e0 <sfbpf_parse+0x1f74>
   182ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   182b0:	ldr	r3, [r3]
   182b4:	ldr	r2, [pc, #-1968]	; 17b0c <sfbpf_parse+0x10a0>
   182b8:	add	r2, pc, r2
   182bc:	mov	r1, r2
   182c0:	mov	r0, r3
   182c4:	bl	16468 <sfbpf_strcasecmp>
   182c8:	mov	r3, r0
   182cc:	cmp	r3, #0
   182d0:	bne	182e0 <sfbpf_parse+0x1874>
   182d4:	mov	r3, #1
   182d8:	str	r3, [fp, #-3712]	; 0xfffff180
   182dc:	b	189e0 <sfbpf_parse+0x1f74>
   182e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   182e4:	ldr	r3, [r3]
   182e8:	ldr	r2, [pc, #-2016]	; 17b10 <sfbpf_parse+0x10a4>
   182ec:	add	r2, pc, r2
   182f0:	mov	r1, r2
   182f4:	mov	r0, r3
   182f8:	bl	16468 <sfbpf_strcasecmp>
   182fc:	mov	r3, r0
   18300:	cmp	r3, #0
   18304:	bne	18314 <sfbpf_parse+0x18a8>
   18308:	mov	r3, #2
   1830c:	str	r3, [fp, #-3712]	; 0xfffff180
   18310:	b	189e0 <sfbpf_parse+0x1f74>
   18314:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18318:	ldr	r3, [r3]
   1831c:	ldr	r2, [pc, #-2064]	; 17b14 <sfbpf_parse+0x10a8>
   18320:	add	r2, pc, r2
   18324:	mov	r1, r2
   18328:	mov	r0, r3
   1832c:	bl	16468 <sfbpf_strcasecmp>
   18330:	mov	r3, r0
   18334:	cmp	r3, #0
   18338:	bne	18348 <sfbpf_parse+0x18dc>
   1833c:	mov	r3, #3
   18340:	str	r3, [fp, #-3712]	; 0xfffff180
   18344:	b	189e0 <sfbpf_parse+0x1f74>
   18348:	ldr	r3, [pc, #-2104]	; 17b18 <sfbpf_parse+0x10ac>
   1834c:	add	r3, pc, r3
   18350:	mov	r0, r3
   18354:	bl	2904 <sf_bpf_error>
   18358:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1835c:	ldr	r3, [r3]
   18360:	str	r3, [fp, #-3712]	; 0xfffff180
   18364:	b	189e0 <sfbpf_parse+0x1f74>
   18368:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1836c:	ldr	r3, [r3]
   18370:	mov	r0, r3
   18374:	bl	169d8 <pfreason_to_num>
   18378:	mov	r3, r0
   1837c:	str	r3, [fp, #-3712]	; 0xfffff180
   18380:	b	189e0 <sfbpf_parse+0x1f74>
   18384:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18388:	ldr	r3, [r3]
   1838c:	mov	r0, r3
   18390:	bl	16a00 <pfaction_to_num>
   18394:	mov	r3, r0
   18398:	str	r3, [fp, #-3712]	; 0xfffff180
   1839c:	b	189e0 <sfbpf_parse+0x1f74>
   183a0:	mov	r3, #32
   183a4:	str	r3, [fp, #-3712]	; 0xfffff180
   183a8:	b	189e0 <sfbpf_parse+0x1f74>
   183ac:	mov	r3, #48	; 0x30
   183b0:	str	r3, [fp, #-3712]	; 0xfffff180
   183b4:	b	189e0 <sfbpf_parse+0x1f74>
   183b8:	mov	r3, #16
   183bc:	str	r3, [fp, #-3712]	; 0xfffff180
   183c0:	b	189e0 <sfbpf_parse+0x1f74>
   183c4:	mov	r3, #32
   183c8:	str	r3, [fp, #-3712]	; 0xfffff180
   183cc:	b	189e0 <sfbpf_parse+0x1f74>
   183d0:	mov	r3, #48	; 0x30
   183d4:	str	r3, [fp, #-3712]	; 0xfffff180
   183d8:	b	189e0 <sfbpf_parse+0x1f74>
   183dc:	mov	r3, #16
   183e0:	str	r3, [fp, #-3712]	; 0xfffff180
   183e4:	b	189e0 <sfbpf_parse+0x1f74>
   183e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   183ec:	ldr	r3, [r3]
   183f0:	mov	r0, r3
   183f4:	bl	de58 <sf_gen_loadi>
   183f8:	mov	r3, r0
   183fc:	str	r3, [fp, #-3712]	; 0xfffff180
   18400:	b	189e0 <sfbpf_parse+0x1f74>
   18404:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18408:	sub	r3, r3, #48	; 0x30
   1840c:	ldr	r0, [r3]
   18410:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18414:	sub	r3, r3, #16
   18418:	ldr	r3, [r3]
   1841c:	mov	r2, #1
   18420:	mov	r1, r3
   18424:	bl	d6e8 <sf_gen_load>
   18428:	mov	r3, r0
   1842c:	str	r3, [fp, #-3712]	; 0xfffff180
   18430:	b	189e0 <sfbpf_parse+0x1f74>
   18434:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18438:	sub	r3, r3, #80	; 0x50
   1843c:	ldr	r0, [r3]
   18440:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18444:	sub	r3, r3, #48	; 0x30
   18448:	ldr	r1, [r3]
   1844c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18450:	sub	r3, r3, #16
   18454:	ldr	r3, [r3]
   18458:	mov	r2, r3
   1845c:	bl	d6e8 <sf_gen_load>
   18460:	mov	r3, r0
   18464:	str	r3, [fp, #-3712]	; 0xfffff180
   18468:	b	189e0 <sfbpf_parse+0x1f74>
   1846c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18470:	sub	r3, r3, #32
   18474:	ldr	r1, [r3]
   18478:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1847c:	ldr	r3, [r3]
   18480:	mov	r2, r3
   18484:	mov	r0, #0
   18488:	bl	df94 <sf_gen_arth>
   1848c:	mov	r3, r0
   18490:	str	r3, [fp, #-3712]	; 0xfffff180
   18494:	b	189e0 <sfbpf_parse+0x1f74>
   18498:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1849c:	sub	r3, r3, #32
   184a0:	ldr	r1, [r3]
   184a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   184a8:	ldr	r3, [r3]
   184ac:	mov	r2, r3
   184b0:	mov	r0, #16
   184b4:	bl	df94 <sf_gen_arth>
   184b8:	mov	r3, r0
   184bc:	str	r3, [fp, #-3712]	; 0xfffff180
   184c0:	b	189e0 <sfbpf_parse+0x1f74>
   184c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   184c8:	sub	r3, r3, #32
   184cc:	ldr	r1, [r3]
   184d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   184d4:	ldr	r3, [r3]
   184d8:	mov	r2, r3
   184dc:	mov	r0, #32
   184e0:	bl	df94 <sf_gen_arth>
   184e4:	mov	r3, r0
   184e8:	str	r3, [fp, #-3712]	; 0xfffff180
   184ec:	b	189e0 <sfbpf_parse+0x1f74>
   184f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   184f4:	sub	r3, r3, #32
   184f8:	ldr	r1, [r3]
   184fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18500:	ldr	r3, [r3]
   18504:	mov	r2, r3
   18508:	mov	r0, #48	; 0x30
   1850c:	bl	df94 <sf_gen_arth>
   18510:	mov	r3, r0
   18514:	str	r3, [fp, #-3712]	; 0xfffff180
   18518:	b	189e0 <sfbpf_parse+0x1f74>
   1851c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18520:	sub	r3, r3, #32
   18524:	ldr	r1, [r3]
   18528:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1852c:	ldr	r3, [r3]
   18530:	mov	r2, r3
   18534:	mov	r0, #80	; 0x50
   18538:	bl	df94 <sf_gen_arth>
   1853c:	mov	r3, r0
   18540:	str	r3, [fp, #-3712]	; 0xfffff180
   18544:	b	189e0 <sfbpf_parse+0x1f74>
   18548:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1854c:	sub	r3, r3, #32
   18550:	ldr	r1, [r3]
   18554:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18558:	ldr	r3, [r3]
   1855c:	mov	r2, r3
   18560:	mov	r0, #64	; 0x40
   18564:	bl	df94 <sf_gen_arth>
   18568:	mov	r3, r0
   1856c:	str	r3, [fp, #-3712]	; 0xfffff180
   18570:	b	189e0 <sfbpf_parse+0x1f74>
   18574:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18578:	sub	r3, r3, #32
   1857c:	ldr	r1, [r3]
   18580:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18584:	ldr	r3, [r3]
   18588:	mov	r2, r3
   1858c:	mov	r0, #96	; 0x60
   18590:	bl	df94 <sf_gen_arth>
   18594:	mov	r3, r0
   18598:	str	r3, [fp, #-3712]	; 0xfffff180
   1859c:	b	189e0 <sfbpf_parse+0x1f74>
   185a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   185a4:	sub	r3, r3, #32
   185a8:	ldr	r1, [r3]
   185ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   185b0:	ldr	r3, [r3]
   185b4:	mov	r2, r3
   185b8:	mov	r0, #112	; 0x70
   185bc:	bl	df94 <sf_gen_arth>
   185c0:	mov	r3, r0
   185c4:	str	r3, [fp, #-3712]	; 0xfffff180
   185c8:	b	189e0 <sfbpf_parse+0x1f74>
   185cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   185d0:	ldr	r3, [r3]
   185d4:	mov	r0, r3
   185d8:	bl	deec <sf_gen_neg>
   185dc:	mov	r3, r0
   185e0:	str	r3, [fp, #-3712]	; 0xfffff180
   185e4:	b	189e0 <sfbpf_parse+0x1f74>
   185e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   185ec:	sub	r3, r3, #16
   185f0:	ldr	r3, [r3]
   185f4:	str	r3, [fp, #-3712]	; 0xfffff180
   185f8:	b	189e0 <sfbpf_parse+0x1f74>
   185fc:	bl	ddd4 <sf_gen_loadlen>
   18600:	mov	r3, r0
   18604:	str	r3, [fp, #-3712]	; 0xfffff180
   18608:	b	189e0 <sfbpf_parse+0x1f74>
   1860c:	mov	r3, #38	; 0x26
   18610:	str	r3, [fp, #-3712]	; 0xfffff180
   18614:	b	189e0 <sfbpf_parse+0x1f74>
   18618:	mov	r3, #124	; 0x7c
   1861c:	str	r3, [fp, #-3712]	; 0xfffff180
   18620:	b	189e0 <sfbpf_parse+0x1f74>
   18624:	mov	r3, #60	; 0x3c
   18628:	str	r3, [fp, #-3712]	; 0xfffff180
   1862c:	b	189e0 <sfbpf_parse+0x1f74>
   18630:	mov	r3, #62	; 0x3e
   18634:	str	r3, [fp, #-3712]	; 0xfffff180
   18638:	b	189e0 <sfbpf_parse+0x1f74>
   1863c:	mov	r3, #61	; 0x3d
   18640:	str	r3, [fp, #-3712]	; 0xfffff180
   18644:	b	189e0 <sfbpf_parse+0x1f74>
   18648:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1864c:	sub	r3, r3, #16
   18650:	ldr	r3, [r3]
   18654:	str	r3, [fp, #-3712]	; 0xfffff180
   18658:	b	189e0 <sfbpf_parse+0x1f74>
   1865c:	mov	r3, #30
   18660:	str	r3, [fp, #-3712]	; 0xfffff180
   18664:	b	189e0 <sfbpf_parse+0x1f74>
   18668:	mov	r3, #31
   1866c:	str	r3, [fp, #-3712]	; 0xfffff180
   18670:	b	189e0 <sfbpf_parse+0x1f74>
   18674:	mov	r3, #22
   18678:	str	r3, [fp, #-3712]	; 0xfffff180
   1867c:	b	189e0 <sfbpf_parse+0x1f74>
   18680:	mov	r3, #23
   18684:	str	r3, [fp, #-3712]	; 0xfffff180
   18688:	b	189e0 <sfbpf_parse+0x1f74>
   1868c:	mov	r3, #25
   18690:	str	r3, [fp, #-3712]	; 0xfffff180
   18694:	b	189e0 <sfbpf_parse+0x1f74>
   18698:	mov	r3, #24
   1869c:	str	r3, [fp, #-3712]	; 0xfffff180
   186a0:	b	189e0 <sfbpf_parse+0x1f74>
   186a4:	mov	r3, #26
   186a8:	str	r3, [fp, #-3712]	; 0xfffff180
   186ac:	b	189e0 <sfbpf_parse+0x1f74>
   186b0:	mov	r3, #27
   186b4:	str	r3, [fp, #-3712]	; 0xfffff180
   186b8:	b	189e0 <sfbpf_parse+0x1f74>
   186bc:	mov	r3, #28
   186c0:	str	r3, [fp, #-3712]	; 0xfffff180
   186c4:	b	189e0 <sfbpf_parse+0x1f74>
   186c8:	mov	r3, #29
   186cc:	str	r3, [fp, #-3712]	; 0xfffff180
   186d0:	b	189e0 <sfbpf_parse+0x1f74>
   186d4:	mov	r3, #70	; 0x46
   186d8:	str	r3, [fp, #-3712]	; 0xfffff180
   186dc:	b	189e0 <sfbpf_parse+0x1f74>
   186e0:	mov	r3, #71	; 0x47
   186e4:	str	r3, [fp, #-3712]	; 0xfffff180
   186e8:	b	189e0 <sfbpf_parse+0x1f74>
   186ec:	mov	r3, #51	; 0x33
   186f0:	str	r3, [fp, #-3708]	; 0xfffff184
   186f4:	b	189e0 <sfbpf_parse+0x1f74>
   186f8:	mov	r3, #52	; 0x34
   186fc:	str	r3, [fp, #-3708]	; 0xfffff184
   18700:	b	189e0 <sfbpf_parse+0x1f74>
   18704:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18708:	sub	r3, r3, #32
   1870c:	ldr	r0, [r3, #4]
   18710:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18714:	ldr	r1, [r3]
   18718:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1871c:	sub	r3, r3, #16
   18720:	ldr	r3, [r3]
   18724:	mov	r2, r3
   18728:	mov	r3, #0
   1872c:	bl	f5d8 <sf_gen_atmfield_code>
   18730:	mov	r3, r0
   18734:	str	r3, [fp, #-3700]	; 0xfffff18c
   18738:	b	189e0 <sfbpf_parse+0x1f74>
   1873c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18740:	sub	r3, r3, #32
   18744:	ldr	r0, [r3, #4]
   18748:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1874c:	ldr	r1, [r3]
   18750:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18754:	sub	r3, r3, #16
   18758:	ldr	r3, [r3]
   1875c:	mov	r2, r3
   18760:	mov	r3, #1
   18764:	bl	f5d8 <sf_gen_atmfield_code>
   18768:	mov	r3, r0
   1876c:	str	r3, [fp, #-3700]	; 0xfffff18c
   18770:	b	189e0 <sfbpf_parse+0x1f74>
   18774:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18778:	sub	r3, r3, #16
   1877c:	ldr	r3, [r3, #12]
   18780:	str	r3, [fp, #-3700]	; 0xfffff18c
   18784:	ldr	r3, [pc, #-3184]	; 17b1c <sfbpf_parse+0x10b0>
   18788:	add	r3, pc, r3
   1878c:	ldr	r3, [r3]
   18790:	str	r3, [fp, #-3712]	; 0xfffff180
   18794:	b	189e0 <sfbpf_parse+0x1f74>
   18798:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1879c:	sub	r3, r3, #16
   187a0:	ldr	r3, [r3, #4]
   187a4:	str	r3, [fp, #-3708]	; 0xfffff184
   187a8:	ldr	r3, [fp, #-3708]	; 0xfffff184
   187ac:	cmp	r3, #51	; 0x33
   187b0:	beq	187c0 <sfbpf_parse+0x1d54>
   187b4:	ldr	r3, [fp, #-3708]	; 0xfffff184
   187b8:	cmp	r3, #52	; 0x34
   187bc:	bne	189d4 <sfbpf_parse+0x1f68>
   187c0:	ldr	r0, [fp, #-3708]	; 0xfffff184
   187c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   187c8:	ldr	r1, [r3]
   187cc:	mov	r3, #0
   187d0:	mov	r2, #16
   187d4:	bl	f5d8 <sf_gen_atmfield_code>
   187d8:	mov	r3, r0
   187dc:	str	r3, [fp, #-3700]	; 0xfffff18c
   187e0:	b	189d4 <sfbpf_parse+0x1f68>
   187e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   187e8:	sub	r3, r3, #32
   187ec:	ldr	r2, [r3, #12]
   187f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   187f4:	ldr	r3, [r3, #12]
   187f8:	mov	r1, r3
   187fc:	mov	r0, r2
   18800:	bl	3310 <sf_gen_or>
   18804:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18808:	sub	r3, fp, #3696	; 0xe70
   1880c:	sub	r3, r3, #12
   18810:	sub	r3, r3, #4
   18814:	ldrd	r0, [r2]
   18818:	strd	r0, [r3]
   1881c:	ldrd	r0, [r2, #8]
   18820:	strd	r0, [r3, #8]
   18824:	b	189e0 <sfbpf_parse+0x1f74>
   18828:	mov	r3, #22
   1882c:	str	r3, [fp, #-3712]	; 0xfffff180
   18830:	b	189e0 <sfbpf_parse+0x1f74>
   18834:	mov	r3, #23
   18838:	str	r3, [fp, #-3712]	; 0xfffff180
   1883c:	b	189e0 <sfbpf_parse+0x1f74>
   18840:	mov	r3, #24
   18844:	str	r3, [fp, #-3712]	; 0xfffff180
   18848:	b	189e0 <sfbpf_parse+0x1f74>
   1884c:	mov	r3, #1
   18850:	str	r3, [fp, #-3704]	; 0xfffff188
   18854:	b	189e0 <sfbpf_parse+0x1f74>
   18858:	mov	r3, #2
   1885c:	str	r3, [fp, #-3704]	; 0xfffff188
   18860:	b	189e0 <sfbpf_parse+0x1f74>
   18864:	mov	r3, #3
   18868:	str	r3, [fp, #-3704]	; 0xfffff188
   1886c:	b	189e0 <sfbpf_parse+0x1f74>
   18870:	mov	r3, #4
   18874:	str	r3, [fp, #-3704]	; 0xfffff188
   18878:	b	189e0 <sfbpf_parse+0x1f74>
   1887c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18880:	sub	r3, r3, #32
   18884:	ldr	r0, [r3, #8]
   18888:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1888c:	ldr	r3, [r3]
   18890:	mov	r1, r3
   18894:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18898:	sub	r3, r3, #16
   1889c:	ldr	r3, [r3]
   188a0:	mov	r2, r3
   188a4:	mov	r3, #0
   188a8:	bl	ff40 <sf_gen_mtp3field_code>
   188ac:	mov	r3, r0
   188b0:	str	r3, [fp, #-3700]	; 0xfffff18c
   188b4:	b	189e0 <sfbpf_parse+0x1f74>
   188b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   188bc:	sub	r3, r3, #32
   188c0:	ldr	r0, [r3, #8]
   188c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   188c8:	ldr	r3, [r3]
   188cc:	mov	r1, r3
   188d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   188d4:	sub	r3, r3, #16
   188d8:	ldr	r3, [r3]
   188dc:	mov	r2, r3
   188e0:	mov	r3, #1
   188e4:	bl	ff40 <sf_gen_mtp3field_code>
   188e8:	mov	r3, r0
   188ec:	str	r3, [fp, #-3700]	; 0xfffff18c
   188f0:	b	189e0 <sfbpf_parse+0x1f74>
   188f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   188f8:	sub	r3, r3, #16
   188fc:	ldr	r3, [r3, #12]
   18900:	str	r3, [fp, #-3700]	; 0xfffff18c
   18904:	ldr	r3, [pc, #-3564]	; 17b20 <sfbpf_parse+0x10b4>
   18908:	add	r3, pc, r3
   1890c:	ldr	r3, [r3]
   18910:	str	r3, [fp, #-3712]	; 0xfffff180
   18914:	b	189e0 <sfbpf_parse+0x1f74>
   18918:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1891c:	sub	r3, r3, #16
   18920:	ldr	r3, [r3, #8]
   18924:	str	r3, [fp, #-3704]	; 0xfffff188
   18928:	ldr	r3, [fp, #-3704]	; 0xfffff188
   1892c:	cmp	r3, #1
   18930:	beq	18958 <sfbpf_parse+0x1eec>
   18934:	ldr	r3, [fp, #-3704]	; 0xfffff188
   18938:	cmp	r3, #2
   1893c:	beq	18958 <sfbpf_parse+0x1eec>
   18940:	ldr	r3, [fp, #-3704]	; 0xfffff188
   18944:	cmp	r3, #3
   18948:	beq	18958 <sfbpf_parse+0x1eec>
   1894c:	ldr	r3, [fp, #-3704]	; 0xfffff188
   18950:	cmp	r3, #4
   18954:	bne	189dc <sfbpf_parse+0x1f70>
   18958:	ldr	r0, [fp, #-3704]	; 0xfffff188
   1895c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18960:	ldr	r3, [r3]
   18964:	mov	r1, r3
   18968:	mov	r3, #0
   1896c:	mov	r2, #16
   18970:	bl	ff40 <sf_gen_mtp3field_code>
   18974:	mov	r3, r0
   18978:	str	r3, [fp, #-3700]	; 0xfffff18c
   1897c:	b	189dc <sfbpf_parse+0x1f70>
   18980:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18984:	sub	r3, r3, #32
   18988:	ldr	r2, [r3, #12]
   1898c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18990:	ldr	r3, [r3, #12]
   18994:	mov	r1, r3
   18998:	mov	r0, r2
   1899c:	bl	3310 <sf_gen_or>
   189a0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   189a4:	sub	r3, fp, #3696	; 0xe70
   189a8:	sub	r3, r3, #12
   189ac:	sub	r3, r3, #4
   189b0:	ldrd	r0, [r2]
   189b4:	strd	r0, [r3]
   189b8:	ldrd	r0, [r2, #8]
   189bc:	strd	r0, [r3, #8]
   189c0:	b	189e0 <sfbpf_parse+0x1f74>
   189c4:	nop	{0}
   189c8:	b	189e0 <sfbpf_parse+0x1f74>
   189cc:	nop	{0}
   189d0:	b	189e0 <sfbpf_parse+0x1f74>
   189d4:	nop	{0}
   189d8:	b	189e0 <sfbpf_parse+0x1f74>
   189dc:	nop	{0}
   189e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   189e4:	lsl	r3, r3, #4
   189e8:	rsb	r3, r3, #0
   189ec:	ldr	r2, [fp, #-36]	; 0xffffffdc
   189f0:	add	r3, r2, r3
   189f4:	str	r3, [fp, #-36]	; 0xffffffdc
   189f8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   189fc:	lsl	r3, r3, #1
   18a00:	rsb	r3, r3, #0
   18a04:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18a08:	add	r3, r2, r3
   18a0c:	str	r3, [fp, #-28]	; 0xffffffe4
   18a10:	mov	r3, #0
   18a14:	str	r3, [fp, #-56]	; 0xffffffc8
   18a18:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18a1c:	add	r3, r3, #16
   18a20:	str	r3, [fp, #-36]	; 0xffffffdc
   18a24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18a28:	mov	ip, r3
   18a2c:	sub	r3, fp, #3696	; 0xe70
   18a30:	sub	r3, r3, #12
   18a34:	sub	r3, r3, #4
   18a38:	ldrd	r0, [r3]
   18a3c:	strd	r0, [ip]
   18a40:	ldrd	r2, [r3, #8]
   18a44:	strd	r2, [ip, #8]
   18a48:	ldr	r2, [pc, #-3884]	; 17b24 <sfbpf_parse+0x10b8>
   18a4c:	add	r2, pc, r2
   18a50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18a54:	add	r3, r2, r3
   18a58:	ldrb	r3, [r3]
   18a5c:	sub	r3, r3, #126	; 0x7e
   18a60:	str	r3, [fp, #-92]	; 0xffffffa4
   18a64:	ldr	r2, [pc, #-3908]	; 17b28 <sfbpf_parse+0x10bc>
   18a68:	add	r2, pc, r2
   18a6c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a70:	lsl	r3, r3, #1
   18a74:	add	r3, r2, r3
   18a78:	ldrsh	r3, [r3]
   18a7c:	mov	r2, r3
   18a80:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18a84:	ldrsh	r3, [r3]
   18a88:	add	r3, r2, r3
   18a8c:	str	r3, [fp, #-96]	; 0xffffffa0
   18a90:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18a94:	cmp	r3, #0
   18a98:	blt	18af0 <sfbpf_parse+0x2084>
   18a9c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18aa0:	movw	r2, #669	; 0x29d
   18aa4:	cmp	r3, r2
   18aa8:	bgt	18af0 <sfbpf_parse+0x2084>
   18aac:	ldr	r2, [pc, #-3976]	; 17b2c <sfbpf_parse+0x10c0>
   18ab0:	add	r2, pc, r2
   18ab4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18ab8:	lsl	r3, r3, #1
   18abc:	add	r3, r2, r3
   18ac0:	ldrsh	r2, [r3]
   18ac4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18ac8:	ldrsh	r3, [r3]
   18acc:	cmp	r2, r3
   18ad0:	bne	18af0 <sfbpf_parse+0x2084>
   18ad4:	ldr	r2, [pc, #-4012]	; 17b30 <sfbpf_parse+0x10c4>
   18ad8:	add	r2, pc, r2
   18adc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18ae0:	lsl	r3, r3, #1
   18ae4:	add	r3, r2, r3
   18ae8:	ldrsh	r3, [r3]
   18aec:	b	18b08 <sfbpf_parse+0x209c>
   18af0:	ldr	r2, [pc, #-4036]	; 17b34 <sfbpf_parse+0x10c8>
   18af4:	add	r2, pc, r2
   18af8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18afc:	lsl	r3, r3, #1
   18b00:	add	r3, r2, r3
   18b04:	ldrsh	r3, [r3]
   18b08:	str	r3, [fp, #-16]
   18b0c:	b	16b00 <sfbpf_parse+0x94>
   18b10:	nop	{0}
   18b14:	ldr	r3, [pc, #-4068]	; 17b38 <sfbpf_parse+0x10cc>
   18b18:	ldr	r3, [r4, r3]
   18b1c:	ldr	r3, [r3]
   18b20:	cmn	r3, #2
   18b24:	beq	18b68 <sfbpf_parse+0x20fc>
   18b28:	ldr	r3, [pc, #-4088]	; 17b38 <sfbpf_parse+0x10cc>
   18b2c:	ldr	r3, [r4, r3]
   18b30:	ldr	r3, [r3]
   18b34:	mov	r2, r3
   18b38:	movw	r3, #365	; 0x16d
   18b3c:	cmp	r2, r3
   18b40:	bhi	18b60 <sfbpf_parse+0x20f4>
   18b44:	ldr	r3, [pc, #908]	; 18ed8 <sfbpf_parse+0x246c>
   18b48:	ldr	r3, [r4, r3]
   18b4c:	ldr	r3, [r3]
   18b50:	ldr	r2, [pc, #900]	; 18edc <sfbpf_parse+0x2470>
   18b54:	add	r2, pc, r2
   18b58:	ldrb	r3, [r2, r3]
   18b5c:	b	18b6c <sfbpf_parse+0x2100>
   18b60:	mov	r3, #2
   18b64:	b	18b6c <sfbpf_parse+0x2100>
   18b68:	mvn	r3, #1
   18b6c:	str	r3, [fp, #-52]	; 0xffffffcc
   18b70:	ldr	r3, [fp, #-20]	; 0xffffffec
   18b74:	cmp	r3, #0
   18b78:	bne	18ba8 <sfbpf_parse+0x213c>
   18b7c:	ldr	r3, [pc, #860]	; 18ee0 <sfbpf_parse+0x2474>
   18b80:	ldr	r3, [r4, r3]
   18b84:	ldr	r3, [r3]
   18b88:	add	r2, r3, #1
   18b8c:	ldr	r3, [pc, #844]	; 18ee0 <sfbpf_parse+0x2474>
   18b90:	ldr	r3, [r4, r3]
   18b94:	str	r2, [r3]
   18b98:	ldr	r3, [pc, #836]	; 18ee4 <sfbpf_parse+0x2478>
   18b9c:	add	r3, pc, r3
   18ba0:	mov	r0, r3
   18ba4:	bl	16988 <sfbpf_error>
   18ba8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bac:	cmp	r3, #3
   18bb0:	bne	18c10 <sfbpf_parse+0x21a4>
   18bb4:	ldr	r3, [pc, #796]	; 18ed8 <sfbpf_parse+0x246c>
   18bb8:	ldr	r3, [r4, r3]
   18bbc:	ldr	r3, [r3]
   18bc0:	cmp	r3, #0
   18bc4:	bgt	18be0 <sfbpf_parse+0x2174>
   18bc8:	ldr	r3, [pc, #776]	; 18ed8 <sfbpf_parse+0x246c>
   18bcc:	ldr	r3, [r4, r3]
   18bd0:	ldr	r3, [r3]
   18bd4:	cmp	r3, #0
   18bd8:	bne	18c10 <sfbpf_parse+0x21a4>
   18bdc:	b	18d74 <sfbpf_parse+0x2308>
   18be0:	ldr	r3, [pc, #768]	; 18ee8 <sfbpf_parse+0x247c>
   18be4:	ldr	r3, [r4, r3]
   18be8:	mov	r2, r3
   18bec:	ldr	r1, [fp, #-52]	; 0xffffffcc
   18bf0:	ldr	r3, [pc, #756]	; 18eec <sfbpf_parse+0x2480>
   18bf4:	add	r3, pc, r3
   18bf8:	mov	r0, r3
   18bfc:	bl	16a28 <yydestruct>
   18c00:	ldr	r3, [pc, #720]	; 18ed8 <sfbpf_parse+0x246c>
   18c04:	ldr	r3, [r4, r3]
   18c08:	mvn	r2, #1
   18c0c:	str	r2, [r3]
   18c10:	nop	{0}
   18c14:	mov	r3, #3
   18c18:	str	r3, [fp, #-20]	; 0xffffffec
   18c1c:	ldr	r2, [pc, #716]	; 18ef0 <sfbpf_parse+0x2484>
   18c20:	add	r2, pc, r2
   18c24:	ldr	r3, [fp, #-16]
   18c28:	lsl	r3, r3, #1
   18c2c:	add	r3, r2, r3
   18c30:	ldrsh	r3, [r3]
   18c34:	str	r3, [fp, #-44]	; 0xffffffd4
   18c38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18c3c:	cmn	r3, #198	; 0xc6
   18c40:	beq	18cb4 <sfbpf_parse+0x2248>
   18c44:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18c48:	add	r3, r3, #1
   18c4c:	str	r3, [fp, #-44]	; 0xffffffd4
   18c50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18c54:	cmp	r3, #0
   18c58:	blt	18cb4 <sfbpf_parse+0x2248>
   18c5c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18c60:	movw	r2, #669	; 0x29d
   18c64:	cmp	r3, r2
   18c68:	bgt	18cb4 <sfbpf_parse+0x2248>
   18c6c:	ldr	r2, [pc, #640]	; 18ef4 <sfbpf_parse+0x2488>
   18c70:	add	r2, pc, r2
   18c74:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18c78:	lsl	r3, r3, #1
   18c7c:	add	r3, r2, r3
   18c80:	ldrsh	r3, [r3]
   18c84:	cmp	r3, #1
   18c88:	bne	18cb4 <sfbpf_parse+0x2248>
   18c8c:	ldr	r2, [pc, #612]	; 18ef8 <sfbpf_parse+0x248c>
   18c90:	add	r2, pc, r2
   18c94:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18c98:	lsl	r3, r3, #1
   18c9c:	add	r3, r2, r3
   18ca0:	ldrsh	r3, [r3]
   18ca4:	str	r3, [fp, #-44]	; 0xffffffd4
   18ca8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18cac:	cmp	r3, #0
   18cb0:	bgt	18d18 <sfbpf_parse+0x22ac>
   18cb4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18cb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18cbc:	cmp	r2, r3
   18cc0:	beq	18d70 <sfbpf_parse+0x2304>
   18cc4:	ldr	r2, [pc, #560]	; 18efc <sfbpf_parse+0x2490>
   18cc8:	add	r2, pc, r2
   18ccc:	ldr	r3, [fp, #-16]
   18cd0:	add	r3, r2, r3
   18cd4:	ldrb	r3, [r3]
   18cd8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18cdc:	mov	r1, r3
   18ce0:	ldr	r3, [pc, #536]	; 18f00 <sfbpf_parse+0x2494>
   18ce4:	add	r3, pc, r3
   18ce8:	mov	r0, r3
   18cec:	bl	16a28 <yydestruct>
   18cf0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18cf4:	sub	r3, r3, #16
   18cf8:	str	r3, [fp, #-36]	; 0xffffffdc
   18cfc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18d00:	sub	r3, r3, #2
   18d04:	str	r3, [fp, #-28]	; 0xffffffe4
   18d08:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18d0c:	ldrsh	r3, [r3]
   18d10:	str	r3, [fp, #-16]
   18d14:	b	18c1c <sfbpf_parse+0x21b0>
   18d18:	nop	{0}
   18d1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18d20:	add	r3, r3, #16
   18d24:	str	r3, [fp, #-36]	; 0xffffffdc
   18d28:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18d2c:	ldr	r3, [pc, #436]	; 18ee8 <sfbpf_parse+0x247c>
   18d30:	ldr	r3, [r4, r3]
   18d34:	mov	r1, r2
   18d38:	mov	r0, r3
   18d3c:	ldrd	r2, [r0]
   18d40:	strd	r2, [r1]
   18d44:	ldrd	r2, [r0, #8]
   18d48:	strd	r2, [r1, #8]
   18d4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18d50:	str	r3, [fp, #-16]
   18d54:	b	16b00 <sfbpf_parse+0x94>
   18d58:	nop	{0}
   18d5c:	mov	r3, #0
   18d60:	str	r3, [fp, #-48]	; 0xffffffd0
   18d64:	b	18da4 <sfbpf_parse+0x2338>
   18d68:	nop	{0}
   18d6c:	b	18d74 <sfbpf_parse+0x2308>
   18d70:	nop	{0}
   18d74:	mov	r3, #1
   18d78:	str	r3, [fp, #-48]	; 0xffffffd0
   18d7c:	b	18da4 <sfbpf_parse+0x2338>
   18d80:	nop	{0}
   18d84:	b	18d8c <sfbpf_parse+0x2320>
   18d88:	nop	{0}
   18d8c:	ldr	r3, [pc, #368]	; 18f04 <sfbpf_parse+0x2498>
   18d90:	add	r3, pc, r3
   18d94:	mov	r0, r3
   18d98:	bl	16988 <sfbpf_error>
   18d9c:	mov	r3, #2
   18da0:	str	r3, [fp, #-48]	; 0xffffffd0
   18da4:	ldr	r3, [pc, #300]	; 18ed8 <sfbpf_parse+0x246c>
   18da8:	ldr	r3, [r4, r3]
   18dac:	ldr	r3, [r3]
   18db0:	cmn	r3, #2
   18db4:	beq	18e18 <sfbpf_parse+0x23ac>
   18db8:	ldr	r3, [pc, #280]	; 18ed8 <sfbpf_parse+0x246c>
   18dbc:	ldr	r3, [r4, r3]
   18dc0:	ldr	r3, [r3]
   18dc4:	mov	r2, r3
   18dc8:	movw	r3, #365	; 0x16d
   18dcc:	cmp	r2, r3
   18dd0:	bhi	18df0 <sfbpf_parse+0x2384>
   18dd4:	ldr	r3, [pc, #252]	; 18ed8 <sfbpf_parse+0x246c>
   18dd8:	ldr	r3, [r4, r3]
   18ddc:	ldr	r3, [r3]
   18de0:	ldr	r2, [pc, #288]	; 18f08 <sfbpf_parse+0x249c>
   18de4:	add	r2, pc, r2
   18de8:	ldrb	r3, [r2, r3]
   18dec:	b	18df4 <sfbpf_parse+0x2388>
   18df0:	mov	r3, #2
   18df4:	str	r3, [fp, #-52]	; 0xffffffcc
   18df8:	ldr	r3, [pc, #232]	; 18ee8 <sfbpf_parse+0x247c>
   18dfc:	ldr	r3, [r4, r3]
   18e00:	mov	r2, r3
   18e04:	ldr	r1, [fp, #-52]	; 0xffffffcc
   18e08:	ldr	r3, [pc, #252]	; 18f0c <sfbpf_parse+0x24a0>
   18e0c:	add	r3, pc, r3
   18e10:	mov	r0, r3
   18e14:	bl	16a28 <yydestruct>
   18e18:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e1c:	lsl	r3, r3, #4
   18e20:	rsb	r3, r3, #0
   18e24:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18e28:	add	r3, r2, r3
   18e2c:	str	r3, [fp, #-36]	; 0xffffffdc
   18e30:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e34:	lsl	r3, r3, #1
   18e38:	rsb	r3, r3, #0
   18e3c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18e40:	add	r3, r2, r3
   18e44:	str	r3, [fp, #-28]	; 0xffffffe4
   18e48:	b	18e94 <sfbpf_parse+0x2428>
   18e4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18e50:	ldrsh	r3, [r3]
   18e54:	mov	r2, r3
   18e58:	ldr	r3, [pc, #176]	; 18f10 <sfbpf_parse+0x24a4>
   18e5c:	add	r3, pc, r3
   18e60:	ldrb	r3, [r3, r2]
   18e64:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18e68:	mov	r1, r3
   18e6c:	ldr	r3, [pc, #160]	; 18f14 <sfbpf_parse+0x24a8>
   18e70:	add	r3, pc, r3
   18e74:	mov	r0, r3
   18e78:	bl	16a28 <yydestruct>
   18e7c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18e80:	sub	r3, r3, #16
   18e84:	str	r3, [fp, #-36]	; 0xffffffdc
   18e88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18e8c:	sub	r3, r3, #2
   18e90:	str	r3, [fp, #-28]	; 0xffffffe4
   18e94:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18e98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18e9c:	cmp	r2, r3
   18ea0:	bne	18e4c <sfbpf_parse+0x23e0>
   18ea4:	sub	r3, fp, #496	; 0x1f0
   18ea8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18eac:	cmp	r2, r3
   18eb0:	beq	18ebc <sfbpf_parse+0x2450>
   18eb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18eb8:	bl	dc4 <free@plt>
   18ebc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18ec0:	mov	r0, r3
   18ec4:	sub	sp, fp, #8
   18ec8:	ldr	r4, [sp]
   18ecc:	ldr	fp, [sp, #4]
   18ed0:	add	sp, sp, #8
   18ed4:	pop	{pc}		; (ldr pc, [sp], #4)
   18ed8:	.word	0x000000c0
   18edc:	.word	0x00005c40
   18ee0:	.word	0x000000d8
   18ee4:	.word	0x00006fac
   18ee8:	.word	0x00000100
   18eec:	.word	0x00006f64
   18ef0:	.word	0x00005ce4
   18ef4:	.word	0x000065c0
   18ef8:	.word	0x00006064
   18efc:	.word	0x00006aa4
   18f00:	.word	0x00006e88
   18f04:	.word	0x00006dec
   18f08:	.word	0x000059b0
   18f0c:	.word	0x00006d84
   18f10:	.word	0x00006910
   18f14:	.word	0x00006d40

00018f18 <sfbpf_lex>:
   18f18:	strd	r4, [sp, #-16]!
   18f1c:	str	fp, [sp, #8]
   18f20:	str	lr, [sp, #12]
   18f24:	add	fp, sp, #12
   18f28:	sub	sp, sp, #64	; 0x40
   18f2c:	ldr	r4, [pc, #4076]	; 19f20 <sfbpf_lex+0x1008>
   18f30:	add	r4, pc, r4
   18f34:	ldr	r3, [pc, #4072]	; 19f24 <sfbpf_lex+0x100c>
   18f38:	add	r3, pc, r3
   18f3c:	ldr	r3, [r3]
   18f40:	cmp	r3, #0
   18f44:	bne	19058 <sfbpf_lex+0x140>
   18f48:	ldr	r3, [pc, #4056]	; 19f28 <sfbpf_lex+0x1010>
   18f4c:	add	r3, pc, r3
   18f50:	mov	r2, #1
   18f54:	str	r2, [r3]
   18f58:	ldr	r3, [pc, #4044]	; 19f2c <sfbpf_lex+0x1014>
   18f5c:	add	r3, pc, r3
   18f60:	ldr	r3, [r3]
   18f64:	cmp	r3, #0
   18f68:	bne	18f7c <sfbpf_lex+0x64>
   18f6c:	ldr	r3, [pc, #4028]	; 19f30 <sfbpf_lex+0x1018>
   18f70:	add	r3, pc, r3
   18f74:	mov	r2, #1
   18f78:	str	r2, [r3]
   18f7c:	ldr	r3, [pc, #4016]	; 19f34 <sfbpf_lex+0x101c>
   18f80:	add	r3, pc, r3
   18f84:	ldr	r3, [r3]
   18f88:	cmp	r3, #0
   18f8c:	bne	18fa8 <sfbpf_lex+0x90>
   18f90:	ldr	r3, [pc, #4000]	; 19f38 <sfbpf_lex+0x1020>
   18f94:	ldr	r3, [r4, r3]
   18f98:	ldr	r2, [r3]
   18f9c:	ldr	r3, [pc, #3992]	; 19f3c <sfbpf_lex+0x1024>
   18fa0:	add	r3, pc, r3
   18fa4:	str	r2, [r3]
   18fa8:	ldr	r3, [pc, #3984]	; 19f40 <sfbpf_lex+0x1028>
   18fac:	add	r3, pc, r3
   18fb0:	ldr	r3, [r3]
   18fb4:	cmp	r3, #0
   18fb8:	bne	18fd4 <sfbpf_lex+0xbc>
   18fbc:	ldr	r3, [pc, #3968]	; 19f44 <sfbpf_lex+0x102c>
   18fc0:	ldr	r3, [r4, r3]
   18fc4:	ldr	r2, [r3]
   18fc8:	ldr	r3, [pc, #3960]	; 19f48 <sfbpf_lex+0x1030>
   18fcc:	add	r3, pc, r3
   18fd0:	str	r2, [r3]
   18fd4:	ldr	r3, [pc, #3952]	; 19f4c <sfbpf_lex+0x1034>
   18fd8:	add	r3, pc, r3
   18fdc:	ldr	r3, [r3]
   18fe0:	cmp	r3, #0
   18fe4:	beq	19014 <sfbpf_lex+0xfc>
   18fe8:	ldr	r3, [pc, #3936]	; 19f50 <sfbpf_lex+0x1038>
   18fec:	add	r3, pc, r3
   18ff0:	ldr	r2, [r3]
   18ff4:	ldr	r3, [pc, #3928]	; 19f54 <sfbpf_lex+0x103c>
   18ff8:	add	r3, pc, r3
   18ffc:	ldr	r3, [r3]
   19000:	lsl	r3, r3, #2
   19004:	add	r3, r2, r3
   19008:	ldr	r3, [r3]
   1900c:	cmp	r3, #0
   19010:	bne	19054 <sfbpf_lex+0x13c>
   19014:	bl	1bd7c <sfbpf_ensure_buffer_stack>
   19018:	ldr	r3, [pc, #3896]	; 19f58 <sfbpf_lex+0x1040>
   1901c:	add	r3, pc, r3
   19020:	ldr	r0, [r3]
   19024:	ldr	r3, [pc, #3888]	; 19f5c <sfbpf_lex+0x1044>
   19028:	add	r3, pc, r3
   1902c:	ldr	r2, [r3]
   19030:	ldr	r3, [pc, #3880]	; 19f60 <sfbpf_lex+0x1048>
   19034:	add	r3, pc, r3
   19038:	ldr	r3, [r3]
   1903c:	lsl	r3, r3, #2
   19040:	add	r5, r2, r3
   19044:	mov	r1, #16384	; 0x4000
   19048:	bl	1b650 <sfbpf__create_buffer>
   1904c:	mov	r3, r0
   19050:	str	r3, [r5]
   19054:	bl	1b528 <sfbpf__load_buffer_state>
   19058:	ldr	r3, [pc, #3844]	; 19f64 <sfbpf_lex+0x104c>
   1905c:	add	r3, pc, r3
   19060:	ldr	r3, [r3]
   19064:	str	r3, [fp, #-20]	; 0xffffffec
   19068:	ldr	r3, [pc, #3832]	; 19f68 <sfbpf_lex+0x1050>
   1906c:	add	r3, pc, r3
   19070:	ldrb	r2, [r3]
   19074:	ldr	r3, [fp, #-20]	; 0xffffffec
   19078:	strb	r2, [r3]
   1907c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19080:	str	r3, [fp, #-24]	; 0xffffffe8
   19084:	ldr	r3, [pc, #3808]	; 19f6c <sfbpf_lex+0x1054>
   19088:	add	r3, pc, r3
   1908c:	ldr	r3, [r3]
   19090:	str	r3, [fp, #-16]
   19094:	b	1909c <sfbpf_lex+0x184>
   19098:	nop	{0}
   1909c:	ldr	r3, [fp, #-20]	; 0xffffffec
   190a0:	ldrb	r3, [r3]
   190a4:	mov	r2, r3
   190a8:	ldr	r3, [pc, #3776]	; 19f70 <sfbpf_lex+0x1058>
   190ac:	add	r3, pc, r3
   190b0:	ldrb	r3, [r3, r2]
   190b4:	strb	r3, [fp, #-29]	; 0xffffffe3
   190b8:	ldr	r2, [pc, #3764]	; 19f74 <sfbpf_lex+0x105c>
   190bc:	add	r2, pc, r2
   190c0:	ldr	r3, [fp, #-16]
   190c4:	lsl	r3, r3, #1
   190c8:	add	r3, r2, r3
   190cc:	ldrsh	r3, [r3]
   190d0:	cmp	r3, #0
   190d4:	beq	1913c <sfbpf_lex+0x224>
   190d8:	ldr	r3, [pc, #3736]	; 19f78 <sfbpf_lex+0x1060>
   190dc:	add	r3, pc, r3
   190e0:	ldr	r2, [fp, #-16]
   190e4:	str	r2, [r3]
   190e8:	ldr	r3, [pc, #3724]	; 19f7c <sfbpf_lex+0x1064>
   190ec:	add	r3, pc, r3
   190f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   190f4:	str	r2, [r3]
   190f8:	b	1913c <sfbpf_lex+0x224>
   190fc:	ldr	r2, [pc, #3708]	; 19f80 <sfbpf_lex+0x1068>
   19100:	add	r2, pc, r2
   19104:	ldr	r3, [fp, #-16]
   19108:	lsl	r3, r3, #1
   1910c:	add	r3, r2, r3
   19110:	ldrsh	r3, [r3]
   19114:	str	r3, [fp, #-16]
   19118:	ldr	r3, [fp, #-16]
   1911c:	movw	r2, #1433	; 0x599
   19120:	cmp	r3, r2
   19124:	ble	1913c <sfbpf_lex+0x224>
   19128:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   1912c:	ldr	r2, [pc, #3664]	; 19f84 <sfbpf_lex+0x106c>
   19130:	add	r2, pc, r2
   19134:	ldrb	r3, [r2, r3]
   19138:	strb	r3, [fp, #-29]	; 0xffffffe3
   1913c:	ldr	r2, [pc, #3652]	; 19f88 <sfbpf_lex+0x1070>
   19140:	add	r2, pc, r2
   19144:	ldr	r3, [fp, #-16]
   19148:	lsl	r3, r3, #1
   1914c:	add	r3, r2, r3
   19150:	ldrsh	r3, [r3]
   19154:	mov	r2, r3
   19158:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   1915c:	add	r3, r2, r3
   19160:	ldr	r2, [pc, #3620]	; 19f8c <sfbpf_lex+0x1074>
   19164:	add	r2, pc, r2
   19168:	lsl	r3, r3, #1
   1916c:	add	r3, r2, r3
   19170:	ldrsh	r3, [r3]
   19174:	mov	r2, r3
   19178:	ldr	r3, [fp, #-16]
   1917c:	cmp	r3, r2
   19180:	bne	190fc <sfbpf_lex+0x1e4>
   19184:	ldr	r2, [pc, #3588]	; 19f90 <sfbpf_lex+0x1078>
   19188:	add	r2, pc, r2
   1918c:	ldr	r3, [fp, #-16]
   19190:	lsl	r3, r3, #1
   19194:	add	r3, r2, r3
   19198:	ldrsh	r3, [r3]
   1919c:	mov	r2, r3
   191a0:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   191a4:	add	r3, r2, r3
   191a8:	ldr	r2, [pc, #3556]	; 19f94 <sfbpf_lex+0x107c>
   191ac:	add	r2, pc, r2
   191b0:	lsl	r3, r3, #1
   191b4:	add	r3, r2, r3
   191b8:	ldrsh	r3, [r3]
   191bc:	str	r3, [fp, #-16]
   191c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   191c4:	add	r3, r3, #1
   191c8:	str	r3, [fp, #-20]	; 0xffffffec
   191cc:	ldr	r2, [pc, #3524]	; 19f98 <sfbpf_lex+0x1080>
   191d0:	add	r2, pc, r2
   191d4:	ldr	r3, [fp, #-16]
   191d8:	lsl	r3, r3, #1
   191dc:	add	r3, r2, r3
   191e0:	ldrsh	r3, [r3]
   191e4:	movw	r2, #7401	; 0x1ce9
   191e8:	cmp	r3, r2
   191ec:	bne	19098 <sfbpf_lex+0x180>
   191f0:	nop	{0}
   191f4:	ldr	r2, [pc, #3488]	; 19f9c <sfbpf_lex+0x1084>
   191f8:	add	r2, pc, r2
   191fc:	ldr	r3, [fp, #-16]
   19200:	lsl	r3, r3, #1
   19204:	add	r3, r2, r3
   19208:	ldrsh	r3, [r3]
   1920c:	str	r3, [fp, #-28]	; 0xffffffe4
   19210:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19214:	cmp	r3, #0
   19218:	bne	19258 <sfbpf_lex+0x340>
   1921c:	ldr	r3, [pc, #3452]	; 19fa0 <sfbpf_lex+0x1088>
   19220:	add	r3, pc, r3
   19224:	ldr	r3, [r3]
   19228:	str	r3, [fp, #-20]	; 0xffffffec
   1922c:	ldr	r3, [pc, #3440]	; 19fa4 <sfbpf_lex+0x108c>
   19230:	add	r3, pc, r3
   19234:	ldr	r3, [r3]
   19238:	str	r3, [fp, #-16]
   1923c:	ldr	r2, [pc, #3428]	; 19fa8 <sfbpf_lex+0x1090>
   19240:	add	r2, pc, r2
   19244:	ldr	r3, [fp, #-16]
   19248:	lsl	r3, r3, #1
   1924c:	add	r3, r2, r3
   19250:	ldrsh	r3, [r3]
   19254:	str	r3, [fp, #-28]	; 0xffffffe4
   19258:	ldr	r3, [pc, #3580]	; 1a05c <sfbpf_lex+0x1144>
   1925c:	ldr	r3, [r4, r3]
   19260:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19264:	str	r2, [r3]
   19268:	ldr	r2, [fp, #-20]	; 0xffffffec
   1926c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19270:	sub	r2, r2, r3
   19274:	ldr	r3, [pc, #3376]	; 19fac <sfbpf_lex+0x1094>
   19278:	ldr	r3, [r4, r3]
   1927c:	str	r2, [r3]
   19280:	ldr	r3, [fp, #-20]	; 0xffffffec
   19284:	ldrb	r2, [r3]
   19288:	ldr	r3, [pc, #3360]	; 19fb0 <sfbpf_lex+0x1098>
   1928c:	add	r3, pc, r3
   19290:	strb	r2, [r3]
   19294:	ldr	r3, [fp, #-20]	; 0xffffffec
   19298:	mov	r2, #0
   1929c:	strb	r2, [r3]
   192a0:	ldr	r3, [pc, #3340]	; 19fb4 <sfbpf_lex+0x109c>
   192a4:	add	r3, pc, r3
   192a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   192ac:	str	r2, [r3]
   192b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   192b4:	cmp	r3, #146	; 0x92
   192b8:	addls	pc, pc, r3, lsl #2
   192bc:	b	1a1d8 <sfbpf_lex+0x12c0>
   192c0:	b	1950c <sfbpf_lex+0x5f4>
   192c4:	b	19544 <sfbpf_lex+0x62c>
   192c8:	b	1954c <sfbpf_lex+0x634>
   192cc:	b	19554 <sfbpf_lex+0x63c>
   192d0:	b	1955c <sfbpf_lex+0x644>
   192d4:	b	19564 <sfbpf_lex+0x64c>
   192d8:	b	1956c <sfbpf_lex+0x654>
   192dc:	b	19574 <sfbpf_lex+0x65c>
   192e0:	b	1957c <sfbpf_lex+0x664>
   192e4:	b	19584 <sfbpf_lex+0x66c>
   192e8:	b	1958c <sfbpf_lex+0x674>
   192ec:	b	19594 <sfbpf_lex+0x67c>
   192f0:	b	1959c <sfbpf_lex+0x684>
   192f4:	b	195a4 <sfbpf_lex+0x68c>
   192f8:	b	195ac <sfbpf_lex+0x694>
   192fc:	b	195b4 <sfbpf_lex+0x69c>
   19300:	b	195bc <sfbpf_lex+0x6a4>
   19304:	b	195c4 <sfbpf_lex+0x6ac>
   19308:	b	195cc <sfbpf_lex+0x6b4>
   1930c:	b	195d4 <sfbpf_lex+0x6bc>
   19310:	b	195dc <sfbpf_lex+0x6c4>
   19314:	b	195e4 <sfbpf_lex+0x6cc>
   19318:	b	195ec <sfbpf_lex+0x6d4>
   1931c:	b	195f4 <sfbpf_lex+0x6dc>
   19320:	b	195fc <sfbpf_lex+0x6e4>
   19324:	b	19604 <sfbpf_lex+0x6ec>
   19328:	b	1960c <sfbpf_lex+0x6f4>
   1932c:	b	19614 <sfbpf_lex+0x6fc>
   19330:	b	1961c <sfbpf_lex+0x704>
   19334:	b	19624 <sfbpf_lex+0x70c>
   19338:	b	1962c <sfbpf_lex+0x714>
   1933c:	b	19634 <sfbpf_lex+0x71c>
   19340:	b	1963c <sfbpf_lex+0x724>
   19344:	b	19644 <sfbpf_lex+0x72c>
   19348:	b	1964c <sfbpf_lex+0x734>
   1934c:	b	19654 <sfbpf_lex+0x73c>
   19350:	b	1965c <sfbpf_lex+0x744>
   19354:	b	19664 <sfbpf_lex+0x74c>
   19358:	b	1966c <sfbpf_lex+0x754>
   1935c:	b	19674 <sfbpf_lex+0x75c>
   19360:	b	1967c <sfbpf_lex+0x764>
   19364:	b	19684 <sfbpf_lex+0x76c>
   19368:	b	1968c <sfbpf_lex+0x774>
   1936c:	b	19694 <sfbpf_lex+0x77c>
   19370:	b	1969c <sfbpf_lex+0x784>
   19374:	b	196a4 <sfbpf_lex+0x78c>
   19378:	b	196ac <sfbpf_lex+0x794>
   1937c:	b	196b4 <sfbpf_lex+0x79c>
   19380:	b	196bc <sfbpf_lex+0x7a4>
   19384:	b	196c4 <sfbpf_lex+0x7ac>
   19388:	b	196cc <sfbpf_lex+0x7b4>
   1938c:	b	196d4 <sfbpf_lex+0x7bc>
   19390:	b	196dc <sfbpf_lex+0x7c4>
   19394:	b	196e4 <sfbpf_lex+0x7cc>
   19398:	b	196ec <sfbpf_lex+0x7d4>
   1939c:	b	196f4 <sfbpf_lex+0x7dc>
   193a0:	b	196fc <sfbpf_lex+0x7e4>
   193a4:	b	19704 <sfbpf_lex+0x7ec>
   193a8:	b	1970c <sfbpf_lex+0x7f4>
   193ac:	b	19714 <sfbpf_lex+0x7fc>
   193b0:	b	1971c <sfbpf_lex+0x804>
   193b4:	b	19724 <sfbpf_lex+0x80c>
   193b8:	b	1972c <sfbpf_lex+0x814>
   193bc:	b	19734 <sfbpf_lex+0x81c>
   193c0:	b	1973c <sfbpf_lex+0x824>
   193c4:	b	19744 <sfbpf_lex+0x82c>
   193c8:	b	1974c <sfbpf_lex+0x834>
   193cc:	b	19754 <sfbpf_lex+0x83c>
   193d0:	b	1975c <sfbpf_lex+0x844>
   193d4:	b	19764 <sfbpf_lex+0x84c>
   193d8:	b	1976c <sfbpf_lex+0x854>
   193dc:	b	19774 <sfbpf_lex+0x85c>
   193e0:	b	1977c <sfbpf_lex+0x864>
   193e4:	b	19784 <sfbpf_lex+0x86c>
   193e8:	b	1978c <sfbpf_lex+0x874>
   193ec:	b	19794 <sfbpf_lex+0x87c>
   193f0:	b	1979c <sfbpf_lex+0x884>
   193f4:	b	197a4 <sfbpf_lex+0x88c>
   193f8:	b	197ac <sfbpf_lex+0x894>
   193fc:	b	197b4 <sfbpf_lex+0x89c>
   19400:	b	197bc <sfbpf_lex+0x8a4>
   19404:	b	197c4 <sfbpf_lex+0x8ac>
   19408:	b	197cc <sfbpf_lex+0x8b4>
   1940c:	b	197d4 <sfbpf_lex+0x8bc>
   19410:	b	197dc <sfbpf_lex+0x8c4>
   19414:	b	197e4 <sfbpf_lex+0x8cc>
   19418:	b	197ec <sfbpf_lex+0x8d4>
   1941c:	b	197f4 <sfbpf_lex+0x8dc>
   19420:	b	197fc <sfbpf_lex+0x8e4>
   19424:	b	19804 <sfbpf_lex+0x8ec>
   19428:	b	1980c <sfbpf_lex+0x8f4>
   1942c:	b	19814 <sfbpf_lex+0x8fc>
   19430:	b	1981c <sfbpf_lex+0x904>
   19434:	b	19824 <sfbpf_lex+0x90c>
   19438:	b	1982c <sfbpf_lex+0x914>
   1943c:	b	19834 <sfbpf_lex+0x91c>
   19440:	b	1983c <sfbpf_lex+0x924>
   19444:	b	19844 <sfbpf_lex+0x92c>
   19448:	b	1984c <sfbpf_lex+0x934>
   1944c:	b	19854 <sfbpf_lex+0x93c>
   19450:	b	1985c <sfbpf_lex+0x944>
   19454:	b	19864 <sfbpf_lex+0x94c>
   19458:	b	1a1e8 <sfbpf_lex+0x12d0>
   1945c:	b	1986c <sfbpf_lex+0x954>
   19460:	b	19880 <sfbpf_lex+0x968>
   19464:	b	19888 <sfbpf_lex+0x970>
   19468:	b	19890 <sfbpf_lex+0x978>
   1946c:	b	19898 <sfbpf_lex+0x980>
   19470:	b	198a0 <sfbpf_lex+0x988>
   19474:	b	198a8 <sfbpf_lex+0x990>
   19478:	b	198b0 <sfbpf_lex+0x998>
   1947c:	b	198e0 <sfbpf_lex+0x9c8>
   19480:	b	1990c <sfbpf_lex+0x9f4>
   19484:	b	19938 <sfbpf_lex+0xa20>
   19488:	b	19964 <sfbpf_lex+0xa4c>
   1948c:	b	19a08 <sfbpf_lex+0xaf0>
   19490:	b	19a28 <sfbpf_lex+0xb10>
   19494:	b	19a40 <sfbpf_lex+0xb28>
   19498:	b	19a58 <sfbpf_lex+0xb40>
   1949c:	b	19a70 <sfbpf_lex+0xb58>
   194a0:	b	19a88 <sfbpf_lex+0xb70>
   194a4:	b	19aa0 <sfbpf_lex+0xb88>
   194a8:	b	19ab8 <sfbpf_lex+0xba0>
   194ac:	b	19ad0 <sfbpf_lex+0xbb8>
   194b0:	b	19ae8 <sfbpf_lex+0xbd0>
   194b4:	b	19b00 <sfbpf_lex+0xbe8>
   194b8:	b	19b18 <sfbpf_lex+0xc00>
   194bc:	b	19b30 <sfbpf_lex+0xc18>
   194c0:	b	19b48 <sfbpf_lex+0xc30>
   194c4:	b	19b60 <sfbpf_lex+0xc48>
   194c8:	b	19b78 <sfbpf_lex+0xc60>
   194cc:	b	19b90 <sfbpf_lex+0xc78>
   194d0:	b	19ba8 <sfbpf_lex+0xc90>
   194d4:	b	19bc0 <sfbpf_lex+0xca8>
   194d8:	b	19bd8 <sfbpf_lex+0xcc0>
   194dc:	b	19bf0 <sfbpf_lex+0xcd8>
   194e0:	b	19c08 <sfbpf_lex+0xcf0>
   194e4:	b	19c20 <sfbpf_lex+0xd08>
   194e8:	b	19c38 <sfbpf_lex+0xd20>
   194ec:	b	19c50 <sfbpf_lex+0xd38>
   194f0:	b	19c68 <sfbpf_lex+0xd50>
   194f4:	b	19c94 <sfbpf_lex+0xd7c>
   194f8:	b	19cc4 <sfbpf_lex+0xdac>
   194fc:	b	19ce4 <sfbpf_lex+0xdcc>
   19500:	b	19d08 <sfbpf_lex+0xdf0>
   19504:	b	19d44 <sfbpf_lex+0xe2c>
   19508:	b	19d3c <sfbpf_lex+0xe24>
   1950c:	ldr	r3, [pc, #2724]	; 19fb8 <sfbpf_lex+0x10a0>
   19510:	add	r3, pc, r3
   19514:	ldrb	r2, [r3]
   19518:	ldr	r3, [fp, #-20]	; 0xffffffec
   1951c:	strb	r2, [r3]
   19520:	ldr	r3, [pc, #2708]	; 19fbc <sfbpf_lex+0x10a4>
   19524:	add	r3, pc, r3
   19528:	ldr	r3, [r3]
   1952c:	str	r3, [fp, #-20]	; 0xffffffec
   19530:	ldr	r3, [pc, #2696]	; 19fc0 <sfbpf_lex+0x10a8>
   19534:	add	r3, pc, r3
   19538:	ldr	r3, [r3]
   1953c:	str	r3, [fp, #-16]
   19540:	b	191f4 <sfbpf_lex+0x2dc>
   19544:	movw	r3, #258	; 0x102
   19548:	b	1a1f0 <sfbpf_lex+0x12d8>
   1954c:	movw	r3, #259	; 0x103
   19550:	b	1a1f0 <sfbpf_lex+0x12d8>
   19554:	movw	r3, #307	; 0x133
   19558:	b	1a1f0 <sfbpf_lex+0x12d8>
   1955c:	movw	r3, #307	; 0x133
   19560:	b	1a1f0 <sfbpf_lex+0x12d8>
   19564:	movw	r3, #271	; 0x10f
   19568:	b	1a1f0 <sfbpf_lex+0x12d8>
   1956c:	mov	r3, #272	; 0x110
   19570:	b	1a1f0 <sfbpf_lex+0x12d8>
   19574:	movw	r3, #273	; 0x111
   19578:	b	1a1f0 <sfbpf_lex+0x12d8>
   1957c:	movw	r3, #274	; 0x112
   19580:	b	1a1f0 <sfbpf_lex+0x12d8>
   19584:	movw	r3, #275	; 0x113
   19588:	b	1a1f0 <sfbpf_lex+0x12d8>
   1958c:	mov	r3, #276	; 0x114
   19590:	b	1a1f0 <sfbpf_lex+0x12d8>
   19594:	movw	r3, #277	; 0x115
   19598:	b	1a1f0 <sfbpf_lex+0x12d8>
   1959c:	movw	r3, #278	; 0x116
   195a0:	b	1a1f0 <sfbpf_lex+0x12d8>
   195a4:	movw	r3, #279	; 0x117
   195a8:	b	1a1f0 <sfbpf_lex+0x12d8>
   195ac:	mov	r3, #280	; 0x118
   195b0:	b	1a1f0 <sfbpf_lex+0x12d8>
   195b4:	movw	r3, #281	; 0x119
   195b8:	b	1a1f0 <sfbpf_lex+0x12d8>
   195bc:	movw	r3, #355	; 0x163
   195c0:	b	1a1f0 <sfbpf_lex+0x12d8>
   195c4:	movw	r3, #319	; 0x13f
   195c8:	b	1a1f0 <sfbpf_lex+0x12d8>
   195cc:	mov	r3, #320	; 0x140
   195d0:	b	1a1f0 <sfbpf_lex+0x12d8>
   195d4:	movw	r3, #321	; 0x141
   195d8:	b	1a1f0 <sfbpf_lex+0x12d8>
   195dc:	movw	r3, #322	; 0x142
   195e0:	b	1a1f0 <sfbpf_lex+0x12d8>
   195e4:	movw	r3, #282	; 0x11a
   195e8:	b	1a1f0 <sfbpf_lex+0x12d8>
   195ec:	movw	r3, #283	; 0x11b
   195f0:	b	1a1f0 <sfbpf_lex+0x12d8>
   195f4:	mov	r3, #284	; 0x11c
   195f8:	b	1a1f0 <sfbpf_lex+0x12d8>
   195fc:	movw	r3, #285	; 0x11d
   19600:	b	1a1f0 <sfbpf_lex+0x12d8>
   19604:	movw	r3, #286	; 0x11e
   19608:	b	1a1f0 <sfbpf_lex+0x12d8>
   1960c:	movw	r3, #287	; 0x11f
   19610:	b	1a1f0 <sfbpf_lex+0x12d8>
   19614:	mov	r3, #288	; 0x120
   19618:	b	1a1f0 <sfbpf_lex+0x12d8>
   1961c:	movw	r3, #327	; 0x147
   19620:	b	1a1f0 <sfbpf_lex+0x12d8>
   19624:	mov	r3, #328	; 0x148
   19628:	b	1a1f0 <sfbpf_lex+0x12d8>
   1962c:	mov	r3, #328	; 0x148
   19630:	b	1a1f0 <sfbpf_lex+0x12d8>
   19634:	movw	r3, #330	; 0x14a
   19638:	b	1a1f0 <sfbpf_lex+0x12d8>
   1963c:	movw	r3, #330	; 0x14a
   19640:	b	1a1f0 <sfbpf_lex+0x12d8>
   19644:	movw	r3, #331	; 0x14b
   19648:	b	1a1f0 <sfbpf_lex+0x12d8>
   1964c:	mov	r3, #332	; 0x14c
   19650:	b	1a1f0 <sfbpf_lex+0x12d8>
   19654:	movw	r3, #333	; 0x14d
   19658:	b	1a1f0 <sfbpf_lex+0x12d8>
   1965c:	movw	r3, #334	; 0x14e
   19660:	b	1a1f0 <sfbpf_lex+0x12d8>
   19664:	movw	r3, #335	; 0x14f
   19668:	b	1a1f0 <sfbpf_lex+0x12d8>
   1966c:	mov	r3, #336	; 0x150
   19670:	b	1a1f0 <sfbpf_lex+0x12d8>
   19674:	movw	r3, #337	; 0x151
   19678:	b	1a1f0 <sfbpf_lex+0x12d8>
   1967c:	movw	r3, #329	; 0x149
   19680:	b	1a1f0 <sfbpf_lex+0x12d8>
   19684:	movw	r3, #338	; 0x152
   19688:	b	1a1f0 <sfbpf_lex+0x12d8>
   1968c:	movw	r3, #339	; 0x153
   19690:	b	1a1f0 <sfbpf_lex+0x12d8>
   19694:	mov	r3, #340	; 0x154
   19698:	b	1a1f0 <sfbpf_lex+0x12d8>
   1969c:	mov	r3, #260	; 0x104
   196a0:	b	1a1f0 <sfbpf_lex+0x12d8>
   196a4:	movw	r3, #262	; 0x106
   196a8:	b	1a1f0 <sfbpf_lex+0x12d8>
   196ac:	movw	r3, #263	; 0x107
   196b0:	b	1a1f0 <sfbpf_lex+0x12d8>
   196b4:	mov	r3, #264	; 0x108
   196b8:	b	1a1f0 <sfbpf_lex+0x12d8>
   196bc:	movw	r3, #265	; 0x109
   196c0:	b	1a1f0 <sfbpf_lex+0x12d8>
   196c4:	mov	r3, #268	; 0x10c
   196c8:	b	1a1f0 <sfbpf_lex+0x12d8>
   196cc:	movw	r3, #269	; 0x10d
   196d0:	b	1a1f0 <sfbpf_lex+0x12d8>
   196d4:	movw	r3, #261	; 0x105
   196d8:	b	1a1f0 <sfbpf_lex+0x12d8>
   196dc:	mov	r3, #300	; 0x12c
   196e0:	b	1a1f0 <sfbpf_lex+0x12d8>
   196e4:	movw	r3, #301	; 0x12d
   196e8:	b	1a1f0 <sfbpf_lex+0x12d8>
   196ec:	movw	r3, #302	; 0x12e
   196f0:	b	1a1f0 <sfbpf_lex+0x12d8>
   196f4:	movw	r3, #303	; 0x12f
   196f8:	b	1a1f0 <sfbpf_lex+0x12d8>
   196fc:	mov	r3, #304	; 0x130
   19700:	b	1a1f0 <sfbpf_lex+0x12d8>
   19704:	movw	r3, #305	; 0x131
   19708:	b	1a1f0 <sfbpf_lex+0x12d8>
   1970c:	movw	r3, #306	; 0x132
   19710:	b	1a1f0 <sfbpf_lex+0x12d8>
   19714:	movw	r3, #266	; 0x10a
   19718:	b	1a1f0 <sfbpf_lex+0x12d8>
   1971c:	movw	r3, #267	; 0x10b
   19720:	b	1a1f0 <sfbpf_lex+0x12d8>
   19724:	movw	r3, #270	; 0x10e
   19728:	b	1a1f0 <sfbpf_lex+0x12d8>
   1972c:	movw	r3, #289	; 0x121
   19730:	b	1a1f0 <sfbpf_lex+0x12d8>
   19734:	movw	r3, #290	; 0x122
   19738:	b	1a1f0 <sfbpf_lex+0x12d8>
   1973c:	mov	r3, #364	; 0x16c
   19740:	b	1a1f0 <sfbpf_lex+0x12d8>
   19744:	movw	r3, #363	; 0x16b
   19748:	b	1a1f0 <sfbpf_lex+0x12d8>
   1974c:	mov	r3, #33	; 0x21
   19750:	b	1a1f0 <sfbpf_lex+0x12d8>
   19754:	movw	r3, #318	; 0x13e
   19758:	b	1a1f0 <sfbpf_lex+0x12d8>
   1975c:	mov	r3, #292	; 0x124
   19760:	b	1a1f0 <sfbpf_lex+0x12d8>
   19764:	movw	r3, #293	; 0x125
   19768:	b	1a1f0 <sfbpf_lex+0x12d8>
   1976c:	movw	r3, #323	; 0x143
   19770:	b	1a1f0 <sfbpf_lex+0x12d8>
   19774:	mov	r3, #324	; 0x144
   19778:	b	1a1f0 <sfbpf_lex+0x12d8>
   1977c:	movw	r3, #325	; 0x145
   19780:	b	1a1f0 <sfbpf_lex+0x12d8>
   19784:	movw	r3, #326	; 0x146
   19788:	b	1a1f0 <sfbpf_lex+0x12d8>
   1978c:	movw	r3, #341	; 0x155
   19790:	b	1a1f0 <sfbpf_lex+0x12d8>
   19794:	movw	r3, #342	; 0x156
   19798:	b	1a1f0 <sfbpf_lex+0x12d8>
   1979c:	movw	r3, #343	; 0x157
   197a0:	b	1a1f0 <sfbpf_lex+0x12d8>
   197a4:	mov	r3, #344	; 0x158
   197a8:	b	1a1f0 <sfbpf_lex+0x12d8>
   197ac:	movw	r3, #349	; 0x15d
   197b0:	b	1a1f0 <sfbpf_lex+0x12d8>
   197b4:	movw	r3, #350	; 0x15e
   197b8:	b	1a1f0 <sfbpf_lex+0x12d8>
   197bc:	movw	r3, #347	; 0x15b
   197c0:	b	1a1f0 <sfbpf_lex+0x12d8>
   197c4:	mov	r3, #348	; 0x15c
   197c8:	b	1a1f0 <sfbpf_lex+0x12d8>
   197cc:	movw	r3, #345	; 0x159
   197d0:	b	1a1f0 <sfbpf_lex+0x12d8>
   197d4:	movw	r3, #346	; 0x15a
   197d8:	b	1a1f0 <sfbpf_lex+0x12d8>
   197dc:	movw	r3, #353	; 0x161
   197e0:	b	1a1f0 <sfbpf_lex+0x12d8>
   197e4:	movw	r3, #354	; 0x162
   197e8:	b	1a1f0 <sfbpf_lex+0x12d8>
   197ec:	movw	r3, #351	; 0x15f
   197f0:	b	1a1f0 <sfbpf_lex+0x12d8>
   197f4:	mov	r3, #352	; 0x160
   197f8:	b	1a1f0 <sfbpf_lex+0x12d8>
   197fc:	movw	r3, #294	; 0x126
   19800:	b	1a1f0 <sfbpf_lex+0x12d8>
   19804:	movw	r3, #295	; 0x127
   19808:	b	1a1f0 <sfbpf_lex+0x12d8>
   1980c:	mov	r3, #296	; 0x128
   19810:	b	1a1f0 <sfbpf_lex+0x12d8>
   19814:	movw	r3, #297	; 0x129
   19818:	b	1a1f0 <sfbpf_lex+0x12d8>
   1981c:	movw	r3, #298	; 0x12a
   19820:	b	1a1f0 <sfbpf_lex+0x12d8>
   19824:	movw	r3, #299	; 0x12b
   19828:	b	1a1f0 <sfbpf_lex+0x12d8>
   1982c:	mov	r3, #356	; 0x164
   19830:	b	1a1f0 <sfbpf_lex+0x12d8>
   19834:	movw	r3, #357	; 0x165
   19838:	b	1a1f0 <sfbpf_lex+0x12d8>
   1983c:	movw	r3, #357	; 0x165
   19840:	b	1a1f0 <sfbpf_lex+0x12d8>
   19844:	movw	r3, #358	; 0x166
   19848:	b	1a1f0 <sfbpf_lex+0x12d8>
   1984c:	movw	r3, #359	; 0x167
   19850:	b	1a1f0 <sfbpf_lex+0x12d8>
   19854:	mov	r3, #360	; 0x168
   19858:	b	1a1f0 <sfbpf_lex+0x12d8>
   1985c:	movw	r3, #361	; 0x169
   19860:	b	1a1f0 <sfbpf_lex+0x12d8>
   19864:	movw	r3, #362	; 0x16a
   19868:	b	1a1f0 <sfbpf_lex+0x12d8>
   1986c:	ldr	r3, [pc, #2024]	; 1a05c <sfbpf_lex+0x1144>
   19870:	ldr	r3, [r4, r3]
   19874:	ldr	r3, [r3]
   19878:	ldrb	r3, [r3]
   1987c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19880:	mov	r3, #308	; 0x134
   19884:	b	1a1f0 <sfbpf_lex+0x12d8>
   19888:	movw	r3, #309	; 0x135
   1988c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19890:	movw	r3, #310	; 0x136
   19894:	b	1a1f0 <sfbpf_lex+0x12d8>
   19898:	mov	r3, #61	; 0x3d
   1989c:	b	1a1f0 <sfbpf_lex+0x12d8>
   198a0:	mov	r3, #316	; 0x13c
   198a4:	b	1a1f0 <sfbpf_lex+0x12d8>
   198a8:	movw	r3, #317	; 0x13d
   198ac:	b	1a1f0 <sfbpf_lex+0x12d8>
   198b0:	ldr	r3, [pc, #1956]	; 1a05c <sfbpf_lex+0x1144>
   198b4:	ldr	r3, [r4, r3]
   198b8:	ldr	r3, [r3]
   198bc:	add	r3, r3, #1
   198c0:	mov	r0, r3
   198c4:	bl	10e24 <pcap_ether_aton>
   198c8:	mov	r2, r0
   198cc:	ldr	r3, [pc, #1776]	; 19fc4 <sfbpf_lex+0x10ac>
   198d0:	ldr	r3, [r4, r3]
   198d4:	str	r2, [r3]
   198d8:	movw	r3, #315	; 0x13b
   198dc:	b	1a1f0 <sfbpf_lex+0x12d8>
   198e0:	ldr	r3, [pc, #1908]	; 1a05c <sfbpf_lex+0x1144>
   198e4:	ldr	r3, [r4, r3]
   198e8:	ldr	r3, [r3]
   198ec:	mov	r0, r3
   198f0:	bl	10e24 <pcap_ether_aton>
   198f4:	mov	r2, r0
   198f8:	ldr	r3, [pc, #1732]	; 19fc4 <sfbpf_lex+0x10ac>
   198fc:	ldr	r3, [r4, r3]
   19900:	str	r2, [r3]
   19904:	mov	r3, #312	; 0x138
   19908:	b	1a1f0 <sfbpf_lex+0x12d8>
   1990c:	ldr	r3, [pc, #1864]	; 1a05c <sfbpf_lex+0x1144>
   19910:	ldr	r3, [r4, r3]
   19914:	ldr	r3, [r3]
   19918:	mov	r0, r3
   1991c:	bl	1c67c <stoi>
   19920:	mov	r2, r0
   19924:	ldr	r3, [pc, #1688]	; 19fc4 <sfbpf_lex+0x10ac>
   19928:	ldr	r3, [r4, r3]
   1992c:	str	r2, [r3]
   19930:	movw	r3, #291	; 0x123
   19934:	b	1a1f0 <sfbpf_lex+0x12d8>
   19938:	ldr	r3, [pc, #1820]	; 1a05c <sfbpf_lex+0x1144>
   1993c:	ldr	r3, [r4, r3]
   19940:	ldr	r3, [r3]
   19944:	mov	r0, r3
   19948:	bl	2bb0 <sf_sdup>
   1994c:	mov	r2, r0
   19950:	ldr	r3, [pc, #1644]	; 19fc4 <sfbpf_lex+0x10ac>
   19954:	ldr	r3, [r4, r3]
   19958:	str	r2, [r3]
   1995c:	movw	r3, #313	; 0x139
   19960:	b	1a1f0 <sfbpf_lex+0x12d8>
   19964:	sub	r3, fp, #76	; 0x4c
   19968:	mov	r2, #32
   1996c:	mov	r1, #0
   19970:	mov	r0, r3
   19974:	bl	ec0 <memset@plt>
   19978:	mov	r3, #10
   1997c:	str	r3, [fp, #-72]	; 0xffffffb8
   19980:	mov	r3, #4
   19984:	str	r3, [fp, #-76]	; 0xffffffb4
   19988:	ldr	r3, [pc, #1740]	; 1a05c <sfbpf_lex+0x1144>
   1998c:	ldr	r3, [r4, r3]
   19990:	ldr	r0, [r3]
   19994:	sub	r3, fp, #44	; 0x2c
   19998:	sub	r2, fp, #76	; 0x4c
   1999c:	mov	r1, #0
   199a0:	bl	f38 <getaddrinfo@plt>
   199a4:	mov	r3, r0
   199a8:	cmp	r3, #0
   199ac:	beq	199d0 <sfbpf_lex+0xab8>
   199b0:	ldr	r3, [pc, #1700]	; 1a05c <sfbpf_lex+0x1144>
   199b4:	ldr	r3, [r4, r3]
   199b8:	ldr	r3, [r3]
   199bc:	mov	r1, r3
   199c0:	ldr	r3, [pc, #1536]	; 19fc8 <sfbpf_lex+0x10b0>
   199c4:	add	r3, pc, r3
   199c8:	mov	r0, r3
   199cc:	bl	2904 <sf_bpf_error>
   199d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   199d4:	mov	r0, r3
   199d8:	bl	f2c <freeaddrinfo@plt>
   199dc:	ldr	r3, [pc, #1656]	; 1a05c <sfbpf_lex+0x1144>
   199e0:	ldr	r3, [r4, r3]
   199e4:	ldr	r3, [r3]
   199e8:	mov	r0, r3
   199ec:	bl	2bb0 <sf_sdup>
   199f0:	mov	r2, r0
   199f4:	ldr	r3, [pc, #1480]	; 19fc4 <sfbpf_lex+0x10ac>
   199f8:	ldr	r3, [r4, r3]
   199fc:	str	r2, [r3]
   19a00:	movw	r3, #314	; 0x13a
   19a04:	b	1a1f0 <sfbpf_lex+0x12d8>
   19a08:	ldr	r3, [pc, #1612]	; 1a05c <sfbpf_lex+0x1144>
   19a0c:	ldr	r3, [r4, r3]
   19a10:	ldr	r3, [r3]
   19a14:	mov	r1, r3
   19a18:	ldr	r3, [pc, #1452]	; 19fcc <sfbpf_lex+0x10b4>
   19a1c:	add	r3, pc, r3
   19a20:	mov	r0, r3
   19a24:	bl	2904 <sf_bpf_error>
   19a28:	ldr	r3, [pc, #1428]	; 19fc4 <sfbpf_lex+0x10ac>
   19a2c:	ldr	r3, [r4, r3]
   19a30:	mov	r2, #0
   19a34:	str	r2, [r3]
   19a38:	movw	r3, #291	; 0x123
   19a3c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19a40:	ldr	r3, [pc, #1404]	; 19fc4 <sfbpf_lex+0x10ac>
   19a44:	ldr	r3, [r4, r3]
   19a48:	mov	r2, #1
   19a4c:	str	r2, [r3]
   19a50:	movw	r3, #291	; 0x123
   19a54:	b	1a1f0 <sfbpf_lex+0x12d8>
   19a58:	ldr	r3, [pc, #1380]	; 19fc4 <sfbpf_lex+0x10ac>
   19a5c:	ldr	r3, [r4, r3]
   19a60:	mov	r2, #0
   19a64:	str	r2, [r3]
   19a68:	movw	r3, #291	; 0x123
   19a6c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19a70:	ldr	r3, [pc, #1356]	; 19fc4 <sfbpf_lex+0x10ac>
   19a74:	ldr	r3, [r4, r3]
   19a78:	mov	r2, #3
   19a7c:	str	r2, [r3]
   19a80:	movw	r3, #291	; 0x123
   19a84:	b	1a1f0 <sfbpf_lex+0x12d8>
   19a88:	ldr	r3, [pc, #1332]	; 19fc4 <sfbpf_lex+0x10ac>
   19a8c:	ldr	r3, [r4, r3]
   19a90:	mov	r2, #4
   19a94:	str	r2, [r3]
   19a98:	movw	r3, #291	; 0x123
   19a9c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19aa0:	ldr	r3, [pc, #1308]	; 19fc4 <sfbpf_lex+0x10ac>
   19aa4:	ldr	r3, [r4, r3]
   19aa8:	mov	r2, #5
   19aac:	str	r2, [r3]
   19ab0:	movw	r3, #291	; 0x123
   19ab4:	b	1a1f0 <sfbpf_lex+0x12d8>
   19ab8:	ldr	r3, [pc, #1284]	; 19fc4 <sfbpf_lex+0x10ac>
   19abc:	ldr	r3, [r4, r3]
   19ac0:	mov	r2, #8
   19ac4:	str	r2, [r3]
   19ac8:	movw	r3, #291	; 0x123
   19acc:	b	1a1f0 <sfbpf_lex+0x12d8>
   19ad0:	ldr	r3, [pc, #1260]	; 19fc4 <sfbpf_lex+0x10ac>
   19ad4:	ldr	r3, [r4, r3]
   19ad8:	mov	r2, #9
   19adc:	str	r2, [r3]
   19ae0:	movw	r3, #291	; 0x123
   19ae4:	b	1a1f0 <sfbpf_lex+0x12d8>
   19ae8:	ldr	r3, [pc, #1236]	; 19fc4 <sfbpf_lex+0x10ac>
   19aec:	ldr	r3, [r4, r3]
   19af0:	mov	r2, #10
   19af4:	str	r2, [r3]
   19af8:	movw	r3, #291	; 0x123
   19afc:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b00:	ldr	r3, [pc, #1212]	; 19fc4 <sfbpf_lex+0x10ac>
   19b04:	ldr	r3, [r4, r3]
   19b08:	mov	r2, #11
   19b0c:	str	r2, [r3]
   19b10:	movw	r3, #291	; 0x123
   19b14:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b18:	ldr	r3, [pc, #1188]	; 19fc4 <sfbpf_lex+0x10ac>
   19b1c:	ldr	r3, [r4, r3]
   19b20:	mov	r2, #12
   19b24:	str	r2, [r3]
   19b28:	movw	r3, #291	; 0x123
   19b2c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b30:	ldr	r3, [pc, #1164]	; 19fc4 <sfbpf_lex+0x10ac>
   19b34:	ldr	r3, [r4, r3]
   19b38:	mov	r2, #13
   19b3c:	str	r2, [r3]
   19b40:	movw	r3, #291	; 0x123
   19b44:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b48:	ldr	r3, [pc, #1140]	; 19fc4 <sfbpf_lex+0x10ac>
   19b4c:	ldr	r3, [r4, r3]
   19b50:	mov	r2, #14
   19b54:	str	r2, [r3]
   19b58:	movw	r3, #291	; 0x123
   19b5c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b60:	ldr	r3, [pc, #1116]	; 19fc4 <sfbpf_lex+0x10ac>
   19b64:	ldr	r3, [r4, r3]
   19b68:	mov	r2, #15
   19b6c:	str	r2, [r3]
   19b70:	movw	r3, #291	; 0x123
   19b74:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b78:	ldr	r3, [pc, #1092]	; 19fc4 <sfbpf_lex+0x10ac>
   19b7c:	ldr	r3, [r4, r3]
   19b80:	mov	r2, #16
   19b84:	str	r2, [r3]
   19b88:	movw	r3, #291	; 0x123
   19b8c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19b90:	ldr	r3, [pc, #1068]	; 19fc4 <sfbpf_lex+0x10ac>
   19b94:	ldr	r3, [r4, r3]
   19b98:	mov	r2, #17
   19b9c:	str	r2, [r3]
   19ba0:	movw	r3, #291	; 0x123
   19ba4:	b	1a1f0 <sfbpf_lex+0x12d8>
   19ba8:	ldr	r3, [pc, #1044]	; 19fc4 <sfbpf_lex+0x10ac>
   19bac:	ldr	r3, [r4, r3]
   19bb0:	mov	r2, #18
   19bb4:	str	r2, [r3]
   19bb8:	movw	r3, #291	; 0x123
   19bbc:	b	1a1f0 <sfbpf_lex+0x12d8>
   19bc0:	ldr	r3, [pc, #1020]	; 19fc4 <sfbpf_lex+0x10ac>
   19bc4:	ldr	r3, [r4, r3]
   19bc8:	mov	r2, #13
   19bcc:	str	r2, [r3]
   19bd0:	movw	r3, #291	; 0x123
   19bd4:	b	1a1f0 <sfbpf_lex+0x12d8>
   19bd8:	ldr	r3, [pc, #996]	; 19fc4 <sfbpf_lex+0x10ac>
   19bdc:	ldr	r3, [r4, r3]
   19be0:	mov	r2, #1
   19be4:	str	r2, [r3]
   19be8:	movw	r3, #291	; 0x123
   19bec:	b	1a1f0 <sfbpf_lex+0x12d8>
   19bf0:	ldr	r3, [pc, #972]	; 19fc4 <sfbpf_lex+0x10ac>
   19bf4:	ldr	r3, [r4, r3]
   19bf8:	mov	r2, #2
   19bfc:	str	r2, [r3]
   19c00:	movw	r3, #291	; 0x123
   19c04:	b	1a1f0 <sfbpf_lex+0x12d8>
   19c08:	ldr	r3, [pc, #948]	; 19fc4 <sfbpf_lex+0x10ac>
   19c0c:	ldr	r3, [r4, r3]
   19c10:	mov	r2, #4
   19c14:	str	r2, [r3]
   19c18:	movw	r3, #291	; 0x123
   19c1c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19c20:	ldr	r3, [pc, #924]	; 19fc4 <sfbpf_lex+0x10ac>
   19c24:	ldr	r3, [r4, r3]
   19c28:	mov	r2, #8
   19c2c:	str	r2, [r3]
   19c30:	movw	r3, #291	; 0x123
   19c34:	b	1a1f0 <sfbpf_lex+0x12d8>
   19c38:	ldr	r3, [pc, #900]	; 19fc4 <sfbpf_lex+0x10ac>
   19c3c:	ldr	r3, [r4, r3]
   19c40:	mov	r2, #16
   19c44:	str	r2, [r3]
   19c48:	movw	r3, #291	; 0x123
   19c4c:	b	1a1f0 <sfbpf_lex+0x12d8>
   19c50:	ldr	r3, [pc, #876]	; 19fc4 <sfbpf_lex+0x10ac>
   19c54:	ldr	r3, [r4, r3]
   19c58:	mov	r2, #32
   19c5c:	str	r2, [r3]
   19c60:	movw	r3, #291	; 0x123
   19c64:	b	1a1f0 <sfbpf_lex+0x12d8>
   19c68:	ldr	r3, [pc, #1004]	; 1a05c <sfbpf_lex+0x1144>
   19c6c:	ldr	r3, [r4, r3]
   19c70:	ldr	r3, [r3]
   19c74:	mov	r0, r3
   19c78:	bl	2bb0 <sf_sdup>
   19c7c:	mov	r2, r0
   19c80:	ldr	r3, [pc, #828]	; 19fc4 <sfbpf_lex+0x10ac>
   19c84:	ldr	r3, [r4, r3]
   19c88:	str	r2, [r3]
   19c8c:	movw	r3, #311	; 0x137
   19c90:	b	1a1f0 <sfbpf_lex+0x12d8>
   19c94:	ldr	r3, [pc, #960]	; 1a05c <sfbpf_lex+0x1144>
   19c98:	ldr	r3, [r4, r3]
   19c9c:	ldr	r3, [r3]
   19ca0:	add	r3, r3, #1
   19ca4:	mov	r0, r3
   19ca8:	bl	2bb0 <sf_sdup>
   19cac:	mov	r2, r0
   19cb0:	ldr	r3, [pc, #780]	; 19fc4 <sfbpf_lex+0x10ac>
   19cb4:	ldr	r3, [r4, r3]
   19cb8:	str	r2, [r3]
   19cbc:	movw	r3, #311	; 0x137
   19cc0:	b	1a1f0 <sfbpf_lex+0x12d8>
   19cc4:	ldr	r3, [pc, #912]	; 1a05c <sfbpf_lex+0x1144>
   19cc8:	ldr	r3, [r4, r3]
   19ccc:	ldr	r3, [r3]
   19cd0:	mov	r1, r3
   19cd4:	ldr	r3, [pc, #756]	; 19fd0 <sfbpf_lex+0x10b8>
   19cd8:	add	r3, pc, r3
   19cdc:	mov	r0, r3
   19ce0:	bl	2904 <sf_bpf_error>
   19ce4:	ldr	r3, [pc, #880]	; 1a05c <sfbpf_lex+0x1144>
   19ce8:	ldr	r3, [r4, r3]
   19cec:	ldr	r3, [r3]
   19cf0:	ldrb	r3, [r3]
   19cf4:	mov	r1, r3
   19cf8:	ldr	r3, [pc, #724]	; 19fd4 <sfbpf_lex+0x10bc>
   19cfc:	add	r3, pc, r3
   19d00:	mov	r0, r3
   19d04:	bl	2904 <sf_bpf_error>
   19d08:	ldr	r3, [pc, #844]	; 1a05c <sfbpf_lex+0x1144>
   19d0c:	ldr	r3, [r4, r3]
   19d10:	ldr	r0, [r3]
   19d14:	ldr	r3, [pc, #656]	; 19fac <sfbpf_lex+0x1094>
   19d18:	ldr	r3, [r4, r3]
   19d1c:	ldr	r3, [r3]
   19d20:	mov	r1, r3
   19d24:	ldr	r3, [pc, #684]	; 19fd8 <sfbpf_lex+0x10c0>
   19d28:	add	r3, pc, r3
   19d2c:	ldr	r3, [r3]
   19d30:	mov	r2, #1
   19d34:	bl	e18 <fwrite@plt>
   19d38:	b	1a1ec <sfbpf_lex+0x12d4>
   19d3c:	mov	r3, #0
   19d40:	b	1a1f0 <sfbpf_lex+0x12d8>
   19d44:	ldr	r3, [pc, #784]	; 1a05c <sfbpf_lex+0x1144>
   19d48:	ldr	r3, [r4, r3]
   19d4c:	ldr	r3, [r3]
   19d50:	ldr	r2, [fp, #-20]	; 0xffffffec
   19d54:	sub	r3, r2, r3
   19d58:	sub	r3, r3, #1
   19d5c:	str	r3, [fp, #-36]	; 0xffffffdc
   19d60:	ldr	r3, [pc, #628]	; 19fdc <sfbpf_lex+0x10c4>
   19d64:	add	r3, pc, r3
   19d68:	ldrb	r2, [r3]
   19d6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19d70:	strb	r2, [r3]
   19d74:	ldr	r3, [pc, #612]	; 19fe0 <sfbpf_lex+0x10c8>
   19d78:	add	r3, pc, r3
   19d7c:	ldr	r2, [r3]
   19d80:	ldr	r3, [pc, #604]	; 19fe4 <sfbpf_lex+0x10cc>
   19d84:	add	r3, pc, r3
   19d88:	ldr	r3, [r3]
   19d8c:	lsl	r3, r3, #2
   19d90:	add	r3, r2, r3
   19d94:	ldr	r3, [r3]
   19d98:	ldr	r3, [r3, #44]	; 0x2c
   19d9c:	cmp	r3, #0
   19da0:	bne	19e38 <sfbpf_lex+0xf20>
   19da4:	ldr	r3, [pc, #572]	; 19fe8 <sfbpf_lex+0x10d0>
   19da8:	add	r3, pc, r3
   19dac:	ldr	r2, [r3]
   19db0:	ldr	r3, [pc, #564]	; 19fec <sfbpf_lex+0x10d4>
   19db4:	add	r3, pc, r3
   19db8:	ldr	r3, [r3]
   19dbc:	lsl	r3, r3, #2
   19dc0:	add	r3, r2, r3
   19dc4:	ldr	r3, [r3]
   19dc8:	ldr	r2, [r3, #16]
   19dcc:	ldr	r3, [pc, #540]	; 19ff0 <sfbpf_lex+0x10d8>
   19dd0:	add	r3, pc, r3
   19dd4:	str	r2, [r3]
   19dd8:	ldr	r3, [pc, #532]	; 19ff4 <sfbpf_lex+0x10dc>
   19ddc:	add	r3, pc, r3
   19de0:	ldr	r2, [r3]
   19de4:	ldr	r3, [pc, #524]	; 19ff8 <sfbpf_lex+0x10e0>
   19de8:	add	r3, pc, r3
   19dec:	ldr	r3, [r3]
   19df0:	lsl	r3, r3, #2
   19df4:	add	r3, r2, r3
   19df8:	ldr	r3, [r3]
   19dfc:	ldr	r2, [pc, #504]	; 19ffc <sfbpf_lex+0x10e4>
   19e00:	add	r2, pc, r2
   19e04:	ldr	r2, [r2]
   19e08:	str	r2, [r3]
   19e0c:	ldr	r3, [pc, #492]	; 1a000 <sfbpf_lex+0x10e8>
   19e10:	add	r3, pc, r3
   19e14:	ldr	r2, [r3]
   19e18:	ldr	r3, [pc, #484]	; 1a004 <sfbpf_lex+0x10ec>
   19e1c:	add	r3, pc, r3
   19e20:	ldr	r3, [r3]
   19e24:	lsl	r3, r3, #2
   19e28:	add	r3, r2, r3
   19e2c:	ldr	r3, [r3]
   19e30:	mov	r2, #1
   19e34:	str	r2, [r3, #44]	; 0x2c
   19e38:	ldr	r3, [pc, #456]	; 1a008 <sfbpf_lex+0x10f0>
   19e3c:	add	r3, pc, r3
   19e40:	ldr	r2, [r3]
   19e44:	ldr	r3, [pc, #448]	; 1a00c <sfbpf_lex+0x10f4>
   19e48:	add	r3, pc, r3
   19e4c:	ldr	r3, [r3]
   19e50:	lsl	r3, r3, #2
   19e54:	add	r3, r2, r3
   19e58:	ldr	r3, [r3]
   19e5c:	ldr	r3, [r3, #4]
   19e60:	ldr	r2, [pc, #424]	; 1a010 <sfbpf_lex+0x10f8>
   19e64:	add	r2, pc, r2
   19e68:	ldr	r2, [r2]
   19e6c:	add	r2, r3, r2
   19e70:	ldr	r3, [pc, #412]	; 1a014 <sfbpf_lex+0x10fc>
   19e74:	add	r3, pc, r3
   19e78:	ldr	r3, [r3]
   19e7c:	cmp	r2, r3
   19e80:	bcc	1a064 <sfbpf_lex+0x114c>
   19e84:	ldr	r3, [pc, #464]	; 1a05c <sfbpf_lex+0x1144>
   19e88:	ldr	r3, [r4, r3]
   19e8c:	ldr	r2, [r3]
   19e90:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19e94:	add	r2, r2, r3
   19e98:	ldr	r3, [pc, #376]	; 1a018 <sfbpf_lex+0x1100>
   19e9c:	add	r3, pc, r3
   19ea0:	str	r2, [r3]
   19ea4:	bl	1ac50 <yy_get_previous_state>
   19ea8:	str	r0, [fp, #-16]
   19eac:	ldr	r0, [fp, #-16]
   19eb0:	bl	1ae34 <yy_try_NUL_trans>
   19eb4:	str	r0, [fp, #-40]	; 0xffffffd8
   19eb8:	ldr	r3, [pc, #412]	; 1a05c <sfbpf_lex+0x1144>
   19ebc:	ldr	r3, [r4, r3]
   19ec0:	ldr	r3, [r3]
   19ec4:	str	r3, [fp, #-24]	; 0xffffffe8
   19ec8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19ecc:	cmp	r3, #0
   19ed0:	beq	19f0c <sfbpf_lex+0xff4>
   19ed4:	ldr	r3, [pc, #320]	; 1a01c <sfbpf_lex+0x1104>
   19ed8:	add	r3, pc, r3
   19edc:	ldr	r3, [r3]
   19ee0:	add	r2, r3, #1
   19ee4:	ldr	r3, [pc, #308]	; 1a020 <sfbpf_lex+0x1108>
   19ee8:	add	r3, pc, r3
   19eec:	str	r2, [r3]
   19ef0:	ldr	r3, [pc, #300]	; 1a024 <sfbpf_lex+0x110c>
   19ef4:	add	r3, pc, r3
   19ef8:	ldr	r3, [r3]
   19efc:	str	r3, [fp, #-20]	; 0xffffffec
   19f00:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19f04:	str	r3, [fp, #-16]
   19f08:	b	1909c <sfbpf_lex+0x184>
   19f0c:	ldr	r3, [pc, #276]	; 1a028 <sfbpf_lex+0x1110>
   19f10:	add	r3, pc, r3
   19f14:	ldr	r3, [r3]
   19f18:	str	r3, [fp, #-20]	; 0xffffffec
   19f1c:	b	191f4 <sfbpf_lex+0x2dc>
   19f20:	.word	0x000210c8
   19f24:	.word	0x00021c38
   19f28:	.word	0x00021c24
   19f2c:	.word	0x00021c18
   19f30:	.word	0x00021c04
   19f34:	.word	0x00021bcc
   19f38:	.word	0x000000f0
   19f3c:	.word	0x00021bac
   19f40:	.word	0x00021ba4
   19f44:	.word	0x000000f8
   19f48:	.word	0x00021b84
   19f4c:	.word	0x00021b88
   19f50:	.word	0x00021b74
   19f54:	.word	0x00021b60
   19f58:	.word	0x00021b30
   19f5c:	.word	0x00021b38
   19f60:	.word	0x00021b24
   19f64:	.word	0x00021b10
   19f68:	.word	0x00021af8
   19f6c:	.word	0x00021aec
   19f70:	.word	0x0000764c
   19f74:	.word	0x00006b08
   19f78:	.word	0x00021aa0
   19f7c:	.word	0x00021a94
   19f80:	.word	0x000085fc
   19f84:	.word	0x000076c8
   19f88:	.word	0x000076f0
   19f8c:	.word	0x0000cea4
   19f90:	.word	0x000076a8
   19f94:	.word	0x0000941c
   19f98:	.word	0x00007660
   19f9c:	.word	0x000069cc
   19fa0:	.word	0x00021960
   19fa4:	.word	0x0002194c
   19fa8:	.word	0x00006984
   19fac:	.word	0x000000d0
   19fb0:	.word	0x000218d8
   19fb4:	.word	0x000218c8
   19fb8:	.word	0x00021654
   19fbc:	.word	0x0002165c
   19fc0:	.word	0x00021648
   19fc4:	.word	0x00000100
   19fc8:	.word	0x00010100
   19fcc:	.word	0x000100c0
   19fd0:	.word	0x0000fe20
   19fd4:	.word	0x0000fe10
   19fd8:	.word	0x00020e28
   19fdc:	.word	0x00020e00
   19fe0:	.word	0x00020de8
   19fe4:	.word	0x00020dd4
   19fe8:	.word	0x00020db8
   19fec:	.word	0x00020da4
   19ff0:	.word	0x00020d98
   19ff4:	.word	0x00020d84
   19ff8:	.word	0x00020d70
   19ffc:	.word	0x00020d4c
   1a000:	.word	0x00020d50
   1a004:	.word	0x00020d3c
   1a008:	.word	0x00020d24
   1a00c:	.word	0x00020d10
   1a010:	.word	0x00020d04
   1a014:	.word	0x00020cf8
   1a018:	.word	0x00020cd0
   1a01c:	.word	0x00020c94
   1a020:	.word	0x00020c84
   1a024:	.word	0x00020c78
   1a028:	.word	0x00020c5c
   1a02c:	.word	0x00020aec
   1a030:	.word	0x00020ab4
   1a034:	.word	0x00020ab0
   1a038:	.word	0x00020a8c
   1a03c:	.word	0x00020a4c
   1a040:	.word	0x00020a40
   1a044:	.word	0x00020a2c
   1a048:	.word	0x000209fc
   1a04c:	.word	0x000209e8
   1a050:	.word	0x000209dc
   1a054:	.word	0x000209d0
   1a058:	.word	0x000209bc
   1a05c:	.word	0x000000e8
   1a060:	.word	0x0000f944
   1a064:	bl	1a208 <yy_get_next_buffer>
   1a068:	mov	r3, r0
   1a06c:	cmp	r3, #1
   1a070:	beq	1a088 <sfbpf_lex+0x1170>
   1a074:	cmp	r3, #2
   1a078:	beq	1a160 <sfbpf_lex+0x1248>
   1a07c:	cmp	r3, #0
   1a080:	beq	1a114 <sfbpf_lex+0x11fc>
   1a084:	b	1a1ec <sfbpf_lex+0x12d4>
   1a088:	ldr	r3, [pc, #-100]	; 1a02c <sfbpf_lex+0x1114>
   1a08c:	add	r3, pc, r3
   1a090:	mov	r2, #0
   1a094:	str	r2, [r3]
   1a098:	bl	1c5d0 <sfbpf_wrap>
   1a09c:	mov	r3, r0
   1a0a0:	cmp	r3, #0
   1a0a4:	beq	1a0e8 <sfbpf_lex+0x11d0>
   1a0a8:	ldr	r3, [pc, #-84]	; 1a05c <sfbpf_lex+0x1144>
   1a0ac:	ldr	r3, [r4, r3]
   1a0b0:	ldr	r2, [r3]
   1a0b4:	ldr	r3, [pc, #-140]	; 1a030 <sfbpf_lex+0x1118>
   1a0b8:	add	r3, pc, r3
   1a0bc:	str	r2, [r3]
   1a0c0:	ldr	r3, [pc, #-148]	; 1a034 <sfbpf_lex+0x111c>
   1a0c4:	add	r3, pc, r3
   1a0c8:	ldr	r3, [r3]
   1a0cc:	sub	r3, r3, #1
   1a0d0:	lsr	r2, r3, #31
   1a0d4:	add	r3, r2, r3
   1a0d8:	asr	r3, r3, #1
   1a0dc:	add	r3, r3, #146	; 0x92
   1a0e0:	str	r3, [fp, #-28]	; 0xffffffe4
   1a0e4:	b	192b0 <sfbpf_lex+0x398>
   1a0e8:	ldr	r3, [pc, #-184]	; 1a038 <sfbpf_lex+0x1120>
   1a0ec:	add	r3, pc, r3
   1a0f0:	ldr	r3, [r3]
   1a0f4:	cmp	r3, #0
   1a0f8:	bne	1a1d0 <sfbpf_lex+0x12b8>
   1a0fc:	ldr	r3, [pc, #-200]	; 1a03c <sfbpf_lex+0x1124>
   1a100:	add	r3, pc, r3
   1a104:	ldr	r3, [r3]
   1a108:	mov	r0, r3
   1a10c:	bl	1b244 <sfbpf_restart>
   1a110:	b	1a1d0 <sfbpf_lex+0x12b8>
   1a114:	ldr	r3, [pc, #-192]	; 1a05c <sfbpf_lex+0x1144>
   1a118:	ldr	r3, [r4, r3]
   1a11c:	ldr	r2, [r3]
   1a120:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a124:	add	r2, r2, r3
   1a128:	ldr	r3, [pc, #-240]	; 1a040 <sfbpf_lex+0x1128>
   1a12c:	add	r3, pc, r3
   1a130:	str	r2, [r3]
   1a134:	bl	1ac50 <yy_get_previous_state>
   1a138:	str	r0, [fp, #-16]
   1a13c:	ldr	r3, [pc, #-256]	; 1a044 <sfbpf_lex+0x112c>
   1a140:	add	r3, pc, r3
   1a144:	ldr	r3, [r3]
   1a148:	str	r3, [fp, #-20]	; 0xffffffec
   1a14c:	ldr	r3, [pc, #-248]	; 1a05c <sfbpf_lex+0x1144>
   1a150:	ldr	r3, [r4, r3]
   1a154:	ldr	r3, [r3]
   1a158:	str	r3, [fp, #-24]	; 0xffffffe8
   1a15c:	b	1909c <sfbpf_lex+0x184>
   1a160:	ldr	r3, [pc, #-288]	; 1a048 <sfbpf_lex+0x1130>
   1a164:	add	r3, pc, r3
   1a168:	ldr	r2, [r3]
   1a16c:	ldr	r3, [pc, #-296]	; 1a04c <sfbpf_lex+0x1134>
   1a170:	add	r3, pc, r3
   1a174:	ldr	r3, [r3]
   1a178:	lsl	r3, r3, #2
   1a17c:	add	r3, r2, r3
   1a180:	ldr	r3, [r3]
   1a184:	ldr	r3, [r3, #4]
   1a188:	ldr	r2, [pc, #-320]	; 1a050 <sfbpf_lex+0x1138>
   1a18c:	add	r2, pc, r2
   1a190:	ldr	r2, [r2]
   1a194:	add	r2, r3, r2
   1a198:	ldr	r3, [pc, #-332]	; 1a054 <sfbpf_lex+0x113c>
   1a19c:	add	r3, pc, r3
   1a1a0:	str	r2, [r3]
   1a1a4:	bl	1ac50 <yy_get_previous_state>
   1a1a8:	str	r0, [fp, #-16]
   1a1ac:	ldr	r3, [pc, #-348]	; 1a058 <sfbpf_lex+0x1140>
   1a1b0:	add	r3, pc, r3
   1a1b4:	ldr	r3, [r3]
   1a1b8:	str	r3, [fp, #-20]	; 0xffffffec
   1a1bc:	ldr	r3, [pc, #-360]	; 1a05c <sfbpf_lex+0x1144>
   1a1c0:	ldr	r3, [r4, r3]
   1a1c4:	ldr	r3, [r3]
   1a1c8:	str	r3, [fp, #-24]	; 0xffffffe8
   1a1cc:	b	191f4 <sfbpf_lex+0x2dc>
   1a1d0:	nop	{0}
   1a1d4:	b	1a1ec <sfbpf_lex+0x12d4>
   1a1d8:	ldr	r3, [pc, #-384]	; 1a060 <sfbpf_lex+0x1148>
   1a1dc:	add	r3, pc, r3
   1a1e0:	mov	r0, r3
   1a1e4:	bl	1c1f4 <yy_fatal_error>
   1a1e8:	nop	{0}
   1a1ec:	b	19058 <sfbpf_lex+0x140>
   1a1f0:	mov	r0, r3
   1a1f4:	sub	sp, fp, #12
   1a1f8:	ldrd	r4, [sp]
   1a1fc:	ldr	fp, [sp, #8]
   1a200:	add	sp, sp, #12
   1a204:	pop	{pc}		; (ldr pc, [sp], #4)

0001a208 <yy_get_next_buffer>:
   1a208:	strd	r4, [sp, #-16]!
   1a20c:	str	fp, [sp, #8]
   1a210:	str	lr, [sp, #12]
   1a214:	add	fp, sp, #12
   1a218:	sub	sp, sp, #48	; 0x30
   1a21c:	ldr	r4, [pc, #2296]	; 1ab1c <yy_get_next_buffer+0x914>
   1a220:	add	r4, pc, r4
   1a224:	ldr	r3, [pc, #2292]	; 1ab20 <yy_get_next_buffer+0x918>
   1a228:	add	r3, pc, r3
   1a22c:	ldr	r2, [r3]
   1a230:	ldr	r3, [pc, #2284]	; 1ab24 <yy_get_next_buffer+0x91c>
   1a234:	add	r3, pc, r3
   1a238:	ldr	r3, [r3]
   1a23c:	lsl	r3, r3, #2
   1a240:	add	r3, r2, r3
   1a244:	ldr	r3, [r3]
   1a248:	ldr	r3, [r3, #4]
   1a24c:	str	r3, [fp, #-16]
   1a250:	ldr	r3, [pc, #2256]	; 1ab28 <yy_get_next_buffer+0x920>
   1a254:	ldr	r3, [r4, r3]
   1a258:	ldr	r3, [r3]
   1a25c:	str	r3, [fp, #-20]	; 0xffffffec
   1a260:	ldr	r3, [pc, #2244]	; 1ab2c <yy_get_next_buffer+0x924>
   1a264:	add	r3, pc, r3
   1a268:	ldr	r2, [r3]
   1a26c:	ldr	r3, [pc, #2236]	; 1ab30 <yy_get_next_buffer+0x928>
   1a270:	add	r3, pc, r3
   1a274:	ldr	r3, [r3]
   1a278:	lsl	r3, r3, #2
   1a27c:	add	r3, r2, r3
   1a280:	ldr	r3, [r3]
   1a284:	ldr	r2, [r3, #4]
   1a288:	ldr	r3, [pc, #2212]	; 1ab34 <yy_get_next_buffer+0x92c>
   1a28c:	add	r3, pc, r3
   1a290:	ldr	r3, [r3]
   1a294:	add	r3, r3, #1
   1a298:	add	r2, r2, r3
   1a29c:	ldr	r3, [pc, #2196]	; 1ab38 <yy_get_next_buffer+0x930>
   1a2a0:	add	r3, pc, r3
   1a2a4:	ldr	r3, [r3]
   1a2a8:	cmp	r2, r3
   1a2ac:	bcs	1a2c0 <yy_get_next_buffer+0xb8>
   1a2b0:	ldr	r3, [pc, #2180]	; 1ab3c <yy_get_next_buffer+0x934>
   1a2b4:	add	r3, pc, r3
   1a2b8:	mov	r0, r3
   1a2bc:	bl	1c1f4 <yy_fatal_error>
   1a2c0:	ldr	r3, [pc, #2168]	; 1ab40 <yy_get_next_buffer+0x938>
   1a2c4:	add	r3, pc, r3
   1a2c8:	ldr	r2, [r3]
   1a2cc:	ldr	r3, [pc, #2160]	; 1ab44 <yy_get_next_buffer+0x93c>
   1a2d0:	add	r3, pc, r3
   1a2d4:	ldr	r3, [r3]
   1a2d8:	lsl	r3, r3, #2
   1a2dc:	add	r3, r2, r3
   1a2e0:	ldr	r3, [r3]
   1a2e4:	ldr	r3, [r3, #40]	; 0x28
   1a2e8:	cmp	r3, #0
   1a2ec:	bne	1a324 <yy_get_next_buffer+0x11c>
   1a2f0:	ldr	r3, [pc, #2128]	; 1ab48 <yy_get_next_buffer+0x940>
   1a2f4:	add	r3, pc, r3
   1a2f8:	ldr	r2, [r3]
   1a2fc:	ldr	r3, [pc, #2084]	; 1ab28 <yy_get_next_buffer+0x920>
   1a300:	ldr	r3, [r4, r3]
   1a304:	ldr	r3, [r3]
   1a308:	sub	r3, r2, r3
   1a30c:	cmp	r3, #1
   1a310:	bne	1a31c <yy_get_next_buffer+0x114>
   1a314:	mov	r3, #1
   1a318:	b	1ab04 <yy_get_next_buffer+0x8fc>
   1a31c:	mov	r3, #2
   1a320:	b	1ab04 <yy_get_next_buffer+0x8fc>
   1a324:	ldr	r3, [pc, #2080]	; 1ab4c <yy_get_next_buffer+0x944>
   1a328:	add	r3, pc, r3
   1a32c:	ldr	r2, [r3]
   1a330:	ldr	r3, [pc, #2032]	; 1ab28 <yy_get_next_buffer+0x920>
   1a334:	ldr	r3, [r4, r3]
   1a338:	ldr	r3, [r3]
   1a33c:	sub	r3, r2, r3
   1a340:	sub	r3, r3, #1
   1a344:	str	r3, [fp, #-44]	; 0xffffffd4
   1a348:	mov	r3, #0
   1a34c:	str	r3, [fp, #-24]	; 0xffffffe8
   1a350:	b	1a380 <yy_get_next_buffer+0x178>
   1a354:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a358:	add	r3, r2, #1
   1a35c:	str	r3, [fp, #-20]	; 0xffffffec
   1a360:	ldr	r3, [fp, #-16]
   1a364:	add	r1, r3, #1
   1a368:	str	r1, [fp, #-16]
   1a36c:	ldrb	r2, [r2]
   1a370:	strb	r2, [r3]
   1a374:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a378:	add	r3, r3, #1
   1a37c:	str	r3, [fp, #-24]	; 0xffffffe8
   1a380:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a384:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a388:	cmp	r2, r3
   1a38c:	blt	1a354 <yy_get_next_buffer+0x14c>
   1a390:	ldr	r3, [pc, #1976]	; 1ab50 <yy_get_next_buffer+0x948>
   1a394:	add	r3, pc, r3
   1a398:	ldr	r2, [r3]
   1a39c:	ldr	r3, [pc, #1968]	; 1ab54 <yy_get_next_buffer+0x94c>
   1a3a0:	add	r3, pc, r3
   1a3a4:	ldr	r3, [r3]
   1a3a8:	lsl	r3, r3, #2
   1a3ac:	add	r3, r2, r3
   1a3b0:	ldr	r3, [r3]
   1a3b4:	ldr	r3, [r3, #44]	; 0x2c
   1a3b8:	cmp	r3, #2
   1a3bc:	bne	1a408 <yy_get_next_buffer+0x200>
   1a3c0:	ldr	r3, [pc, #1936]	; 1ab58 <yy_get_next_buffer+0x950>
   1a3c4:	add	r3, pc, r3
   1a3c8:	mov	r2, #0
   1a3cc:	str	r2, [r3]
   1a3d0:	ldr	r3, [pc, #1924]	; 1ab5c <yy_get_next_buffer+0x954>
   1a3d4:	add	r3, pc, r3
   1a3d8:	ldr	r2, [r3]
   1a3dc:	ldr	r3, [pc, #1916]	; 1ab60 <yy_get_next_buffer+0x958>
   1a3e0:	add	r3, pc, r3
   1a3e4:	ldr	r3, [r3]
   1a3e8:	lsl	r3, r3, #2
   1a3ec:	add	r3, r2, r3
   1a3f0:	ldr	r3, [r3]
   1a3f4:	ldr	r2, [pc, #1896]	; 1ab64 <yy_get_next_buffer+0x95c>
   1a3f8:	add	r2, pc, r2
   1a3fc:	ldr	r2, [r2]
   1a400:	str	r2, [r3, #16]
   1a404:	b	1a86c <yy_get_next_buffer+0x664>
   1a408:	ldr	r3, [pc, #1880]	; 1ab68 <yy_get_next_buffer+0x960>
   1a40c:	add	r3, pc, r3
   1a410:	ldr	r2, [r3]
   1a414:	ldr	r3, [pc, #1872]	; 1ab6c <yy_get_next_buffer+0x964>
   1a418:	add	r3, pc, r3
   1a41c:	ldr	r3, [r3]
   1a420:	lsl	r3, r3, #2
   1a424:	add	r3, r2, r3
   1a428:	ldr	r3, [r3]
   1a42c:	ldr	r2, [r3, #12]
   1a430:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a434:	sub	r3, r2, r3
   1a438:	sub	r3, r3, #1
   1a43c:	str	r3, [fp, #-32]	; 0xffffffe0
   1a440:	b	1a5ac <yy_get_next_buffer+0x3a4>
   1a444:	ldr	r3, [pc, #1828]	; 1ab70 <yy_get_next_buffer+0x968>
   1a448:	add	r3, pc, r3
   1a44c:	ldr	r2, [r3]
   1a450:	ldr	r3, [pc, #1820]	; 1ab74 <yy_get_next_buffer+0x96c>
   1a454:	add	r3, pc, r3
   1a458:	ldr	r3, [r3]
   1a45c:	lsl	r3, r3, #2
   1a460:	add	r3, r2, r3
   1a464:	ldr	r3, [r3]
   1a468:	str	r3, [fp, #-48]	; 0xffffffd0
   1a46c:	ldr	r3, [pc, #1796]	; 1ab78 <yy_get_next_buffer+0x970>
   1a470:	add	r3, pc, r3
   1a474:	ldr	r2, [r3]
   1a478:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a47c:	ldr	r3, [r3, #4]
   1a480:	sub	r3, r2, r3
   1a484:	str	r3, [fp, #-52]	; 0xffffffcc
   1a488:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a48c:	ldr	r3, [r3, #20]
   1a490:	cmp	r3, #0
   1a494:	beq	1a52c <yy_get_next_buffer+0x324>
   1a498:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a49c:	ldr	r3, [r3, #12]
   1a4a0:	lsl	r3, r3, #1
   1a4a4:	str	r3, [fp, #-56]	; 0xffffffc8
   1a4a8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1a4ac:	cmp	r3, #0
   1a4b0:	bgt	1a4e8 <yy_get_next_buffer+0x2e0>
   1a4b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a4b8:	ldr	r2, [r3, #12]
   1a4bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a4c0:	ldr	r3, [r3, #12]
   1a4c4:	add	r1, r3, #7
   1a4c8:	cmp	r3, #0
   1a4cc:	movlt	r3, r1
   1a4d0:	movge	r3, r3
   1a4d4:	asr	r3, r3, #3
   1a4d8:	add	r2, r2, r3
   1a4dc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a4e0:	str	r2, [r3, #12]
   1a4e4:	b	1a4fc <yy_get_next_buffer+0x2f4>
   1a4e8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a4ec:	ldr	r3, [r3, #12]
   1a4f0:	lsl	r2, r3, #1
   1a4f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a4f8:	str	r2, [r3, #12]
   1a4fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a500:	ldr	r2, [r3, #4]
   1a504:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a508:	ldr	r3, [r3, #12]
   1a50c:	add	r3, r3, #2
   1a510:	mov	r1, r3
   1a514:	mov	r0, r2
   1a518:	bl	1c4bc <sfbpf_realloc>
   1a51c:	mov	r2, r0
   1a520:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a524:	str	r2, [r3, #4]
   1a528:	b	1a538 <yy_get_next_buffer+0x330>
   1a52c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a530:	mov	r2, #0
   1a534:	str	r2, [r3, #4]
   1a538:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a53c:	ldr	r3, [r3, #4]
   1a540:	cmp	r3, #0
   1a544:	bne	1a558 <yy_get_next_buffer+0x350>
   1a548:	ldr	r3, [pc, #1580]	; 1ab7c <yy_get_next_buffer+0x974>
   1a54c:	add	r3, pc, r3
   1a550:	mov	r0, r3
   1a554:	bl	1c1f4 <yy_fatal_error>
   1a558:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1a55c:	ldr	r2, [r3, #4]
   1a560:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1a564:	add	r2, r2, r3
   1a568:	ldr	r3, [pc, #1552]	; 1ab80 <yy_get_next_buffer+0x978>
   1a56c:	add	r3, pc, r3
   1a570:	str	r2, [r3]
   1a574:	ldr	r3, [pc, #1544]	; 1ab84 <yy_get_next_buffer+0x97c>
   1a578:	add	r3, pc, r3
   1a57c:	ldr	r2, [r3]
   1a580:	ldr	r3, [pc, #1536]	; 1ab88 <yy_get_next_buffer+0x980>
   1a584:	add	r3, pc, r3
   1a588:	ldr	r3, [r3]
   1a58c:	lsl	r3, r3, #2
   1a590:	add	r3, r2, r3
   1a594:	ldr	r3, [r3]
   1a598:	ldr	r2, [r3, #12]
   1a59c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a5a0:	sub	r3, r2, r3
   1a5a4:	sub	r3, r3, #1
   1a5a8:	str	r3, [fp, #-32]	; 0xffffffe0
   1a5ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a5b0:	cmp	r3, #0
   1a5b4:	ble	1a444 <yy_get_next_buffer+0x23c>
   1a5b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a5bc:	cmp	r3, #8192	; 0x2000
   1a5c0:	ble	1a5cc <yy_get_next_buffer+0x3c4>
   1a5c4:	mov	r3, #8192	; 0x2000
   1a5c8:	str	r3, [fp, #-32]	; 0xffffffe0
   1a5cc:	ldr	r3, [pc, #1464]	; 1ab8c <yy_get_next_buffer+0x984>
   1a5d0:	add	r3, pc, r3
   1a5d4:	ldr	r2, [r3]
   1a5d8:	ldr	r3, [pc, #1456]	; 1ab90 <yy_get_next_buffer+0x988>
   1a5dc:	add	r3, pc, r3
   1a5e0:	ldr	r3, [r3]
   1a5e4:	lsl	r3, r3, #2
   1a5e8:	add	r3, r2, r3
   1a5ec:	ldr	r3, [r3]
   1a5f0:	ldr	r3, [r3, #24]
   1a5f4:	cmp	r3, #0
   1a5f8:	beq	1a74c <yy_get_next_buffer+0x544>
   1a5fc:	mov	r3, #42	; 0x2a
   1a600:	str	r3, [fp, #-36]	; 0xffffffdc
   1a604:	mov	r3, #0
   1a608:	str	r3, [fp, #-40]	; 0xffffffd8
   1a60c:	b	1a660 <yy_get_next_buffer+0x458>
   1a610:	ldr	r3, [pc, #1404]	; 1ab94 <yy_get_next_buffer+0x98c>
   1a614:	add	r3, pc, r3
   1a618:	ldr	r2, [r3]
   1a61c:	ldr	r3, [pc, #1396]	; 1ab98 <yy_get_next_buffer+0x990>
   1a620:	add	r3, pc, r3
   1a624:	ldr	r3, [r3]
   1a628:	lsl	r3, r3, #2
   1a62c:	add	r3, r2, r3
   1a630:	ldr	r3, [r3]
   1a634:	ldr	r2, [r3, #4]
   1a638:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1a63c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1a640:	add	r3, r1, r3
   1a644:	add	r3, r2, r3
   1a648:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1a64c:	uxtb	r2, r2
   1a650:	strb	r2, [r3]
   1a654:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1a658:	add	r3, r3, #1
   1a65c:	str	r3, [fp, #-40]	; 0xffffffd8
   1a660:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a664:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a668:	cmp	r2, r3
   1a66c:	bge	1a6a0 <yy_get_next_buffer+0x498>
   1a670:	ldr	r3, [pc, #1316]	; 1ab9c <yy_get_next_buffer+0x994>
   1a674:	add	r3, pc, r3
   1a678:	ldr	r3, [r3]
   1a67c:	mov	r0, r3
   1a680:	bl	f74 <getc@plt>
   1a684:	str	r0, [fp, #-36]	; 0xffffffdc
   1a688:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a68c:	cmn	r3, #1
   1a690:	beq	1a6a0 <yy_get_next_buffer+0x498>
   1a694:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a698:	cmp	r3, #10
   1a69c:	bne	1a610 <yy_get_next_buffer+0x408>
   1a6a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a6a4:	cmp	r3, #10
   1a6a8:	bne	1a6fc <yy_get_next_buffer+0x4f4>
   1a6ac:	ldr	r3, [pc, #1260]	; 1aba0 <yy_get_next_buffer+0x998>
   1a6b0:	add	r3, pc, r3
   1a6b4:	ldr	r2, [r3]
   1a6b8:	ldr	r3, [pc, #1252]	; 1aba4 <yy_get_next_buffer+0x99c>
   1a6bc:	add	r3, pc, r3
   1a6c0:	ldr	r3, [r3]
   1a6c4:	lsl	r3, r3, #2
   1a6c8:	add	r3, r2, r3
   1a6cc:	ldr	r3, [r3]
   1a6d0:	ldr	r2, [r3, #4]
   1a6d4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1a6d8:	add	r1, r3, #1
   1a6dc:	str	r1, [fp, #-40]	; 0xffffffd8
   1a6e0:	mov	r1, r3
   1a6e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a6e8:	add	r3, r1, r3
   1a6ec:	add	r3, r2, r3
   1a6f0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1a6f4:	uxtb	r2, r2
   1a6f8:	strb	r2, [r3]
   1a6fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a700:	cmn	r3, #1
   1a704:	bne	1a738 <yy_get_next_buffer+0x530>
   1a708:	ldr	r3, [pc, #1176]	; 1aba8 <yy_get_next_buffer+0x9a0>
   1a70c:	add	r3, pc, r3
   1a710:	ldr	r3, [r3]
   1a714:	mov	r0, r3
   1a718:	bl	ddc <ferror@plt>
   1a71c:	mov	r3, r0
   1a720:	cmp	r3, #0
   1a724:	beq	1a738 <yy_get_next_buffer+0x530>
   1a728:	ldr	r3, [pc, #1148]	; 1abac <yy_get_next_buffer+0x9a4>
   1a72c:	add	r3, pc, r3
   1a730:	mov	r0, r3
   1a734:	bl	1c1f4 <yy_fatal_error>
   1a738:	ldr	r3, [pc, #1136]	; 1abb0 <yy_get_next_buffer+0x9a8>
   1a73c:	add	r3, pc, r3
   1a740:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a744:	str	r2, [r3]
   1a748:	b	1a838 <yy_get_next_buffer+0x630>
   1a74c:	bl	e9c <__errno_location@plt>
   1a750:	mov	r2, r0
   1a754:	mov	r3, #0
   1a758:	str	r3, [r2]
   1a75c:	b	1a7a8 <yy_get_next_buffer+0x5a0>
   1a760:	bl	e9c <__errno_location@plt>
   1a764:	mov	r3, r0
   1a768:	ldr	r3, [r3]
   1a76c:	cmp	r3, #4
   1a770:	beq	1a784 <yy_get_next_buffer+0x57c>
   1a774:	ldr	r3, [pc, #1080]	; 1abb4 <yy_get_next_buffer+0x9ac>
   1a778:	add	r3, pc, r3
   1a77c:	mov	r0, r3
   1a780:	bl	1c1f4 <yy_fatal_error>
   1a784:	bl	e9c <__errno_location@plt>
   1a788:	mov	r2, r0
   1a78c:	mov	r3, #0
   1a790:	str	r3, [r2]
   1a794:	ldr	r3, [pc, #1052]	; 1abb8 <yy_get_next_buffer+0x9b0>
   1a798:	add	r3, pc, r3
   1a79c:	ldr	r3, [r3]
   1a7a0:	mov	r0, r3
   1a7a4:	bl	f14 <clearerr@plt>
   1a7a8:	ldr	r3, [pc, #1036]	; 1abbc <yy_get_next_buffer+0x9b4>
   1a7ac:	add	r3, pc, r3
   1a7b0:	ldr	r2, [r3]
   1a7b4:	ldr	r3, [pc, #1028]	; 1abc0 <yy_get_next_buffer+0x9b8>
   1a7b8:	add	r3, pc, r3
   1a7bc:	ldr	r3, [r3]
   1a7c0:	lsl	r3, r3, #2
   1a7c4:	add	r3, r2, r3
   1a7c8:	ldr	r3, [r3]
   1a7cc:	ldr	r2, [r3, #4]
   1a7d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a7d4:	add	r0, r2, r3
   1a7d8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a7dc:	ldr	r3, [pc, #992]	; 1abc4 <yy_get_next_buffer+0x9bc>
   1a7e0:	add	r3, pc, r3
   1a7e4:	ldr	r3, [r3]
   1a7e8:	mov	r1, #1
   1a7ec:	bl	e24 <fread@plt>
   1a7f0:	mov	r3, r0
   1a7f4:	mov	r2, r3
   1a7f8:	ldr	r3, [pc, #968]	; 1abc8 <yy_get_next_buffer+0x9c0>
   1a7fc:	add	r3, pc, r3
   1a800:	str	r2, [r3]
   1a804:	ldr	r3, [pc, #960]	; 1abcc <yy_get_next_buffer+0x9c4>
   1a808:	add	r3, pc, r3
   1a80c:	ldr	r3, [r3]
   1a810:	cmp	r3, #0
   1a814:	bne	1a838 <yy_get_next_buffer+0x630>
   1a818:	ldr	r3, [pc, #944]	; 1abd0 <yy_get_next_buffer+0x9c8>
   1a81c:	add	r3, pc, r3
   1a820:	ldr	r3, [r3]
   1a824:	mov	r0, r3
   1a828:	bl	ddc <ferror@plt>
   1a82c:	mov	r3, r0
   1a830:	cmp	r3, #0
   1a834:	bne	1a760 <yy_get_next_buffer+0x558>
   1a838:	ldr	r3, [pc, #916]	; 1abd4 <yy_get_next_buffer+0x9cc>
   1a83c:	add	r3, pc, r3
   1a840:	ldr	r2, [r3]
   1a844:	ldr	r3, [pc, #908]	; 1abd8 <yy_get_next_buffer+0x9d0>
   1a848:	add	r3, pc, r3
   1a84c:	ldr	r3, [r3]
   1a850:	lsl	r3, r3, #2
   1a854:	add	r3, r2, r3
   1a858:	ldr	r3, [r3]
   1a85c:	ldr	r2, [pc, #888]	; 1abdc <yy_get_next_buffer+0x9d4>
   1a860:	add	r2, pc, r2
   1a864:	ldr	r2, [r2]
   1a868:	str	r2, [r3, #16]
   1a86c:	ldr	r3, [pc, #876]	; 1abe0 <yy_get_next_buffer+0x9d8>
   1a870:	add	r3, pc, r3
   1a874:	ldr	r3, [r3]
   1a878:	cmp	r3, #0
   1a87c:	bne	1a8e4 <yy_get_next_buffer+0x6dc>
   1a880:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a884:	cmp	r3, #0
   1a888:	bne	1a8ac <yy_get_next_buffer+0x6a4>
   1a88c:	mov	r3, #1
   1a890:	str	r3, [fp, #-28]	; 0xffffffe4
   1a894:	ldr	r3, [pc, #840]	; 1abe4 <yy_get_next_buffer+0x9dc>
   1a898:	add	r3, pc, r3
   1a89c:	ldr	r3, [r3]
   1a8a0:	mov	r0, r3
   1a8a4:	bl	1b244 <sfbpf_restart>
   1a8a8:	b	1a8ec <yy_get_next_buffer+0x6e4>
   1a8ac:	mov	r3, #2
   1a8b0:	str	r3, [fp, #-28]	; 0xffffffe4
   1a8b4:	ldr	r3, [pc, #812]	; 1abe8 <yy_get_next_buffer+0x9e0>
   1a8b8:	add	r3, pc, r3
   1a8bc:	ldr	r2, [r3]
   1a8c0:	ldr	r3, [pc, #804]	; 1abec <yy_get_next_buffer+0x9e4>
   1a8c4:	add	r3, pc, r3
   1a8c8:	ldr	r3, [r3]
   1a8cc:	lsl	r3, r3, #2
   1a8d0:	add	r3, r2, r3
   1a8d4:	ldr	r3, [r3]
   1a8d8:	mov	r2, #2
   1a8dc:	str	r2, [r3, #44]	; 0x2c
   1a8e0:	b	1a8ec <yy_get_next_buffer+0x6e4>
   1a8e4:	mov	r3, #0
   1a8e8:	str	r3, [fp, #-28]	; 0xffffffe4
   1a8ec:	ldr	r3, [pc, #764]	; 1abf0 <yy_get_next_buffer+0x9e8>
   1a8f0:	add	r3, pc, r3
   1a8f4:	ldr	r2, [r3]
   1a8f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a8fc:	add	r2, r2, r3
   1a900:	ldr	r3, [pc, #748]	; 1abf4 <yy_get_next_buffer+0x9ec>
   1a904:	add	r3, pc, r3
   1a908:	ldr	r1, [r3]
   1a90c:	ldr	r3, [pc, #740]	; 1abf8 <yy_get_next_buffer+0x9f0>
   1a910:	add	r3, pc, r3
   1a914:	ldr	r3, [r3]
   1a918:	lsl	r3, r3, #2
   1a91c:	add	r3, r1, r3
   1a920:	ldr	r3, [r3]
   1a924:	ldr	r3, [r3, #12]
   1a928:	cmp	r2, r3
   1a92c:	ble	1aa28 <yy_get_next_buffer+0x820>
   1a930:	ldr	r3, [pc, #708]	; 1abfc <yy_get_next_buffer+0x9f4>
   1a934:	add	r3, pc, r3
   1a938:	ldr	r2, [r3]
   1a93c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a940:	add	r2, r2, r3
   1a944:	ldr	r3, [pc, #692]	; 1ac00 <yy_get_next_buffer+0x9f8>
   1a948:	add	r3, pc, r3
   1a94c:	ldr	r3, [r3]
   1a950:	asr	r3, r3, #1
   1a954:	add	r3, r2, r3
   1a958:	str	r3, [fp, #-60]	; 0xffffffc4
   1a95c:	ldr	r3, [pc, #672]	; 1ac04 <yy_get_next_buffer+0x9fc>
   1a960:	add	r3, pc, r3
   1a964:	ldr	r2, [r3]
   1a968:	ldr	r3, [pc, #664]	; 1ac08 <yy_get_next_buffer+0xa00>
   1a96c:	add	r3, pc, r3
   1a970:	ldr	r3, [r3]
   1a974:	lsl	r3, r3, #2
   1a978:	add	r3, r2, r3
   1a97c:	ldr	r3, [r3]
   1a980:	ldr	r0, [r3, #4]
   1a984:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1a988:	ldr	r3, [pc, #636]	; 1ac0c <yy_get_next_buffer+0xa04>
   1a98c:	add	r3, pc, r3
   1a990:	ldr	r2, [r3]
   1a994:	ldr	r3, [pc, #628]	; 1ac10 <yy_get_next_buffer+0xa08>
   1a998:	add	r3, pc, r3
   1a99c:	ldr	r3, [r3]
   1a9a0:	lsl	r3, r3, #2
   1a9a4:	add	r3, r2, r3
   1a9a8:	ldr	r5, [r3]
   1a9ac:	bl	1c4bc <sfbpf_realloc>
   1a9b0:	mov	r3, r0
   1a9b4:	str	r3, [r5, #4]
   1a9b8:	ldr	r3, [pc, #596]	; 1ac14 <yy_get_next_buffer+0xa0c>
   1a9bc:	add	r3, pc, r3
   1a9c0:	ldr	r2, [r3]
   1a9c4:	ldr	r3, [pc, #588]	; 1ac18 <yy_get_next_buffer+0xa10>
   1a9c8:	add	r3, pc, r3
   1a9cc:	ldr	r3, [r3]
   1a9d0:	lsl	r3, r3, #2
   1a9d4:	add	r3, r2, r3
   1a9d8:	ldr	r3, [r3]
   1a9dc:	ldr	r3, [r3, #4]
   1a9e0:	cmp	r3, #0
   1a9e4:	bne	1a9f8 <yy_get_next_buffer+0x7f0>
   1a9e8:	ldr	r3, [pc, #556]	; 1ac1c <yy_get_next_buffer+0xa14>
   1a9ec:	add	r3, pc, r3
   1a9f0:	mov	r0, r3
   1a9f4:	bl	1c1f4 <yy_fatal_error>
   1a9f8:	ldr	r3, [pc, #544]	; 1ac20 <yy_get_next_buffer+0xa18>
   1a9fc:	add	r3, pc, r3
   1aa00:	ldr	r2, [r3]
   1aa04:	ldr	r3, [pc, #536]	; 1ac24 <yy_get_next_buffer+0xa1c>
   1aa08:	add	r3, pc, r3
   1aa0c:	ldr	r3, [r3]
   1aa10:	lsl	r3, r3, #2
   1aa14:	add	r3, r2, r3
   1aa18:	ldr	r3, [r3]
   1aa1c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1aa20:	sub	r2, r2, #2
   1aa24:	str	r2, [r3, #12]
   1aa28:	ldr	r3, [pc, #504]	; 1ac28 <yy_get_next_buffer+0xa20>
   1aa2c:	add	r3, pc, r3
   1aa30:	ldr	r2, [r3]
   1aa34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1aa38:	add	r2, r2, r3
   1aa3c:	ldr	r3, [pc, #488]	; 1ac2c <yy_get_next_buffer+0xa24>
   1aa40:	add	r3, pc, r3
   1aa44:	str	r2, [r3]
   1aa48:	ldr	r3, [pc, #480]	; 1ac30 <yy_get_next_buffer+0xa28>
   1aa4c:	add	r3, pc, r3
   1aa50:	ldr	r2, [r3]
   1aa54:	ldr	r3, [pc, #472]	; 1ac34 <yy_get_next_buffer+0xa2c>
   1aa58:	add	r3, pc, r3
   1aa5c:	ldr	r3, [r3]
   1aa60:	lsl	r3, r3, #2
   1aa64:	add	r3, r2, r3
   1aa68:	ldr	r3, [r3]
   1aa6c:	ldr	r3, [r3, #4]
   1aa70:	ldr	r2, [pc, #448]	; 1ac38 <yy_get_next_buffer+0xa30>
   1aa74:	add	r2, pc, r2
   1aa78:	ldr	r2, [r2]
   1aa7c:	add	r3, r3, r2
   1aa80:	mov	r2, #0
   1aa84:	strb	r2, [r3]
   1aa88:	ldr	r3, [pc, #428]	; 1ac3c <yy_get_next_buffer+0xa34>
   1aa8c:	add	r3, pc, r3
   1aa90:	ldr	r2, [r3]
   1aa94:	ldr	r3, [pc, #420]	; 1ac40 <yy_get_next_buffer+0xa38>
   1aa98:	add	r3, pc, r3
   1aa9c:	ldr	r3, [r3]
   1aaa0:	lsl	r3, r3, #2
   1aaa4:	add	r3, r2, r3
   1aaa8:	ldr	r3, [r3]
   1aaac:	ldr	r2, [r3, #4]
   1aab0:	ldr	r3, [pc, #396]	; 1ac44 <yy_get_next_buffer+0xa3c>
   1aab4:	add	r3, pc, r3
   1aab8:	ldr	r3, [r3]
   1aabc:	add	r3, r3, #1
   1aac0:	add	r3, r2, r3
   1aac4:	mov	r2, #0
   1aac8:	strb	r2, [r3]
   1aacc:	ldr	r3, [pc, #372]	; 1ac48 <yy_get_next_buffer+0xa40>
   1aad0:	add	r3, pc, r3
   1aad4:	ldr	r2, [r3]
   1aad8:	ldr	r3, [pc, #364]	; 1ac4c <yy_get_next_buffer+0xa44>
   1aadc:	add	r3, pc, r3
   1aae0:	ldr	r3, [r3]
   1aae4:	lsl	r3, r3, #2
   1aae8:	add	r3, r2, r3
   1aaec:	ldr	r3, [r3]
   1aaf0:	ldr	r2, [r3, #4]
   1aaf4:	ldr	r3, [pc, #44]	; 1ab28 <yy_get_next_buffer+0x920>
   1aaf8:	ldr	r3, [r4, r3]
   1aafc:	str	r2, [r3]
   1ab00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ab04:	mov	r0, r3
   1ab08:	sub	sp, fp, #12
   1ab0c:	ldrd	r4, [sp]
   1ab10:	ldr	fp, [sp, #8]
   1ab14:	add	sp, sp, #12
   1ab18:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab1c:	.word	0x0001fdd8
   1ab20:	.word	0x00020938
   1ab24:	.word	0x00020924
   1ab28:	.word	0x000000e8
   1ab2c:	.word	0x000208fc
   1ab30:	.word	0x000208e8
   1ab34:	.word	0x000208dc
   1ab38:	.word	0x000208cc
   1ab3c:	.word	0x0000f8a0
   1ab40:	.word	0x0002089c
   1ab44:	.word	0x00020888
   1ab48:	.word	0x00020878
   1ab4c:	.word	0x00020844
   1ab50:	.word	0x000207cc
   1ab54:	.word	0x000207b8
   1ab58:	.word	0x000207a4
   1ab5c:	.word	0x0002078c
   1ab60:	.word	0x00020778
   1ab64:	.word	0x00020770
   1ab68:	.word	0x00020754
   1ab6c:	.word	0x00020740
   1ab70:	.word	0x00020718
   1ab74:	.word	0x00020704
   1ab78:	.word	0x000206fc
   1ab7c:	.word	0x0000f640
   1ab80:	.word	0x00020600
   1ab84:	.word	0x000205e8
   1ab88:	.word	0x000205d4
   1ab8c:	.word	0x00020590
   1ab90:	.word	0x0002057c
   1ab94:	.word	0x0002054c
   1ab98:	.word	0x00020538
   1ab9c:	.word	0x000204d8
   1aba0:	.word	0x000204b0
   1aba4:	.word	0x0002049c
   1aba8:	.word	0x00020440
   1abac:	.word	0x0000f48c
   1abb0:	.word	0x0002042c
   1abb4:	.word	0x0000f440
   1abb8:	.word	0x000203b4
   1abbc:	.word	0x000203b4
   1abc0:	.word	0x000203a0
   1abc4:	.word	0x0002036c
   1abc8:	.word	0x0002036c
   1abcc:	.word	0x00020360
   1abd0:	.word	0x00020330
   1abd4:	.word	0x00020324
   1abd8:	.word	0x00020310
   1abdc:	.word	0x00020308
   1abe0:	.word	0x000202f8
   1abe4:	.word	0x000202b4
   1abe8:	.word	0x000202a8
   1abec:	.word	0x00020294
   1abf0:	.word	0x00020278
   1abf4:	.word	0x0002025c
   1abf8:	.word	0x00020248
   1abfc:	.word	0x00020234
   1ac00:	.word	0x00020220
   1ac04:	.word	0x00020200
   1ac08:	.word	0x000201ec
   1ac0c:	.word	0x000201d4
   1ac10:	.word	0x000201c0
   1ac14:	.word	0x000201a4
   1ac18:	.word	0x00020190
   1ac1c:	.word	0x0000f1ec
   1ac20:	.word	0x00020164
   1ac24:	.word	0x00020150
   1ac28:	.word	0x0002013c
   1ac2c:	.word	0x00020128
   1ac30:	.word	0x00020114
   1ac34:	.word	0x00020100
   1ac38:	.word	0x000200f4
   1ac3c:	.word	0x000200d4
   1ac40:	.word	0x000200c0
   1ac44:	.word	0x000200b4
   1ac48:	.word	0x00020090
   1ac4c:	.word	0x0002007c

0001ac50 <yy_get_previous_state>:
   1ac50:	push	{fp}		; (str fp, [sp, #-4]!)
   1ac54:	add	fp, sp, #0
   1ac58:	sub	sp, sp, #20
   1ac5c:	ldr	r2, [pc, #408]	; 1adfc <yy_get_previous_state+0x1ac>
   1ac60:	add	r2, pc, r2
   1ac64:	ldr	r3, [pc, #404]	; 1ae00 <yy_get_previous_state+0x1b0>
   1ac68:	add	r3, pc, r3
   1ac6c:	ldr	r3, [r3]
   1ac70:	str	r3, [fp, #-8]
   1ac74:	ldr	r3, [pc, #392]	; 1ae04 <yy_get_previous_state+0x1b4>
   1ac78:	ldr	r3, [r2, r3]
   1ac7c:	ldr	r3, [r3]
   1ac80:	str	r3, [fp, #-12]
   1ac84:	b	1add0 <yy_get_previous_state+0x180>
   1ac88:	ldr	r3, [fp, #-12]
   1ac8c:	ldrb	r3, [r3]
   1ac90:	cmp	r3, #0
   1ac94:	beq	1acb4 <yy_get_previous_state+0x64>
   1ac98:	ldr	r3, [fp, #-12]
   1ac9c:	ldrb	r3, [r3]
   1aca0:	mov	r2, r3
   1aca4:	ldr	r3, [pc, #348]	; 1ae08 <yy_get_previous_state+0x1b8>
   1aca8:	add	r3, pc, r3
   1acac:	ldrb	r3, [r3, r2]
   1acb0:	b	1acb8 <yy_get_previous_state+0x68>
   1acb4:	mov	r3, #1
   1acb8:	strb	r3, [fp, #-13]
   1acbc:	ldr	r2, [pc, #328]	; 1ae0c <yy_get_previous_state+0x1bc>
   1acc0:	add	r2, pc, r2
   1acc4:	ldr	r3, [fp, #-8]
   1acc8:	lsl	r3, r3, #1
   1accc:	add	r3, r2, r3
   1acd0:	ldrsh	r3, [r3]
   1acd4:	cmp	r3, #0
   1acd8:	beq	1ad40 <yy_get_previous_state+0xf0>
   1acdc:	ldr	r3, [pc, #300]	; 1ae10 <yy_get_previous_state+0x1c0>
   1ace0:	add	r3, pc, r3
   1ace4:	ldr	r2, [fp, #-8]
   1ace8:	str	r2, [r3]
   1acec:	ldr	r3, [pc, #288]	; 1ae14 <yy_get_previous_state+0x1c4>
   1acf0:	add	r3, pc, r3
   1acf4:	ldr	r2, [fp, #-12]
   1acf8:	str	r2, [r3]
   1acfc:	b	1ad40 <yy_get_previous_state+0xf0>
   1ad00:	ldr	r2, [pc, #272]	; 1ae18 <yy_get_previous_state+0x1c8>
   1ad04:	add	r2, pc, r2
   1ad08:	ldr	r3, [fp, #-8]
   1ad0c:	lsl	r3, r3, #1
   1ad10:	add	r3, r2, r3
   1ad14:	ldrsh	r3, [r3]
   1ad18:	str	r3, [fp, #-8]
   1ad1c:	ldr	r3, [fp, #-8]
   1ad20:	movw	r2, #1433	; 0x599
   1ad24:	cmp	r3, r2
   1ad28:	ble	1ad40 <yy_get_previous_state+0xf0>
   1ad2c:	ldrb	r3, [fp, #-13]
   1ad30:	ldr	r2, [pc, #228]	; 1ae1c <yy_get_previous_state+0x1cc>
   1ad34:	add	r2, pc, r2
   1ad38:	ldrb	r3, [r2, r3]
   1ad3c:	strb	r3, [fp, #-13]
   1ad40:	ldr	r2, [pc, #216]	; 1ae20 <yy_get_previous_state+0x1d0>
   1ad44:	add	r2, pc, r2
   1ad48:	ldr	r3, [fp, #-8]
   1ad4c:	lsl	r3, r3, #1
   1ad50:	add	r3, r2, r3
   1ad54:	ldrsh	r3, [r3]
   1ad58:	mov	r2, r3
   1ad5c:	ldrb	r3, [fp, #-13]
   1ad60:	add	r3, r2, r3
   1ad64:	ldr	r2, [pc, #184]	; 1ae24 <yy_get_previous_state+0x1d4>
   1ad68:	add	r2, pc, r2
   1ad6c:	lsl	r3, r3, #1
   1ad70:	add	r3, r2, r3
   1ad74:	ldrsh	r3, [r3]
   1ad78:	mov	r2, r3
   1ad7c:	ldr	r3, [fp, #-8]
   1ad80:	cmp	r3, r2
   1ad84:	bne	1ad00 <yy_get_previous_state+0xb0>
   1ad88:	ldr	r2, [pc, #152]	; 1ae28 <yy_get_previous_state+0x1d8>
   1ad8c:	add	r2, pc, r2
   1ad90:	ldr	r3, [fp, #-8]
   1ad94:	lsl	r3, r3, #1
   1ad98:	add	r3, r2, r3
   1ad9c:	ldrsh	r3, [r3]
   1ada0:	mov	r2, r3
   1ada4:	ldrb	r3, [fp, #-13]
   1ada8:	add	r3, r2, r3
   1adac:	ldr	r2, [pc, #120]	; 1ae2c <yy_get_previous_state+0x1dc>
   1adb0:	add	r2, pc, r2
   1adb4:	lsl	r3, r3, #1
   1adb8:	add	r3, r2, r3
   1adbc:	ldrsh	r3, [r3]
   1adc0:	str	r3, [fp, #-8]
   1adc4:	ldr	r3, [fp, #-12]
   1adc8:	add	r3, r3, #1
   1adcc:	str	r3, [fp, #-12]
   1add0:	ldr	r3, [pc, #88]	; 1ae30 <yy_get_previous_state+0x1e0>
   1add4:	add	r3, pc, r3
   1add8:	ldr	r3, [r3]
   1addc:	ldr	r2, [fp, #-12]
   1ade0:	cmp	r2, r3
   1ade4:	bcc	1ac88 <yy_get_previous_state+0x38>
   1ade8:	ldr	r3, [fp, #-8]
   1adec:	mov	r0, r3
   1adf0:	add	sp, fp, #0
   1adf4:	pop	{fp}		; (ldr fp, [sp], #4)
   1adf8:	bx	lr
   1adfc:	.word	0x0001f398
   1ae00:	.word	0x0001ff0c
   1ae04:	.word	0x000000e8
   1ae08:	.word	0x00005a50
   1ae0c:	.word	0x00004f04
   1ae10:	.word	0x0001fe9c
   1ae14:	.word	0x0001fe90
   1ae18:	.word	0x000069f8
   1ae1c:	.word	0x00005ac4
   1ae20:	.word	0x00005aec
   1ae24:	.word	0x0000b2a0
   1ae28:	.word	0x00005aa4
   1ae2c:	.word	0x00007818
   1ae30:	.word	0x0001fd98

0001ae34 <yy_try_NUL_trans>:
   1ae34:	push	{fp}		; (str fp, [sp, #-4]!)
   1ae38:	add	fp, sp, #0
   1ae3c:	sub	sp, sp, #28
   1ae40:	str	r0, [fp, #-24]	; 0xffffffe8
   1ae44:	ldr	r3, [pc, #348]	; 1afa8 <yy_try_NUL_trans+0x174>
   1ae48:	add	r3, pc, r3
   1ae4c:	ldr	r3, [r3]
   1ae50:	str	r3, [fp, #-12]
   1ae54:	mov	r3, #1
   1ae58:	strb	r3, [fp, #-5]
   1ae5c:	ldr	r2, [pc, #328]	; 1afac <yy_try_NUL_trans+0x178>
   1ae60:	add	r2, pc, r2
   1ae64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ae68:	lsl	r3, r3, #1
   1ae6c:	add	r3, r2, r3
   1ae70:	ldrsh	r3, [r3]
   1ae74:	cmp	r3, #0
   1ae78:	beq	1aee0 <yy_try_NUL_trans+0xac>
   1ae7c:	ldr	r3, [pc, #300]	; 1afb0 <yy_try_NUL_trans+0x17c>
   1ae80:	add	r3, pc, r3
   1ae84:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ae88:	str	r2, [r3]
   1ae8c:	ldr	r3, [pc, #288]	; 1afb4 <yy_try_NUL_trans+0x180>
   1ae90:	add	r3, pc, r3
   1ae94:	ldr	r2, [fp, #-12]
   1ae98:	str	r2, [r3]
   1ae9c:	b	1aee0 <yy_try_NUL_trans+0xac>
   1aea0:	ldr	r2, [pc, #272]	; 1afb8 <yy_try_NUL_trans+0x184>
   1aea4:	add	r2, pc, r2
   1aea8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aeac:	lsl	r3, r3, #1
   1aeb0:	add	r3, r2, r3
   1aeb4:	ldrsh	r3, [r3]
   1aeb8:	str	r3, [fp, #-24]	; 0xffffffe8
   1aebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aec0:	movw	r2, #1433	; 0x599
   1aec4:	cmp	r3, r2
   1aec8:	ble	1aee0 <yy_try_NUL_trans+0xac>
   1aecc:	ldrb	r3, [fp, #-5]
   1aed0:	ldr	r2, [pc, #228]	; 1afbc <yy_try_NUL_trans+0x188>
   1aed4:	add	r2, pc, r2
   1aed8:	ldrb	r3, [r2, r3]
   1aedc:	strb	r3, [fp, #-5]
   1aee0:	ldr	r2, [pc, #216]	; 1afc0 <yy_try_NUL_trans+0x18c>
   1aee4:	add	r2, pc, r2
   1aee8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aeec:	lsl	r3, r3, #1
   1aef0:	add	r3, r2, r3
   1aef4:	ldrsh	r3, [r3]
   1aef8:	mov	r2, r3
   1aefc:	ldrb	r3, [fp, #-5]
   1af00:	add	r3, r2, r3
   1af04:	ldr	r2, [pc, #184]	; 1afc4 <yy_try_NUL_trans+0x190>
   1af08:	add	r2, pc, r2
   1af0c:	lsl	r3, r3, #1
   1af10:	add	r3, r2, r3
   1af14:	ldrsh	r3, [r3]
   1af18:	mov	r2, r3
   1af1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1af20:	cmp	r3, r2
   1af24:	bne	1aea0 <yy_try_NUL_trans+0x6c>
   1af28:	ldr	r2, [pc, #152]	; 1afc8 <yy_try_NUL_trans+0x194>
   1af2c:	add	r2, pc, r2
   1af30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1af34:	lsl	r3, r3, #1
   1af38:	add	r3, r2, r3
   1af3c:	ldrsh	r3, [r3]
   1af40:	mov	r2, r3
   1af44:	ldrb	r3, [fp, #-5]
   1af48:	add	r3, r2, r3
   1af4c:	ldr	r2, [pc, #120]	; 1afcc <yy_try_NUL_trans+0x198>
   1af50:	add	r2, pc, r2
   1af54:	lsl	r3, r3, #1
   1af58:	add	r3, r2, r3
   1af5c:	ldrsh	r3, [r3]
   1af60:	str	r3, [fp, #-24]	; 0xffffffe8
   1af64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1af68:	movw	r2, #1433	; 0x599
   1af6c:	cmp	r3, r2
   1af70:	moveq	r3, #1
   1af74:	movne	r3, #0
   1af78:	uxtb	r3, r3
   1af7c:	str	r3, [fp, #-16]
   1af80:	ldr	r3, [fp, #-16]
   1af84:	cmp	r3, #0
   1af88:	bne	1af94 <yy_try_NUL_trans+0x160>
   1af8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1af90:	b	1af98 <yy_try_NUL_trans+0x164>
   1af94:	mov	r3, #0
   1af98:	mov	r0, r3
   1af9c:	add	sp, fp, #0
   1afa0:	pop	{fp}		; (ldr fp, [sp], #4)
   1afa4:	bx	lr
   1afa8:	.word	0x0001fd24
   1afac:	.word	0x00004d64
   1afb0:	.word	0x0001fcfc
   1afb4:	.word	0x0001fcf0
   1afb8:	.word	0x00006858
   1afbc:	.word	0x00005924
   1afc0:	.word	0x0000594c
   1afc4:	.word	0x0000b100
   1afc8:	.word	0x00005904
   1afcc:	.word	0x00007678

0001afd0 <input>:
   1afd0:	str	r4, [sp, #-12]!
   1afd4:	str	fp, [sp, #4]
   1afd8:	str	lr, [sp, #8]
   1afdc:	add	fp, sp, #8
   1afe0:	sub	sp, sp, #12
   1afe4:	ldr	r4, [pc, #508]	; 1b1e8 <input+0x218>
   1afe8:	add	r4, pc, r4
   1afec:	ldr	r3, [pc, #504]	; 1b1ec <input+0x21c>
   1aff0:	add	r3, pc, r3
   1aff4:	ldr	r3, [r3]
   1aff8:	ldr	r2, [pc, #496]	; 1b1f0 <input+0x220>
   1affc:	add	r2, pc, r2
   1b000:	ldrb	r2, [r2]
   1b004:	strb	r2, [r3]
   1b008:	ldr	r3, [pc, #484]	; 1b1f4 <input+0x224>
   1b00c:	add	r3, pc, r3
   1b010:	ldr	r3, [r3]
   1b014:	ldrb	r3, [r3]
   1b018:	cmp	r3, #0
   1b01c:	bne	1b168 <input+0x198>
   1b020:	ldr	r3, [pc, #464]	; 1b1f8 <input+0x228>
   1b024:	add	r3, pc, r3
   1b028:	ldr	r2, [r3]
   1b02c:	ldr	r3, [pc, #456]	; 1b1fc <input+0x22c>
   1b030:	add	r3, pc, r3
   1b034:	ldr	r3, [r3]
   1b038:	lsl	r3, r3, #2
   1b03c:	add	r3, r2, r3
   1b040:	ldr	r3, [r3]
   1b044:	ldr	r3, [r3, #4]
   1b048:	ldr	r2, [pc, #432]	; 1b200 <input+0x230>
   1b04c:	add	r2, pc, r2
   1b050:	ldr	r2, [r2]
   1b054:	add	r2, r3, r2
   1b058:	ldr	r3, [pc, #420]	; 1b204 <input+0x234>
   1b05c:	add	r3, pc, r3
   1b060:	ldr	r3, [r3]
   1b064:	cmp	r2, r3
   1b068:	bls	1b084 <input+0xb4>
   1b06c:	ldr	r3, [pc, #404]	; 1b208 <input+0x238>
   1b070:	add	r3, pc, r3
   1b074:	ldr	r3, [r3]
   1b078:	mov	r2, #0
   1b07c:	strb	r2, [r3]
   1b080:	b	1b16c <input+0x19c>
   1b084:	ldr	r3, [pc, #384]	; 1b20c <input+0x23c>
   1b088:	add	r3, pc, r3
   1b08c:	ldr	r2, [r3]
   1b090:	ldr	r3, [pc, #376]	; 1b210 <input+0x240>
   1b094:	ldr	r3, [r4, r3]
   1b098:	ldr	r3, [r3]
   1b09c:	sub	r3, r2, r3
   1b0a0:	str	r3, [fp, #-16]
   1b0a4:	ldr	r3, [pc, #360]	; 1b214 <input+0x244>
   1b0a8:	add	r3, pc, r3
   1b0ac:	ldr	r3, [r3]
   1b0b0:	add	r2, r3, #1
   1b0b4:	ldr	r3, [pc, #348]	; 1b218 <input+0x248>
   1b0b8:	add	r3, pc, r3
   1b0bc:	str	r2, [r3]
   1b0c0:	bl	1a208 <yy_get_next_buffer>
   1b0c4:	mov	r3, r0
   1b0c8:	cmp	r3, #1
   1b0cc:	beq	1b0f8 <input+0x128>
   1b0d0:	cmp	r3, #2
   1b0d4:	beq	1b0e4 <input+0x114>
   1b0d8:	cmp	r3, #0
   1b0dc:	beq	1b144 <input+0x174>
   1b0e0:	b	1b16c <input+0x19c>
   1b0e4:	ldr	r3, [pc, #304]	; 1b21c <input+0x24c>
   1b0e8:	add	r3, pc, r3
   1b0ec:	ldr	r3, [r3]
   1b0f0:	mov	r0, r3
   1b0f4:	bl	1b244 <sfbpf_restart>
   1b0f8:	bl	1c5d0 <sfbpf_wrap>
   1b0fc:	mov	r3, r0
   1b100:	cmp	r3, #0
   1b104:	beq	1b110 <input+0x140>
   1b108:	mov	r3, #0
   1b10c:	b	1b1d0 <input+0x200>
   1b110:	ldr	r3, [pc, #264]	; 1b220 <input+0x250>
   1b114:	add	r3, pc, r3
   1b118:	ldr	r3, [r3]
   1b11c:	cmp	r3, #0
   1b120:	bne	1b138 <input+0x168>
   1b124:	ldr	r3, [pc, #248]	; 1b224 <input+0x254>
   1b128:	add	r3, pc, r3
   1b12c:	ldr	r3, [r3]
   1b130:	mov	r0, r3
   1b134:	bl	1b244 <sfbpf_restart>
   1b138:	bl	1afd0 <input>
   1b13c:	mov	r3, r0
   1b140:	b	1b1d0 <input+0x200>
   1b144:	ldr	r3, [pc, #196]	; 1b210 <input+0x240>
   1b148:	ldr	r3, [r4, r3]
   1b14c:	ldr	r2, [r3]
   1b150:	ldr	r3, [fp, #-16]
   1b154:	add	r2, r2, r3
   1b158:	ldr	r3, [pc, #200]	; 1b228 <input+0x258>
   1b15c:	add	r3, pc, r3
   1b160:	str	r2, [r3]
   1b164:	b	1b16c <input+0x19c>
   1b168:	nop	{0}
   1b16c:	ldr	r3, [pc, #184]	; 1b22c <input+0x25c>
   1b170:	add	r3, pc, r3
   1b174:	ldr	r3, [r3]
   1b178:	ldrb	r3, [r3]
   1b17c:	str	r3, [fp, #-20]	; 0xffffffec
   1b180:	ldr	r3, [pc, #168]	; 1b230 <input+0x260>
   1b184:	add	r3, pc, r3
   1b188:	ldr	r3, [r3]
   1b18c:	mov	r2, #0
   1b190:	strb	r2, [r3]
   1b194:	ldr	r3, [pc, #152]	; 1b234 <input+0x264>
   1b198:	add	r3, pc, r3
   1b19c:	ldr	r3, [r3]
   1b1a0:	add	r2, r3, #1
   1b1a4:	ldr	r3, [pc, #140]	; 1b238 <input+0x268>
   1b1a8:	add	r3, pc, r3
   1b1ac:	str	r2, [r3]
   1b1b0:	ldr	r3, [pc, #132]	; 1b23c <input+0x26c>
   1b1b4:	add	r3, pc, r3
   1b1b8:	ldr	r3, [r3]
   1b1bc:	ldrb	r2, [r3]
   1b1c0:	ldr	r3, [pc, #120]	; 1b240 <input+0x270>
   1b1c4:	add	r3, pc, r3
   1b1c8:	strb	r2, [r3]
   1b1cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b1d0:	mov	r0, r3
   1b1d4:	sub	sp, fp, #8
   1b1d8:	ldr	r4, [sp]
   1b1dc:	ldr	fp, [sp, #4]
   1b1e0:	add	sp, sp, #8
   1b1e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b1e8:	.word	0x0001f010
   1b1ec:	.word	0x0001fb7c
   1b1f0:	.word	0x0001fb68
   1b1f4:	.word	0x0001fb60
   1b1f8:	.word	0x0001fb3c
   1b1fc:	.word	0x0001fb28
   1b200:	.word	0x0001fb1c
   1b204:	.word	0x0001fb10
   1b208:	.word	0x0001fafc
   1b20c:	.word	0x0001fae4
   1b210:	.word	0x000000e8
   1b214:	.word	0x0001fac4
   1b218:	.word	0x0001fab4
   1b21c:	.word	0x0001fa64
   1b220:	.word	0x0001fa64
   1b224:	.word	0x0001fa24
   1b228:	.word	0x0001fa10
   1b22c:	.word	0x0001f9fc
   1b230:	.word	0x0001f9e8
   1b234:	.word	0x0001f9d4
   1b238:	.word	0x0001f9c4
   1b23c:	.word	0x0001f9b8
   1b240:	.word	0x0001f9a0

0001b244 <sfbpf_restart>:
   1b244:	str	r4, [sp, #-12]!
   1b248:	str	fp, [sp, #4]
   1b24c:	str	lr, [sp, #8]
   1b250:	add	fp, sp, #8
   1b254:	sub	sp, sp, #12
   1b258:	str	r0, [fp, #-16]
   1b25c:	ldr	r3, [pc, #224]	; 1b344 <sfbpf_restart+0x100>
   1b260:	add	r3, pc, r3
   1b264:	ldr	r3, [r3]
   1b268:	cmp	r3, #0
   1b26c:	beq	1b29c <sfbpf_restart+0x58>
   1b270:	ldr	r3, [pc, #208]	; 1b348 <sfbpf_restart+0x104>
   1b274:	add	r3, pc, r3
   1b278:	ldr	r2, [r3]
   1b27c:	ldr	r3, [pc, #200]	; 1b34c <sfbpf_restart+0x108>
   1b280:	add	r3, pc, r3
   1b284:	ldr	r3, [r3]
   1b288:	lsl	r3, r3, #2
   1b28c:	add	r3, r2, r3
   1b290:	ldr	r3, [r3]
   1b294:	cmp	r3, #0
   1b298:	bne	1b2dc <sfbpf_restart+0x98>
   1b29c:	bl	1bd7c <sfbpf_ensure_buffer_stack>
   1b2a0:	ldr	r3, [pc, #168]	; 1b350 <sfbpf_restart+0x10c>
   1b2a4:	add	r3, pc, r3
   1b2a8:	ldr	r0, [r3]
   1b2ac:	ldr	r3, [pc, #160]	; 1b354 <sfbpf_restart+0x110>
   1b2b0:	add	r3, pc, r3
   1b2b4:	ldr	r2, [r3]
   1b2b8:	ldr	r3, [pc, #152]	; 1b358 <sfbpf_restart+0x114>
   1b2bc:	add	r3, pc, r3
   1b2c0:	ldr	r3, [r3]
   1b2c4:	lsl	r3, r3, #2
   1b2c8:	add	r4, r2, r3
   1b2cc:	mov	r1, #16384	; 0x4000
   1b2d0:	bl	1b650 <sfbpf__create_buffer>
   1b2d4:	mov	r3, r0
   1b2d8:	str	r3, [r4]
   1b2dc:	ldr	r3, [pc, #120]	; 1b35c <sfbpf_restart+0x118>
   1b2e0:	add	r3, pc, r3
   1b2e4:	ldr	r3, [r3]
   1b2e8:	cmp	r3, #0
   1b2ec:	beq	1b318 <sfbpf_restart+0xd4>
   1b2f0:	ldr	r3, [pc, #104]	; 1b360 <sfbpf_restart+0x11c>
   1b2f4:	add	r3, pc, r3
   1b2f8:	ldr	r2, [r3]
   1b2fc:	ldr	r3, [pc, #96]	; 1b364 <sfbpf_restart+0x120>
   1b300:	add	r3, pc, r3
   1b304:	ldr	r3, [r3]
   1b308:	lsl	r3, r3, #2
   1b30c:	add	r3, r2, r3
   1b310:	ldr	r3, [r3]
   1b314:	b	1b31c <sfbpf_restart+0xd8>
   1b318:	mov	r3, #0
   1b31c:	ldr	r1, [fp, #-16]
   1b320:	mov	r0, r3
   1b324:	bl	1b7fc <sfbpf__init_buffer>
   1b328:	bl	1b528 <sfbpf__load_buffer_state>
   1b32c:	nop	{0}
   1b330:	sub	sp, fp, #8
   1b334:	ldr	r4, [sp]
   1b338:	ldr	fp, [sp, #4]
   1b33c:	add	sp, sp, #8
   1b340:	pop	{pc}		; (ldr pc, [sp], #4)
   1b344:	.word	0x0001f900
   1b348:	.word	0x0001f8ec
   1b34c:	.word	0x0001f8d8
   1b350:	.word	0x0001f8a8
   1b354:	.word	0x0001f8b0
   1b358:	.word	0x0001f89c
   1b35c:	.word	0x0001f880
   1b360:	.word	0x0001f86c
   1b364:	.word	0x0001f858

0001b368 <sfbpf__switch_to_buffer>:
   1b368:	str	fp, [sp, #-8]!
   1b36c:	str	lr, [sp, #4]
   1b370:	add	fp, sp, #4
   1b374:	sub	sp, sp, #8
   1b378:	str	r0, [fp, #-8]
   1b37c:	bl	1bd7c <sfbpf_ensure_buffer_stack>
   1b380:	ldr	r3, [pc, #348]	; 1b4e4 <sfbpf__switch_to_buffer+0x17c>
   1b384:	add	r3, pc, r3
   1b388:	ldr	r3, [r3]
   1b38c:	cmp	r3, #0
   1b390:	beq	1b3bc <sfbpf__switch_to_buffer+0x54>
   1b394:	ldr	r3, [pc, #332]	; 1b4e8 <sfbpf__switch_to_buffer+0x180>
   1b398:	add	r3, pc, r3
   1b39c:	ldr	r2, [r3]
   1b3a0:	ldr	r3, [pc, #324]	; 1b4ec <sfbpf__switch_to_buffer+0x184>
   1b3a4:	add	r3, pc, r3
   1b3a8:	ldr	r3, [r3]
   1b3ac:	lsl	r3, r3, #2
   1b3b0:	add	r3, r2, r3
   1b3b4:	ldr	r3, [r3]
   1b3b8:	b	1b3c0 <sfbpf__switch_to_buffer+0x58>
   1b3bc:	mov	r3, #0
   1b3c0:	ldr	r2, [fp, #-8]
   1b3c4:	cmp	r3, r2
   1b3c8:	beq	1b4d0 <sfbpf__switch_to_buffer+0x168>
   1b3cc:	ldr	r3, [pc, #284]	; 1b4f0 <sfbpf__switch_to_buffer+0x188>
   1b3d0:	add	r3, pc, r3
   1b3d4:	ldr	r3, [r3]
   1b3d8:	cmp	r3, #0
   1b3dc:	beq	1b490 <sfbpf__switch_to_buffer+0x128>
   1b3e0:	ldr	r3, [pc, #268]	; 1b4f4 <sfbpf__switch_to_buffer+0x18c>
   1b3e4:	add	r3, pc, r3
   1b3e8:	ldr	r2, [r3]
   1b3ec:	ldr	r3, [pc, #260]	; 1b4f8 <sfbpf__switch_to_buffer+0x190>
   1b3f0:	add	r3, pc, r3
   1b3f4:	ldr	r3, [r3]
   1b3f8:	lsl	r3, r3, #2
   1b3fc:	add	r3, r2, r3
   1b400:	ldr	r3, [r3]
   1b404:	cmp	r3, #0
   1b408:	beq	1b490 <sfbpf__switch_to_buffer+0x128>
   1b40c:	ldr	r3, [pc, #232]	; 1b4fc <sfbpf__switch_to_buffer+0x194>
   1b410:	add	r3, pc, r3
   1b414:	ldr	r3, [r3]
   1b418:	ldr	r2, [pc, #224]	; 1b500 <sfbpf__switch_to_buffer+0x198>
   1b41c:	add	r2, pc, r2
   1b420:	ldrb	r2, [r2]
   1b424:	strb	r2, [r3]
   1b428:	ldr	r3, [pc, #212]	; 1b504 <sfbpf__switch_to_buffer+0x19c>
   1b42c:	add	r3, pc, r3
   1b430:	ldr	r2, [r3]
   1b434:	ldr	r3, [pc, #204]	; 1b508 <sfbpf__switch_to_buffer+0x1a0>
   1b438:	add	r3, pc, r3
   1b43c:	ldr	r3, [r3]
   1b440:	lsl	r3, r3, #2
   1b444:	add	r3, r2, r3
   1b448:	ldr	r3, [r3]
   1b44c:	ldr	r2, [pc, #184]	; 1b50c <sfbpf__switch_to_buffer+0x1a4>
   1b450:	add	r2, pc, r2
   1b454:	ldr	r2, [r2]
   1b458:	str	r2, [r3, #8]
   1b45c:	ldr	r3, [pc, #172]	; 1b510 <sfbpf__switch_to_buffer+0x1a8>
   1b460:	add	r3, pc, r3
   1b464:	ldr	r2, [r3]
   1b468:	ldr	r3, [pc, #164]	; 1b514 <sfbpf__switch_to_buffer+0x1ac>
   1b46c:	add	r3, pc, r3
   1b470:	ldr	r3, [r3]
   1b474:	lsl	r3, r3, #2
   1b478:	add	r3, r2, r3
   1b47c:	ldr	r3, [r3]
   1b480:	ldr	r2, [pc, #144]	; 1b518 <sfbpf__switch_to_buffer+0x1b0>
   1b484:	add	r2, pc, r2
   1b488:	ldr	r2, [r2]
   1b48c:	str	r2, [r3, #16]
   1b490:	ldr	r3, [pc, #132]	; 1b51c <sfbpf__switch_to_buffer+0x1b4>
   1b494:	add	r3, pc, r3
   1b498:	ldr	r2, [r3]
   1b49c:	ldr	r3, [pc, #124]	; 1b520 <sfbpf__switch_to_buffer+0x1b8>
   1b4a0:	add	r3, pc, r3
   1b4a4:	ldr	r3, [r3]
   1b4a8:	lsl	r3, r3, #2
   1b4ac:	add	r3, r2, r3
   1b4b0:	ldr	r2, [fp, #-8]
   1b4b4:	str	r2, [r3]
   1b4b8:	bl	1b528 <sfbpf__load_buffer_state>
   1b4bc:	ldr	r3, [pc, #96]	; 1b524 <sfbpf__switch_to_buffer+0x1bc>
   1b4c0:	add	r3, pc, r3
   1b4c4:	mov	r2, #1
   1b4c8:	str	r2, [r3]
   1b4cc:	b	1b4d4 <sfbpf__switch_to_buffer+0x16c>
   1b4d0:	nop	{0}
   1b4d4:	sub	sp, fp, #4
   1b4d8:	ldr	fp, [sp]
   1b4dc:	add	sp, sp, #4
   1b4e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b4e4:	.word	0x0001f7dc
   1b4e8:	.word	0x0001f7c8
   1b4ec:	.word	0x0001f7b4
   1b4f0:	.word	0x0001f790
   1b4f4:	.word	0x0001f77c
   1b4f8:	.word	0x0001f768
   1b4fc:	.word	0x0001f75c
   1b500:	.word	0x0001f748
   1b504:	.word	0x0001f734
   1b508:	.word	0x0001f720
   1b50c:	.word	0x0001f71c
   1b510:	.word	0x0001f700
   1b514:	.word	0x0001f6ec
   1b518:	.word	0x0001f6e4
   1b51c:	.word	0x0001f6cc
   1b520:	.word	0x0001f6b8
   1b524:	.word	0x0001f6b8

0001b528 <sfbpf__load_buffer_state>:
   1b528:	push	{fp}		; (str fp, [sp, #-4]!)
   1b52c:	add	fp, sp, #0
   1b530:	ldr	r1, [pc, #224]	; 1b618 <sfbpf__load_buffer_state+0xf0>
   1b534:	add	r1, pc, r1
   1b538:	ldr	r3, [pc, #220]	; 1b61c <sfbpf__load_buffer_state+0xf4>
   1b53c:	add	r3, pc, r3
   1b540:	ldr	r2, [r3]
   1b544:	ldr	r3, [pc, #212]	; 1b620 <sfbpf__load_buffer_state+0xf8>
   1b548:	add	r3, pc, r3
   1b54c:	ldr	r3, [r3]
   1b550:	lsl	r3, r3, #2
   1b554:	add	r3, r2, r3
   1b558:	ldr	r3, [r3]
   1b55c:	ldr	r2, [r3, #16]
   1b560:	ldr	r3, [pc, #188]	; 1b624 <sfbpf__load_buffer_state+0xfc>
   1b564:	add	r3, pc, r3
   1b568:	str	r2, [r3]
   1b56c:	ldr	r3, [pc, #180]	; 1b628 <sfbpf__load_buffer_state+0x100>
   1b570:	add	r3, pc, r3
   1b574:	ldr	r2, [r3]
   1b578:	ldr	r3, [pc, #172]	; 1b62c <sfbpf__load_buffer_state+0x104>
   1b57c:	add	r3, pc, r3
   1b580:	ldr	r3, [r3]
   1b584:	lsl	r3, r3, #2
   1b588:	add	r3, r2, r3
   1b58c:	ldr	r3, [r3]
   1b590:	ldr	r2, [r3, #8]
   1b594:	ldr	r3, [pc, #148]	; 1b630 <sfbpf__load_buffer_state+0x108>
   1b598:	add	r3, pc, r3
   1b59c:	str	r2, [r3]
   1b5a0:	ldr	r3, [pc, #140]	; 1b634 <sfbpf__load_buffer_state+0x10c>
   1b5a4:	add	r3, pc, r3
   1b5a8:	ldr	r2, [r3]
   1b5ac:	ldr	r3, [pc, #132]	; 1b638 <sfbpf__load_buffer_state+0x110>
   1b5b0:	ldr	r3, [r1, r3]
   1b5b4:	str	r2, [r3]
   1b5b8:	ldr	r3, [pc, #124]	; 1b63c <sfbpf__load_buffer_state+0x114>
   1b5bc:	add	r3, pc, r3
   1b5c0:	ldr	r2, [r3]
   1b5c4:	ldr	r3, [pc, #116]	; 1b640 <sfbpf__load_buffer_state+0x118>
   1b5c8:	add	r3, pc, r3
   1b5cc:	ldr	r3, [r3]
   1b5d0:	lsl	r3, r3, #2
   1b5d4:	add	r3, r2, r3
   1b5d8:	ldr	r3, [r3]
   1b5dc:	ldr	r2, [r3]
   1b5e0:	ldr	r3, [pc, #92]	; 1b644 <sfbpf__load_buffer_state+0x11c>
   1b5e4:	add	r3, pc, r3
   1b5e8:	str	r2, [r3]
   1b5ec:	ldr	r3, [pc, #84]	; 1b648 <sfbpf__load_buffer_state+0x120>
   1b5f0:	add	r3, pc, r3
   1b5f4:	ldr	r3, [r3]
   1b5f8:	ldrb	r2, [r3]
   1b5fc:	ldr	r3, [pc, #72]	; 1b64c <sfbpf__load_buffer_state+0x124>
   1b600:	add	r3, pc, r3
   1b604:	strb	r2, [r3]
   1b608:	nop	{0}
   1b60c:	add	sp, fp, #0
   1b610:	pop	{fp}		; (ldr fp, [sp], #4)
   1b614:	bx	lr
   1b618:	.word	0x0001eac4
   1b61c:	.word	0x0001f624
   1b620:	.word	0x0001f610
   1b624:	.word	0x0001f604
   1b628:	.word	0x0001f5f0
   1b62c:	.word	0x0001f5dc
   1b630:	.word	0x0001f5d4
   1b634:	.word	0x0001f5c8
   1b638:	.word	0x000000e8
   1b63c:	.word	0x0001f5a4
   1b640:	.word	0x0001f590
   1b644:	.word	0x0001f568
   1b648:	.word	0x0001f57c
   1b64c:	.word	0x0001f564

0001b650 <sfbpf__create_buffer>:
   1b650:	str	fp, [sp, #-8]!
   1b654:	str	lr, [sp, #4]
   1b658:	add	fp, sp, #4
   1b65c:	sub	sp, sp, #16
   1b660:	str	r0, [fp, #-16]
   1b664:	str	r1, [fp, #-20]	; 0xffffffec
   1b668:	mov	r0, #48	; 0x30
   1b66c:	bl	1c488 <sfbpf_alloc>
   1b670:	str	r0, [fp, #-8]
   1b674:	ldr	r3, [fp, #-8]
   1b678:	cmp	r3, #0
   1b67c:	bne	1b690 <sfbpf__create_buffer+0x40>
   1b680:	ldr	r3, [pc, #132]	; 1b70c <sfbpf__create_buffer+0xbc>
   1b684:	add	r3, pc, r3
   1b688:	mov	r0, r3
   1b68c:	bl	1c1f4 <yy_fatal_error>
   1b690:	ldr	r3, [fp, #-8]
   1b694:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b698:	str	r2, [r3, #12]
   1b69c:	ldr	r3, [fp, #-8]
   1b6a0:	ldr	r3, [r3, #12]
   1b6a4:	add	r3, r3, #2
   1b6a8:	mov	r0, r3
   1b6ac:	bl	1c488 <sfbpf_alloc>
   1b6b0:	mov	r2, r0
   1b6b4:	ldr	r3, [fp, #-8]
   1b6b8:	str	r2, [r3, #4]
   1b6bc:	ldr	r3, [fp, #-8]
   1b6c0:	ldr	r3, [r3, #4]
   1b6c4:	cmp	r3, #0
   1b6c8:	bne	1b6dc <sfbpf__create_buffer+0x8c>
   1b6cc:	ldr	r3, [pc, #60]	; 1b710 <sfbpf__create_buffer+0xc0>
   1b6d0:	add	r3, pc, r3
   1b6d4:	mov	r0, r3
   1b6d8:	bl	1c1f4 <yy_fatal_error>
   1b6dc:	ldr	r3, [fp, #-8]
   1b6e0:	mov	r2, #1
   1b6e4:	str	r2, [r3, #20]
   1b6e8:	ldr	r1, [fp, #-16]
   1b6ec:	ldr	r0, [fp, #-8]
   1b6f0:	bl	1b7fc <sfbpf__init_buffer>
   1b6f4:	ldr	r3, [fp, #-8]
   1b6f8:	mov	r0, r3
   1b6fc:	sub	sp, fp, #4
   1b700:	ldr	fp, [sp]
   1b704:	add	sp, sp, #4
   1b708:	pop	{pc}		; (ldr pc, [sp], #4)
   1b70c:	.word	0x0000e584
   1b710:	.word	0x0000e538

0001b714 <sfbpf__delete_buffer>:
   1b714:	str	fp, [sp, #-8]!
   1b718:	str	lr, [sp, #4]
   1b71c:	add	fp, sp, #4
   1b720:	sub	sp, sp, #8
   1b724:	str	r0, [fp, #-8]
   1b728:	ldr	r3, [fp, #-8]
   1b72c:	cmp	r3, #0
   1b730:	beq	1b7d4 <sfbpf__delete_buffer+0xc0>
   1b734:	ldr	r3, [pc, #172]	; 1b7e8 <sfbpf__delete_buffer+0xd4>
   1b738:	add	r3, pc, r3
   1b73c:	ldr	r3, [r3]
   1b740:	cmp	r3, #0
   1b744:	beq	1b770 <sfbpf__delete_buffer+0x5c>
   1b748:	ldr	r3, [pc, #156]	; 1b7ec <sfbpf__delete_buffer+0xd8>
   1b74c:	add	r3, pc, r3
   1b750:	ldr	r2, [r3]
   1b754:	ldr	r3, [pc, #148]	; 1b7f0 <sfbpf__delete_buffer+0xdc>
   1b758:	add	r3, pc, r3
   1b75c:	ldr	r3, [r3]
   1b760:	lsl	r3, r3, #2
   1b764:	add	r3, r2, r3
   1b768:	ldr	r3, [r3]
   1b76c:	b	1b774 <sfbpf__delete_buffer+0x60>
   1b770:	mov	r3, #0
   1b774:	ldr	r2, [fp, #-8]
   1b778:	cmp	r3, r2
   1b77c:	bne	1b7a8 <sfbpf__delete_buffer+0x94>
   1b780:	ldr	r3, [pc, #108]	; 1b7f4 <sfbpf__delete_buffer+0xe0>
   1b784:	add	r3, pc, r3
   1b788:	ldr	r2, [r3]
   1b78c:	ldr	r3, [pc, #100]	; 1b7f8 <sfbpf__delete_buffer+0xe4>
   1b790:	add	r3, pc, r3
   1b794:	ldr	r3, [r3]
   1b798:	lsl	r3, r3, #2
   1b79c:	add	r3, r2, r3
   1b7a0:	mov	r2, #0
   1b7a4:	str	r2, [r3]
   1b7a8:	ldr	r3, [fp, #-8]
   1b7ac:	ldr	r3, [r3, #20]
   1b7b0:	cmp	r3, #0
   1b7b4:	beq	1b7c8 <sfbpf__delete_buffer+0xb4>
   1b7b8:	ldr	r3, [fp, #-8]
   1b7bc:	ldr	r3, [r3, #4]
   1b7c0:	mov	r0, r3
   1b7c4:	bl	1c4f8 <sfbpf_free>
   1b7c8:	ldr	r0, [fp, #-8]
   1b7cc:	bl	1c4f8 <sfbpf_free>
   1b7d0:	b	1b7d8 <sfbpf__delete_buffer+0xc4>
   1b7d4:	nop	{0}
   1b7d8:	sub	sp, fp, #4
   1b7dc:	ldr	fp, [sp]
   1b7e0:	add	sp, sp, #4
   1b7e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b7e8:	.word	0x0001f428
   1b7ec:	.word	0x0001f414
   1b7f0:	.word	0x0001f400
   1b7f4:	.word	0x0001f3dc
   1b7f8:	.word	0x0001f3c8

0001b7fc <sfbpf__init_buffer>:
   1b7fc:	str	fp, [sp, #-8]!
   1b800:	str	lr, [sp, #4]
   1b804:	add	fp, sp, #4
   1b808:	sub	sp, sp, #16
   1b80c:	str	r0, [fp, #-16]
   1b810:	str	r1, [fp, #-20]	; 0xffffffec
   1b814:	bl	e9c <__errno_location@plt>
   1b818:	mov	r3, r0
   1b81c:	ldr	r3, [r3]
   1b820:	str	r3, [fp, #-8]
   1b824:	ldr	r0, [fp, #-16]
   1b828:	bl	1b918 <sfbpf__flush_buffer>
   1b82c:	ldr	r3, [fp, #-16]
   1b830:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b834:	str	r2, [r3]
   1b838:	ldr	r3, [fp, #-16]
   1b83c:	mov	r2, #1
   1b840:	str	r2, [r3, #40]	; 0x28
   1b844:	ldr	r3, [pc, #192]	; 1b90c <sfbpf__init_buffer+0x110>
   1b848:	add	r3, pc, r3
   1b84c:	ldr	r3, [r3]
   1b850:	cmp	r3, #0
   1b854:	beq	1b880 <sfbpf__init_buffer+0x84>
   1b858:	ldr	r3, [pc, #176]	; 1b910 <sfbpf__init_buffer+0x114>
   1b85c:	add	r3, pc, r3
   1b860:	ldr	r2, [r3]
   1b864:	ldr	r3, [pc, #168]	; 1b914 <sfbpf__init_buffer+0x118>
   1b868:	add	r3, pc, r3
   1b86c:	ldr	r3, [r3]
   1b870:	lsl	r3, r3, #2
   1b874:	add	r3, r2, r3
   1b878:	ldr	r3, [r3]
   1b87c:	b	1b884 <sfbpf__init_buffer+0x88>
   1b880:	mov	r3, #0
   1b884:	ldr	r2, [fp, #-16]
   1b888:	cmp	r3, r2
   1b88c:	beq	1b8a8 <sfbpf__init_buffer+0xac>
   1b890:	ldr	r3, [fp, #-16]
   1b894:	mov	r2, #1
   1b898:	str	r2, [r3, #32]
   1b89c:	ldr	r3, [fp, #-16]
   1b8a0:	mov	r2, #0
   1b8a4:	str	r2, [r3, #36]	; 0x24
   1b8a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b8ac:	cmp	r3, #0
   1b8b0:	beq	1b8dc <sfbpf__init_buffer+0xe0>
   1b8b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1b8b8:	bl	ee4 <fileno@plt>
   1b8bc:	mov	r3, r0
   1b8c0:	mov	r0, r3
   1b8c4:	bl	f5c <isatty@plt>
   1b8c8:	mov	r3, r0
   1b8cc:	cmp	r3, #0
   1b8d0:	ble	1b8dc <sfbpf__init_buffer+0xe0>
   1b8d4:	mov	r2, #1
   1b8d8:	b	1b8e0 <sfbpf__init_buffer+0xe4>
   1b8dc:	mov	r2, #0
   1b8e0:	ldr	r3, [fp, #-16]
   1b8e4:	str	r2, [r3, #24]
   1b8e8:	bl	e9c <__errno_location@plt>
   1b8ec:	mov	r2, r0
   1b8f0:	ldr	r3, [fp, #-8]
   1b8f4:	str	r3, [r2]
   1b8f8:	nop	{0}
   1b8fc:	sub	sp, fp, #4
   1b900:	ldr	fp, [sp]
   1b904:	add	sp, sp, #4
   1b908:	pop	{pc}		; (ldr pc, [sp], #4)
   1b90c:	.word	0x0001f318
   1b910:	.word	0x0001f304
   1b914:	.word	0x0001f2f0

0001b918 <sfbpf__flush_buffer>:
   1b918:	str	fp, [sp, #-8]!
   1b91c:	str	lr, [sp, #4]
   1b920:	add	fp, sp, #4
   1b924:	sub	sp, sp, #8
   1b928:	str	r0, [fp, #-8]
   1b92c:	ldr	r3, [fp, #-8]
   1b930:	cmp	r3, #0
   1b934:	beq	1b9e4 <sfbpf__flush_buffer+0xcc>
   1b938:	ldr	r3, [fp, #-8]
   1b93c:	mov	r2, #0
   1b940:	str	r2, [r3, #16]
   1b944:	ldr	r3, [fp, #-8]
   1b948:	ldr	r3, [r3, #4]
   1b94c:	mov	r2, #0
   1b950:	strb	r2, [r3]
   1b954:	ldr	r3, [fp, #-8]
   1b958:	ldr	r3, [r3, #4]
   1b95c:	add	r3, r3, #1
   1b960:	mov	r2, #0
   1b964:	strb	r2, [r3]
   1b968:	ldr	r3, [fp, #-8]
   1b96c:	ldr	r2, [r3, #4]
   1b970:	ldr	r3, [fp, #-8]
   1b974:	str	r2, [r3, #8]
   1b978:	ldr	r3, [fp, #-8]
   1b97c:	mov	r2, #1
   1b980:	str	r2, [r3, #28]
   1b984:	ldr	r3, [fp, #-8]
   1b988:	mov	r2, #0
   1b98c:	str	r2, [r3, #44]	; 0x2c
   1b990:	ldr	r3, [pc, #96]	; 1b9f8 <sfbpf__flush_buffer+0xe0>
   1b994:	add	r3, pc, r3
   1b998:	ldr	r3, [r3]
   1b99c:	cmp	r3, #0
   1b9a0:	beq	1b9cc <sfbpf__flush_buffer+0xb4>
   1b9a4:	ldr	r3, [pc, #80]	; 1b9fc <sfbpf__flush_buffer+0xe4>
   1b9a8:	add	r3, pc, r3
   1b9ac:	ldr	r2, [r3]
   1b9b0:	ldr	r3, [pc, #72]	; 1ba00 <sfbpf__flush_buffer+0xe8>
   1b9b4:	add	r3, pc, r3
   1b9b8:	ldr	r3, [r3]
   1b9bc:	lsl	r3, r3, #2
   1b9c0:	add	r3, r2, r3
   1b9c4:	ldr	r3, [r3]
   1b9c8:	b	1b9d0 <sfbpf__flush_buffer+0xb8>
   1b9cc:	mov	r3, #0
   1b9d0:	ldr	r2, [fp, #-8]
   1b9d4:	cmp	r3, r2
   1b9d8:	bne	1b9e8 <sfbpf__flush_buffer+0xd0>
   1b9dc:	bl	1b528 <sfbpf__load_buffer_state>
   1b9e0:	b	1b9e8 <sfbpf__flush_buffer+0xd0>
   1b9e4:	nop	{0}
   1b9e8:	sub	sp, fp, #4
   1b9ec:	ldr	fp, [sp]
   1b9f0:	add	sp, sp, #4
   1b9f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b9f8:	.word	0x0001f1cc
   1b9fc:	.word	0x0001f1b8
   1ba00:	.word	0x0001f1a4

0001ba04 <sfbpf_push_buffer_state>:
   1ba04:	str	fp, [sp, #-8]!
   1ba08:	str	lr, [sp, #4]
   1ba0c:	add	fp, sp, #4
   1ba10:	sub	sp, sp, #8
   1ba14:	str	r0, [fp, #-8]
   1ba18:	ldr	r3, [fp, #-8]
   1ba1c:	cmp	r3, #0
   1ba20:	beq	1bb88 <sfbpf_push_buffer_state+0x184>
   1ba24:	bl	1bd7c <sfbpf_ensure_buffer_stack>
   1ba28:	ldr	r3, [pc, #364]	; 1bb9c <sfbpf_push_buffer_state+0x198>
   1ba2c:	add	r3, pc, r3
   1ba30:	ldr	r3, [r3]
   1ba34:	cmp	r3, #0
   1ba38:	beq	1baec <sfbpf_push_buffer_state+0xe8>
   1ba3c:	ldr	r3, [pc, #348]	; 1bba0 <sfbpf_push_buffer_state+0x19c>
   1ba40:	add	r3, pc, r3
   1ba44:	ldr	r2, [r3]
   1ba48:	ldr	r3, [pc, #340]	; 1bba4 <sfbpf_push_buffer_state+0x1a0>
   1ba4c:	add	r3, pc, r3
   1ba50:	ldr	r3, [r3]
   1ba54:	lsl	r3, r3, #2
   1ba58:	add	r3, r2, r3
   1ba5c:	ldr	r3, [r3]
   1ba60:	cmp	r3, #0
   1ba64:	beq	1baec <sfbpf_push_buffer_state+0xe8>
   1ba68:	ldr	r3, [pc, #312]	; 1bba8 <sfbpf_push_buffer_state+0x1a4>
   1ba6c:	add	r3, pc, r3
   1ba70:	ldr	r3, [r3]
   1ba74:	ldr	r2, [pc, #304]	; 1bbac <sfbpf_push_buffer_state+0x1a8>
   1ba78:	add	r2, pc, r2
   1ba7c:	ldrb	r2, [r2]
   1ba80:	strb	r2, [r3]
   1ba84:	ldr	r3, [pc, #292]	; 1bbb0 <sfbpf_push_buffer_state+0x1ac>
   1ba88:	add	r3, pc, r3
   1ba8c:	ldr	r2, [r3]
   1ba90:	ldr	r3, [pc, #284]	; 1bbb4 <sfbpf_push_buffer_state+0x1b0>
   1ba94:	add	r3, pc, r3
   1ba98:	ldr	r3, [r3]
   1ba9c:	lsl	r3, r3, #2
   1baa0:	add	r3, r2, r3
   1baa4:	ldr	r3, [r3]
   1baa8:	ldr	r2, [pc, #264]	; 1bbb8 <sfbpf_push_buffer_state+0x1b4>
   1baac:	add	r2, pc, r2
   1bab0:	ldr	r2, [r2]
   1bab4:	str	r2, [r3, #8]
   1bab8:	ldr	r3, [pc, #252]	; 1bbbc <sfbpf_push_buffer_state+0x1b8>
   1babc:	add	r3, pc, r3
   1bac0:	ldr	r2, [r3]
   1bac4:	ldr	r3, [pc, #244]	; 1bbc0 <sfbpf_push_buffer_state+0x1bc>
   1bac8:	add	r3, pc, r3
   1bacc:	ldr	r3, [r3]
   1bad0:	lsl	r3, r3, #2
   1bad4:	add	r3, r2, r3
   1bad8:	ldr	r3, [r3]
   1badc:	ldr	r2, [pc, #224]	; 1bbc4 <sfbpf_push_buffer_state+0x1c0>
   1bae0:	add	r2, pc, r2
   1bae4:	ldr	r2, [r2]
   1bae8:	str	r2, [r3, #16]
   1baec:	ldr	r3, [pc, #212]	; 1bbc8 <sfbpf_push_buffer_state+0x1c4>
   1baf0:	add	r3, pc, r3
   1baf4:	ldr	r3, [r3]
   1baf8:	cmp	r3, #0
   1bafc:	beq	1bb48 <sfbpf_push_buffer_state+0x144>
   1bb00:	ldr	r3, [pc, #196]	; 1bbcc <sfbpf_push_buffer_state+0x1c8>
   1bb04:	add	r3, pc, r3
   1bb08:	ldr	r2, [r3]
   1bb0c:	ldr	r3, [pc, #188]	; 1bbd0 <sfbpf_push_buffer_state+0x1cc>
   1bb10:	add	r3, pc, r3
   1bb14:	ldr	r3, [r3]
   1bb18:	lsl	r3, r3, #2
   1bb1c:	add	r3, r2, r3
   1bb20:	ldr	r3, [r3]
   1bb24:	cmp	r3, #0
   1bb28:	beq	1bb48 <sfbpf_push_buffer_state+0x144>
   1bb2c:	ldr	r3, [pc, #160]	; 1bbd4 <sfbpf_push_buffer_state+0x1d0>
   1bb30:	add	r3, pc, r3
   1bb34:	ldr	r3, [r3]
   1bb38:	add	r2, r3, #1
   1bb3c:	ldr	r3, [pc, #148]	; 1bbd8 <sfbpf_push_buffer_state+0x1d4>
   1bb40:	add	r3, pc, r3
   1bb44:	str	r2, [r3]
   1bb48:	ldr	r3, [pc, #140]	; 1bbdc <sfbpf_push_buffer_state+0x1d8>
   1bb4c:	add	r3, pc, r3
   1bb50:	ldr	r2, [r3]
   1bb54:	ldr	r3, [pc, #132]	; 1bbe0 <sfbpf_push_buffer_state+0x1dc>
   1bb58:	add	r3, pc, r3
   1bb5c:	ldr	r3, [r3]
   1bb60:	lsl	r3, r3, #2
   1bb64:	add	r3, r2, r3
   1bb68:	ldr	r2, [fp, #-8]
   1bb6c:	str	r2, [r3]
   1bb70:	bl	1b528 <sfbpf__load_buffer_state>
   1bb74:	ldr	r3, [pc, #104]	; 1bbe4 <sfbpf_push_buffer_state+0x1e0>
   1bb78:	add	r3, pc, r3
   1bb7c:	mov	r2, #1
   1bb80:	str	r2, [r3]
   1bb84:	b	1bb8c <sfbpf_push_buffer_state+0x188>
   1bb88:	nop	{0}
   1bb8c:	sub	sp, fp, #4
   1bb90:	ldr	fp, [sp]
   1bb94:	add	sp, sp, #4
   1bb98:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb9c:	.word	0x0001f134
   1bba0:	.word	0x0001f120
   1bba4:	.word	0x0001f10c
   1bba8:	.word	0x0001f100
   1bbac:	.word	0x0001f0ec
   1bbb0:	.word	0x0001f0d8
   1bbb4:	.word	0x0001f0c4
   1bbb8:	.word	0x0001f0c0
   1bbbc:	.word	0x0001f0a4
   1bbc0:	.word	0x0001f090
   1bbc4:	.word	0x0001f088
   1bbc8:	.word	0x0001f070
   1bbcc:	.word	0x0001f05c
   1bbd0:	.word	0x0001f048
   1bbd4:	.word	0x0001f028
   1bbd8:	.word	0x0001f018
   1bbdc:	.word	0x0001f014
   1bbe0:	.word	0x0001f000
   1bbe4:	.word	0x0001f000

0001bbe8 <sfbpf_pop_buffer_state>:
   1bbe8:	str	fp, [sp, #-8]!
   1bbec:	str	lr, [sp, #4]
   1bbf0:	add	fp, sp, #4
   1bbf4:	ldr	r3, [pc, #324]	; 1bd40 <sfbpf_pop_buffer_state+0x158>
   1bbf8:	add	r3, pc, r3
   1bbfc:	ldr	r3, [r3]
   1bc00:	cmp	r3, #0
   1bc04:	beq	1bd2c <sfbpf_pop_buffer_state+0x144>
   1bc08:	ldr	r3, [pc, #308]	; 1bd44 <sfbpf_pop_buffer_state+0x15c>
   1bc0c:	add	r3, pc, r3
   1bc10:	ldr	r2, [r3]
   1bc14:	ldr	r3, [pc, #300]	; 1bd48 <sfbpf_pop_buffer_state+0x160>
   1bc18:	add	r3, pc, r3
   1bc1c:	ldr	r3, [r3]
   1bc20:	lsl	r3, r3, #2
   1bc24:	add	r3, r2, r3
   1bc28:	ldr	r3, [r3]
   1bc2c:	cmp	r3, #0
   1bc30:	beq	1bd2c <sfbpf_pop_buffer_state+0x144>
   1bc34:	ldr	r3, [pc, #272]	; 1bd4c <sfbpf_pop_buffer_state+0x164>
   1bc38:	add	r3, pc, r3
   1bc3c:	ldr	r3, [r3]
   1bc40:	cmp	r3, #0
   1bc44:	beq	1bc70 <sfbpf_pop_buffer_state+0x88>
   1bc48:	ldr	r3, [pc, #256]	; 1bd50 <sfbpf_pop_buffer_state+0x168>
   1bc4c:	add	r3, pc, r3
   1bc50:	ldr	r2, [r3]
   1bc54:	ldr	r3, [pc, #248]	; 1bd54 <sfbpf_pop_buffer_state+0x16c>
   1bc58:	add	r3, pc, r3
   1bc5c:	ldr	r3, [r3]
   1bc60:	lsl	r3, r3, #2
   1bc64:	add	r3, r2, r3
   1bc68:	ldr	r3, [r3]
   1bc6c:	b	1bc74 <sfbpf_pop_buffer_state+0x8c>
   1bc70:	mov	r3, #0
   1bc74:	mov	r0, r3
   1bc78:	bl	1b714 <sfbpf__delete_buffer>
   1bc7c:	ldr	r3, [pc, #212]	; 1bd58 <sfbpf_pop_buffer_state+0x170>
   1bc80:	add	r3, pc, r3
   1bc84:	ldr	r2, [r3]
   1bc88:	ldr	r3, [pc, #204]	; 1bd5c <sfbpf_pop_buffer_state+0x174>
   1bc8c:	add	r3, pc, r3
   1bc90:	ldr	r3, [r3]
   1bc94:	lsl	r3, r3, #2
   1bc98:	add	r3, r2, r3
   1bc9c:	mov	r2, #0
   1bca0:	str	r2, [r3]
   1bca4:	ldr	r3, [pc, #180]	; 1bd60 <sfbpf_pop_buffer_state+0x178>
   1bca8:	add	r3, pc, r3
   1bcac:	ldr	r3, [r3]
   1bcb0:	cmp	r3, #0
   1bcb4:	beq	1bcd4 <sfbpf_pop_buffer_state+0xec>
   1bcb8:	ldr	r3, [pc, #164]	; 1bd64 <sfbpf_pop_buffer_state+0x17c>
   1bcbc:	add	r3, pc, r3
   1bcc0:	ldr	r3, [r3]
   1bcc4:	sub	r2, r3, #1
   1bcc8:	ldr	r3, [pc, #152]	; 1bd68 <sfbpf_pop_buffer_state+0x180>
   1bccc:	add	r3, pc, r3
   1bcd0:	str	r2, [r3]
   1bcd4:	ldr	r3, [pc, #144]	; 1bd6c <sfbpf_pop_buffer_state+0x184>
   1bcd8:	add	r3, pc, r3
   1bcdc:	ldr	r3, [r3]
   1bce0:	cmp	r3, #0
   1bce4:	beq	1bd30 <sfbpf_pop_buffer_state+0x148>
   1bce8:	ldr	r3, [pc, #128]	; 1bd70 <sfbpf_pop_buffer_state+0x188>
   1bcec:	add	r3, pc, r3
   1bcf0:	ldr	r2, [r3]
   1bcf4:	ldr	r3, [pc, #120]	; 1bd74 <sfbpf_pop_buffer_state+0x18c>
   1bcf8:	add	r3, pc, r3
   1bcfc:	ldr	r3, [r3]
   1bd00:	lsl	r3, r3, #2
   1bd04:	add	r3, r2, r3
   1bd08:	ldr	r3, [r3]
   1bd0c:	cmp	r3, #0
   1bd10:	beq	1bd30 <sfbpf_pop_buffer_state+0x148>
   1bd14:	bl	1b528 <sfbpf__load_buffer_state>
   1bd18:	ldr	r3, [pc, #88]	; 1bd78 <sfbpf_pop_buffer_state+0x190>
   1bd1c:	add	r3, pc, r3
   1bd20:	mov	r2, #1
   1bd24:	str	r2, [r3]
   1bd28:	b	1bd30 <sfbpf_pop_buffer_state+0x148>
   1bd2c:	nop	{0}
   1bd30:	sub	sp, fp, #4
   1bd34:	ldr	fp, [sp]
   1bd38:	add	sp, sp, #4
   1bd3c:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd40:	.word	0x0001ef68
   1bd44:	.word	0x0001ef54
   1bd48:	.word	0x0001ef40
   1bd4c:	.word	0x0001ef28
   1bd50:	.word	0x0001ef14
   1bd54:	.word	0x0001ef00
   1bd58:	.word	0x0001eee0
   1bd5c:	.word	0x0001eecc
   1bd60:	.word	0x0001eeb0
   1bd64:	.word	0x0001ee9c
   1bd68:	.word	0x0001ee8c
   1bd6c:	.word	0x0001ee88
   1bd70:	.word	0x0001ee74
   1bd74:	.word	0x0001ee60
   1bd78:	.word	0x0001ee5c

0001bd7c <sfbpf_ensure_buffer_stack>:
   1bd7c:	str	fp, [sp, #-8]!
   1bd80:	str	lr, [sp, #4]
   1bd84:	add	fp, sp, #4
   1bd88:	sub	sp, sp, #8
   1bd8c:	ldr	r3, [pc, #392]	; 1bf1c <sfbpf_ensure_buffer_stack+0x1a0>
   1bd90:	add	r3, pc, r3
   1bd94:	ldr	r3, [r3]
   1bd98:	cmp	r3, #0
   1bd9c:	bne	1be30 <sfbpf_ensure_buffer_stack+0xb4>
   1bda0:	mov	r3, #1
   1bda4:	str	r3, [fp, #-8]
   1bda8:	ldr	r3, [fp, #-8]
   1bdac:	lsl	r3, r3, #2
   1bdb0:	mov	r0, r3
   1bdb4:	bl	1c488 <sfbpf_alloc>
   1bdb8:	mov	r2, r0
   1bdbc:	ldr	r3, [pc, #348]	; 1bf20 <sfbpf_ensure_buffer_stack+0x1a4>
   1bdc0:	add	r3, pc, r3
   1bdc4:	str	r2, [r3]
   1bdc8:	ldr	r3, [pc, #340]	; 1bf24 <sfbpf_ensure_buffer_stack+0x1a8>
   1bdcc:	add	r3, pc, r3
   1bdd0:	ldr	r3, [r3]
   1bdd4:	cmp	r3, #0
   1bdd8:	bne	1bdec <sfbpf_ensure_buffer_stack+0x70>
   1bddc:	ldr	r3, [pc, #324]	; 1bf28 <sfbpf_ensure_buffer_stack+0x1ac>
   1bde0:	add	r3, pc, r3
   1bde4:	mov	r0, r3
   1bde8:	bl	1c1f4 <yy_fatal_error>
   1bdec:	ldr	r3, [pc, #312]	; 1bf2c <sfbpf_ensure_buffer_stack+0x1b0>
   1bdf0:	add	r3, pc, r3
   1bdf4:	ldr	r0, [r3]
   1bdf8:	ldr	r3, [fp, #-8]
   1bdfc:	lsl	r3, r3, #2
   1be00:	mov	r2, r3
   1be04:	mov	r1, #0
   1be08:	bl	ec0 <memset@plt>
   1be0c:	ldr	r3, [pc, #284]	; 1bf30 <sfbpf_ensure_buffer_stack+0x1b4>
   1be10:	add	r3, pc, r3
   1be14:	ldr	r2, [fp, #-8]
   1be18:	str	r2, [r3]
   1be1c:	ldr	r3, [pc, #272]	; 1bf34 <sfbpf_ensure_buffer_stack+0x1b8>
   1be20:	add	r3, pc, r3
   1be24:	mov	r2, #0
   1be28:	str	r2, [r3]
   1be2c:	b	1bf0c <sfbpf_ensure_buffer_stack+0x190>
   1be30:	ldr	r3, [pc, #256]	; 1bf38 <sfbpf_ensure_buffer_stack+0x1bc>
   1be34:	add	r3, pc, r3
   1be38:	ldr	r3, [r3]
   1be3c:	sub	r2, r3, #1
   1be40:	ldr	r3, [pc, #244]	; 1bf3c <sfbpf_ensure_buffer_stack+0x1c0>
   1be44:	add	r3, pc, r3
   1be48:	ldr	r3, [r3]
   1be4c:	cmp	r2, r3
   1be50:	bhi	1bf0c <sfbpf_ensure_buffer_stack+0x190>
   1be54:	mov	r3, #8
   1be58:	str	r3, [fp, #-12]
   1be5c:	ldr	r3, [pc, #220]	; 1bf40 <sfbpf_ensure_buffer_stack+0x1c4>
   1be60:	add	r3, pc, r3
   1be64:	ldr	r3, [r3]
   1be68:	ldr	r2, [fp, #-12]
   1be6c:	add	r3, r2, r3
   1be70:	str	r3, [fp, #-8]
   1be74:	ldr	r3, [pc, #200]	; 1bf44 <sfbpf_ensure_buffer_stack+0x1c8>
   1be78:	add	r3, pc, r3
   1be7c:	ldr	r2, [r3]
   1be80:	ldr	r3, [fp, #-8]
   1be84:	lsl	r3, r3, #2
   1be88:	mov	r1, r3
   1be8c:	mov	r0, r2
   1be90:	bl	1c4bc <sfbpf_realloc>
   1be94:	mov	r2, r0
   1be98:	ldr	r3, [pc, #168]	; 1bf48 <sfbpf_ensure_buffer_stack+0x1cc>
   1be9c:	add	r3, pc, r3
   1bea0:	str	r2, [r3]
   1bea4:	ldr	r3, [pc, #160]	; 1bf4c <sfbpf_ensure_buffer_stack+0x1d0>
   1bea8:	add	r3, pc, r3
   1beac:	ldr	r3, [r3]
   1beb0:	cmp	r3, #0
   1beb4:	bne	1bec8 <sfbpf_ensure_buffer_stack+0x14c>
   1beb8:	ldr	r3, [pc, #144]	; 1bf50 <sfbpf_ensure_buffer_stack+0x1d4>
   1bebc:	add	r3, pc, r3
   1bec0:	mov	r0, r3
   1bec4:	bl	1c1f4 <yy_fatal_error>
   1bec8:	ldr	r3, [pc, #132]	; 1bf54 <sfbpf_ensure_buffer_stack+0x1d8>
   1becc:	add	r3, pc, r3
   1bed0:	ldr	r2, [r3]
   1bed4:	ldr	r3, [pc, #124]	; 1bf58 <sfbpf_ensure_buffer_stack+0x1dc>
   1bed8:	add	r3, pc, r3
   1bedc:	ldr	r3, [r3]
   1bee0:	lsl	r3, r3, #2
   1bee4:	add	r0, r2, r3
   1bee8:	ldr	r3, [fp, #-12]
   1beec:	lsl	r3, r3, #2
   1bef0:	mov	r2, r3
   1bef4:	mov	r1, #0
   1bef8:	bl	ec0 <memset@plt>
   1befc:	ldr	r3, [pc, #88]	; 1bf5c <sfbpf_ensure_buffer_stack+0x1e0>
   1bf00:	add	r3, pc, r3
   1bf04:	ldr	r2, [fp, #-8]
   1bf08:	str	r2, [r3]
   1bf0c:	sub	sp, fp, #4
   1bf10:	ldr	fp, [sp]
   1bf14:	add	sp, sp, #4
   1bf18:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf1c:	.word	0x0001edd0
   1bf20:	.word	0x0001eda0
   1bf24:	.word	0x0001ed94
   1bf28:	.word	0x0000de54
   1bf2c:	.word	0x0001ed70
   1bf30:	.word	0x0001ed4c
   1bf34:	.word	0x0001ed38
   1bf38:	.word	0x0001ed28
   1bf3c:	.word	0x0001ed14
   1bf40:	.word	0x0001ecfc
   1bf44:	.word	0x0001ece8
   1bf48:	.word	0x0001ecc4
   1bf4c:	.word	0x0001ecb8
   1bf50:	.word	0x0000dd78
   1bf54:	.word	0x0001ec94
   1bf58:	.word	0x0001ec84
   1bf5c:	.word	0x0001ec5c

0001bf60 <sfbpf__scan_buffer>:
   1bf60:	str	fp, [sp, #-8]!
   1bf64:	str	lr, [sp, #4]
   1bf68:	add	fp, sp, #4
   1bf6c:	sub	sp, sp, #16
   1bf70:	str	r0, [fp, #-16]
   1bf74:	str	r1, [fp, #-20]	; 0xffffffec
   1bf78:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf7c:	cmp	r3, #1
   1bf80:	bls	1bfbc <sfbpf__scan_buffer+0x5c>
   1bf84:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf88:	sub	r3, r3, #2
   1bf8c:	ldr	r2, [fp, #-16]
   1bf90:	add	r3, r2, r3
   1bf94:	ldrb	r3, [r3]
   1bf98:	cmp	r3, #0
   1bf9c:	bne	1bfbc <sfbpf__scan_buffer+0x5c>
   1bfa0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bfa4:	sub	r3, r3, #1
   1bfa8:	ldr	r2, [fp, #-16]
   1bfac:	add	r3, r2, r3
   1bfb0:	ldrb	r3, [r3]
   1bfb4:	cmp	r3, #0
   1bfb8:	beq	1bfc4 <sfbpf__scan_buffer+0x64>
   1bfbc:	mov	r3, #0
   1bfc0:	b	1c080 <sfbpf__scan_buffer+0x120>
   1bfc4:	mov	r0, #48	; 0x30
   1bfc8:	bl	1c488 <sfbpf_alloc>
   1bfcc:	str	r0, [fp, #-8]
   1bfd0:	ldr	r3, [fp, #-8]
   1bfd4:	cmp	r3, #0
   1bfd8:	bne	1bfec <sfbpf__scan_buffer+0x8c>
   1bfdc:	ldr	r3, [pc, #176]	; 1c094 <sfbpf__scan_buffer+0x134>
   1bfe0:	add	r3, pc, r3
   1bfe4:	mov	r0, r3
   1bfe8:	bl	1c1f4 <yy_fatal_error>
   1bfec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bff0:	sub	r3, r3, #2
   1bff4:	mov	r2, r3
   1bff8:	ldr	r3, [fp, #-8]
   1bffc:	str	r2, [r3, #12]
   1c000:	ldr	r3, [fp, #-8]
   1c004:	ldr	r2, [fp, #-16]
   1c008:	str	r2, [r3, #4]
   1c00c:	ldr	r3, [fp, #-8]
   1c010:	ldr	r2, [r3, #4]
   1c014:	ldr	r3, [fp, #-8]
   1c018:	str	r2, [r3, #8]
   1c01c:	ldr	r3, [fp, #-8]
   1c020:	mov	r2, #0
   1c024:	str	r2, [r3, #20]
   1c028:	ldr	r3, [fp, #-8]
   1c02c:	mov	r2, #0
   1c030:	str	r2, [r3]
   1c034:	ldr	r3, [fp, #-8]
   1c038:	ldr	r2, [r3, #12]
   1c03c:	ldr	r3, [fp, #-8]
   1c040:	str	r2, [r3, #16]
   1c044:	ldr	r3, [fp, #-8]
   1c048:	mov	r2, #0
   1c04c:	str	r2, [r3, #24]
   1c050:	ldr	r3, [fp, #-8]
   1c054:	mov	r2, #1
   1c058:	str	r2, [r3, #28]
   1c05c:	ldr	r3, [fp, #-8]
   1c060:	mov	r2, #0
   1c064:	str	r2, [r3, #40]	; 0x28
   1c068:	ldr	r3, [fp, #-8]
   1c06c:	mov	r2, #0
   1c070:	str	r2, [r3, #44]	; 0x2c
   1c074:	ldr	r0, [fp, #-8]
   1c078:	bl	1b368 <sfbpf__switch_to_buffer>
   1c07c:	ldr	r3, [fp, #-8]
   1c080:	mov	r0, r3
   1c084:	sub	sp, fp, #4
   1c088:	ldr	fp, [sp]
   1c08c:	add	sp, sp, #4
   1c090:	pop	{pc}		; (ldr pc, [sp], #4)
   1c094:	.word	0x0000dc88

0001c098 <sfbpf__scan_string>:
   1c098:	str	fp, [sp, #-8]!
   1c09c:	str	lr, [sp, #4]
   1c0a0:	add	fp, sp, #4
   1c0a4:	sub	sp, sp, #8
   1c0a8:	str	r0, [fp, #-8]
   1c0ac:	ldr	r0, [fp, #-8]
   1c0b0:	bl	e78 <strlen@plt>
   1c0b4:	mov	r3, r0
   1c0b8:	mov	r1, r3
   1c0bc:	ldr	r0, [fp, #-8]
   1c0c0:	bl	1c0dc <sfbpf__scan_bytes>
   1c0c4:	mov	r3, r0
   1c0c8:	mov	r0, r3
   1c0cc:	sub	sp, fp, #4
   1c0d0:	ldr	fp, [sp]
   1c0d4:	add	sp, sp, #4
   1c0d8:	pop	{pc}		; (ldr pc, [sp], #4)

0001c0dc <sfbpf__scan_bytes>:
   1c0dc:	str	fp, [sp, #-8]!
   1c0e0:	str	lr, [sp, #4]
   1c0e4:	add	fp, sp, #4
   1c0e8:	sub	sp, sp, #24
   1c0ec:	str	r0, [fp, #-24]	; 0xffffffe8
   1c0f0:	str	r1, [fp, #-28]	; 0xffffffe4
   1c0f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c0f8:	add	r3, r3, #2
   1c0fc:	str	r3, [fp, #-12]
   1c100:	ldr	r0, [fp, #-12]
   1c104:	bl	1c488 <sfbpf_alloc>
   1c108:	str	r0, [fp, #-16]
   1c10c:	ldr	r3, [fp, #-16]
   1c110:	cmp	r3, #0
   1c114:	bne	1c128 <sfbpf__scan_bytes+0x4c>
   1c118:	ldr	r3, [pc, #204]	; 1c1ec <sfbpf__scan_bytes+0x110>
   1c11c:	add	r3, pc, r3
   1c120:	mov	r0, r3
   1c124:	bl	1c1f4 <yy_fatal_error>
   1c128:	mov	r3, #0
   1c12c:	str	r3, [fp, #-8]
   1c130:	b	1c160 <sfbpf__scan_bytes+0x84>
   1c134:	ldr	r3, [fp, #-8]
   1c138:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c13c:	add	r2, r2, r3
   1c140:	ldr	r3, [fp, #-8]
   1c144:	ldr	r1, [fp, #-16]
   1c148:	add	r3, r1, r3
   1c14c:	ldrb	r2, [r2]
   1c150:	strb	r2, [r3]
   1c154:	ldr	r3, [fp, #-8]
   1c158:	add	r3, r3, #1
   1c15c:	str	r3, [fp, #-8]
   1c160:	ldr	r2, [fp, #-8]
   1c164:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c168:	cmp	r2, r3
   1c16c:	blt	1c134 <sfbpf__scan_bytes+0x58>
   1c170:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c174:	add	r3, r3, #1
   1c178:	ldr	r2, [fp, #-16]
   1c17c:	add	r3, r2, r3
   1c180:	mov	r2, #0
   1c184:	strb	r2, [r3]
   1c188:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c18c:	ldr	r1, [fp, #-16]
   1c190:	add	r2, r1, r2
   1c194:	ldrb	r3, [r3]
   1c198:	strb	r3, [r2]
   1c19c:	ldr	r1, [fp, #-12]
   1c1a0:	ldr	r0, [fp, #-16]
   1c1a4:	bl	1bf60 <sfbpf__scan_buffer>
   1c1a8:	str	r0, [fp, #-20]	; 0xffffffec
   1c1ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c1b0:	cmp	r3, #0
   1c1b4:	bne	1c1c8 <sfbpf__scan_bytes+0xec>
   1c1b8:	ldr	r3, [pc, #48]	; 1c1f0 <sfbpf__scan_bytes+0x114>
   1c1bc:	add	r3, pc, r3
   1c1c0:	mov	r0, r3
   1c1c4:	bl	1c1f4 <yy_fatal_error>
   1c1c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c1cc:	mov	r2, #1
   1c1d0:	str	r2, [r3, #20]
   1c1d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c1d8:	mov	r0, r3
   1c1dc:	sub	sp, fp, #4
   1c1e0:	ldr	fp, [sp]
   1c1e4:	add	sp, sp, #4
   1c1e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1ec:	.word	0x0000db78
   1c1f0:	.word	0x0000db04

0001c1f4 <yy_fatal_error>:
   1c1f4:	str	fp, [sp, #-8]!
   1c1f8:	str	lr, [sp, #4]
   1c1fc:	add	fp, sp, #4
   1c200:	sub	sp, sp, #8
   1c204:	str	r0, [fp, #-8]
   1c208:	ldr	r2, [pc, #40]	; 1c238 <yy_fatal_error+0x44>
   1c20c:	add	r2, pc, r2
   1c210:	ldr	r3, [pc, #36]	; 1c23c <yy_fatal_error+0x48>
   1c214:	ldr	r3, [r2, r3]
   1c218:	ldr	r3, [r3]
   1c21c:	ldr	r2, [fp, #-8]
   1c220:	ldr	r1, [pc, #24]	; 1c240 <yy_fatal_error+0x4c>
   1c224:	add	r1, pc, r1
   1c228:	mov	r0, r3
   1c22c:	bl	e90 <fprintf@plt>
   1c230:	mov	r0, #2
   1c234:	bl	e6c <exit@plt>
   1c238:	.word	0x0001ddec
   1c23c:	.word	0x000000e0
   1c240:	.word	0x0000dabc

0001c244 <sfbpf_get_debug>:
   1c244:	push	{fp}		; (str fp, [sp, #-4]!)
   1c248:	add	fp, sp, #0
   1c24c:	ldr	r3, [pc, #20]	; 1c268 <sfbpf_get_debug+0x24>
   1c250:	add	r3, pc, r3
   1c254:	ldr	r3, [r3]
   1c258:	mov	r0, r3
   1c25c:	add	sp, fp, #0
   1c260:	pop	{fp}		; (ldr fp, [sp], #4)
   1c264:	bx	lr
   1c268:	.word	0x0001e904

0001c26c <sfbpf_set_debug>:
   1c26c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c270:	add	fp, sp, #0
   1c274:	sub	sp, sp, #12
   1c278:	str	r0, [fp, #-8]
   1c27c:	ldr	r3, [pc, #24]	; 1c29c <sfbpf_set_debug+0x30>
   1c280:	add	r3, pc, r3
   1c284:	ldr	r2, [fp, #-8]
   1c288:	str	r2, [r3]
   1c28c:	nop	{0}
   1c290:	add	sp, fp, #0
   1c294:	pop	{fp}		; (ldr fp, [sp], #4)
   1c298:	bx	lr
   1c29c:	.word	0x0001e8d4

0001c2a0 <yy_init_globals>:
   1c2a0:	push	{fp}		; (str fp, [sp, #-4]!)
   1c2a4:	add	fp, sp, #0
   1c2a8:	ldr	r3, [pc, #140]	; 1c33c <yy_init_globals+0x9c>
   1c2ac:	add	r3, pc, r3
   1c2b0:	mov	r2, #0
   1c2b4:	str	r2, [r3]
   1c2b8:	ldr	r3, [pc, #128]	; 1c340 <yy_init_globals+0xa0>
   1c2bc:	add	r3, pc, r3
   1c2c0:	mov	r2, #0
   1c2c4:	str	r2, [r3]
   1c2c8:	ldr	r3, [pc, #116]	; 1c344 <yy_init_globals+0xa4>
   1c2cc:	add	r3, pc, r3
   1c2d0:	mov	r2, #0
   1c2d4:	str	r2, [r3]
   1c2d8:	ldr	r3, [pc, #104]	; 1c348 <yy_init_globals+0xa8>
   1c2dc:	add	r3, pc, r3
   1c2e0:	mov	r2, #0
   1c2e4:	str	r2, [r3]
   1c2e8:	ldr	r3, [pc, #92]	; 1c34c <yy_init_globals+0xac>
   1c2ec:	add	r3, pc, r3
   1c2f0:	mov	r2, #0
   1c2f4:	str	r2, [r3]
   1c2f8:	ldr	r3, [pc, #80]	; 1c350 <yy_init_globals+0xb0>
   1c2fc:	add	r3, pc, r3
   1c300:	mov	r2, #0
   1c304:	str	r2, [r3]
   1c308:	ldr	r3, [pc, #68]	; 1c354 <yy_init_globals+0xb4>
   1c30c:	add	r3, pc, r3
   1c310:	mov	r2, #0
   1c314:	str	r2, [r3]
   1c318:	ldr	r3, [pc, #56]	; 1c358 <yy_init_globals+0xb8>
   1c31c:	add	r3, pc, r3
   1c320:	mov	r2, #0
   1c324:	str	r2, [r3]
   1c328:	mov	r3, #0
   1c32c:	mov	r0, r3
   1c330:	add	sp, fp, #0
   1c334:	pop	{fp}		; (ldr fp, [sp], #4)
   1c338:	bx	lr
   1c33c:	.word	0x0001e8b4
   1c340:	.word	0x0001e89c
   1c344:	.word	0x0001e890
   1c348:	.word	0x0001e890
   1c34c:	.word	0x0001e884
   1c350:	.word	0x0001e878
   1c354:	.word	0x0001e840
   1c358:	.word	0x0001e834

0001c35c <sfbpf_lex_destroy>:
   1c35c:	str	fp, [sp, #-8]!
   1c360:	str	lr, [sp, #4]
   1c364:	add	fp, sp, #4
   1c368:	b	1c3e0 <sfbpf_lex_destroy+0x84>
   1c36c:	ldr	r3, [pc, #236]	; 1c460 <sfbpf_lex_destroy+0x104>
   1c370:	add	r3, pc, r3
   1c374:	ldr	r3, [r3]
   1c378:	cmp	r3, #0
   1c37c:	beq	1c3a8 <sfbpf_lex_destroy+0x4c>
   1c380:	ldr	r3, [pc, #220]	; 1c464 <sfbpf_lex_destroy+0x108>
   1c384:	add	r3, pc, r3
   1c388:	ldr	r2, [r3]
   1c38c:	ldr	r3, [pc, #212]	; 1c468 <sfbpf_lex_destroy+0x10c>
   1c390:	add	r3, pc, r3
   1c394:	ldr	r3, [r3]
   1c398:	lsl	r3, r3, #2
   1c39c:	add	r3, r2, r3
   1c3a0:	ldr	r3, [r3]
   1c3a4:	b	1c3ac <sfbpf_lex_destroy+0x50>
   1c3a8:	mov	r3, #0
   1c3ac:	mov	r0, r3
   1c3b0:	bl	1b714 <sfbpf__delete_buffer>
   1c3b4:	ldr	r3, [pc, #176]	; 1c46c <sfbpf_lex_destroy+0x110>
   1c3b8:	add	r3, pc, r3
   1c3bc:	ldr	r2, [r3]
   1c3c0:	ldr	r3, [pc, #168]	; 1c470 <sfbpf_lex_destroy+0x114>
   1c3c4:	add	r3, pc, r3
   1c3c8:	ldr	r3, [r3]
   1c3cc:	lsl	r3, r3, #2
   1c3d0:	add	r3, r2, r3
   1c3d4:	mov	r2, #0
   1c3d8:	str	r2, [r3]
   1c3dc:	bl	1bbe8 <sfbpf_pop_buffer_state>
   1c3e0:	ldr	r3, [pc, #140]	; 1c474 <sfbpf_lex_destroy+0x118>
   1c3e4:	add	r3, pc, r3
   1c3e8:	ldr	r3, [r3]
   1c3ec:	cmp	r3, #0
   1c3f0:	beq	1c420 <sfbpf_lex_destroy+0xc4>
   1c3f4:	ldr	r3, [pc, #124]	; 1c478 <sfbpf_lex_destroy+0x11c>
   1c3f8:	add	r3, pc, r3
   1c3fc:	ldr	r2, [r3]
   1c400:	ldr	r3, [pc, #116]	; 1c47c <sfbpf_lex_destroy+0x120>
   1c404:	add	r3, pc, r3
   1c408:	ldr	r3, [r3]
   1c40c:	lsl	r3, r3, #2
   1c410:	add	r3, r2, r3
   1c414:	ldr	r3, [r3]
   1c418:	cmp	r3, #0
   1c41c:	bne	1c36c <sfbpf_lex_destroy+0x10>
   1c420:	ldr	r3, [pc, #88]	; 1c480 <sfbpf_lex_destroy+0x124>
   1c424:	add	r3, pc, r3
   1c428:	ldr	r3, [r3]
   1c42c:	mov	r0, r3
   1c430:	bl	1c4f8 <sfbpf_free>
   1c434:	ldr	r3, [pc, #72]	; 1c484 <sfbpf_lex_destroy+0x128>
   1c438:	add	r3, pc, r3
   1c43c:	mov	r2, #0
   1c440:	str	r2, [r3]
   1c444:	bl	1c2a0 <yy_init_globals>
   1c448:	mov	r3, #0
   1c44c:	mov	r0, r3
   1c450:	sub	sp, fp, #4
   1c454:	ldr	fp, [sp]
   1c458:	add	sp, sp, #4
   1c45c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c460:	.word	0x0001e7f0
   1c464:	.word	0x0001e7dc
   1c468:	.word	0x0001e7c8
   1c46c:	.word	0x0001e7a8
   1c470:	.word	0x0001e794
   1c474:	.word	0x0001e77c
   1c478:	.word	0x0001e768
   1c47c:	.word	0x0001e754
   1c480:	.word	0x0001e73c
   1c484:	.word	0x0001e728

0001c488 <sfbpf_alloc>:
   1c488:	str	fp, [sp, #-8]!
   1c48c:	str	lr, [sp, #4]
   1c490:	add	fp, sp, #4
   1c494:	sub	sp, sp, #8
   1c498:	str	r0, [fp, #-8]
   1c49c:	ldr	r0, [fp, #-8]
   1c4a0:	bl	e3c <malloc@plt>
   1c4a4:	mov	r3, r0
   1c4a8:	mov	r0, r3
   1c4ac:	sub	sp, fp, #4
   1c4b0:	ldr	fp, [sp]
   1c4b4:	add	sp, sp, #4
   1c4b8:	pop	{pc}		; (ldr pc, [sp], #4)

0001c4bc <sfbpf_realloc>:
   1c4bc:	str	fp, [sp, #-8]!
   1c4c0:	str	lr, [sp, #4]
   1c4c4:	add	fp, sp, #4
   1c4c8:	sub	sp, sp, #8
   1c4cc:	str	r0, [fp, #-8]
   1c4d0:	str	r1, [fp, #-12]
   1c4d4:	ldr	r1, [fp, #-12]
   1c4d8:	ldr	r0, [fp, #-8]
   1c4dc:	bl	e0c <realloc@plt>
   1c4e0:	mov	r3, r0
   1c4e4:	mov	r0, r3
   1c4e8:	sub	sp, fp, #4
   1c4ec:	ldr	fp, [sp]
   1c4f0:	add	sp, sp, #4
   1c4f4:	pop	{pc}		; (ldr pc, [sp], #4)

0001c4f8 <sfbpf_free>:
   1c4f8:	str	fp, [sp, #-8]!
   1c4fc:	str	lr, [sp, #4]
   1c500:	add	fp, sp, #4
   1c504:	sub	sp, sp, #8
   1c508:	str	r0, [fp, #-8]
   1c50c:	ldr	r0, [fp, #-8]
   1c510:	bl	dc4 <free@plt>
   1c514:	nop	{0}
   1c518:	sub	sp, fp, #4
   1c51c:	ldr	fp, [sp]
   1c520:	add	sp, sp, #4
   1c524:	pop	{pc}		; (ldr pc, [sp], #4)

0001c528 <sf_lex_init>:
   1c528:	str	fp, [sp, #-8]!
   1c52c:	str	lr, [sp, #4]
   1c530:	add	fp, sp, #4
   1c534:	sub	sp, sp, #8
   1c538:	str	r0, [fp, #-8]
   1c53c:	ldr	r0, [fp, #-8]
   1c540:	bl	1c098 <sfbpf__scan_string>
   1c544:	mov	r2, r0
   1c548:	ldr	r3, [pc, #24]	; 1c568 <sf_lex_init+0x40>
   1c54c:	add	r3, pc, r3
   1c550:	str	r2, [r3]
   1c554:	nop	{0}
   1c558:	sub	sp, fp, #4
   1c55c:	ldr	fp, [sp]
   1c560:	add	sp, sp, #4
   1c564:	pop	{pc}		; (ldr pc, [sp], #4)
   1c568:	.word	0x0001e638

0001c56c <sf_lex_cleanup>:
   1c56c:	str	fp, [sp, #-8]!
   1c570:	str	lr, [sp, #4]
   1c574:	add	fp, sp, #4
   1c578:	ldr	r3, [pc, #68]	; 1c5c4 <sf_lex_cleanup+0x58>
   1c57c:	add	r3, pc, r3
   1c580:	ldr	r3, [r3]
   1c584:	cmp	r3, #0
   1c588:	beq	1c5a0 <sf_lex_cleanup+0x34>
   1c58c:	ldr	r3, [pc, #52]	; 1c5c8 <sf_lex_cleanup+0x5c>
   1c590:	add	r3, pc, r3
   1c594:	ldr	r3, [r3]
   1c598:	mov	r0, r3
   1c59c:	bl	1b714 <sfbpf__delete_buffer>
   1c5a0:	ldr	r3, [pc, #36]	; 1c5cc <sf_lex_cleanup+0x60>
   1c5a4:	add	r3, pc, r3
   1c5a8:	mov	r2, #0
   1c5ac:	str	r2, [r3]
   1c5b0:	nop	{0}
   1c5b4:	sub	sp, fp, #4
   1c5b8:	ldr	fp, [sp]
   1c5bc:	add	sp, sp, #4
   1c5c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c5c4:	.word	0x0001e608
   1c5c8:	.word	0x0001e5f4
   1c5cc:	.word	0x0001e5e0

0001c5d0 <sfbpf_wrap>:
   1c5d0:	push	{fp}		; (str fp, [sp, #-4]!)
   1c5d4:	add	fp, sp, #0
   1c5d8:	mov	r3, #1
   1c5dc:	mov	r0, r3
   1c5e0:	add	sp, fp, #0
   1c5e4:	pop	{fp}		; (ldr fp, [sp], #4)
   1c5e8:	bx	lr

0001c5ec <xdtoi>:
   1c5ec:	strd	r4, [sp, #-16]!
   1c5f0:	str	fp, [sp, #8]
   1c5f4:	str	lr, [sp, #12]
   1c5f8:	add	fp, sp, #12
   1c5fc:	mov	r4, r0
   1c600:	bl	e60 <__ctype_b_loc@plt>
   1c604:	mov	r3, r0
   1c608:	ldr	r2, [r3]
   1c60c:	mov	r3, r4
   1c610:	lsl	r3, r3, #1
   1c614:	add	r3, r2, r3
   1c618:	ldrh	r3, [r3]
   1c61c:	and	r3, r3, #2048	; 0x800
   1c620:	cmp	r3, #0
   1c624:	beq	1c630 <xdtoi+0x44>
   1c628:	sub	r3, r4, #48	; 0x30
   1c62c:	b	1c664 <xdtoi+0x78>
   1c630:	bl	e60 <__ctype_b_loc@plt>
   1c634:	mov	r3, r0
   1c638:	ldr	r2, [r3]
   1c63c:	mov	r3, r4
   1c640:	lsl	r3, r3, #1
   1c644:	add	r3, r2, r3
   1c648:	ldrh	r3, [r3]
   1c64c:	and	r3, r3, #512	; 0x200
   1c650:	cmp	r3, #0
   1c654:	beq	1c660 <xdtoi+0x74>
   1c658:	sub	r3, r4, #87	; 0x57
   1c65c:	b	1c664 <xdtoi+0x78>
   1c660:	sub	r3, r4, #55	; 0x37
   1c664:	mov	r0, r3
   1c668:	sub	sp, fp, #12
   1c66c:	ldrd	r4, [sp]
   1c670:	ldr	fp, [sp, #8]
   1c674:	add	sp, sp, #12
   1c678:	pop	{pc}		; (ldr pc, [sp], #4)

0001c67c <stoi>:
   1c67c:	str	r4, [sp, #-12]!
   1c680:	str	fp, [sp, #4]
   1c684:	str	lr, [sp, #8]
   1c688:	add	fp, sp, #8
   1c68c:	sub	sp, sp, #20
   1c690:	str	r0, [fp, #-24]	; 0xffffffe8
   1c694:	mov	r3, #10
   1c698:	str	r3, [fp, #-16]
   1c69c:	mov	r3, #0
   1c6a0:	str	r3, [fp, #-20]	; 0xffffffec
   1c6a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c6a8:	ldrb	r3, [r3]
   1c6ac:	cmp	r3, #48	; 0x30
   1c6b0:	bne	1c73c <stoi+0xc0>
   1c6b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c6b8:	add	r3, r3, #1
   1c6bc:	ldrb	r3, [r3]
   1c6c0:	cmp	r3, #120	; 0x78
   1c6c4:	beq	1c6dc <stoi+0x60>
   1c6c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c6cc:	add	r3, r3, #1
   1c6d0:	ldrb	r3, [r3]
   1c6d4:	cmp	r3, #88	; 0x58
   1c6d8:	bne	1c6f4 <stoi+0x78>
   1c6dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c6e0:	add	r3, r3, #2
   1c6e4:	str	r3, [fp, #-24]	; 0xffffffe8
   1c6e8:	mov	r3, #16
   1c6ec:	str	r3, [fp, #-16]
   1c6f0:	b	1c708 <stoi+0x8c>
   1c6f4:	mov	r3, #8
   1c6f8:	str	r3, [fp, #-16]
   1c6fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c700:	add	r3, r3, #1
   1c704:	str	r3, [fp, #-24]	; 0xffffffe8
   1c708:	b	1c73c <stoi+0xc0>
   1c70c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c710:	ldr	r2, [fp, #-16]
   1c714:	mul	r4, r2, r3
   1c718:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c71c:	add	r2, r3, #1
   1c720:	str	r2, [fp, #-24]	; 0xffffffe8
   1c724:	ldrb	r3, [r3]
   1c728:	mov	r0, r3
   1c72c:	bl	1c5ec <xdtoi>
   1c730:	mov	r3, r0
   1c734:	add	r3, r4, r3
   1c738:	str	r3, [fp, #-20]	; 0xffffffec
   1c73c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c740:	ldrb	r3, [r3]
   1c744:	cmp	r3, #0
   1c748:	bne	1c70c <stoi+0x90>
   1c74c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c750:	mov	r0, r3
   1c754:	sub	sp, fp, #8
   1c758:	ldr	r4, [sp]
   1c75c:	ldr	fp, [sp, #4]
   1c760:	add	sp, sp, #8
   1c764:	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .fini:

0001c768 <_fini>:
   1c768:	push	{r3, lr}
   1c76c:	pop	{r3, pc}
