// Seed: 3325032018
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    output wor id_4,
    output wire id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri id_12,
    input tri id_13,
    input wire id_14,
    input wire id_15,
    input wand id_16,
    input wand id_17,
    input wire id_18
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output supply1 id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    output tri id_11,
    output wand id_12,
    input wor id_13,
    input wire id_14,
    input tri0 id_15,
    input wand id_16
);
  integer id_18;
  module_0(
      id_15,
      id_16,
      id_4,
      id_4,
      id_8,
      id_3,
      id_6,
      id_7,
      id_6,
      id_7,
      id_5,
      id_4,
      id_8,
      id_2,
      id_10,
      id_1,
      id_1,
      id_10,
      id_6
  );
endmodule
