****** HSPICE -- O-2018.09 linux64 (Aug 26 2018) ******
 Input File: bhv_z5.sp
 lic:
 lic: FLEXlm: SDK_11.6.9.6
 lic: USER:   ychuang              HOSTNAME: adc
 lic: HOSTID: "b026281535a3"       PID:      429731
 lic: Using FLEXlm license file:
 lic: 26585@lsnctu
 lic: Checkout 1 hspice
 lic: License/Maintenance for hspice will expire on 14-may-2022/2018.09
 lic: 144(in_use)/190(total) FLOATING license(s) on SERVER 26585@lsnctu
 lic:
 init: begin read circuit files, cpu clock= 4.20E-01
       option search = /usr/cad/synopsys/hspice/cur/hspice/O-2018.09/hs
                         pice/parts/ad
       option runlvl
       option runlvl =     3.00
       option method = gear
       option lvltim =     2.00
       option vntol =    1.000E-06
       option reltol =    1.000E-06
       option rmin =    1.000E-15
       option delmax =    5.000E-10
       option post
       option probe
       option interp
 init: end read circuit files, cpu clock= 4.30E-01 peak memory=     321 mb
 init: begin check errors, cpu clock= 4.30E-01
 init: end check errors, cpu clock= 5.10E-01 peak memory=     328 mb
 init: begin setup matrix, pivot=     0 cpu clock= 5.10E-01
       establish matrix -- done, cpu clock= 5.20E-01 peak memory=     328 mb
       re-order matrix -- done, cpu clock= 5.20E-01 peak memory=     328 mb
 init: end setup matrix, cpu clock= 5.40E-01 peak memory=     329 mb
 dcop: begin dcop, cpu clock= 5.40E-01
 dcop: end dcop, cpu clock= 5.70E-01 peak memory=     329 mb tot_iter=      17
 output: bhv_z5.tr0
 sweep: tran tran0    begin, stop_t=  1.01E-03 #sweeps=**** cpu clock= 5.70E-01
 tran: time= 1.0102E-04 tot_iter= 1792426 conv_iter=  565508 cpu clock= 1.08E+03
 **error** stop simulation by signal SIGINT = 2

 lic: Release hspice token(s)
