

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Apr 25 14:03:41 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1305713|  1305713|  1305713|  1305713|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1305712|  1305712|    163214|          -|          -|     8|    no    |
        | + Loop 1.1              |   163212|   163212|      5628|          -|          -|    29|    no    |
        |  ++ Loop 1.1.1          |     5626|     5626|       194|          -|          -|    29|    no    |
        |   +++ Loop 1.1.1.1      |      184|      184|        46|          -|          -|     4|    no    |
        |    ++++ Loop 1.1.1.1.1  |       44|       44|        11|          -|          -|     4|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	17  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6728 x float]* %output_r) nounwind, !map !13"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %image_r) nounwind, !map !20"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x float]* %weight) nounwind, !map !27"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %bias) nounwind, !map !33"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit" [conv/solution1/conv.c:15]

 <State 2> : 1.77ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%filter = phi i4 [ 0, %0 ], [ %filter_1, %.loopexit.loopexit ]"
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%exitcond5 = icmp eq i4 %filter, -8" [conv/solution1/conv.c:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%filter_1 = add i4 %filter, 1" [conv/solution1/conv.c:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %2, label %.preheader9.preheader" [conv/solution1/conv.c:15]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = zext i4 %filter to i64" [conv/solution1/conv.c:27]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i4 %filter to i9" [conv/solution1/conv.c:28]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %filter to i14" [conv/solution1/conv.c:28]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x float]* %bias, i64 0, i64 %tmp" [conv/solution1/conv.c:28]
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader9" [conv/solution1/conv.c:18]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [conv/solution1/conv.c:31]

 <State 3> : 1.96ns
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %.preheader9.preheader ], [ %i_1, %.preheader9.loopexit ]"
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %.preheader9.preheader ], [ %next_mul, %.preheader9.loopexit ]"
ST_3 : Operation 44 [1/1] (1.95ns)   --->   "%next_mul = add i10 %phi_mul, 29"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %i, -3" [conv/solution1/conv.c:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29) nounwind"
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, 1" [conv/solution1/conv.c:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader" [conv/solution1/conv.c:18]
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader8" [conv/solution1/conv.c:19]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 1.78ns
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %1 ], [ 0, %.preheader8.preheader ]"
ST_4 : Operation 52 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %j, -3" [conv/solution1/conv.c:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29) nounwind"
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j, 1" [conv/solution1/conv.c:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader" [conv/solution1/conv.c:19]
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader7" [conv/solution1/conv.c:23]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader9"

 <State 5> : 3.97ns
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sum = phi float [ %sum_1, %.preheader7.loopexit ], [ 0.000000e+00, %.preheader7.preheader ]" [conv/solution1/conv.c:27]
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%row_offset = phi i3 [ %row_offset_1, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%row_offset_cast4 = zext i3 %row_offset to i5" [conv/solution1/conv.c:23]
ST_5 : Operation 61 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %row_offset, -4" [conv/solution1/conv.c:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_5 : Operation 63 [1/1] (1.65ns)   --->   "%row_offset_1 = add i3 %row_offset, 1" [conv/solution1/conv.c:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %1, label %.preheader6.preheader" [conv/solution1/conv.c:23]
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %i, %row_offset_cast4" [conv/solution1/conv.c:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_offset, i2 0)" [conv/solution1/conv.c:23]
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i5 %tmp_11 to i6" [conv/solution1/conv.c:25]
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader6" [conv/solution1/conv.c:25]
ST_5 : Operation 69 [2/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [conv/solution1/conv.c:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %j to i10" [conv/solution1/conv.c:28]
ST_5 : Operation 71 [1/1] (1.95ns)   --->   "%tmp_7 = add i10 %tmp_7_cast, %phi_mul" [conv/solution1/conv.c:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_7, i3 0)" [conv/solution1/conv.c:28]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i13 %tmp_8 to i14" [conv/solution1/conv.c:28]
ST_5 : Operation 74 [1/1] (2.01ns)   --->   "%tmp_10 = add i14 %tmp_cast, %tmp_14_cast" [conv/solution1/conv.c:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 6.97ns
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_3, %.preheader.preheader ], [ %sum, %.preheader6.preheader ]" [conv/solution1/conv.c:27]
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%col_offset = phi i3 [ %col_offset_1, %.preheader.preheader ], [ 0, %.preheader6.preheader ]"
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%col_offset_cast2 = zext i3 %col_offset to i5" [conv/solution1/conv.c:25]
ST_6 : Operation 78 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %col_offset, -4" [conv/solution1/conv.c:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_6 : Operation 80 [1/1] (1.65ns)   --->   "%col_offset_1 = add i3 %col_offset, 1" [conv/solution1/conv.c:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader7.loopexit, label %.preheader.preheader" [conv/solution1/conv.c:25]
ST_6 : Operation 82 [1/1] (1.78ns)   --->   "%tmp_2 = add i5 %col_offset_cast2, %j" [conv/solution1/conv.c:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9, i5 %tmp_2)" [conv/solution1/conv.c:27]
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = zext i10 %tmp_12 to i64" [conv/solution1/conv.c:27]
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%image_addr = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_13" [conv/solution1/conv.c:27]
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %col_offset to i6" [conv/solution1/conv.c:27]
ST_6 : Operation 87 [1/1] (1.78ns)   --->   "%tmp_14 = add i6 %tmp_17_cast, %tmp_8_cast" [conv/solution1/conv.c:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_22_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_14, i3 0)" [conv/solution1/conv.c:27]
ST_6 : Operation 89 [1/1] (1.93ns)   --->   "%tmp_15 = add i9 %tmp_22_cast, %tmp_cast1" [conv/solution1/conv.c:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i9 %tmp_15 to i64" [conv/solution1/conv.c:27]
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_23_cast" [conv/solution1/conv.c:27]
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%image_load = load float* %image_addr, align 4" [conv/solution1/conv.c:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%weight_load = load float* %weight_addr, align 4" [conv/solution1/conv.c:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader7"

 <State 7> : 3.25ns
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%image_load = load float* %image_addr, align 4" [conv/solution1/conv.c:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>
ST_7 : Operation 96 [1/2] (3.25ns)   --->   "%weight_load = load float* %weight_addr, align 4" [conv/solution1/conv.c:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>

 <State 8> : 5.70ns
ST_8 : Operation 97 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %image_load, %weight_load" [conv/solution1/conv.c:27]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.70ns
ST_9 : Operation 98 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %image_load, %weight_load" [conv/solution1/conv.c:27]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 5.70ns
ST_10 : Operation 99 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %image_load, %weight_load" [conv/solution1/conv.c:27]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.70ns
ST_11 : Operation 100 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %image_load, %weight_load" [conv/solution1/conv.c:27]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 101 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_5" [conv/solution1/conv.c:27]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 102 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_5" [conv/solution1/conv.c:27]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 103 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_5" [conv/solution1/conv.c:27]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 104 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_5" [conv/solution1/conv.c:27]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 105 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_5" [conv/solution1/conv.c:27]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader6" [conv/solution1/conv.c:25]

 <State 17> : 2.32ns
ST_17 : Operation 107 [1/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [conv/solution1/conv.c:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>

 <State 18> : 7.26ns
ST_18 : Operation 108 [5/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %bias_load" [conv/solution1/conv.c:28]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 7.26ns
ST_19 : Operation 109 [4/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %bias_load" [conv/solution1/conv.c:28]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.26ns
ST_20 : Operation 110 [3/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %bias_load" [conv/solution1/conv.c:28]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 111 [2/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %bias_load" [conv/solution1/conv.c:28]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 112 [1/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %bias_load" [conv/solution1/conv.c:28]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.16ns
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [conv/solution1/conv.c:28]
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [conv/solution1/conv.c:28]
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %a_assign_to_int to i23" [conv/solution1/conv.c:28]
ST_23 : Operation 116 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_6, -1" [conv/solution1/conv.c:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_1, 0" [conv/solution1/conv.c:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node a_assign_1)   --->   "%tmp_4 = or i1 %notrhs, %notlhs" [conv/solution1/conv.c:28]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 119 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %a_assign, 0.000000e+00" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:6->conv/solution1/conv.c:28]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node a_assign_1)   --->   "%tmp_3 = and i1 %tmp_4, %tmp_s" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:6->conv/solution1/conv.c:28]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 121 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_assign_1 = select i1 %tmp_3, float %a_assign, float 0.000000e+00" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:6->conv/solution1/conv.c:28]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 24> : 3.25ns
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i14 %tmp_10 to i64" [conv/solution1/conv.c:28]
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_15_cast" [conv/solution1/conv.c:28]
ST_24 : Operation 124 [1/1] (3.25ns)   --->   "store float %a_assign_1, float* %output_addr, align 4" [conv/solution1/conv.c:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6728> <RAM>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader8" [conv/solution1/conv.c:19]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25      (specbitsmap      ) [ 0000000000000000000000000]
StgValue_26      (specbitsmap      ) [ 0000000000000000000000000]
StgValue_27      (specbitsmap      ) [ 0000000000000000000000000]
StgValue_28      (specbitsmap      ) [ 0000000000000000000000000]
StgValue_29      (spectopmodule    ) [ 0000000000000000000000000]
StgValue_30      (br               ) [ 0111111111111111111111111]
filter           (phi              ) [ 0010000000000000000000000]
exitcond5        (icmp             ) [ 0011111111111111111111111]
empty            (speclooptripcount) [ 0000000000000000000000000]
filter_1         (add              ) [ 0111111111111111111111111]
StgValue_35      (br               ) [ 0000000000000000000000000]
tmp              (zext             ) [ 0000000000000000000000000]
tmp_cast1        (zext             ) [ 0001111111111111111111111]
tmp_cast         (zext             ) [ 0001111111111111111111111]
bias_addr        (getelementptr    ) [ 0001111111111111111111111]
StgValue_40      (br               ) [ 0011111111111111111111111]
StgValue_41      (ret              ) [ 0000000000000000000000000]
i                (phi              ) [ 0001011111111111100000000]
phi_mul          (phi              ) [ 0001011111111111100000000]
next_mul         (add              ) [ 0011111111111111111111111]
exitcond4        (icmp             ) [ 0011111111111111111111111]
empty_4          (speclooptripcount) [ 0000000000000000000000000]
i_1              (add              ) [ 0011111111111111111111111]
StgValue_48      (br               ) [ 0000000000000000000000000]
StgValue_49      (br               ) [ 0011111111111111111111111]
StgValue_50      (br               ) [ 0111111111111111111111111]
j                (phi              ) [ 0000111111111111100000000]
exitcond3        (icmp             ) [ 0011111111111111111111111]
empty_5          (speclooptripcount) [ 0000000000000000000000000]
j_1              (add              ) [ 0011111111111111111111111]
StgValue_55      (br               ) [ 0000000000000000000000000]
StgValue_56      (br               ) [ 0011111111111111111111111]
StgValue_57      (br               ) [ 0011111111111111111111111]
sum              (phi              ) [ 0000011111111111111111100]
row_offset       (phi              ) [ 0000010000000000000000000]
row_offset_cast4 (zext             ) [ 0000000000000000000000000]
exitcond2        (icmp             ) [ 0011111111111111111111111]
empty_6          (speclooptripcount) [ 0000000000000000000000000]
row_offset_1     (add              ) [ 0011111111111111111111111]
StgValue_64      (br               ) [ 0000000000000000000000000]
tmp_9            (add              ) [ 0000001111111111100000000]
tmp_11           (bitconcatenate   ) [ 0000000000000000000000000]
tmp_17_cast      (zext             ) [ 0000001111111111100000000]
StgValue_68      (br               ) [ 0011111111111111111111111]
tmp_7_cast       (zext             ) [ 0000000000000000000000000]
tmp_7            (add              ) [ 0000000000000000000000000]
tmp_8            (bitconcatenate   ) [ 0000000000000000000000000]
tmp_14_cast      (zext             ) [ 0000000000000000000000000]
tmp_10           (add              ) [ 0000000000000000011111111]
sum_1            (phi              ) [ 0011111111111111111111111]
col_offset       (phi              ) [ 0000001000000000000000000]
col_offset_cast2 (zext             ) [ 0000000000000000000000000]
exitcond1        (icmp             ) [ 0011111111111111111111111]
empty_7          (speclooptripcount) [ 0000000000000000000000000]
col_offset_1     (add              ) [ 0011111111111111111111111]
StgValue_81      (br               ) [ 0000000000000000000000000]
tmp_2            (add              ) [ 0000000000000000000000000]
tmp_12           (bitconcatenate   ) [ 0000000000000000000000000]
tmp_13           (zext             ) [ 0000000000000000000000000]
image_addr       (getelementptr    ) [ 0000000100000000000000000]
tmp_8_cast       (zext             ) [ 0000000000000000000000000]
tmp_14           (add              ) [ 0000000000000000000000000]
tmp_22_cast      (bitconcatenate   ) [ 0000000000000000000000000]
tmp_15           (add              ) [ 0000000000000000000000000]
tmp_23_cast      (zext             ) [ 0000000000000000000000000]
weight_addr      (getelementptr    ) [ 0000000100000000000000000]
StgValue_94      (br               ) [ 0011111111111111111111111]
image_load       (load             ) [ 0000000011110000000000000]
weight_load      (load             ) [ 0000000011110000000000000]
tmp_5            (fmul             ) [ 0000000000001111100000000]
sum_3            (fadd             ) [ 0011111111111111111111111]
StgValue_106     (br               ) [ 0011111111111111111111111]
bias_load        (load             ) [ 0000000000000000001111100]
a_assign         (fadd             ) [ 0000000000000000000000010]
a_assign_to_int  (bitcast          ) [ 0000000000000000000000000]
tmp_6            (partselect       ) [ 0000000000000000000000000]
tmp_1            (trunc            ) [ 0000000000000000000000000]
notlhs           (icmp             ) [ 0000000000000000000000000]
notrhs           (icmp             ) [ 0000000000000000000000000]
tmp_4            (or               ) [ 0000000000000000000000000]
tmp_s            (fcmp             ) [ 0000000000000000000000000]
tmp_3            (and              ) [ 0000000000000000000000000]
a_assign_1       (select           ) [ 0000000000000000000000001]
tmp_15_cast      (zext             ) [ 0000000000000000000000000]
output_addr      (getelementptr    ) [ 0000000000000000000000000]
StgValue_124     (store            ) [ 0000000000000000000000000]
StgValue_125     (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="bias_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="3"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="image_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="weight_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/24 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_124_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/24 "/>
</bind>
</comp>

<comp id="115" class="1005" name="filter_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="filter_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="phi_mul_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="1"/>
<pin id="140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="phi_mul_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="sum_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="sum_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="row_offset_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_offset (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="row_offset_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_offset/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="sum_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="sum_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="197" class="1005" name="col_offset_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_offset (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="col_offset_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_offset/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/12 a_assign/18 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="filter_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_cast1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="next_mul_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="row_offset_cast4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_offset_cast4/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="exitcond2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="row_offset_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_offset_1/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="2"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_11_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_17_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_7_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_7_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="2"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="13" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_14_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="13" slack="0"/>
<pin id="332" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="3"/>
<pin id="336" dir="0" index="1" bw="13" slack="0"/>
<pin id="337" dir="1" index="2" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="col_offset_cast2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_offset_cast2/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="col_offset_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_offset_1/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="2"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_12_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="1"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_13_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_14_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_22_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_cast/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_15_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="4"/>
<pin id="393" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_23_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="a_assign_to_int_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_assign_to_int/23 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="417" class="1004" name="notlhs_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="423" class="1004" name="notrhs_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="23" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/23 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3/23 "/>
</bind>
</comp>

<comp id="441" class="1004" name="a_assign_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_1/23 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_15_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="8"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/24 "/>
</bind>
</comp>

<comp id="455" class="1005" name="filter_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filter_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_cast1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="4"/>
<pin id="462" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_cast_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="3"/>
<pin id="467" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="bias_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="3"/>
<pin id="472" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="next_mul_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="j_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="row_offset_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_offset_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_9_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_17_cast_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="1"/>
<pin id="511" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_10_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="8"/>
<pin id="516" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="522" class="1005" name="col_offset_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_offset_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="image_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="1"/>
<pin id="529" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="weight_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="image_load_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="542" class="1005" name="weight_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_5_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="552" class="1005" name="sum_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="557" class="1005" name="bias_load_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="562" class="1005" name="a_assign_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="569" class="1005" name="a_assign_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="195"><net_src comp="162" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="185" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="162" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="119" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="119" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="119" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="243"><net_src comp="119" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="119" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="142" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="130" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="130" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="154" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="154" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="178" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="178" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="178" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="126" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="178" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="150" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="138" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="201" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="201" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="201" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="339" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="150" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="376"><net_src comp="201" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="403" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="413" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="417" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="218" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="458"><net_src comp="229" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="463"><net_src comp="240" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="468"><net_src comp="244" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="473"><net_src comp="68" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="478"><net_src comp="248" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="486"><net_src comp="260" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="494"><net_src comp="272" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="502"><net_src comp="288" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="507"><net_src comp="294" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="512"><net_src comp="308" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="517"><net_src comp="334" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="525"><net_src comp="349" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="530"><net_src comp="79" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="535"><net_src comp="86" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="540"><net_src comp="93" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="545"><net_src comp="98" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="550"><net_src comp="214" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="555"><net_src comp="208" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="560"><net_src comp="75" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="565"><net_src comp="208" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="572"><net_src comp="441" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {24 }
 - Input state : 
	Port: conv : image_r | {6 7 }
	Port: conv : weight | {6 7 }
	Port: conv : bias | {5 17 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		filter_1 : 1
		StgValue_35 : 2
		tmp : 1
		tmp_cast1 : 1
		tmp_cast : 1
		bias_addr : 2
	State 3
		next_mul : 1
		exitcond4 : 1
		i_1 : 1
		StgValue_48 : 2
	State 4
		exitcond3 : 1
		j_1 : 1
		StgValue_55 : 2
	State 5
		row_offset_cast4 : 1
		exitcond2 : 1
		row_offset_1 : 1
		StgValue_64 : 2
		tmp_9 : 2
		tmp_11 : 1
		tmp_17_cast : 2
		tmp_7 : 1
		tmp_8 : 2
		tmp_14_cast : 3
		tmp_10 : 4
	State 6
		col_offset_cast2 : 1
		exitcond1 : 1
		col_offset_1 : 1
		StgValue_81 : 2
		tmp_2 : 2
		tmp_12 : 3
		tmp_13 : 4
		image_addr : 5
		tmp_8_cast : 1
		tmp_14 : 2
		tmp_22_cast : 3
		tmp_15 : 4
		tmp_23_cast : 5
		weight_addr : 6
		image_load : 6
		weight_load : 7
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_6 : 1
		tmp_1 : 1
		notlhs : 2
		notrhs : 2
		tmp_4 : 3
		tmp_3 : 3
		a_assign_1 : 3
	State 24
		output_addr : 1
		StgValue_124 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_208       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_214       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |       tmp_s_fu_218      |    0    |    66   |   239   |
|----------|-------------------------|---------|---------|---------|
|          |     filter_1_fu_229     |    0    |    0    |    13   |
|          |     next_mul_fu_248     |    0    |    0    |    17   |
|          |        i_1_fu_260       |    0    |    0    |    15   |
|          |        j_1_fu_272       |    0    |    0    |    15   |
|          |   row_offset_1_fu_288   |    0    |    0    |    12   |
|    add   |       tmp_9_fu_294      |    0    |    0    |    15   |
|          |       tmp_7_fu_316      |    0    |    0    |    17   |
|          |      tmp_10_fu_334      |    0    |    0    |    20   |
|          |   col_offset_1_fu_349   |    0    |    0    |    12   |
|          |       tmp_2_fu_355      |    0    |    0    |    15   |
|          |      tmp_14_fu_377      |    0    |    0    |    15   |
|          |      tmp_15_fu_390      |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond5_fu_223    |    0    |    0    |    9    |
|          |     exitcond4_fu_254    |    0    |    0    |    11   |
|          |     exitcond3_fu_266    |    0    |    0    |    11   |
|   icmp   |     exitcond2_fu_282    |    0    |    0    |    9    |
|          |     exitcond1_fu_343    |    0    |    0    |    9    |
|          |      notlhs_fu_417      |    0    |    0    |    11   |
|          |      notrhs_fu_423      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|  select  |    a_assign_1_fu_441    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    or    |       tmp_4_fu_429      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    and   |       tmp_3_fu_435      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_235       |    0    |    0    |    0    |
|          |     tmp_cast1_fu_240    |    0    |    0    |    0    |
|          |     tmp_cast_fu_244     |    0    |    0    |    0    |
|          | row_offset_cast4_fu_278 |    0    |    0    |    0    |
|          |    tmp_17_cast_fu_308   |    0    |    0    |    0    |
|   zext   |    tmp_7_cast_fu_312    |    0    |    0    |    0    |
|          |    tmp_14_cast_fu_330   |    0    |    0    |    0    |
|          | col_offset_cast2_fu_339 |    0    |    0    |    0    |
|          |      tmp_13_fu_368      |    0    |    0    |    0    |
|          |    tmp_8_cast_fu_373    |    0    |    0    |    0    |
|          |    tmp_23_cast_fu_395   |    0    |    0    |    0    |
|          |    tmp_15_cast_fu_448   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_11_fu_300      |    0    |    0    |    0    |
|bitconcatenate|       tmp_8_fu_322      |    0    |    0    |    0    |
|          |      tmp_12_fu_361      |    0    |    0    |    0    |
|          |    tmp_22_cast_fu_382   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       tmp_6_fu_403      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_1_fu_413      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   414   |   1258  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| a_assign_1_reg_569 |   32   |
|  a_assign_reg_562  |   32   |
|  bias_addr_reg_470 |    3   |
|  bias_load_reg_557 |   32   |
|col_offset_1_reg_522|    3   |
| col_offset_reg_197 |    3   |
|  filter_1_reg_455  |    4   |
|   filter_reg_115   |    4   |
|     i_1_reg_483    |    5   |
|      i_reg_126     |    5   |
| image_addr_reg_527 |   10   |
| image_load_reg_537 |   32   |
|     j_1_reg_491    |    5   |
|      j_reg_150     |    5   |
|  next_mul_reg_475  |   10   |
|   phi_mul_reg_138  |   10   |
|row_offset_1_reg_499|    3   |
| row_offset_reg_174 |    3   |
|    sum_1_reg_185   |   32   |
|    sum_3_reg_552   |   32   |
|     sum_reg_162    |   32   |
|   tmp_10_reg_514   |   14   |
| tmp_17_cast_reg_509|    6   |
|    tmp_5_reg_547   |   32   |
|    tmp_9_reg_504   |    5   |
|  tmp_cast1_reg_460 |    9   |
|  tmp_cast_reg_465  |   14   |
| weight_addr_reg_532|    7   |
| weight_load_reg_542|   32   |
+--------------------+--------+
|        Total       |   416  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_98 |  p0  |   2  |   7  |   14   ||    9    |
|     i_reg_126    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_138 |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_150    |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_162   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_208    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_208    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   266  ||  14.152 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1258  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |   830  |  1330  |
+-----------+--------+--------+--------+--------+
