{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79881,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 7.35336e-05,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0011937,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000753748,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.77988e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000753748,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.337104,
	"finish__clock__skew__setup": 0.801644,
	"finish__clock__skew__hold": 0.801644,
	"finish__timing__drv__max_slew_limit": -0.0393308,
	"finish__timing__drv__max_slew": 2,
	"finish__timing__drv__max_cap_limit": -0.0444727,
	"finish__timing__drv__max_cap": 3,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00491067,
	"finish__power__switching__total": 0.00593838,
	"finish__power__leakage__total": 1.43284e-08,
	"finish__power__total": 0.0108491,
	"finish__design__io": 145,
	"finish__design__die__area": 1.02784e+07,
	"finish__design__core__area": 1.001e+07,
	"finish__design__instance__count": 61381,
	"finish__design__instance__area": 5.68361e+06,
	"finish__design__instance__count__stdcell": 61375,
	"finish__design__instance__area__stdcell": 108821,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 5.57479e+06,
	"finish__design__instance__utilization": 0.567796,
	"finish__design__instance__utilization__stdcell": 0.0245359
}