// Seed: 2260516692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : 1 'b0] id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
  logic [id_4 : 1] id_5;
  ;
endmodule
