<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3911" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3911{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3911{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3911{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3911{left:70px;bottom:1079px;letter-spacing:0.18px;}
#t5_3911{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:0.01px;}
#t6_3911{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3911{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3911{left:70px;bottom:979px;letter-spacing:0.14px;}
#t9_3911{left:152px;bottom:979px;letter-spacing:0.17px;}
#ta_3911{left:70px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_3911{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3911{left:70px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#td_3911{left:70px;bottom:871px;letter-spacing:-0.09px;}
#te_3911{left:156px;bottom:871px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tf_3911{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3911{left:70px;bottom:830px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_3911{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#ti_3911{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3911{left:70px;bottom:747px;letter-spacing:-0.09px;}
#tk_3911{left:156px;bottom:747px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tl_3911{left:70px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3911{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3911{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#to_3911{left:70px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_3911{left:70px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_3911{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-1px;}
#tr_3911{left:70px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_3911{left:70px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_3911{left:70px;bottom:547px;letter-spacing:-0.1px;}
#tu_3911{left:156px;bottom:547px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tv_3911{left:70px;bottom:523px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tw_3911{left:70px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_3911{left:70px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#ty_3911{left:404px;bottom:496px;}
#tz_3911{left:415px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t10_3911{left:70px;bottom:473px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_3911{left:70px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3911{left:70px;bottom:397px;letter-spacing:0.14px;}
#t13_3911{left:152px;bottom:397px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_3911{left:70px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t15_3911{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3911{left:70px;bottom:340px;letter-spacing:-0.2px;word-spacing:-1.22px;}
#t17_3911{left:70px;bottom:323px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#t18_3911{left:70px;bottom:264px;letter-spacing:0.14px;}
#t19_3911{left:152px;bottom:264px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_3911{left:70px;bottom:240px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t1b_3911{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3911{left:70px;bottom:207px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1d_3911{left:70px;bottom:190px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1e_3911{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1f_3911{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3911{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3911{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3911{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3911{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3911{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3911{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3911{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3911{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3911" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3911Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3911" style="-webkit-user-select: none;"><object width="935" height="1210" data="3911/3911.svg" type="image/svg+xml" id="pdf3911" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3911" class="t s1_3911">Vol. 3B </span><span id="t2_3911" class="t s1_3911">23-19 </span>
<span id="t3_3911" class="t s2_3911">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3911" class="t s3_3911">23.22 </span><span id="t5_3911" class="t s3_3911">MEMORY MANAGEMENT FACILITIES </span>
<span id="t6_3911" class="t s4_3911">The following sections describe the new memory management facilities available in the various IA-32 processors </span>
<span id="t7_3911" class="t s4_3911">and some compatibility differences. </span>
<span id="t8_3911" class="t s5_3911">23.22.1 </span><span id="t9_3911" class="t s5_3911">New Memory Management Control Flags </span>
<span id="ta_3911" class="t s4_3911">The Pentium Pro processor introduced three new memory management features: physical memory addressing </span>
<span id="tb_3911" class="t s4_3911">extension, the global bit in page-table entries, and general support for larger page sizes. These features are only </span>
<span id="tc_3911" class="t s4_3911">available when operating in protected mode. </span>
<span id="td_3911" class="t s6_3911">23.22.1.1 </span><span id="te_3911" class="t s6_3911">Physical Memory Addressing Extension </span>
<span id="tf_3911" class="t s4_3911">The new PAE (physical address extension) flag in control register CR4, bit 5, may enable additional address lines </span>
<span id="tg_3911" class="t s4_3911">on the processor, allowing extended physical addresses. This option can only be used when paging is enabled, </span>
<span id="th_3911" class="t s4_3911">using a new page-table mechanism provided to support the larger physical address range (see Section 4.1, “Paging </span>
<span id="ti_3911" class="t s4_3911">Modes and Control Bits”). </span>
<span id="tj_3911" class="t s6_3911">23.22.1.2 </span><span id="tk_3911" class="t s6_3911">Global Pages </span>
<span id="tl_3911" class="t s4_3911">The new PGE (page global enable) flag in control register CR4, bit 7, provides a mechanism for preventing </span>
<span id="tm_3911" class="t s4_3911">frequently used pages from being flushed from the translation lookaside buffer (TLB). When this flag is set, </span>
<span id="tn_3911" class="t s4_3911">frequently used pages (such as pages containing kernel procedures or common data tables) can be marked global </span>
<span id="to_3911" class="t s4_3911">by setting the global flag in a page-directory or page-table entry. </span>
<span id="tp_3911" class="t s4_3911">On a task switch or a write to control register CR3 (which normally causes the TLBs to be flushed), the entries in </span>
<span id="tq_3911" class="t s4_3911">the TLB marked global are not flushed. Marking pages global in this manner prevents unnecessary reloading of the </span>
<span id="tr_3911" class="t s4_3911">TLB due to TLB misses on frequently used pages. See Section 4.10, “Caching Translation Information,” for a </span>
<span id="ts_3911" class="t s4_3911">detailed description of this mechanism. </span>
<span id="tt_3911" class="t s6_3911">23.22.1.3 </span><span id="tu_3911" class="t s6_3911">Larger Page Sizes </span>
<span id="tv_3911" class="t s4_3911">The P6 family processors support large page sizes. For 32-bit paging, this facility is enabled with the PSE (page size </span>
<span id="tw_3911" class="t s4_3911">extension) flag in control register CR4, bit 4. When this flag is set, the processor supports either 4-KByte or 4- </span>
<span id="tx_3911" class="t s4_3911">MByte page sizes. PAE paging and 4-level paging </span>
<span id="ty_3911" class="t s7_3911">1 </span>
<span id="tz_3911" class="t s4_3911">support 2-MByte pages regardless of the value of CR4.PSE (see </span>
<span id="t10_3911" class="t s4_3911">Section 4.4, “PAE Paging,” and Section 4.5, “4-Level Paging and 5-Level Paging”). See Chapter 4, “Paging,” for </span>
<span id="t11_3911" class="t s4_3911">more information about large page sizes. </span>
<span id="t12_3911" class="t s5_3911">23.22.2 </span><span id="t13_3911" class="t s5_3911">CD and NW Cache Control Flags </span>
<span id="t14_3911" class="t s4_3911">The CD and NW flags in control register CR0 were introduced in the Intel486 processor. In the P6 family and </span>
<span id="t15_3911" class="t s4_3911">Pentium processors, these flags are used to implement a writeback strategy for the data cache; in the Intel486 </span>
<span id="t16_3911" class="t s4_3911">processor, they implement a write-through strategy. See Table 12-5 for a comparison of these bits on the P6 family, </span>
<span id="t17_3911" class="t s4_3911">Pentium, and Intel486 processors. For complete information on caching, see Chapter 12, “Memory Cache Control.” </span>
<span id="t18_3911" class="t s5_3911">23.22.3 </span><span id="t19_3911" class="t s5_3911">Descriptor Types and Contents </span>
<span id="t1a_3911" class="t s4_3911">Operating-system code that manages space in descriptor tables often contains an invalid value in the access-rights </span>
<span id="t1b_3911" class="t s4_3911">field of descriptor-table entries to identify unused entries. Access rights values of 80H and 00H remain invalid for </span>
<span id="t1c_3911" class="t s4_3911">the P6 family, Pentium, Intel486, Intel386, and Intel 286 processors. Other values that were invalid on the Intel </span>
<span id="t1d_3911" class="t s4_3911">286 processor may be valid on the 32-bit processors because uses for these bits have been defined. </span>
<span id="t1e_3911" class="t s8_3911">1. </span><span id="t1f_3911" class="t s8_3911">Earlier versions of this manual used the term “IA-32e paging” to identify 4-level paging. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
