<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1566" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1566{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_1566{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1566{left:96px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1566{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t5_1566{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_1566{left:96px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_1566{left:96px;bottom:954px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t8_1566{left:96px;bottom:919px;letter-spacing:0.39px;word-spacing:-0.01px;}
#t9_1566{left:96px;bottom:898px;letter-spacing:0.12px;word-spacing:-0.62px;}
#ta_1566{left:96px;bottom:876px;letter-spacing:0.12px;word-spacing:-0.32px;}
#tb_1566{left:96px;bottom:855px;letter-spacing:0.27px;word-spacing:-0.01px;}
#tc_1566{left:96px;bottom:834px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_1566{left:96px;bottom:798px;letter-spacing:0.02px;word-spacing:-0.42px;}
#te_1566{left:96px;bottom:763px;letter-spacing:0.2px;word-spacing:0.01px;}
#tf_1566{left:96px;bottom:742px;letter-spacing:0.17px;word-spacing:-0.45px;}
#tg_1566{left:96px;bottom:707px;letter-spacing:0.56px;word-spacing:0.01px;}
#th_1566{left:96px;bottom:685px;letter-spacing:0.45px;word-spacing:-0.01px;}
#ti_1566{left:96px;bottom:664px;letter-spacing:0.13px;word-spacing:-0.37px;}
#tj_1566{left:96px;bottom:384px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tk_1566{left:96px;bottom:201px;letter-spacing:0.17px;}
#tl_1566{left:96px;bottom:1022px;letter-spacing:0.32px;}
#tm_1566{left:675px;bottom:1022px;letter-spacing:0.26px;}
#tn_1566{left:99px;bottom:614px;letter-spacing:0.16px;}
#to_1566{left:336px;bottom:614px;letter-spacing:0.18px;}
#tp_1566{left:446px;bottom:614px;letter-spacing:0.14px;}
#tq_1566{left:105px;bottom:579px;letter-spacing:0.16px;}
#tr_1566{left:175px;bottom:579px;letter-spacing:0.13px;}
#ts_1566{left:342px;bottom:579px;letter-spacing:0.12px;word-spacing:0.03px;}
#tt_1566{left:452px;bottom:586px;letter-spacing:0.11px;word-spacing:0.05px;}
#tu_1566{left:452px;bottom:571px;letter-spacing:0.01px;}
#tv_1566{left:105px;bottom:536px;letter-spacing:0.16px;}
#tw_1566{left:175px;bottom:536px;letter-spacing:0.13px;}
#tx_1566{left:342px;bottom:536px;letter-spacing:0.12px;word-spacing:0.03px;}
#ty_1566{left:452px;bottom:544px;letter-spacing:0.11px;word-spacing:0.05px;}
#tz_1566{left:452px;bottom:528px;letter-spacing:0.01px;}
#t10_1566{left:105px;bottom:493px;letter-spacing:0.16px;}
#t11_1566{left:175px;bottom:493px;letter-spacing:0.13px;}
#t12_1566{left:342px;bottom:493px;letter-spacing:0.12px;word-spacing:0.03px;}
#t13_1566{left:452px;bottom:501px;letter-spacing:0.11px;word-spacing:0.05px;}
#t14_1566{left:452px;bottom:486px;letter-spacing:0.01px;}
#t15_1566{left:105px;bottom:455px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t16_1566{left:105px;bottom:428px;letter-spacing:0.19px;}
#t17_1566{left:109px;bottom:351px;letter-spacing:0.11px;}
#t18_1566{left:146px;bottom:351px;letter-spacing:0.13px;}
#t19_1566{left:187px;bottom:351px;letter-spacing:0.17px;}
#t1a_1566{left:230px;bottom:351px;letter-spacing:0.17px;}
#t1b_1566{left:270px;bottom:351px;letter-spacing:0.19px;}
#t1c_1566{left:313px;bottom:351px;letter-spacing:0.15px;}
#t1d_1566{left:354px;bottom:351px;letter-spacing:0.15px;}
#t1e_1566{left:408px;bottom:351px;letter-spacing:0.16px;}
#t1f_1566{left:477px;bottom:351px;letter-spacing:0.22px;}
#t1g_1566{left:519px;bottom:351px;letter-spacing:0.15px;}
#t1h_1566{left:564px;bottom:351px;letter-spacing:0.09px;}
#t1i_1566{left:603px;bottom:351px;letter-spacing:0.19px;}
#t1j_1566{left:643px;bottom:351px;letter-spacing:0.16px;}
#t1k_1566{left:685px;bottom:351px;letter-spacing:0.19px;}
#t1l_1566{left:725px;bottom:351px;letter-spacing:0.15px;}
#t1m_1566{left:767px;bottom:351px;letter-spacing:0.16px;}
#t1n_1566{left:808px;bottom:351px;letter-spacing:0.15px;}
#t1o_1566{left:484px;bottom:321px;}
#t1p_1566{left:649px;bottom:321px;}
#t1q_1566{left:690px;bottom:321px;}
#t1r_1566{left:731px;bottom:321px;}
#t1s_1566{left:773px;bottom:321px;}
#t1t_1566{left:812px;bottom:321px;}
#t1u_1566{left:108px;bottom:290px;letter-spacing:0.19px;}
#t1v_1566{left:150px;bottom:290px;letter-spacing:0.19px;}
#t1w_1566{left:191px;bottom:290px;letter-spacing:0.19px;}
#t1x_1566{left:232px;bottom:290px;letter-spacing:0.19px;}
#t1y_1566{left:273px;bottom:290px;letter-spacing:0.19px;}
#t1z_1566{left:315px;bottom:290px;letter-spacing:0.19px;}
#t20_1566{left:356px;bottom:290px;letter-spacing:0.19px;}
#t21_1566{left:407px;bottom:290px;letter-spacing:0.13px;}
#t22_1566{left:480px;bottom:290px;letter-spacing:-1.02px;}
#t23_1566{left:521px;bottom:290px;letter-spacing:0.19px;}
#t24_1566{left:566px;bottom:290px;}
#t25_1566{left:608px;bottom:290px;}
#t26_1566{left:649px;bottom:290px;}
#t27_1566{left:690px;bottom:290px;}
#t28_1566{left:731px;bottom:290px;}
#t29_1566{left:773px;bottom:290px;}
#t2a_1566{left:814px;bottom:290px;}
#t2b_1566{left:116px;bottom:261px;letter-spacing:-0.14px;}
#t2c_1566{left:163px;bottom:261px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t2d_1566{left:160px;bottom:247px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t2e_1566{left:134px;bottom:153px;letter-spacing:0.14px;}
#t2f_1566{left:248px;bottom:153px;letter-spacing:0.16px;}
#t2g_1566{left:287px;bottom:171px;letter-spacing:0.07px;}
#t2h_1566{left:294px;bottom:153px;letter-spacing:0.15px;}
#t2i_1566{left:339px;bottom:153px;letter-spacing:0.13px;}
#t2j_1566{left:555px;bottom:153px;letter-spacing:0.14px;word-spacing:0.02px;}
#t2k_1566{left:102px;bottom:128px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2l_1566{left:102px;bottom:113px;letter-spacing:0.19px;}
#t2m_1566{left:259px;bottom:120px;}
#t2n_1566{left:306px;bottom:120px;}
#t2o_1566{left:369px;bottom:120px;}
#t2p_1566{left:416px;bottom:128px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2q_1566{left:416px;bottom:113px;letter-spacing:0.15px;word-spacing:0.12px;}
#t2r_1566{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1566{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1566{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1566{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1566{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1566{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1566{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1566{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_1566{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.s9_1566{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.sa_1566{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1566" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1566Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1566" style="-webkit-user-select: none;"><object width="935" height="1210" data="1566/1566.svg" type="image/svg+xml" id="pdf1566" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1566" class="t s1_1566">General-Purpose </span><span id="t2_1566" class="t s1_1566">299 </span>
<span id="t3_1566" class="t s1_1566">Instruction Reference </span>
<span id="t4_1566" class="t s1_1566">24594—Rev. 3.35—June 2023 </span><span id="t5_1566" class="t s1_1566">AMD64 Technology </span>
<span id="t6_1566" class="t s2_1566">Loads the destination register with a hardware-generated random value. </span>
<span id="t7_1566" class="t s2_1566">The size of the returned value in bits is determined by the size of the destination register. </span>
<span id="t8_1566" class="t s2_1566">Hardware modifies the CF flag to indicate whether the value returned in the destination register is </span>
<span id="t9_1566" class="t s2_1566">valid. If CF = 1, the value is valid. If CF = 0, the value is invalid. Software must test the state of the CF </span>
<span id="ta_1566" class="t s2_1566">flag prior to using the value returned in the destination register to determine if the value is valid. If the </span>
<span id="tb_1566" class="t s2_1566">returned value is invalid, software must execute the instruction again. Software should implement a </span>
<span id="tc_1566" class="t s2_1566">retry limit to ensure forward progress of code. </span>
<span id="td_1566" class="t s2_1566">The execution of RDRAND clears the OF, SF, ZF, AF, and PF flags. </span>
<span id="te_1566" class="t s2_1566">Support for the RDRAND instruction is optional. On processors that support the instruction, CPUID </span>
<span id="tf_1566" class="t s2_1566">Fn0000_0001_ECX[RDRAND] = 1. </span>
<span id="tg_1566" class="t s2_1566">For more information on using the CPUID instruction, see the instruction reference page for the </span>
<span id="th_1566" class="t s2_1566">CPUID instruction on page 165. For a description of all feature flags related to instruction subset </span>
<span id="ti_1566" class="t s2_1566">support, see Appendix D, “Instruction Subsets and CPUID Feature Flags,” on page 591. </span>
<span id="tj_1566" class="t s3_1566">rFLAGS Affected </span>
<span id="tk_1566" class="t s3_1566">Exceptions </span>
<span id="tl_1566" class="t s4_1566">RDRAND </span><span id="tm_1566" class="t s4_1566">Read Random </span>
<span id="tn_1566" class="t s5_1566">Mnemonic </span><span id="to_1566" class="t s5_1566">Opcode </span><span id="tp_1566" class="t s5_1566">Description </span>
<span id="tq_1566" class="t s6_1566">RDRAND </span><span id="tr_1566" class="t s7_1566">reg16 </span><span id="ts_1566" class="t s6_1566">0F C7 /6 </span>
<span id="tt_1566" class="t s6_1566">Load the destination register with a 16-bit random </span>
<span id="tu_1566" class="t s6_1566">number. </span>
<span id="tv_1566" class="t s6_1566">RDRAND </span><span id="tw_1566" class="t s7_1566">reg32 </span><span id="tx_1566" class="t s6_1566">0F C7 /6 </span>
<span id="ty_1566" class="t s6_1566">Load the destination register with a 32-bit random </span>
<span id="tz_1566" class="t s6_1566">number. </span>
<span id="t10_1566" class="t s6_1566">RDRAND </span><span id="t11_1566" class="t s7_1566">reg64 </span><span id="t12_1566" class="t s6_1566">0F C7 /6 </span>
<span id="t13_1566" class="t s6_1566">Load the destination register with a 64-bit random </span>
<span id="t14_1566" class="t s6_1566">number. </span>
<span id="t15_1566" class="t s3_1566">Related Instructions </span>
<span id="t16_1566" class="t s6_1566">RDSEED </span>
<span id="t17_1566" class="t s5_1566">ID </span><span id="t18_1566" class="t s5_1566">VIP </span><span id="t19_1566" class="t s5_1566">VIF </span><span id="t1a_1566" class="t s5_1566">AC </span><span id="t1b_1566" class="t s5_1566">VM </span><span id="t1c_1566" class="t s5_1566">RF </span><span id="t1d_1566" class="t s5_1566">NT </span><span id="t1e_1566" class="t s5_1566">IOPL </span><span id="t1f_1566" class="t s5_1566">OF </span><span id="t1g_1566" class="t s5_1566">DF </span><span id="t1h_1566" class="t s5_1566">IF </span><span id="t1i_1566" class="t s5_1566">TF </span><span id="t1j_1566" class="t s5_1566">SF </span><span id="t1k_1566" class="t s5_1566">ZF </span><span id="t1l_1566" class="t s5_1566">AF </span><span id="t1m_1566" class="t s5_1566">PF </span><span id="t1n_1566" class="t s5_1566">CF </span>
<span id="t1o_1566" class="t s6_1566">0 </span><span id="t1p_1566" class="t s6_1566">0 </span><span id="t1q_1566" class="t s6_1566">0 </span><span id="t1r_1566" class="t s6_1566">0 </span><span id="t1s_1566" class="t s6_1566">0 </span><span id="t1t_1566" class="t s6_1566">M </span>
<span id="t1u_1566" class="t s6_1566">21 </span><span id="t1v_1566" class="t s6_1566">20 </span><span id="t1w_1566" class="t s6_1566">19 </span><span id="t1x_1566" class="t s6_1566">18 </span><span id="t1y_1566" class="t s6_1566">17 </span><span id="t1z_1566" class="t s6_1566">16 </span><span id="t20_1566" class="t s6_1566">14 </span><span id="t21_1566" class="t s6_1566">13:12 </span><span id="t22_1566" class="t s6_1566">11 </span><span id="t23_1566" class="t s6_1566">10 </span><span id="t24_1566" class="t s6_1566">9 </span><span id="t25_1566" class="t s6_1566">8 </span><span id="t26_1566" class="t s6_1566">7 </span><span id="t27_1566" class="t s6_1566">6 </span><span id="t28_1566" class="t s6_1566">4 </span><span id="t29_1566" class="t s6_1566">2 </span><span id="t2a_1566" class="t s6_1566">0 </span>
<span id="t2b_1566" class="t s8_1566">Note: </span><span id="t2c_1566" class="t s9_1566">Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. </span>
<span id="t2d_1566" class="t s9_1566">Undefined flags are U. </span>
<span id="t2e_1566" class="t s5_1566">Exception </span><span id="t2f_1566" class="t s5_1566">Real </span>
<span id="t2g_1566" class="t s5_1566">Virtual </span>
<span id="t2h_1566" class="t s5_1566">8086 </span><span id="t2i_1566" class="t s5_1566">Protected </span><span id="t2j_1566" class="t s5_1566">Cause of Exception </span>
<span id="t2k_1566" class="t s6_1566">Invalid opcode, </span>
<span id="t2l_1566" class="t s6_1566">#UD </span>
<span id="t2m_1566" class="t s6_1566">X </span><span id="t2n_1566" class="t s6_1566">X </span><span id="t2o_1566" class="t s6_1566">X </span>
<span id="t2p_1566" class="t s6_1566">Instruction not supported as indicated by </span>
<span id="t2q_1566" class="t s6_1566">CPUID Fn0000_0001_ECX[RDRAND] = 0. </span>
<span id="t2r_1566" class="t sa_1566">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
