<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: GPIO Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__gpio__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">GPIO Registers<div class="ingroups"><a class="el" href="group__MSP432E4xx__defines.html">MSP432E4xx Defines</a> &raquo; <a class="el" href="group__gpio__defines.html">General Purpose I/O Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>GPIO Registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for GPIO Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__gpio__registers.png" border="0" usemap="#agroup____gpio____registers" alt=""/></div>
<map name="agroup____gpio____registers" id="agroup____gpio____registers">
<area shape="rect" href="group__gpio__defines.html" title="Defined Constants and Types for the MSP432E4 General Purpose I/O." alt="" coords="5,5,156,45"/>
<area shape="rect" title="GPIO Registers." alt="" coords="204,13,323,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadf02597783c151627da209a001fd28db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gadf02597783c151627da209a001fd28db">GPIO_DATA</a>(port)&#160;&#160;&#160;(&amp;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x000))</td></tr>
<tr class="memdesc:gadf02597783c151627da209a001fd28db"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Data.  <a href="group__gpio__registers.html#gadf02597783c151627da209a001fd28db">More...</a><br /></td></tr>
<tr class="separator:gadf02597783c151627da209a001fd28db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ff1d81b6ee02147458f7741b9877be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gac3ff1d81b6ee02147458f7741b9877be">GPIO_DIR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x400)</td></tr>
<tr class="memdesc:gac3ff1d81b6ee02147458f7741b9877be"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Direction.  <a href="group__gpio__registers.html#gac3ff1d81b6ee02147458f7741b9877be">More...</a><br /></td></tr>
<tr class="separator:gac3ff1d81b6ee02147458f7741b9877be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3168523aa71db397cc6b90d06c19a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gaf3168523aa71db397cc6b90d06c19a5e">GPIO_IS</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x404)</td></tr>
<tr class="memdesc:gaf3168523aa71db397cc6b90d06c19a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt Sense.  <a href="group__gpio__registers.html#gaf3168523aa71db397cc6b90d06c19a5e">More...</a><br /></td></tr>
<tr class="separator:gaf3168523aa71db397cc6b90d06c19a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93047ff801b7bf6f8296706703f2bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga93047ff801b7bf6f8296706703f2bdeb">GPIO_IBE</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x408)</td></tr>
<tr class="memdesc:ga93047ff801b7bf6f8296706703f2bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt Both Edges.  <a href="group__gpio__registers.html#ga93047ff801b7bf6f8296706703f2bdeb">More...</a><br /></td></tr>
<tr class="separator:ga93047ff801b7bf6f8296706703f2bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea367cbbe8e1040667eef8b89533d954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gaea367cbbe8e1040667eef8b89533d954">GPIO_IEV</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x40C)</td></tr>
<tr class="memdesc:gaea367cbbe8e1040667eef8b89533d954"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt Event.  <a href="group__gpio__registers.html#gaea367cbbe8e1040667eef8b89533d954">More...</a><br /></td></tr>
<tr class="separator:gaea367cbbe8e1040667eef8b89533d954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19924963589e8d9ae1ce5204c92afe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gae19924963589e8d9ae1ce5204c92afe1">GPIO_IM</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x410)</td></tr>
<tr class="memdesc:gae19924963589e8d9ae1ce5204c92afe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt Mask.  <a href="group__gpio__registers.html#gae19924963589e8d9ae1ce5204c92afe1">More...</a><br /></td></tr>
<tr class="separator:gae19924963589e8d9ae1ce5204c92afe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5a97bf3ce4743eb2a15016d02f05a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gaac5a97bf3ce4743eb2a15016d02f05a2">GPIO_RIS</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x414)</td></tr>
<tr class="memdesc:gaac5a97bf3ce4743eb2a15016d02f05a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Raw Interrupt Status.  <a href="group__gpio__registers.html#gaac5a97bf3ce4743eb2a15016d02f05a2">More...</a><br /></td></tr>
<tr class="separator:gaac5a97bf3ce4743eb2a15016d02f05a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9247b9076a5e068506e4778bd7117c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga0a9247b9076a5e068506e4778bd7117c">GPIO_MIS</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x418)</td></tr>
<tr class="memdesc:ga0a9247b9076a5e068506e4778bd7117c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Masked Interrupt Status.  <a href="group__gpio__registers.html#ga0a9247b9076a5e068506e4778bd7117c">More...</a><br /></td></tr>
<tr class="separator:ga0a9247b9076a5e068506e4778bd7117c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7bb0f9d7f416c02e635d7fae773c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga7f7bb0f9d7f416c02e635d7fae773c66">GPIO_ICR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x41C)</td></tr>
<tr class="memdesc:ga7f7bb0f9d7f416c02e635d7fae773c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt Clear.  <a href="group__gpio__registers.html#ga7f7bb0f9d7f416c02e635d7fae773c66">More...</a><br /></td></tr>
<tr class="separator:ga7f7bb0f9d7f416c02e635d7fae773c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af3c414275112a06dd5e02ddbe94252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga4af3c414275112a06dd5e02ddbe94252">GPIO_AFSEL</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x420)</td></tr>
<tr class="memdesc:ga4af3c414275112a06dd5e02ddbe94252"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Alternate Function Select.  <a href="group__gpio__registers.html#ga4af3c414275112a06dd5e02ddbe94252">More...</a><br /></td></tr>
<tr class="separator:ga4af3c414275112a06dd5e02ddbe94252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0386cc42ff6da71217fb156a7410fa75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga0386cc42ff6da71217fb156a7410fa75">GPIO_DR2R</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x500)</td></tr>
<tr class="memdesc:ga0386cc42ff6da71217fb156a7410fa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO 2-mA Drive Select.  <a href="group__gpio__registers.html#ga0386cc42ff6da71217fb156a7410fa75">More...</a><br /></td></tr>
<tr class="separator:ga0386cc42ff6da71217fb156a7410fa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea20c9c60d5bc22817c71de40a7d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gad1ea20c9c60d5bc22817c71de40a7d61">GPIO_DR4R</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x504)</td></tr>
<tr class="memdesc:gad1ea20c9c60d5bc22817c71de40a7d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO 4-mA Drive Select.  <a href="group__gpio__registers.html#gad1ea20c9c60d5bc22817c71de40a7d61">More...</a><br /></td></tr>
<tr class="separator:gad1ea20c9c60d5bc22817c71de40a7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8a81a8d969e2dddf535005b8d0d0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga3a8a81a8d969e2dddf535005b8d0d0d1">GPIO_DR8R</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x508)</td></tr>
<tr class="memdesc:ga3a8a81a8d969e2dddf535005b8d0d0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO 8-mA Drive Select.  <a href="group__gpio__registers.html#ga3a8a81a8d969e2dddf535005b8d0d0d1">More...</a><br /></td></tr>
<tr class="separator:ga3a8a81a8d969e2dddf535005b8d0d0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58655e9db856a8f3208e388814db2de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga58655e9db856a8f3208e388814db2de1">GPIO_ODR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x50C)</td></tr>
<tr class="memdesc:ga58655e9db856a8f3208e388814db2de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Open Drain Select.  <a href="group__gpio__registers.html#ga58655e9db856a8f3208e388814db2de1">More...</a><br /></td></tr>
<tr class="separator:ga58655e9db856a8f3208e388814db2de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85534bcd71ffd7330699c2a19255bd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga85534bcd71ffd7330699c2a19255bd8e">GPIO_PUR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x510)</td></tr>
<tr class="memdesc:ga85534bcd71ffd7330699c2a19255bd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pull-Up Select.  <a href="group__gpio__registers.html#ga85534bcd71ffd7330699c2a19255bd8e">More...</a><br /></td></tr>
<tr class="separator:ga85534bcd71ffd7330699c2a19255bd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a11047ca48e9bc9d8b4b0b72feb00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga91a11047ca48e9bc9d8b4b0b72feb00e">GPIO_PDR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x514)</td></tr>
<tr class="memdesc:ga91a11047ca48e9bc9d8b4b0b72feb00e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pull-Down Select.  <a href="group__gpio__registers.html#ga91a11047ca48e9bc9d8b4b0b72feb00e">More...</a><br /></td></tr>
<tr class="separator:ga91a11047ca48e9bc9d8b4b0b72feb00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7df547f4a985cd1ecf74f052767fd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gad7df547f4a985cd1ecf74f052767fd0c">GPIO_SLR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x518)</td></tr>
<tr class="memdesc:gad7df547f4a985cd1ecf74f052767fd0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Slew Rate Control Select.  <a href="group__gpio__registers.html#gad7df547f4a985cd1ecf74f052767fd0c">More...</a><br /></td></tr>
<tr class="separator:gad7df547f4a985cd1ecf74f052767fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb35658e871ace9d38772762765f964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga7eb35658e871ace9d38772762765f964">GPIO_DEN</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x51C)</td></tr>
<tr class="memdesc:ga7eb35658e871ace9d38772762765f964"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Digital Enable.  <a href="group__gpio__registers.html#ga7eb35658e871ace9d38772762765f964">More...</a><br /></td></tr>
<tr class="separator:ga7eb35658e871ace9d38772762765f964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbed78649b4858807f28bd9f4b30cbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gadbed78649b4858807f28bd9f4b30cbf4">GPIO_LOCK</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x520)</td></tr>
<tr class="memdesc:gadbed78649b4858807f28bd9f4b30cbf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Lock.  <a href="group__gpio__registers.html#gadbed78649b4858807f28bd9f4b30cbf4">More...</a><br /></td></tr>
<tr class="separator:gadbed78649b4858807f28bd9f4b30cbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab033a90c9505838734359175c38ef15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gab033a90c9505838734359175c38ef15e">GPIO_CR</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x524)</td></tr>
<tr class="memdesc:gab033a90c9505838734359175c38ef15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Commit.  <a href="group__gpio__registers.html#gab033a90c9505838734359175c38ef15e">More...</a><br /></td></tr>
<tr class="separator:gab033a90c9505838734359175c38ef15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a312414a741e68773f02828db9e6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga8a312414a741e68773f02828db9e6d85">GPIO_AMSEL</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x528)</td></tr>
<tr class="memdesc:ga8a312414a741e68773f02828db9e6d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Analog Mode Select.  <a href="group__gpio__registers.html#ga8a312414a741e68773f02828db9e6d85">More...</a><br /></td></tr>
<tr class="separator:ga8a312414a741e68773f02828db9e6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a7b9acf9e36985689893dc8cb6e9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gae0a7b9acf9e36985689893dc8cb6e9d4">GPIO_PCTL</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x52C)</td></tr>
<tr class="memdesc:gae0a7b9acf9e36985689893dc8cb6e9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port Control.  <a href="group__gpio__registers.html#gae0a7b9acf9e36985689893dc8cb6e9d4">More...</a><br /></td></tr>
<tr class="separator:gae0a7b9acf9e36985689893dc8cb6e9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd4b002e858cb8430cd1825b71979fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gabfd4b002e858cb8430cd1825b71979fc">GPIO_ADCCTL</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x530)</td></tr>
<tr class="memdesc:gabfd4b002e858cb8430cd1825b71979fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO ADC Control.  <a href="group__gpio__registers.html#gabfd4b002e858cb8430cd1825b71979fc">More...</a><br /></td></tr>
<tr class="separator:gabfd4b002e858cb8430cd1825b71979fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fefaf90062772262aa8b3f2caf32406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga3fefaf90062772262aa8b3f2caf32406">GPIO_DMACTL</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x534)</td></tr>
<tr class="memdesc:ga3fefaf90062772262aa8b3f2caf32406"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO DMA Control.  <a href="group__gpio__registers.html#ga3fefaf90062772262aa8b3f2caf32406">More...</a><br /></td></tr>
<tr class="separator:ga3fefaf90062772262aa8b3f2caf32406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eafd22cbba3da721bd542c008fba98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gaa9eafd22cbba3da721bd542c008fba98">GPIO_SI</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x538)</td></tr>
<tr class="memdesc:gaa9eafd22cbba3da721bd542c008fba98"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Select Interrupt.  <a href="group__gpio__registers.html#gaa9eafd22cbba3da721bd542c008fba98">More...</a><br /></td></tr>
<tr class="separator:gaa9eafd22cbba3da721bd542c008fba98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16fa816c998f4b8ba7f30e2b99f1d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gae16fa816c998f4b8ba7f30e2b99f1d8c">GPIO_DR12R</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x53C)</td></tr>
<tr class="memdesc:gae16fa816c998f4b8ba7f30e2b99f1d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO 12-mA Drive Select.  <a href="group__gpio__registers.html#gae16fa816c998f4b8ba7f30e2b99f1d8c">More...</a><br /></td></tr>
<tr class="separator:gae16fa816c998f4b8ba7f30e2b99f1d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39294bf64e604bd61687035db5754d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga39294bf64e604bd61687035db5754d71">GPIO_WAKEPEN</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x540)</td></tr>
<tr class="memdesc:ga39294bf64e604bd61687035db5754d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Wake Pin Enable.  <a href="group__gpio__registers.html#ga39294bf64e604bd61687035db5754d71">More...</a><br /></td></tr>
<tr class="separator:ga39294bf64e604bd61687035db5754d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e343454225b78b7c38ede3f9aeb28e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga3e343454225b78b7c38ede3f9aeb28e6">GPIO_WAKELVL</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x544)</td></tr>
<tr class="memdesc:ga3e343454225b78b7c38ede3f9aeb28e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Wake Level.  <a href="group__gpio__registers.html#ga3e343454225b78b7c38ede3f9aeb28e6">More...</a><br /></td></tr>
<tr class="separator:ga3e343454225b78b7c38ede3f9aeb28e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e6830ab22365f62a03e215d60aa294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga94e6830ab22365f62a03e215d60aa294">GPIO_WAKESTAT</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x548)</td></tr>
<tr class="memdesc:ga94e6830ab22365f62a03e215d60aa294"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Wake Status.  <a href="group__gpio__registers.html#ga94e6830ab22365f62a03e215d60aa294">More...</a><br /></td></tr>
<tr class="separator:ga94e6830ab22365f62a03e215d60aa294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b2ddc0da4b4e76dae8000f257ac84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gad5b2ddc0da4b4e76dae8000f257ac84a">GPIO_PP</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFC0)</td></tr>
<tr class="memdesc:gad5b2ddc0da4b4e76dae8000f257ac84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Property.  <a href="group__gpio__registers.html#gad5b2ddc0da4b4e76dae8000f257ac84a">More...</a><br /></td></tr>
<tr class="separator:gad5b2ddc0da4b4e76dae8000f257ac84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3644ab2fc28640e9381ee7a248172ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga3644ab2fc28640e9381ee7a248172ce2">GPIO_PC</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFC4)</td></tr>
<tr class="memdesc:ga3644ab2fc28640e9381ee7a248172ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Configuration.  <a href="group__gpio__registers.html#ga3644ab2fc28640e9381ee7a248172ce2">More...</a><br /></td></tr>
<tr class="separator:ga3644ab2fc28640e9381ee7a248172ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ce567a69a392019261456ff8ab3dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga43ce567a69a392019261456ff8ab3dd3">GPIO_PERIPH_ID0</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFE0)</td></tr>
<tr class="memdesc:ga43ce567a69a392019261456ff8ab3dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 0.  <a href="group__gpio__registers.html#ga43ce567a69a392019261456ff8ab3dd3">More...</a><br /></td></tr>
<tr class="separator:ga43ce567a69a392019261456ff8ab3dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7dd2186df64e01fe54402b3cb0ba746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gaf7dd2186df64e01fe54402b3cb0ba746">GPIO_PERIPH_ID1</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFE4)</td></tr>
<tr class="memdesc:gaf7dd2186df64e01fe54402b3cb0ba746"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 1.  <a href="group__gpio__registers.html#gaf7dd2186df64e01fe54402b3cb0ba746">More...</a><br /></td></tr>
<tr class="separator:gaf7dd2186df64e01fe54402b3cb0ba746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b43686cc64de8d233a4c6570661889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga48b43686cc64de8d233a4c6570661889">GPIO_PERIPH_ID2</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFE8)</td></tr>
<tr class="memdesc:ga48b43686cc64de8d233a4c6570661889"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 2.  <a href="group__gpio__registers.html#ga48b43686cc64de8d233a4c6570661889">More...</a><br /></td></tr>
<tr class="separator:ga48b43686cc64de8d233a4c6570661889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00b0b6f35df37248fb0c1dac166c035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gad00b0b6f35df37248fb0c1dac166c035">GPIO_PERIPH_ID3</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFEC)</td></tr>
<tr class="memdesc:gad00b0b6f35df37248fb0c1dac166c035"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 3.  <a href="group__gpio__registers.html#gad00b0b6f35df37248fb0c1dac166c035">More...</a><br /></td></tr>
<tr class="separator:gad00b0b6f35df37248fb0c1dac166c035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043d38c836fb8896eb7e2ffa125bfead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga043d38c836fb8896eb7e2ffa125bfead">GPIO_PERIPH_ID4</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFD0)</td></tr>
<tr class="memdesc:ga043d38c836fb8896eb7e2ffa125bfead"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 4.  <a href="group__gpio__registers.html#ga043d38c836fb8896eb7e2ffa125bfead">More...</a><br /></td></tr>
<tr class="separator:ga043d38c836fb8896eb7e2ffa125bfead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4090988152ba51816c7dd3449e741f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gaf4090988152ba51816c7dd3449e741f9">GPIO_PERIPH_ID5</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFD4)</td></tr>
<tr class="memdesc:gaf4090988152ba51816c7dd3449e741f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 5.  <a href="group__gpio__registers.html#gaf4090988152ba51816c7dd3449e741f9">More...</a><br /></td></tr>
<tr class="separator:gaf4090988152ba51816c7dd3449e741f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae829c3b0903409f010f4fa995dd159a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gae829c3b0903409f010f4fa995dd159a7">GPIO_PERIPH_ID6</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFD8)</td></tr>
<tr class="memdesc:gae829c3b0903409f010f4fa995dd159a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 6.  <a href="group__gpio__registers.html#gae829c3b0903409f010f4fa995dd159a7">More...</a><br /></td></tr>
<tr class="separator:gae829c3b0903409f010f4fa995dd159a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c6d6cf6ccbb9b0d23441360c158d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga96c6d6cf6ccbb9b0d23441360c158d53">GPIO_PERIPH_ID7</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFDC)</td></tr>
<tr class="memdesc:ga96c6d6cf6ccbb9b0d23441360c158d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Peripheral Identification 7.  <a href="group__gpio__registers.html#ga96c6d6cf6ccbb9b0d23441360c158d53">More...</a><br /></td></tr>
<tr class="separator:ga96c6d6cf6ccbb9b0d23441360c158d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75efbc491b08c94cf62dc2a111032c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#ga75efbc491b08c94cf62dc2a111032c90">GPIO_PCELL_ID0</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFF0)</td></tr>
<tr class="memdesc:ga75efbc491b08c94cf62dc2a111032c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO PrimeCell Identification 0.  <a href="group__gpio__registers.html#ga75efbc491b08c94cf62dc2a111032c90">More...</a><br /></td></tr>
<tr class="separator:ga75efbc491b08c94cf62dc2a111032c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a623f6901860ed5c07ff99e66bbb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gae1a623f6901860ed5c07ff99e66bbb79">GPIO_PCELL_ID1</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFF4)</td></tr>
<tr class="memdesc:gae1a623f6901860ed5c07ff99e66bbb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO PrimeCell Identification 1.  <a href="group__gpio__registers.html#gae1a623f6901860ed5c07ff99e66bbb79">More...</a><br /></td></tr>
<tr class="separator:gae1a623f6901860ed5c07ff99e66bbb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2510694ee55ad599b183c7b01cbd0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gac2510694ee55ad599b183c7b01cbd0f5">GPIO_PCELL_ID2</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFF8)</td></tr>
<tr class="memdesc:gac2510694ee55ad599b183c7b01cbd0f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO PrimeCell Identification 2.  <a href="group__gpio__registers.html#gac2510694ee55ad599b183c7b01cbd0f5">More...</a><br /></td></tr>
<tr class="separator:gac2510694ee55ad599b183c7b01cbd0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4b1900107c50fd8b7705a7bcc0121b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio__registers.html#gabf4b1900107c50fd8b7705a7bcc0121b">GPIO_PCELL_ID3</a>(port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFFC)</td></tr>
<tr class="memdesc:gabf4b1900107c50fd8b7705a7bcc0121b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO PrimeCell Identification 3.  <a href="group__gpio__registers.html#gabf4b1900107c50fd8b7705a7bcc0121b">More...</a><br /></td></tr>
<tr class="separator:gabf4b1900107c50fd8b7705a7bcc0121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >GPIO Registers. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gabfd4b002e858cb8430cd1825b71979fc" name="gabfd4b002e858cb8430cd1825b71979fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfd4b002e858cb8430cd1825b71979fc">&#9670;&nbsp;</a></span>GPIO_ADCCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ADCCTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x530)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO ADC Control. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00181">181</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga4af3c414275112a06dd5e02ddbe94252" name="ga4af3c414275112a06dd5e02ddbe94252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af3c414275112a06dd5e02ddbe94252">&#9670;&nbsp;</a></span>GPIO_AFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x420)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Alternate Function Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00155">155</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga8a312414a741e68773f02828db9e6d85" name="ga8a312414a741e68773f02828db9e6d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a312414a741e68773f02828db9e6d85">&#9670;&nbsp;</a></span>GPIO_AMSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AMSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x528)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Analog Mode Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00177">177</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gab033a90c9505838734359175c38ef15e" name="gab033a90c9505838734359175c38ef15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab033a90c9505838734359175c38ef15e">&#9670;&nbsp;</a></span>GPIO_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x524)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Commit. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00175">175</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gadf02597783c151627da209a001fd28db" name="gadf02597783c151627da209a001fd28db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf02597783c151627da209a001fd28db">&#9670;&nbsp;</a></span>GPIO_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(&amp;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x000))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Data. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00137">137</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga7eb35658e871ace9d38772762765f964" name="ga7eb35658e871ace9d38772762765f964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb35658e871ace9d38772762765f964">&#9670;&nbsp;</a></span>GPIO_DEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x51C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Digital Enable. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00171">171</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gac3ff1d81b6ee02147458f7741b9877be" name="gac3ff1d81b6ee02147458f7741b9877be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ff1d81b6ee02147458f7741b9877be">&#9670;&nbsp;</a></span>GPIO_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Direction. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00139">139</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga3fefaf90062772262aa8b3f2caf32406" name="ga3fefaf90062772262aa8b3f2caf32406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fefaf90062772262aa8b3f2caf32406">&#9670;&nbsp;</a></span>GPIO_DMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DMACTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x534)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO DMA Control. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00183">183</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gae16fa816c998f4b8ba7f30e2b99f1d8c" name="gae16fa816c998f4b8ba7f30e2b99f1d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae16fa816c998f4b8ba7f30e2b99f1d8c">&#9670;&nbsp;</a></span>GPIO_DR12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DR12R</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x53C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO 12-mA Drive Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00187">187</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga0386cc42ff6da71217fb156a7410fa75" name="ga0386cc42ff6da71217fb156a7410fa75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0386cc42ff6da71217fb156a7410fa75">&#9670;&nbsp;</a></span>GPIO_DR2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DR2R</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x500)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO 2-mA Drive Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00157">157</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gad1ea20c9c60d5bc22817c71de40a7d61" name="gad1ea20c9c60d5bc22817c71de40a7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ea20c9c60d5bc22817c71de40a7d61">&#9670;&nbsp;</a></span>GPIO_DR4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DR4R</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x504)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO 4-mA Drive Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00159">159</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga3a8a81a8d969e2dddf535005b8d0d0d1" name="ga3a8a81a8d969e2dddf535005b8d0d0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a8a81a8d969e2dddf535005b8d0d0d1">&#9670;&nbsp;</a></span>GPIO_DR8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DR8R</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x508)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO 8-mA Drive Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00161">161</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga93047ff801b7bf6f8296706703f2bdeb" name="ga93047ff801b7bf6f8296706703f2bdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93047ff801b7bf6f8296706703f2bdeb">&#9670;&nbsp;</a></span>GPIO_IBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IBE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x408)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt Both Edges. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00143">143</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga7f7bb0f9d7f416c02e635d7fae773c66" name="ga7f7bb0f9d7f416c02e635d7fae773c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7bb0f9d7f416c02e635d7fae773c66">&#9670;&nbsp;</a></span>GPIO_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ICR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x41C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt Clear. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00153">153</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gaea367cbbe8e1040667eef8b89533d954" name="gaea367cbbe8e1040667eef8b89533d954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea367cbbe8e1040667eef8b89533d954">&#9670;&nbsp;</a></span>GPIO_IEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IEV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x40C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt Event. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00145">145</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gae19924963589e8d9ae1ce5204c92afe1" name="gae19924963589e8d9ae1ce5204c92afe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae19924963589e8d9ae1ce5204c92afe1">&#9670;&nbsp;</a></span>GPIO_IM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x410)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt Mask. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00147">147</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gaf3168523aa71db397cc6b90d06c19a5e" name="gaf3168523aa71db397cc6b90d06c19a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3168523aa71db397cc6b90d06c19a5e">&#9670;&nbsp;</a></span>GPIO_IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x404)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt Sense. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00141">141</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gadbed78649b4858807f28bd9f4b30cbf4" name="gadbed78649b4858807f28bd9f4b30cbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbed78649b4858807f28bd9f4b30cbf4">&#9670;&nbsp;</a></span>GPIO_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x520)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Lock. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00173">173</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga0a9247b9076a5e068506e4778bd7117c" name="ga0a9247b9076a5e068506e4778bd7117c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a9247b9076a5e068506e4778bd7117c">&#9670;&nbsp;</a></span>GPIO_MIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x418)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Masked Interrupt Status. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00151">151</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga58655e9db856a8f3208e388814db2de1" name="ga58655e9db856a8f3208e388814db2de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58655e9db856a8f3208e388814db2de1">&#9670;&nbsp;</a></span>GPIO_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x50C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Open Drain Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00163">163</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga3644ab2fc28640e9381ee7a248172ce2" name="ga3644ab2fc28640e9381ee7a248172ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3644ab2fc28640e9381ee7a248172ce2">&#9670;&nbsp;</a></span>GPIO_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFC4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Configuration. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00200">200</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga75efbc491b08c94cf62dc2a111032c90" name="ga75efbc491b08c94cf62dc2a111032c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75efbc491b08c94cf62dc2a111032c90">&#9670;&nbsp;</a></span>GPIO_PCELL_ID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCELL_ID0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO PrimeCell Identification 0. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00220">220</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gae1a623f6901860ed5c07ff99e66bbb79" name="gae1a623f6901860ed5c07ff99e66bbb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a623f6901860ed5c07ff99e66bbb79">&#9670;&nbsp;</a></span>GPIO_PCELL_ID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCELL_ID1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFF4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO PrimeCell Identification 1. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00222">222</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gac2510694ee55ad599b183c7b01cbd0f5" name="gac2510694ee55ad599b183c7b01cbd0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2510694ee55ad599b183c7b01cbd0f5">&#9670;&nbsp;</a></span>GPIO_PCELL_ID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCELL_ID2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO PrimeCell Identification 2. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00224">224</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gabf4b1900107c50fd8b7705a7bcc0121b" name="gabf4b1900107c50fd8b7705a7bcc0121b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf4b1900107c50fd8b7705a7bcc0121b">&#9670;&nbsp;</a></span>GPIO_PCELL_ID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCELL_ID3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFFC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO PrimeCell Identification 3. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00226">226</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gae0a7b9acf9e36985689893dc8cb6e9d4" name="gae0a7b9acf9e36985689893dc8cb6e9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a7b9acf9e36985689893dc8cb6e9d4">&#9670;&nbsp;</a></span>GPIO_PCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x52C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port Control. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00179">179</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga91a11047ca48e9bc9d8b4b0b72feb00e" name="ga91a11047ca48e9bc9d8b4b0b72feb00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a11047ca48e9bc9d8b4b0b72feb00e">&#9670;&nbsp;</a></span>GPIO_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x514)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Pull-Down Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00167">167</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga43ce567a69a392019261456ff8ab3dd3" name="ga43ce567a69a392019261456ff8ab3dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ce567a69a392019261456ff8ab3dd3">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFE0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 0. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00203">203</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gaf7dd2186df64e01fe54402b3cb0ba746" name="gaf7dd2186df64e01fe54402b3cb0ba746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7dd2186df64e01fe54402b3cb0ba746">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFE4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 1. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00205">205</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga48b43686cc64de8d233a4c6570661889" name="ga48b43686cc64de8d233a4c6570661889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b43686cc64de8d233a4c6570661889">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFE8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 2. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00207">207</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gad00b0b6f35df37248fb0c1dac166c035" name="gad00b0b6f35df37248fb0c1dac166c035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad00b0b6f35df37248fb0c1dac166c035">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFEC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 3. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00209">209</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga043d38c836fb8896eb7e2ffa125bfead" name="ga043d38c836fb8896eb7e2ffa125bfead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga043d38c836fb8896eb7e2ffa125bfead">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFD0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 4. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00211">211</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gaf4090988152ba51816c7dd3449e741f9" name="gaf4090988152ba51816c7dd3449e741f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4090988152ba51816c7dd3449e741f9">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFD4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 5. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00213">213</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gae829c3b0903409f010f4fa995dd159a7" name="gae829c3b0903409f010f4fa995dd159a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae829c3b0903409f010f4fa995dd159a7">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFD8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 6. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00215">215</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga96c6d6cf6ccbb9b0d23441360c158d53" name="ga96c6d6cf6ccbb9b0d23441360c158d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c6d6cf6ccbb9b0d23441360c158d53">&#9670;&nbsp;</a></span>GPIO_PERIPH_ID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PERIPH_ID7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFDC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Identification 7. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00217">217</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gad5b2ddc0da4b4e76dae8000f257ac84a" name="gad5b2ddc0da4b4e76dae8000f257ac84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5b2ddc0da4b4e76dae8000f257ac84a">&#9670;&nbsp;</a></span>GPIO_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0xFC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Peripheral Property. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00198">198</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga85534bcd71ffd7330699c2a19255bd8e" name="ga85534bcd71ffd7330699c2a19255bd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85534bcd71ffd7330699c2a19255bd8e">&#9670;&nbsp;</a></span>GPIO_PUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x510)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Pull-Up Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00165">165</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gaac5a97bf3ce4743eb2a15016d02f05a2" name="gaac5a97bf3ce4743eb2a15016d02f05a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5a97bf3ce4743eb2a15016d02f05a2">&#9670;&nbsp;</a></span>GPIO_RIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_RIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x414)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Raw Interrupt Status. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00149">149</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gaa9eafd22cbba3da721bd542c008fba98" name="gaa9eafd22cbba3da721bd542c008fba98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9eafd22cbba3da721bd542c008fba98">&#9670;&nbsp;</a></span>GPIO_SI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_SI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x538)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Select Interrupt. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00185">185</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="gad7df547f4a985cd1ecf74f052767fd0c" name="gad7df547f4a985cd1ecf74f052767fd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7df547f4a985cd1ecf74f052767fd0c">&#9670;&nbsp;</a></span>GPIO_SLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_SLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x518)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Slew Rate Control Select. </p>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00169">169</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga3e343454225b78b7c38ede3f9aeb28e6" name="ga3e343454225b78b7c38ede3f9aeb28e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e343454225b78b7c38ede3f9aeb28e6">&#9670;&nbsp;</a></span>GPIO_WAKELVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_WAKELVL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x544)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Wake Level. </p>
<dl class="section note"><dt>Note</dt><dd>This register is only available on Port K </dd></dl>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00193">193</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga39294bf64e604bd61687035db5754d71" name="ga39294bf64e604bd61687035db5754d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39294bf64e604bd61687035db5754d71">&#9670;&nbsp;</a></span>GPIO_WAKEPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_WAKEPEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x540)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Wake Pin Enable. </p>
<dl class="section note"><dt>Note</dt><dd>This register is only available on Port K </dd></dl>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00190">190</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
<a id="ga94e6830ab22365f62a03e215d60aa294" name="ga94e6830ab22365f62a03e215d60aa294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94e6830ab22365f62a03e215d60aa294">&#9670;&nbsp;</a></span>GPIO_WAKESTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_WAKESTAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((port) + 0x548)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Wake Status. </p>
<dl class="section note"><dt>Note</dt><dd>This register is only available on Port K </dd></dl>

<p class="definition">Definition at line <a class="el" href="gpio_8h_source.html#l00196">196</a> of file <a class="el" href="gpio_8h_source.html">gpio.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:53 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
