/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[128] ? in_data[154] : in_data[168];
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_4z[1] : celloutsig_1_2z);
  assign celloutsig_1_10z = !(celloutsig_1_6z ? celloutsig_1_8z : celloutsig_1_8z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_5z;
  assign celloutsig_1_17z = in_data[164] | celloutsig_1_5z;
  assign celloutsig_1_19z = ~(celloutsig_1_17z ^ celloutsig_1_14z);
  assign celloutsig_0_0z = in_data[65:44] / { 1'h1, in_data[20:0] };
  assign celloutsig_1_2z = in_data[154:151] === { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_7z } === celloutsig_1_4z[4:2];
  assign celloutsig_0_1z = celloutsig_0_0z[17:15] >= celloutsig_0_0z[3:1];
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_1z } > { celloutsig_1_4z[4:1], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_13z = in_data[150:148] <= { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_6z = in_data[186:182] && celloutsig_1_4z;
  assign celloutsig_1_8z = ! { in_data[145:114], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_4z = in_data[150] ? { in_data[136:133], celloutsig_1_3z } : in_data[183:179];
  assign celloutsig_1_1z = | in_data[113:108];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[70:65];
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
