git clone --depth 1 --no-tags https://github.com/WittenYeh/RUC-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726793019
git clone --depth 1 --no-tags https://github.com/flipnoteman/6502_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727452369
git clone --depth 1 --no-tags https://github.com/OYounis/RiVET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717552495
git clone --depth 1 --no-tags https://github.com/jesseVernallis/simplified_sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722314760
git clone --depth 1 --no-tags https://github.com/mladenilic23/FV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722563032
git clone --depth 1 --no-tags https://github.com/ncppd/snitch-u280.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724168955
git clone --depth 1 --no-tags https://github.com/mingo99/CU33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719459412
git clone --depth 1 --no-tags https://github.com/MahdiNoori2003/Computer-Aided-Design-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731506683
git clone --depth 1 --no-tags https://github.com/guanning03/ComputerOrganizationLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718421976
git clone --depth 1 --no-tags https://github.com/JulietaStorino/Computer-Architecture-FaMAF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727374577
git clone --depth 1 --no-tags https://github.com/blavin3/verilator-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729504993
git clone --depth 1 --no-tags https://github.com/victoriousll/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719042400
git clone --depth 1 --no-tags https://github.com/SanjaySivalingam/Matrix-Multiplication-with-a-Systolic-Array-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731359893
git clone --depth 1 --no-tags https://github.com/AustinY2430/FPGA-Based-TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721352084
git clone --depth 1 --no-tags https://github.com/mmohiudd-m/8_bit_adder_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719385920
git clone --depth 1 --no-tags https://github.com/sihun-chae/uvm-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720654434
git clone --depth 1 --no-tags https://github.com/joonjae/UVM-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718619927
git clone --depth 1 --no-tags https://github.com/jayasuriya1998/N_bit-_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721772232
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/Memory_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722017861
git clone --depth 1 --no-tags https://github.com/sid-anand98/Verification-of-UART-Protocol-in-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722329680
git clone --depth 1 --no-tags https://github.com/chandankumar1320/VotingMachine_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722545031
git clone --depth 1 --no-tags https://github.com/flaviens/verilator-b6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725155272
git clone --depth 1 --no-tags https://github.com/joacomelli/Practicas-Sistemas-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725717939
git clone --depth 1 --no-tags https://github.com/Michael-Henson/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716303788
git clone --depth 1 --no-tags https://github.com/smabbas1/MSD_project13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716725184
git clone --depth 1 --no-tags https://github.com/hemanth-VP/axi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727545747
git clone --depth 1 --no-tags https://github.com/Dedorou/DA_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724297143
git clone --depth 1 --no-tags https://github.com/chrli0609/IL2230-Lab3A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727278422
git clone --depth 1 --no-tags https://github.com/txxnrd/COSE22205-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730021549
git clone --depth 1 --no-tags https://github.com/yassinelkashef/Design-and-UVM-verification-for-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730736005
git clone --depth 1 --no-tags https://github.com/AtharvaPan265/DSD-lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730611083
git clone --depth 1 --no-tags https://github.com/Nalyd1019/DesignOfAISystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731699270
git clone --depth 1 --no-tags https://github.com/JacobLevinson/189_OoO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717900262
git clone --depth 1 --no-tags https://github.com/PythonLinks/PucCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730619324
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/FIFO_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727645149
git clone --depth 1 --no-tags https://github.com/theisth/System-Verilog-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717478999
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717996768
git clone --depth 1 --no-tags https://github.com/artemka332/laba_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722131054
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/RISCV-32IM-5-STAGED-PIPE-LINED-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724563623
git clone --depth 1 --no-tags https://github.com/chenlion520/PIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726400643
git clone --depth 1 --no-tags https://github.com/davidepanzino/cpu_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725826777
git clone --depth 1 --no-tags https://github.com/01sharanshetty/AXI_SCOREBOARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727155114
git clone --depth 1 --no-tags https://github.com/pulp-platform/transaction-tagger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727365839
git clone --depth 1 --no-tags https://github.com/akhileshkumarp/svcodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726755867
git clone --depth 1 --no-tags https://github.com/sikderAmit/piso-uvm-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718731488
git clone --depth 1 --no-tags https://github.com/JuanchyDiaz/lab1-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717252471
git clone --depth 1 --no-tags https://github.com/ZhengmingHu/Bus_Handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718917837
git clone --depth 1 --no-tags https://github.com/Mohammed-Mohra/APB-UVC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728666893
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Multi-Mode-ALU-with-Interrupt-Support.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729343385
git clone --depth 1 --no-tags https://github.com/Karakatka46/WORKtestRTLverification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724010512
git clone --depth 1 --no-tags https://github.com/Vissho/Multi-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728778752
git clone --depth 1 --no-tags https://github.com/Eeercol/SAPR-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717895939
git clone --depth 1 --no-tags https://github.com/Karsa-orlong/wavegen_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720602244
git clone --depth 1 --no-tags https://github.com/fliibs/libhwmath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726407982
git clone --depth 1 --no-tags https://github.com/davidpoul1/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717325660
git clone --depth 1 --no-tags https://github.com/sumanthumesh/RISCV_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719718497
git clone --depth 1 --no-tags https://github.com/RegallaMahidhar/MSD_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720331813
git clone --depth 1 --no-tags https://github.com/ggs2ggs/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721392766
git clone --depth 1 --no-tags https://github.com/matthewdh7/noc_refactor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717953304
git clone --depth 1 --no-tags https://github.com/mahmud624683/Verification_Methods_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725886624
git clone --depth 1 --no-tags https://github.com/nguyendaithien/wide_alu_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723028943
git clone --depth 1 --no-tags https://github.com/mill-lab/kcu1500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727577458
git clone --depth 1 --no-tags https://github.com/wzian8786/arashi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723218839
git clone --depth 1 --no-tags https://github.com/ishwo0/Fall2023-Adv-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728407747
git clone --depth 1 --no-tags https://github.com/Hanyx2021/COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722422803
git clone --depth 1 --no-tags https://github.com/shehab2020556/SPI-design-and-verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731200085
git clone --depth 1 --no-tags https://github.com/yuegeini/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722311372
git clone --depth 1 --no-tags https://github.com/jonasjackman23/Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729418206
git clone --depth 1 --no-tags https://github.com/Criztmk/APB_Slave_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729389274
git clone --depth 1 --no-tags https://github.com/eichc/compOrgFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725786693
git clone --depth 1 --no-tags https://github.com/Vissho/Single-stroke-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728778435
git clone --depth 1 --no-tags https://github.com/codebjjung/PRACTICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717914761
git clone --depth 1 --no-tags https://github.com/dishak14/Layered-Testbench-for-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730979059
git clone --depth 1 --no-tags https://github.com/asifmahmudishan/System-Verilog-Prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722109106
git clone --depth 1 --no-tags https://github.com/farug/RISCV_Class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729483517
git clone --depth 1 --no-tags https://github.com/ed766/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719468854
git clone --depth 1 --no-tags https://github.com/geotrieu/mvm_perf_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728314146
git clone --depth 1 --no-tags https://github.com/Luis9705/risc_v_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731449346
git clone --depth 1 --no-tags https://github.com/pjaggi/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732244842
git clone --depth 1 --no-tags https://github.com/ax0080/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716960415
git clone --depth 1 --no-tags https://github.com/manish03/mangleLDPCo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723913539
git clone --depth 1 --no-tags https://github.com/jebraun3/ECE551MazeRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728289520
git clone --depth 1 --no-tags https://github.com/JyresaMae/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717623730
git clone --depth 1 --no-tags https://github.com/HipEx15/SystemVerilog_Verif_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718093221
git clone --depth 1 --no-tags https://github.com/gbeatty3/Serializer_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719452333
git clone --depth 1 --no-tags https://github.com/matahho/computerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720456559
git clone --depth 1 --no-tags https://github.com/verification-explorer/delta-sigma-modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721672267
git clone --depth 1 --no-tags https://github.com/liuwenbo0/hust-interface_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719177520
git clone --depth 1 --no-tags https://github.com/J0han0stling/Design-of-AI-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721813003
git clone --depth 1 --no-tags https://github.com/adharsh10/ffvdd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722579480
git clone --depth 1 --no-tags https://github.com/JMneverlose/htechcon_systolicarray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723580546
git clone --depth 1 --no-tags https://github.com/romnram67/lab12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725128489
git clone --depth 1 --no-tags https://github.com/hopwoodc/advent-of-code-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726547666
git clone --depth 1 --no-tags https://github.com/kaleabmarkos/10-bit-Computer-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729227280
git clone --depth 1 --no-tags https://github.com/c-jimmy1/CompArchitectureDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728885246
git clone --depth 1 --no-tags https://github.com/Criztmk/AHB-APB-Memory-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729391183
git clone --depth 1 --no-tags https://github.com/huy7715/Report_CE201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723285851
