`ifndef CL_FPGARR_AUTOGROUP_CFG_H
`define CL_FPGARR_AUTOGROUP_CFG_H
// cwd: /mnt/storage/gefeizuo/FPGA/FPGARR/aws-fpga/hdk/cl/examples/cl_fpgarr/design
// automatically generated by scripts/cl_fpgarr_autogrouping.py
// axi interfaces under track: sda, ocl, bar1, pcim, pcis
// axi interfaces ignored: ddrc, app_axim
parameter RR_NUM_TRACKED_AXI = 5;
parameter int RR_TRACKED_AXI_PLACEMENT_VEC[0:RR_NUM_TRACKED_AXI-1] = '{
	1 /*sda*/, 
	1 /*ocl*/, 
	0 /*bar1*/, 
	0 /*pcim*/, 
	1 /*pcis*/
};
parameter int RR_TRACKED_LOGE_INTF_IDX[0:AWSF1_INTF_RRCFG::NUM_INTF-1] = '{
	0 /*sda*/, 
	1 /*ocl*/, 
	2 /*bar1*/, 
	3 /*pcim*/, 
	4 /*pcis*/, 
	-1 /*ddrc*/, 
	-1 /*app_axim*/
};
`define RR_ENABLE_SDA
`define RR_ENABLE_OCL
`define RR_ENABLE_BAR1
`define RR_ENABLE_PCIM
`define RR_ENABLE_PCIS
`endif
