{
  "name": "Ethernet PHY",
  "type": "INANIMATE_OBJECT",
  "id": {
    "group": 20,
    "item": 1235
  },
  "claims": [
    {
      "predicate": "HAS_PART",
      "object": "PCB",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "REQUIRES",
      "object": "high-speed signal design recommendations",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "Physical layer transceiver for Ethernet communication.",
    "common_uses": []
  },
  "deep_layer": {},
  "instance_layer": {},
  "facets": {},
  "epistemic_metadata": {
    "source": "Ethernet PHY PCB Design Layout Checklist - Texas Instruments",
    "citations": []
  }
}