
Zone1_LOCAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079d4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08007ae4  08007ae4  00008ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bf8  08007bf8  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007bf8  08007bf8  00009014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007bf8  08007bf8  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bf8  08007bf8  00008bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bfc  08007bfc  00008bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007c00  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bfc  20000014  08007c14  00009014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c10  08007c14  00009c10  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000150d5  00000000  00000000  0000903d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000320d  00000000  00000000  0001e112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001268  00000000  00000000  00021320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e32  00000000  00000000  00022588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000037c1  00000000  00000000  000233ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013997  00000000  00000000  00026b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009122a  00000000  00000000  0003a512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb73c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cbc  00000000  00000000  000cb780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000d043c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08007acc 	.word	0x08007acc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08007acc 	.word	0x08007acc

08000150 <crc_xor>:
volatile SPI_Buffer_t sonic_tx;

volatile uint8_t SPI1_ERR_FLAG = 0;
volatile uint8_t SPI2_ERR_FLAG = 0;

static uint8_t crc_xor(const uint8_t *p, int n) {
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
  uint8_t c = 0;
 800015a:	2300      	movs	r3, #0
 800015c:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < n; i++) c ^= p[i];
 800015e:	2300      	movs	r3, #0
 8000160:	60bb      	str	r3, [r7, #8]
 8000162:	e009      	b.n	8000178 <crc_xor+0x28>
 8000164:	68bb      	ldr	r3, [r7, #8]
 8000166:	687a      	ldr	r2, [r7, #4]
 8000168:	4413      	add	r3, r2
 800016a:	781a      	ldrb	r2, [r3, #0]
 800016c:	7bfb      	ldrb	r3, [r7, #15]
 800016e:	4053      	eors	r3, r2
 8000170:	73fb      	strb	r3, [r7, #15]
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	3301      	adds	r3, #1
 8000176:	60bb      	str	r3, [r7, #8]
 8000178:	68ba      	ldr	r2, [r7, #8]
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	429a      	cmp	r2, r3
 800017e:	dbf1      	blt.n	8000164 <crc_xor+0x14>
  return c;
 8000180:	7bfb      	ldrb	r3, [r7, #15]
}
 8000182:	4618      	mov	r0, r3
 8000184:	3714      	adds	r7, #20
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr

0800018c <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 800018c:	b580      	push	{r7, lr}
 800018e:	b082      	sub	sp, #8
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4a0c      	ldr	r2, [pc, #48]	@ (80001cc <HAL_SPI_TxRxCpltCallback+0x40>)
 800019a:	4293      	cmp	r3, r2
 800019c:	d106      	bne.n	80001ac <HAL_SPI_TxRxCpltCallback+0x20>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_DMA_COMPLETE);
 800019e:	4b0c      	ldr	r3, [pc, #48]	@ (80001d0 <HAL_SPI_TxRxCpltCallback+0x44>)
 80001a0:	681b      	ldr	r3, [r3, #0]
 80001a2:	2104      	movs	r1, #4
 80001a4:	4618      	mov	r0, r3
 80001a6:	f004 fa51 	bl	800464c <osThreadFlagsSet>
	}
	else if (hspi->Instance == SPI2) {
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_DMA_COMPLETE);
	}
}
 80001aa:	e00a      	b.n	80001c2 <HAL_SPI_TxRxCpltCallback+0x36>
	else if (hspi->Instance == SPI2) {
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a08      	ldr	r2, [pc, #32]	@ (80001d4 <HAL_SPI_TxRxCpltCallback+0x48>)
 80001b2:	4293      	cmp	r3, r2
 80001b4:	d105      	bne.n	80001c2 <HAL_SPI_TxRxCpltCallback+0x36>
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_DMA_COMPLETE);
 80001b6:	4b08      	ldr	r3, [pc, #32]	@ (80001d8 <HAL_SPI_TxRxCpltCallback+0x4c>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2108      	movs	r1, #8
 80001bc:	4618      	mov	r0, r3
 80001be:	f004 fa45 	bl	800464c <osThreadFlagsSet>
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	40013000 	.word	0x40013000
 80001d0:	20000264 	.word	0x20000264
 80001d4:	40003800 	.word	0x40003800
 80001d8:	20000268 	.word	0x20000268

080001dc <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a15      	ldr	r2, [pc, #84]	@ (8000240 <HAL_SPI_ErrorCallback+0x64>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d10d      	bne.n	800020a <HAL_SPI_ErrorCallback+0x2e>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_DMA_COMPLETE);
 80001ee:	4b15      	ldr	r3, [pc, #84]	@ (8000244 <HAL_SPI_ErrorCallback+0x68>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	2104      	movs	r1, #4
 80001f4:	4618      	mov	r0, r3
 80001f6:	f004 fa29 	bl	800464c <osThreadFlagsSet>
		HAL_SPI_DMAStop(hspi); // 그냥 껏다 키기
 80001fa:	6878      	ldr	r0, [r7, #4]
 80001fc:	f003 fcec 	bl	8003bd8 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2201      	movs	r2, #1
 8000204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_DMA_COMPLETE);
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		HAL_SPI_DMAStop(hspi);
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
	}
}
 8000208:	e016      	b.n	8000238 <HAL_SPI_ErrorCallback+0x5c>
	else if (hspi->Instance == SPI2) {
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a0e      	ldr	r2, [pc, #56]	@ (8000248 <HAL_SPI_ErrorCallback+0x6c>)
 8000210:	4293      	cmp	r3, r2
 8000212:	d111      	bne.n	8000238 <HAL_SPI_ErrorCallback+0x5c>
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_DMA_COMPLETE);
 8000214:	4b0d      	ldr	r3, [pc, #52]	@ (800024c <HAL_SPI_ErrorCallback+0x70>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	2108      	movs	r1, #8
 800021a:	4618      	mov	r0, r3
 800021c:	f004 fa16 	bl	800464c <osThreadFlagsSet>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000220:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000224:	480a      	ldr	r0, [pc, #40]	@ (8000250 <HAL_SPI_ErrorCallback+0x74>)
 8000226:	f002 ff15 	bl	8003054 <HAL_GPIO_TogglePin>
		HAL_SPI_DMAStop(hspi);
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f003 fcd4 	bl	8003bd8 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	2201      	movs	r2, #1
 8000234:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8000238:	bf00      	nop
 800023a:	3708      	adds	r7, #8
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	40013000 	.word	0x40013000
 8000244:	20000264 	.word	0x20000264
 8000248:	40003800 	.word	0x40003800
 800024c:	20000268 	.word	0x20000268
 8000250:	40011000 	.word	0x40011000

08000254 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 800025e:	88fb      	ldrh	r3, [r7, #6]
 8000260:	2b08      	cmp	r3, #8
 8000262:	d003      	beq.n	800026c <HAL_GPIO_EXTI_Callback+0x18>
 8000264:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000268:	d007      	beq.n	800027a <HAL_GPIO_EXTI_Callback+0x26>
	case DRDY_PEDAL_Pin:

		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_READ);
		break;
	default:
		break;
 800026a:	e00d      	b.n	8000288 <HAL_GPIO_EXTI_Callback+0x34>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_READ);
 800026c:	4b08      	ldr	r3, [pc, #32]	@ (8000290 <HAL_GPIO_EXTI_Callback+0x3c>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	2101      	movs	r1, #1
 8000272:	4618      	mov	r0, r3
 8000274:	f004 f9ea 	bl	800464c <osThreadFlagsSet>
		break;
 8000278:	e006      	b.n	8000288 <HAL_GPIO_EXTI_Callback+0x34>
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_READ);
 800027a:	4b06      	ldr	r3, [pc, #24]	@ (8000294 <HAL_GPIO_EXTI_Callback+0x40>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	2102      	movs	r1, #2
 8000280:	4618      	mov	r0, r3
 8000282:	f004 f9e3 	bl	800464c <osThreadFlagsSet>
		break;
 8000286:	bf00      	nop
	}
}
 8000288:	bf00      	nop
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000264 	.word	0x20000264
 8000294:	20000268 	.word	0x20000268

08000298 <Put_Latest_Data>:
uint32_t last_zone_rx_time;
uint8_t state_global = OFF;
uint8_t global_tx_counter = 0;
volatile uint8_t FLAG_CAN_STOP = 0;

void Put_Latest_Data(osMessageQueueId_t queueHandle, int16_t data){ // Size 1 Queue Overwrite하기
 8000298:	b580      	push	{r7, lr}
 800029a:	b084      	sub	sp, #16
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	460b      	mov	r3, r1
 80002a2:	807b      	strh	r3, [r7, #2]
	int16_t msg = data;
 80002a4:	887b      	ldrh	r3, [r7, #2]
 80002a6:	81fb      	strh	r3, [r7, #14]
	    if(osMessageQueueGetCount(queueHandle) > 0){
 80002a8:	6878      	ldr	r0, [r7, #4]
 80002aa:	f004 fc17 	bl	8004adc <osMessageQueueGetCount>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d006      	beq.n	80002c2 <Put_Latest_Data+0x2a>
	        int16_t dummy;
	        osMessageQueueGet(queueHandle, &dummy, NULL, 0);
 80002b4:	f107 010c 	add.w	r1, r7, #12
 80002b8:	2300      	movs	r3, #0
 80002ba:	2200      	movs	r2, #0
 80002bc:	6878      	ldr	r0, [r7, #4]
 80002be:	f004 fbaf 	bl	8004a20 <osMessageQueueGet>
	    }
	    osMessageQueuePut(queueHandle, &msg, 0, 0);
 80002c2:	f107 010e 	add.w	r1, r7, #14
 80002c6:	2300      	movs	r3, #0
 80002c8:	2200      	movs	r2, #0
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f004 fb48 	bl	8004960 <osMessageQueuePut>
}
 80002d0:	bf00      	nop
 80002d2:	3710      	adds	r7, #16
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <CAN_OFF_FILTER>:
void CAN_OFF_FILTER(){
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08a      	sub	sp, #40	@ 0x28
 80002dc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;
				canFilter.FilterBank = 0;
 80002de:	2300      	movs	r3, #0
 80002e0:	617b      	str	r3, [r7, #20]
				canFilter.FilterMode = CAN_FILTERMODE_IDLIST;
 80002e2:	2301      	movs	r3, #1
 80002e4:	61bb      	str	r3, [r7, #24]
				canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 80002e6:	2300      	movs	r3, #0
 80002e8:	61fb      	str	r3, [r7, #28]
				canFilter.FilterIdHigh = (0x001 << 5);
 80002ea:	2320      	movs	r3, #32
 80002ec:	603b      	str	r3, [r7, #0]
				canFilter.FilterIdLow = (0x002 << 5);
 80002ee:	2340      	movs	r3, #64	@ 0x40
 80002f0:	607b      	str	r3, [r7, #4]
				canFilter.FilterMaskIdHigh = (0x004 << 5);
 80002f2:	2380      	movs	r3, #128	@ 0x80
 80002f4:	60bb      	str	r3, [r7, #8]
				canFilter.FilterMaskIdLow = (0x000 << 5);
 80002f6:	2300      	movs	r3, #0
 80002f8:	60fb      	str	r3, [r7, #12]
				canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002fa:	2300      	movs	r3, #0
 80002fc:	613b      	str	r3, [r7, #16]
				canFilter.FilterActivation = DISABLE;
 80002fe:	2300      	movs	r3, #0
 8000300:	623b      	str	r3, [r7, #32]
				canFilter.SlaveStartFilterBank = 14;
 8000302:	230e      	movs	r3, #14
 8000304:	627b      	str	r3, [r7, #36]	@ 0x24
				HAL_CAN_ConfigFilter(&hcan, &canFilter);
 8000306:	463b      	mov	r3, r7
 8000308:	4619      	mov	r1, r3
 800030a:	4803      	ldr	r0, [pc, #12]	@ (8000318 <CAN_OFF_FILTER+0x40>)
 800030c:	f001 fb6b 	bl	80019e6 <HAL_CAN_ConfigFilter>
}
 8000310:	bf00      	nop
 8000312:	3728      	adds	r7, #40	@ 0x28
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}
 8000318:	20000030 	.word	0x20000030

0800031c <CAN_ERR_HANDLE>:
void CAN_ERR_HANDLE(uint32_t ID, CAN_Err_Type type){
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
	switch(ID){
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800032e:	4293      	cmp	r3, r2
 8000330:	d036      	beq.n	80003a0 <CAN_ERR_HANDLE+0x84>
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000338:	d239      	bcs.n	80003ae <CAN_ERR_HANDLE+0x92>
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2b71      	cmp	r3, #113	@ 0x71
 800033e:	d00e      	beq.n	800035e <CAN_ERR_HANDLE+0x42>
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2b71      	cmp	r3, #113	@ 0x71
 8000344:	d833      	bhi.n	80003ae <CAN_ERR_HANDLE+0x92>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2b40      	cmp	r3, #64	@ 0x40
 800034a:	d008      	beq.n	800035e <CAN_ERR_HANDLE+0x42>
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b40      	cmp	r3, #64	@ 0x40
 8000350:	d82d      	bhi.n	80003ae <CAN_ERR_HANDLE+0x92>
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2b04      	cmp	r3, #4
 8000356:	d013      	beq.n	8000380 <CAN_ERR_HANDLE+0x64>
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	2b10      	cmp	r3, #16
 800035c:	d127      	bne.n	80003ae <CAN_ERR_HANDLE+0x92>
	case ID_1_SONIC:
	case ID_1_PEDAL:
	case ID_1_HB:
		can_rx_err_cnt.z1++;
 800035e:	4b19      	ldr	r3, [pc, #100]	@ (80003c4 <CAN_ERR_HANDLE+0xa8>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	3301      	adds	r3, #1
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <CAN_ERR_HANDLE+0xa8>)
 8000368:	701a      	strb	r2, [r3, #0]
		if(can_rx_err_cnt.z1>=20){
 800036a:	4b16      	ldr	r3, [pc, #88]	@ (80003c4 <CAN_ERR_HANDLE+0xa8>)
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	2b13      	cmp	r3, #19
 8000370:	d91f      	bls.n	80003b2 <CAN_ERR_HANDLE+0x96>
			HAL_CAN_Stop(&hcan);
 8000372:	4815      	ldr	r0, [pc, #84]	@ (80003c8 <CAN_ERR_HANDLE+0xac>)
 8000374:	f001 fc44 	bl	8001c00 <HAL_CAN_Stop>
			state_global = BROKEN_SELF;
 8000378:	4b14      	ldr	r3, [pc, #80]	@ (80003cc <CAN_ERR_HANDLE+0xb0>)
 800037a:	2280      	movs	r2, #128	@ 0x80
 800037c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800037e:	e018      	b.n	80003b2 <CAN_ERR_HANDLE+0x96>
	case ID_CENTRAL_STATUS:
		can_rx_err_cnt.central++;
 8000380:	4b10      	ldr	r3, [pc, #64]	@ (80003c4 <CAN_ERR_HANDLE+0xa8>)
 8000382:	791b      	ldrb	r3, [r3, #4]
 8000384:	3301      	adds	r3, #1
 8000386:	b2da      	uxtb	r2, r3
 8000388:	4b0e      	ldr	r3, [pc, #56]	@ (80003c4 <CAN_ERR_HANDLE+0xa8>)
 800038a:	711a      	strb	r2, [r3, #4]
		if(can_rx_err_cnt.central>=20){
 800038c:	4b0d      	ldr	r3, [pc, #52]	@ (80003c4 <CAN_ERR_HANDLE+0xa8>)
 800038e:	791b      	ldrb	r3, [r3, #4]
 8000390:	2b13      	cmp	r3, #19
 8000392:	d910      	bls.n	80003b6 <CAN_ERR_HANDLE+0x9a>
			CAN_OFF_FILTER();
 8000394:	f7ff ffa0 	bl	80002d8 <CAN_OFF_FILTER>
			state_global = CENTRAL_DOWN;
 8000398:	4b0c      	ldr	r3, [pc, #48]	@ (80003cc <CAN_ERR_HANDLE+0xb0>)
 800039a:	2240      	movs	r2, #64	@ 0x40
 800039c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800039e:	e00a      	b.n	80003b6 <CAN_ERR_HANDLE+0x9a>

	case ID_HARDWARE_ERR: // 하드웨어 에러는 바로 처리
		if(type == ERR_TYPE_HW){
 80003a0:	78fb      	ldrb	r3, [r7, #3]
 80003a2:	2b02      	cmp	r3, #2
 80003a4:	d109      	bne.n	80003ba <CAN_ERR_HANDLE+0x9e>
			state_global = BROKEN_SELF;
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <CAN_ERR_HANDLE+0xb0>)
 80003a8:	2280      	movs	r2, #128	@ 0x80
 80003aa:	701a      	strb	r2, [r3, #0]
		}
		break;
 80003ac:	e005      	b.n	80003ba <CAN_ERR_HANDLE+0x9e>

	default:
		break;
 80003ae:	bf00      	nop
 80003b0:	e004      	b.n	80003bc <CAN_ERR_HANDLE+0xa0>
		break;
 80003b2:	bf00      	nop
 80003b4:	e002      	b.n	80003bc <CAN_ERR_HANDLE+0xa0>
		break;
 80003b6:	bf00      	nop
 80003b8:	e000      	b.n	80003bc <CAN_ERR_HANDLE+0xa0>
		break;
 80003ba:	bf00      	nop
	}
}
 80003bc:	bf00      	nop
 80003be:	3708      	adds	r7, #8
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	200002ac 	.word	0x200002ac
 80003c8:	20000030 	.word	0x20000030
 80003cc:	20000000 	.word	0x20000000

080003d0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b08e      	sub	sp, #56	@ 0x38
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	CAN_Payload_t payload = { 0 };
 80003d8:	f107 030c 	add.w	r3, r7, #12
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
 80003e0:	605a      	str	r2, [r3, #4]
    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, payload.bytes) == HAL_OK){
 80003e2:	f107 030c 	add.w	r3, r7, #12
 80003e6:	f107 0214 	add.w	r2, r7, #20
 80003ea:	2100      	movs	r1, #0
 80003ec:	6878      	ldr	r0, [r7, #4]
 80003ee:	f001 fd53 	bl	8001e98 <HAL_CAN_GetRxMessage>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	f040 80a2 	bne.w	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    	if(rxHeader.IDE == CAN_ID_STD){
 80003fa:	69fb      	ldr	r3, [r7, #28]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	f040 809e 	bne.w	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    			uint8_t received_sum = 0;
 8000402:	2300      	movs	r3, #0
 8000404:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 8000408:	2300      	movs	r3, #0
 800040a:	633b      	str	r3, [r7, #48]	@ 0x30
 800040c:	e00c      	b.n	8000428 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
    				received_sum += payload.bytes[i];
 800040e:	f107 020c 	add.w	r2, r7, #12
 8000412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000414:	4413      	add	r3, r2
 8000416:	781a      	ldrb	r2, [r3, #0]
 8000418:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800041c:	4413      	add	r3, r2
 800041e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 8000422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000424:	3301      	adds	r3, #1
 8000426:	633b      	str	r3, [r7, #48]	@ 0x30
 8000428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800042a:	2b06      	cmp	r3, #6
 800042c:	ddef      	ble.n	800040e <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
    			}
    			if (received_sum != payload.bytes[7]) {
 800042e:	7cfb      	ldrb	r3, [r7, #19]
 8000430:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000434:	429a      	cmp	r2, r3
 8000436:	d005      	beq.n	8000444 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
    				CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_CHKSUM);
 8000438:	697b      	ldr	r3, [r7, #20]
 800043a:	2103      	movs	r1, #3
 800043c:	4618      	mov	r0, r3
 800043e:	f7ff ff6d 	bl	800031c <CAN_ERR_HANDLE>
    				return; // 이번거 데이터 오염되었다 판단, 그냥 건너뜀
 8000442:	e07c      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    			}
    			switch (rxHeader.StdId) {
 8000444:	697b      	ldr	r3, [r7, #20]
 8000446:	2b04      	cmp	r3, #4
 8000448:	d04e      	beq.n	80004e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
 800044a:	2b04      	cmp	r3, #4
 800044c:	d877      	bhi.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
 800044e:	2b01      	cmp	r3, #1
 8000450:	d002      	beq.n	8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
 8000452:	2b02      	cmp	r3, #2
 8000454:	d024      	beq.n	80004a0 <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>
 8000456:	e072      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    			case ID_CENTRAL_MOTOR_ERR:
    				if (payload.data16.counter == last_counter.central) {
 8000458:	7cba      	ldrb	r2, [r7, #18]
 800045a:	4b3a      	ldr	r3, [pc, #232]	@ (8000544 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	429a      	cmp	r2, r3
 8000460:	d10f      	bne.n	8000482 <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
    					if (++stuck_counter.central > 5) {
 8000462:	4b39      	ldr	r3, [pc, #228]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8000464:	791b      	ldrb	r3, [r3, #4]
 8000466:	3301      	adds	r3, #1
 8000468:	b2da      	uxtb	r2, r3
 800046a:	4b37      	ldr	r3, [pc, #220]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 800046c:	711a      	strb	r2, [r3, #4]
 800046e:	4b36      	ldr	r3, [pc, #216]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8000470:	791b      	ldrb	r3, [r3, #4]
 8000472:	2b05      	cmp	r3, #5
 8000474:	d90b      	bls.n	800048e <HAL_CAN_RxFifo0MsgPendingCallback+0xbe>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	2100      	movs	r1, #0
 800047a:	4618      	mov	r0, r3
 800047c:	f7ff ff4e 	bl	800031c <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 8000480:	e05d      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 8000482:	4b31      	ldr	r3, [pc, #196]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8000484:	2200      	movs	r2, #0
 8000486:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 8000488:	7cba      	ldrb	r2, [r7, #18]
 800048a:	4b2e      	ldr	r3, [pc, #184]	@ (8000544 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 800048c:	711a      	strb	r2, [r3, #4]
    				}

    				state_global = MOTOR_ERR;
 800048e:	4b2f      	ldr	r3, [pc, #188]	@ (800054c <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8000490:	2210      	movs	r2, #16
 8000492:	701a      	strb	r2, [r3, #0]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 8000494:	f001 f9a2 	bl	80017dc <HAL_GetTick>
 8000498:	4603      	mov	r3, r0
 800049a:	4a2d      	ldr	r2, [pc, #180]	@ (8000550 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 800049c:	6013      	str	r3, [r2, #0]
    				break;
 800049e:	e04e      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    			case ID_CENTRAL_EMERGENCY:
    				if (payload.data16.counter == last_counter.central) {
 80004a0:	7cba      	ldrb	r2, [r7, #18]
 80004a2:	4b28      	ldr	r3, [pc, #160]	@ (8000544 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 80004a4:	791b      	ldrb	r3, [r3, #4]
 80004a6:	429a      	cmp	r2, r3
 80004a8:	d10f      	bne.n	80004ca <HAL_CAN_RxFifo0MsgPendingCallback+0xfa>
    					if (++stuck_counter.central > 5) {
 80004aa:	4b27      	ldr	r3, [pc, #156]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 80004ac:	791b      	ldrb	r3, [r3, #4]
 80004ae:	3301      	adds	r3, #1
 80004b0:	b2da      	uxtb	r2, r3
 80004b2:	4b25      	ldr	r3, [pc, #148]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 80004b4:	711a      	strb	r2, [r3, #4]
 80004b6:	4b24      	ldr	r3, [pc, #144]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 80004b8:	791b      	ldrb	r3, [r3, #4]
 80004ba:	2b05      	cmp	r3, #5
 80004bc:	d90b      	bls.n	80004d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x106>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 80004be:	697b      	ldr	r3, [r7, #20]
 80004c0:	2100      	movs	r1, #0
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ff2a 	bl	800031c <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 80004c8:	e039      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 80004ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 80004d0:	7cba      	ldrb	r2, [r7, #18]
 80004d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000544 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 80004d4:	711a      	strb	r2, [r3, #4]
    				}

    				state_global = EMERGENCY;
 80004d6:	4b1d      	ldr	r3, [pc, #116]	@ (800054c <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 80004d8:	2208      	movs	r2, #8
 80004da:	701a      	strb	r2, [r3, #0]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 80004dc:	f001 f97e 	bl	80017dc <HAL_GetTick>
 80004e0:	4603      	mov	r3, r0
 80004e2:	4a1b      	ldr	r2, [pc, #108]	@ (8000550 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80004e4:	6013      	str	r3, [r2, #0]
    				break;
 80004e6:	e02a      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    			case ID_CENTRAL_STATUS:
    				if (payload.data16.counter == last_counter.central) {
 80004e8:	7cba      	ldrb	r2, [r7, #18]
 80004ea:	4b16      	ldr	r3, [pc, #88]	@ (8000544 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 80004ec:	791b      	ldrb	r3, [r3, #4]
 80004ee:	429a      	cmp	r2, r3
 80004f0:	d10f      	bne.n	8000512 <HAL_CAN_RxFifo0MsgPendingCallback+0x142>
    					if (++stuck_counter.central > 5) {
 80004f2:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 80004f4:	791b      	ldrb	r3, [r3, #4]
 80004f6:	3301      	adds	r3, #1
 80004f8:	b2da      	uxtb	r2, r3
 80004fa:	4b13      	ldr	r3, [pc, #76]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 80004fc:	711a      	strb	r2, [r3, #4]
 80004fe:	4b12      	ldr	r3, [pc, #72]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	2b05      	cmp	r3, #5
 8000504:	d90b      	bls.n	800051e <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8000506:	697b      	ldr	r3, [r7, #20]
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f7ff ff06 	bl	800031c <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 8000510:	e015      	b.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 8000512:	4b0d      	ldr	r3, [pc, #52]	@ (8000548 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8000514:	2200      	movs	r2, #0
 8000516:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 8000518:	7cba      	ldrb	r2, [r7, #18]
 800051a:	4b0a      	ldr	r3, [pc, #40]	@ (8000544 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 800051c:	711a      	strb	r2, [r3, #4]
    				}

    				if (rxHeader.DLC == 8) {
 800051e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000520:	2b08      	cmp	r3, #8
 8000522:	d103      	bne.n	800052c <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>
    					state_global = payload.data16.data;
 8000524:	89bb      	ldrh	r3, [r7, #12]
 8000526:	b2da      	uxtb	r2, r3
 8000528:	4b08      	ldr	r3, [pc, #32]	@ (800054c <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 800052a:	701a      	strb	r2, [r3, #0]
    				}
    				can_rx_err_cnt.central = 0;
 800052c:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800052e:	2200      	movs	r2, #0
 8000530:	711a      	strb	r2, [r3, #4]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 8000532:	f001 f953 	bl	80017dc <HAL_GetTick>
 8000536:	4603      	mov	r3, r0
 8000538:	4a05      	ldr	r2, [pc, #20]	@ (8000550 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 800053a:	6013      	str	r3, [r2, #0]
    				break;
 800053c:	bf00      	nop
    			}
    	}
    }
}
 800053e:	3738      	adds	r7, #56	@ 0x38
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	200002a4 	.word	0x200002a4
 8000548:	2000029c 	.word	0x2000029c
 800054c:	20000000 	.word	0x20000000
 8000550:	200002b4 	.word	0x200002b4
 8000554:	200002ac 	.word	0x200002ac

08000558 <CAN_INIT>:

void CAN_INIT() {
 8000558:	b580      	push	{r7, lr}
 800055a:	b08a      	sub	sp, #40	@ 0x28
 800055c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;

	canFilter.FilterBank = 0;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000562:	2301      	movs	r3, #1
 8000564:	61bb      	str	r3, [r7, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
	canFilter.FilterIdHigh = (0x001 << 5);
 800056a:	2320      	movs	r3, #32
 800056c:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x002 << 5);
 800056e:	2340      	movs	r3, #64	@ 0x40
 8000570:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x004 << 5);
 8000572:	2380      	movs	r3, #128	@ 0x80
 8000574:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);
 8000576:	2300      	movs	r3, #0
 8000578:	60fb      	str	r3, [r7, #12]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
	canFilter.FilterActivation = ENABLE;
 800057e:	2301      	movs	r3, #1
 8000580:	623b      	str	r3, [r7, #32]
	canFilter.SlaveStartFilterBank = 14;
 8000582:	230e      	movs	r3, #14
 8000584:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 8000586:	463b      	mov	r3, r7
 8000588:	4619      	mov	r1, r3
 800058a:	4816      	ldr	r0, [pc, #88]	@ (80005e4 <CAN_INIT+0x8c>)
 800058c:	f001 fa2b 	bl	80019e6 <HAL_CAN_ConfigFilter>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <CAN_INIT+0x42>
		Error_Handler();
 8000596:	f000 fe03 	bl	80011a0 <Error_Handler>
	}

	canFilter.FilterBank = 1;
 800059a:	2301      	movs	r3, #1
 800059c:	617b      	str	r3, [r7, #20]
	canFilter.FilterIdHigh = (0x001 << 5);
 800059e:	2320      	movs	r3, #32
 80005a0:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x000 << 5);
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x000 << 5);
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);
 80005aa:	2300      	movs	r3, #0
 80005ac:	60fb      	str	r3, [r7, #12]

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 80005ae:	463b      	mov	r3, r7
 80005b0:	4619      	mov	r1, r3
 80005b2:	480c      	ldr	r0, [pc, #48]	@ (80005e4 <CAN_INIT+0x8c>)
 80005b4:	f001 fa17 	bl	80019e6 <HAL_CAN_ConfigFilter>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <CAN_INIT+0x6a>
		Error_Handler();
 80005be:	f000 fdef 	bl	80011a0 <Error_Handler>
	}

	last_zone_rx_time = HAL_GetTick();
 80005c2:	f001 f90b 	bl	80017dc <HAL_GetTick>
 80005c6:	4603      	mov	r3, r0
 80005c8:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <CAN_INIT+0x90>)
 80005ca:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(&hcan);
 80005cc:	4805      	ldr	r0, [pc, #20]	@ (80005e4 <CAN_INIT+0x8c>)
 80005ce:	f001 fad3 	bl	8001b78 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80005d2:	2102      	movs	r1, #2
 80005d4:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <CAN_INIT+0x8c>)
 80005d6:	f001 fda7 	bl	8002128 <HAL_CAN_ActivateNotification>
}
 80005da:	bf00      	nop
 80005dc:	3728      	adds	r7, #40	@ 0x28
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000030 	.word	0x20000030
 80005e8:	200002b4 	.word	0x200002b4

080005ec <CAN_SEND>:

void CAN_SEND(uint32_t ID) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08e      	sub	sp, #56	@ 0x38
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	    CAN_TxHeaderTypeDef txHeader ={0};
 80005f4:	f107 0314 	add.w	r3, r7, #20
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
 8000604:	615a      	str	r2, [r3, #20]
	    uint32_t txMailbox;
	    CAN_Payload_t payload ={0};
 8000606:	f107 0308 	add.w	r3, r7, #8
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]


	    txHeader.IDE = CAN_ID_STD;
 8000610:	2300      	movs	r3, #0
 8000612:	61fb      	str	r3, [r7, #28]
	    txHeader.RTR = CAN_RTR_DATA;
 8000614:	2300      	movs	r3, #0
 8000616:	623b      	str	r3, [r7, #32]
	    txHeader.TransmitGlobalTime = DISABLE;
 8000618:	2300      	movs	r3, #0
 800061a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	    txHeader.StdId = ID;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	617b      	str	r3, [r7, #20]
	    txHeader.DLC = 8;
 8000622:	2308      	movs	r3, #8
 8000624:	627b      	str	r3, [r7, #36]	@ 0x24

	    payload.data16.counter = global_tx_counter++;
 8000626:	4b3d      	ldr	r3, [pc, #244]	@ (800071c <CAN_SEND+0x130>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	1c5a      	adds	r2, r3, #1
 800062c:	b2d1      	uxtb	r1, r2
 800062e:	4a3b      	ldr	r2, [pc, #236]	@ (800071c <CAN_SEND+0x130>)
 8000630:	7011      	strb	r1, [r2, #0]
 8000632:	73bb      	strb	r3, [r7, #14]
	    switch(ID){
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b71      	cmp	r3, #113	@ 0x71
 8000638:	d026      	beq.n	8000688 <CAN_SEND+0x9c>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b71      	cmp	r3, #113	@ 0x71
 800063e:	d829      	bhi.n	8000694 <CAN_SEND+0xa8>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2b40      	cmp	r3, #64	@ 0x40
 8000644:	d00f      	beq.n	8000666 <CAN_SEND+0x7a>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b40      	cmp	r3, #64	@ 0x40
 800064a:	d823      	bhi.n	8000694 <CAN_SEND+0xa8>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2b10      	cmp	r3, #16
 8000650:	d003      	beq.n	800065a <CAN_SEND+0x6e>
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b22      	cmp	r3, #34	@ 0x22
 8000656:	d01b      	beq.n	8000690 <CAN_SEND+0xa4>
			//payload.data16.counter = 0; // 의도적으로 (4) EMEGENCY2 일으키기
			break;
		case ID_1_PEDAL_SPI_ERR: // 이 ID가 중앙에게 가면 중앙이 PEDAL_ERR 상태를 다른 Zone에 전파해줌
			payload.data16.data = 0; //
		default:
			break;
 8000658:	e01c      	b.n	8000694 <CAN_SEND+0xa8>
			payload.data16.data = g_distance;
 800065a:	4b31      	ldr	r3, [pc, #196]	@ (8000720 <CAN_SEND+0x134>)
 800065c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000660:	b29b      	uxth	r3, r3
 8000662:	813b      	strh	r3, [r7, #8]
			break;
 8000664:	e017      	b.n	8000696 <CAN_SEND+0xaa>
			if(state_global == DRIVE || state_global == CENTRAL_DOWN) payload.data16.data = g_pedal;
 8000666:	4b2f      	ldr	r3, [pc, #188]	@ (8000724 <CAN_SEND+0x138>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b04      	cmp	r3, #4
 800066c:	d003      	beq.n	8000676 <CAN_SEND+0x8a>
 800066e:	4b2d      	ldr	r3, [pc, #180]	@ (8000724 <CAN_SEND+0x138>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b40      	cmp	r3, #64	@ 0x40
 8000674:	d105      	bne.n	8000682 <CAN_SEND+0x96>
 8000676:	4b2c      	ldr	r3, [pc, #176]	@ (8000728 <CAN_SEND+0x13c>)
 8000678:	f9b3 3000 	ldrsh.w	r3, [r3]
 800067c:	b29b      	uxth	r3, r3
 800067e:	813b      	strh	r3, [r7, #8]
			break;
 8000680:	e009      	b.n	8000696 <CAN_SEND+0xaa>
			else payload.data16.data = 0; // emergency일때 여기서 걸린다.
 8000682:	2300      	movs	r3, #0
 8000684:	813b      	strh	r3, [r7, #8]
			break;
 8000686:	e006      	b.n	8000696 <CAN_SEND+0xaa>
			payload.data16.data = state_global;
 8000688:	4b26      	ldr	r3, [pc, #152]	@ (8000724 <CAN_SEND+0x138>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	813b      	strh	r3, [r7, #8]
			break;
 800068e:	e002      	b.n	8000696 <CAN_SEND+0xaa>
			payload.data16.data = 0; //
 8000690:	2300      	movs	r3, #0
 8000692:	813b      	strh	r3, [r7, #8]
			break;
 8000694:	bf00      	nop
	    }


	    uint8_t sum = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 800069c:	2300      	movs	r3, #0
 800069e:	633b      	str	r3, [r7, #48]	@ 0x30
 80006a0:	e00c      	b.n	80006bc <CAN_SEND+0xd0>
	        	sum += payload.bytes[i];
 80006a2:	f107 0208 	add.w	r2, r7, #8
 80006a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006a8:	4413      	add	r3, r2
 80006aa:	781a      	ldrb	r2, [r3, #0]
 80006ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80006b0:	4413      	add	r3, r2
 80006b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 80006b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006b8:	3301      	adds	r3, #1
 80006ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80006bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006be:	2b06      	cmp	r3, #6
 80006c0:	ddef      	ble.n	80006a2 <CAN_SEND+0xb6>
	        }
	        payload.data16.checksum = sum;
 80006c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80006c6:	73fb      	strb	r3, [r7, #15]

	    uint32_t tick = HAL_GetTick();
 80006c8:	f001 f888 	bl	80017dc <HAL_GetTick>
 80006cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 80006ce:	e00b      	b.n	80006e8 <CAN_SEND+0xfc>
	    	if (HAL_GetTick() - tick > 10) {
 80006d0:	f001 f884 	bl	80017dc <HAL_GetTick>
 80006d4:	4602      	mov	r2, r0
 80006d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006d8:	1ad3      	subs	r3, r2, r3
 80006da:	2b0a      	cmp	r3, #10
 80006dc:	d904      	bls.n	80006e8 <CAN_SEND+0xfc>
	    		CAN_ERR_HANDLE(ID, ERR_TYPE_TX_FAIL); // 메일박스 고임 타임아웃처리
 80006de:	2101      	movs	r1, #1
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff fe1b 	bl	800031c <CAN_ERR_HANDLE>
 80006e6:	e015      	b.n	8000714 <CAN_SEND+0x128>
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 80006e8:	4810      	ldr	r0, [pc, #64]	@ (800072c <CAN_SEND+0x140>)
 80006ea:	f001 fba1 	bl	8001e30 <HAL_CAN_GetTxMailboxesFreeLevel>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d0ed      	beq.n	80006d0 <CAN_SEND+0xe4>
	    		return; // 타임아웃 시 포기
	    	}
	    }

	    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, payload.bytes, &txMailbox) != HAL_OK) {
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	f107 0208 	add.w	r2, r7, #8
 80006fc:	f107 0114 	add.w	r1, r7, #20
 8000700:	480a      	ldr	r0, [pc, #40]	@ (800072c <CAN_SEND+0x140>)
 8000702:	f001 fac6 	bl	8001c92 <HAL_CAN_AddTxMessage>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <CAN_SEND+0x128>
	    	CAN_ERR_HANDLE(ID, ERR_TYPE_HW); // 창구에서 거절
 800070c:	2102      	movs	r1, #2
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff fe04 	bl	800031c <CAN_ERR_HANDLE>
	    }
}
 8000714:	3738      	adds	r7, #56	@ 0x38
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	200002b8 	.word	0x200002b8
 8000720:	20000274 	.word	0x20000274
 8000724:	20000000 	.word	0x20000000
 8000728:	20000276 	.word	0x20000276
 800072c:	20000030 	.word	0x20000030

08000730 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b08e      	sub	sp, #56	@ 0x38
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	      uint32_t err = HAL_CAN_GetError(hcan);
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f001 ff34 	bl	80025a6 <HAL_CAN_GetError>
 800073e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	      uint8_t any = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	      if(err & HAL_CAN_ERROR_BOF){
 8000746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000748:	f003 0304 	and.w	r3, r3, #4
 800074c:	2b00      	cmp	r3, #0
 800074e:	d007      	beq.n	8000760 <HAL_CAN_ErrorCallback+0x30>
	    	  any = 1;
 8000750:	2301      	movs	r3, #1
 8000752:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 8000756:	2102      	movs	r1, #2
 8000758:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 800075c:	f7ff fdde 	bl	800031c <CAN_ERR_HANDLE>
	      }

	      if(err & HAL_CAN_ERROR_ACK){
 8000760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000762:	f003 0320 	and.w	r3, r3, #32
 8000766:	2b00      	cmp	r3, #0
 8000768:	d008      	beq.n	800077c <HAL_CAN_ErrorCallback+0x4c>
	    	  any = 1;
 800076a:	2301      	movs	r3, #1
 800076c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  can_rx_err_cnt.central++;
 8000770:	4b17      	ldr	r3, [pc, #92]	@ (80007d0 <HAL_CAN_ErrorCallback+0xa0>)
 8000772:	791b      	ldrb	r3, [r3, #4]
 8000774:	3301      	adds	r3, #1
 8000776:	b2da      	uxtb	r2, r3
 8000778:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <HAL_CAN_ErrorCallback+0xa0>)
 800077a:	711a      	strb	r2, [r3, #4]
	      }

	      if(err & HAL_CAN_ERROR_RX_FOV0){
 800077c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800077e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000782:	2b00      	cmp	r3, #0
 8000784:	d016      	beq.n	80007b4 <HAL_CAN_ErrorCallback+0x84>
	    	  any = 1;
 8000786:	2301      	movs	r3, #1
 8000788:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_RxHeaderTypeDef rxHeader;
	    	  uint8_t dummyData[8];

	    	  uint32_t fillLevel = HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0);
 800078c:	2100      	movs	r1, #0
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f001 fca3 	bl	80020da <HAL_CAN_GetRxFifoFillLevel>
 8000794:	6338      	str	r0, [r7, #48]	@ 0x30

	    	  while (fillLevel > 0) {
 8000796:	e00a      	b.n	80007ae <HAL_CAN_ErrorCallback+0x7e>
	    	  // 메시지를 읽는 것 자체가 FIFO를 비우는 동작입니다.
	    	  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, dummyData);
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	f107 0210 	add.w	r2, r7, #16
 80007a0:	2100      	movs	r1, #0
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f001 fb78 	bl	8001e98 <HAL_CAN_GetRxMessage>
	    	  fillLevel--;
 80007a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007aa:	3b01      	subs	r3, #1
 80007ac:	633b      	str	r3, [r7, #48]	@ 0x30
	    	  while (fillLevel > 0) {
 80007ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d1f1      	bne.n	8000798 <HAL_CAN_ErrorCallback+0x68>
	    	  }
	      }
	      if(!any){ // 위의 경우들은 아닌경우, 포괄에러처리
 80007b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d104      	bne.n	80007c6 <HAL_CAN_ErrorCallback+0x96>
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 80007bc:	2102      	movs	r1, #2
 80007be:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80007c2:	f7ff fdab 	bl	800031c <CAN_ERR_HANDLE>
	      }
}
 80007c6:	bf00      	nop
 80007c8:	3738      	adds	r7, #56	@ 0x38
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200002ac 	.word	0x200002ac

080007d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d8:	f000 ffa8 	bl	800172c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007dc:	f000 f866 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e0:	f000 f9a8 	bl	8000b34 <MX_GPIO_Init>
  MX_DMA_Init();
 80007e4:	f000 f970 	bl	8000ac8 <MX_DMA_Init>
  MX_SPI1_Init();
 80007e8:	f000 f8d8 	bl	800099c <MX_SPI1_Init>
  MX_SPI2_Init();
 80007ec:	f000 f90c 	bl	8000a08 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80007f0:	f000 f940 	bl	8000a74 <MX_USART1_UART_Init>
  MX_CAN_Init();
 80007f4:	f000 f89c 	bl	8000930 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	2110      	movs	r1, #16
 80007fc:	481c      	ldr	r0, [pc, #112]	@ (8000870 <main+0x9c>)
 80007fe:	f002 fc11 	bl	8003024 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_SET);
 8000802:	2201      	movs	r2, #1
 8000804:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000808:	481a      	ldr	r0, [pc, #104]	@ (8000874 <main+0xa0>)
 800080a:	f002 fc0b 	bl	8003024 <HAL_GPIO_WritePin>
  CAN_INIT();
 800080e:	f7ff fea3 	bl	8000558 <CAN_INIT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000812:	f003 fe2b 	bl	800446c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of cansonicQueue */
  cansonicQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &cansonicQueue_attributes);
 8000816:	4a18      	ldr	r2, [pc, #96]	@ (8000878 <main+0xa4>)
 8000818:	2102      	movs	r1, #2
 800081a:	2001      	movs	r0, #1
 800081c:	f004 f82d 	bl	800487a <osMessageQueueNew>
 8000820:	4603      	mov	r3, r0
 8000822:	4a16      	ldr	r2, [pc, #88]	@ (800087c <main+0xa8>)
 8000824:	6013      	str	r3, [r2, #0]

  /* creation of canpedalQueue */
  canpedalQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &canpedalQueue_attributes);
 8000826:	4a16      	ldr	r2, [pc, #88]	@ (8000880 <main+0xac>)
 8000828:	2102      	movs	r1, #2
 800082a:	2001      	movs	r0, #1
 800082c:	f004 f825 	bl	800487a <osMessageQueueNew>
 8000830:	4603      	mov	r3, r0
 8000832:	4a14      	ldr	r2, [pc, #80]	@ (8000884 <main+0xb0>)
 8000834:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CAN */
  CANHandle = osThreadNew(canTask, NULL, &CAN_attributes);
 8000836:	4a14      	ldr	r2, [pc, #80]	@ (8000888 <main+0xb4>)
 8000838:	2100      	movs	r1, #0
 800083a:	4814      	ldr	r0, [pc, #80]	@ (800088c <main+0xb8>)
 800083c:	f003 fe73 	bl	8004526 <osThreadNew>
 8000840:	4603      	mov	r3, r0
 8000842:	4a13      	ldr	r2, [pc, #76]	@ (8000890 <main+0xbc>)
 8000844:	6013      	str	r3, [r2, #0]

  /* creation of SPI1 */
  SPI1Handle = osThreadNew(spi1Task, NULL, &SPI1_attributes);
 8000846:	4a13      	ldr	r2, [pc, #76]	@ (8000894 <main+0xc0>)
 8000848:	2100      	movs	r1, #0
 800084a:	4813      	ldr	r0, [pc, #76]	@ (8000898 <main+0xc4>)
 800084c:	f003 fe6b 	bl	8004526 <osThreadNew>
 8000850:	4603      	mov	r3, r0
 8000852:	4a12      	ldr	r2, [pc, #72]	@ (800089c <main+0xc8>)
 8000854:	6013      	str	r3, [r2, #0]

  /* creation of SPI2 */
  SPI2Handle = osThreadNew(spi2Task, NULL, &SPI2_attributes);
 8000856:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <main+0xcc>)
 8000858:	2100      	movs	r1, #0
 800085a:	4812      	ldr	r0, [pc, #72]	@ (80008a4 <main+0xd0>)
 800085c:	f003 fe63 	bl	8004526 <osThreadNew>
 8000860:	4603      	mov	r3, r0
 8000862:	4a11      	ldr	r2, [pc, #68]	@ (80008a8 <main+0xd4>)
 8000864:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000866:	f003 fe23 	bl	80044b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800086a:	bf00      	nop
 800086c:	e7fd      	b.n	800086a <main+0x96>
 800086e:	bf00      	nop
 8000870:	40010800 	.word	0x40010800
 8000874:	40010c00 	.word	0x40010c00
 8000878:	08007b9c 	.word	0x08007b9c
 800087c:	2000026c 	.word	0x2000026c
 8000880:	08007bb4 	.word	0x08007bb4
 8000884:	20000270 	.word	0x20000270
 8000888:	08007b30 	.word	0x08007b30
 800088c:	08000c61 	.word	0x08000c61
 8000890:	20000260 	.word	0x20000260
 8000894:	08007b54 	.word	0x08007b54
 8000898:	08000e4d 	.word	0x08000e4d
 800089c:	20000264 	.word	0x20000264
 80008a0:	08007b78 	.word	0x08007b78
 80008a4:	08000ff9 	.word	0x08000ff9
 80008a8:	20000268 	.word	0x20000268

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b090      	sub	sp, #64	@ 0x40
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 0318 	add.w	r3, r7, #24
 80008b6:	2228      	movs	r2, #40	@ 0x28
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f007 f8cc 	bl	8007a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ce:	2302      	movs	r3, #2
 80008d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d2:	2301      	movs	r3, #1
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d6:	2310      	movs	r3, #16
 80008d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008da:	2302      	movs	r3, #2
 80008dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80008de:	2300      	movs	r3, #0
 80008e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80008e2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80008e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e8:	f107 0318 	add.w	r3, r7, #24
 80008ec:	4618      	mov	r0, r3
 80008ee:	f002 fbe3 	bl	80030b8 <HAL_RCC_OscConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80008f8:	f000 fc52 	bl	80011a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fc:	230f      	movs	r3, #15
 80008fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000900:	2302      	movs	r3, #2
 8000902:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000904:	2300      	movs	r3, #0
 8000906:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800090c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2102      	movs	r1, #2
 8000916:	4618      	mov	r0, r3
 8000918:	f002 fe50 	bl	80035bc <HAL_RCC_ClockConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000922:	f000 fc3d 	bl	80011a0 <Error_Handler>
  }
}
 8000926:	bf00      	nop
 8000928:	3740      	adds	r7, #64	@ 0x40
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000934:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <MX_CAN_Init+0x64>)
 8000936:	4a18      	ldr	r2, [pc, #96]	@ (8000998 <MX_CAN_Init+0x68>)
 8000938:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800093a:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <MX_CAN_Init+0x64>)
 800093c:	2204      	movs	r2, #4
 800093e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000940:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_CAN_Init+0x64>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000946:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <MX_CAN_Init+0x64>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 800094c:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_CAN_Init+0x64>)
 800094e:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8000952:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000954:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <MX_CAN_Init+0x64>)
 8000956:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800095a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800095c:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_CAN_Init+0x64>)
 800095e:	2200      	movs	r2, #0
 8000960:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000962:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <MX_CAN_Init+0x64>)
 8000964:	2201      	movs	r2, #1
 8000966:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000968:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <MX_CAN_Init+0x64>)
 800096a:	2200      	movs	r2, #0
 800096c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_CAN_Init+0x64>)
 8000970:	2201      	movs	r2, #1
 8000972:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000974:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <MX_CAN_Init+0x64>)
 8000976:	2200      	movs	r2, #0
 8000978:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_CAN_Init+0x64>)
 800097c:	2200      	movs	r2, #0
 800097e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000980:	4804      	ldr	r0, [pc, #16]	@ (8000994 <MX_CAN_Init+0x64>)
 8000982:	f000 ff35 	bl	80017f0 <HAL_CAN_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800098c:	f000 fc08 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000030 	.word	0x20000030
 8000998:	40006400 	.word	0x40006400

0800099c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009a0:	4b17      	ldr	r3, [pc, #92]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009a2:	4a18      	ldr	r2, [pc, #96]	@ (8000a04 <MX_SPI1_Init+0x68>)
 80009a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009a6:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009ae:	4b14      	ldr	r3, [pc, #80]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b4:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ba:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80009ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009d0:	2228      	movs	r2, #40	@ 0x28
 80009d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009da:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009dc:	2200      	movs	r2, #0
 80009de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009e0:	4b07      	ldr	r3, [pc, #28]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009e8:	220a      	movs	r2, #10
 80009ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009ec:	4804      	ldr	r0, [pc, #16]	@ (8000a00 <MX_SPI1_Init+0x64>)
 80009ee:	f002 ff73 	bl	80038d8 <HAL_SPI_Init>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009f8:	f000 fbd2 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000058 	.word	0x20000058
 8000a04:	40013000 	.word	0x40013000

08000a08 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a0c:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a0e:	4a18      	ldr	r2, [pc, #96]	@ (8000a70 <MX_SPI2_Init+0x68>)
 8000a10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a12:	4b16      	ldr	r3, [pc, #88]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a20:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a26:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a38:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a3c:	2220      	movs	r2, #32
 8000a3e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a40:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a46:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a4c:	4b07      	ldr	r3, [pc, #28]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a54:	220a      	movs	r2, #10
 8000a56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a58:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <MX_SPI2_Init+0x64>)
 8000a5a:	f002 ff3d 	bl	80038d8 <HAL_SPI_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000a64:	f000 fb9c 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	200000b0 	.word	0x200000b0
 8000a70:	40003800 	.word	0x40003800

08000a74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a78:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	@ (8000ac4 <MX_USART1_UART_Init+0x50>)
 8000a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a98:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000aac:	f003 fbcb 	bl	8004246 <HAL_UART_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ab6:	f000 fb73 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000218 	.word	0x20000218
 8000ac4:	40013800 	.word	0x40013800

08000ac8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ace:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <MX_DMA_Init+0x68>)
 8000ad0:	695b      	ldr	r3, [r3, #20]
 8000ad2:	4a17      	ldr	r2, [pc, #92]	@ (8000b30 <MX_DMA_Init+0x68>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6153      	str	r3, [r2, #20]
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <MX_DMA_Init+0x68>)
 8000adc:	695b      	ldr	r3, [r3, #20]
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2105      	movs	r1, #5
 8000aea:	200c      	movs	r0, #12
 8000aec:	f001 fe3d 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000af0:	200c      	movs	r0, #12
 8000af2:	f001 fe56 	bl	80027a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2105      	movs	r1, #5
 8000afa:	200d      	movs	r0, #13
 8000afc:	f001 fe35 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000b00:	200d      	movs	r0, #13
 8000b02:	f001 fe4e 	bl	80027a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2105      	movs	r1, #5
 8000b0a:	200e      	movs	r0, #14
 8000b0c:	f001 fe2d 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000b10:	200e      	movs	r0, #14
 8000b12:	f001 fe46 	bl	80027a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2105      	movs	r1, #5
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	f001 fe25 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000b20:	200f      	movs	r0, #15
 8000b22:	f001 fe3e 	bl	80027a2 <HAL_NVIC_EnableIRQ>

}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40021000 	.word	0x40021000

08000b34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b088      	sub	sp, #32
 8000b38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3a:	f107 0310 	add.w	r3, r7, #16
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b48:	4b40      	ldr	r3, [pc, #256]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	4a3f      	ldr	r2, [pc, #252]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b4e:	f043 0310 	orr.w	r3, r3, #16
 8000b52:	6193      	str	r3, [r2, #24]
 8000b54:	4b3d      	ldr	r3, [pc, #244]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	f003 0310 	and.w	r3, r3, #16
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b60:	4b3a      	ldr	r3, [pc, #232]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	4a39      	ldr	r2, [pc, #228]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b66:	f043 0304 	orr.w	r3, r3, #4
 8000b6a:	6193      	str	r3, [r2, #24]
 8000b6c:	4b37      	ldr	r3, [pc, #220]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	f003 0304 	and.w	r3, r3, #4
 8000b74:	60bb      	str	r3, [r7, #8]
 8000b76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b78:	4b34      	ldr	r3, [pc, #208]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	4a33      	ldr	r2, [pc, #204]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b7e:	f043 0308 	orr.w	r3, r3, #8
 8000b82:	6193      	str	r3, [r2, #24]
 8000b84:	4b31      	ldr	r3, [pc, #196]	@ (8000c4c <MX_GPIO_Init+0x118>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	f003 0308 	and.w	r3, r3, #8
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b96:	482e      	ldr	r0, [pc, #184]	@ (8000c50 <MX_GPIO_Init+0x11c>)
 8000b98:	f002 fa44 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	2110      	movs	r1, #16
 8000ba0:	482c      	ldr	r0, [pc, #176]	@ (8000c54 <MX_GPIO_Init+0x120>)
 8000ba2:	f002 fa3f 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_SET);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bac:	482a      	ldr	r0, [pc, #168]	@ (8000c58 <MX_GPIO_Init+0x124>)
 8000bae:	f002 fa39 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000bb2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000bc4:	f107 0310 	add.w	r3, r7, #16
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4821      	ldr	r0, [pc, #132]	@ (8000c50 <MX_GPIO_Init+0x11c>)
 8000bcc:	f002 f8a6 	bl	8002d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : DRDY_SONIC_Pin DRDY_PEDAL_Pin */
  GPIO_InitStruct.Pin = DRDY_SONIC_Pin|DRDY_PEDAL_Pin;
 8000bd0:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bd6:	4b21      	ldr	r3, [pc, #132]	@ (8000c5c <MX_GPIO_Init+0x128>)
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	4619      	mov	r1, r3
 8000be4:	481b      	ldr	r0, [pc, #108]	@ (8000c54 <MX_GPIO_Init+0x120>)
 8000be6:	f002 f899 	bl	8002d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SONIC_Pin */
  GPIO_InitStruct.Pin = CS_SONIC_Pin;
 8000bea:	2310      	movs	r3, #16
 8000bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_SONIC_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	f107 0310 	add.w	r3, r7, #16
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4814      	ldr	r0, [pc, #80]	@ (8000c54 <MX_GPIO_Init+0x120>)
 8000c02:	f002 f88b 	bl	8002d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_PEDAL_Pin */
  GPIO_InitStruct.Pin = CS_PEDAL_Pin;
 8000c06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c10:	2301      	movs	r3, #1
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2302      	movs	r3, #2
 8000c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_PEDAL_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480e      	ldr	r0, [pc, #56]	@ (8000c58 <MX_GPIO_Init+0x124>)
 8000c20:	f002 f87c 	bl	8002d1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8000c24:	2200      	movs	r2, #0
 8000c26:	2105      	movs	r1, #5
 8000c28:	2009      	movs	r0, #9
 8000c2a:	f001 fd9e 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c2e:	2009      	movs	r0, #9
 8000c30:	f001 fdb7 	bl	80027a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000c34:	2200      	movs	r2, #0
 8000c36:	2105      	movs	r1, #5
 8000c38:	2017      	movs	r0, #23
 8000c3a:	f001 fd96 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c3e:	2017      	movs	r0, #23
 8000c40:	f001 fdaf 	bl	80027a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c44:	bf00      	nop
 8000c46:	3720      	adds	r7, #32
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40011000 	.word	0x40011000
 8000c54:	40010800 	.word	0x40010800
 8000c58:	40010c00 	.word	0x40010c00
 8000c5c:	10110000 	.word	0x10110000

08000c60 <canTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_canTask */
void canTask(void *argument)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
		uint16_t rx_msg;
	  uint32_t tick = osKernelGetTickCount();
 8000c68:	f003 fc48 	bl	80044fc <osKernelGetTickCount>
 8000c6c:	6178      	str	r0, [r7, #20]
	  const uint32_t kPeriod = 10U; // 10ms 주기 (100Hz)
 8000c6e:	230a      	movs	r3, #10
 8000c70:	60fb      	str	r3, [r7, #12]
	  uint8_t state_local = OFF;
 8000c72:	2301      	movs	r3, #1
 8000c74:	74fb      	strb	r3, [r7, #19]
	  bool can_stop_flag = false;
 8000c76:	2300      	movs	r3, #0
 8000c78:	74bb      	strb	r3, [r7, #18]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8000c7a:	697a      	ldr	r2, [r7, #20]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	617b      	str	r3, [r7, #20]
	  state_local = state_global;
 8000c82:	4b6c      	ldr	r3, [pc, #432]	@ (8000e34 <canTask+0x1d4>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	74fb      	strb	r3, [r7, #19]
	  if ((state_local != OFF) && (state_local != CENTRAL_DOWN) && (state_local != BROKEN_SELF))
 8000c88:	7cfb      	ldrb	r3, [r7, #19]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d00f      	beq.n	8000cae <canTask+0x4e>
 8000c8e:	7cfb      	ldrb	r3, [r7, #19]
 8000c90:	2b40      	cmp	r3, #64	@ 0x40
 8000c92:	d00c      	beq.n	8000cae <canTask+0x4e>
 8000c94:	7cfb      	ldrb	r3, [r7, #19]
 8000c96:	2b80      	cmp	r3, #128	@ 0x80
 8000c98:	d009      	beq.n	8000cae <canTask+0x4e>
	        {
	            if (HAL_GetTick() - last_zone_rx_time > 200) {
 8000c9a:	f000 fd9f 	bl	80017dc <HAL_GetTick>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	4b65      	ldr	r3, [pc, #404]	@ (8000e38 <canTask+0x1d8>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ca8:	d901      	bls.n	8000cae <canTask+0x4e>
	          	  state_local = CENTRAL_DOWN;
 8000caa:	2340      	movs	r3, #64	@ 0x40
 8000cac:	74fb      	strb	r3, [r7, #19]
	            }
	  }
	  if(SPI2_ERR_FLAG){
 8000cae:	4b63      	ldr	r3, [pc, #396]	@ (8000e3c <canTask+0x1dc>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d002      	beq.n	8000cbe <canTask+0x5e>
		  CAN_SEND(ID_1_PEDAL_SPI_ERR);
 8000cb8:	2022      	movs	r0, #34	@ 0x22
 8000cba:	f7ff fc97 	bl	80005ec <CAN_SEND>
	  }
	  switch(state_local){
 8000cbe:	7cfb      	ldrb	r3, [r7, #19]
 8000cc0:	2b80      	cmp	r3, #128	@ 0x80
 8000cc2:	f000 8094 	beq.w	8000dee <canTask+0x18e>
 8000cc6:	2b80      	cmp	r3, #128	@ 0x80
 8000cc8:	f300 80b0 	bgt.w	8000e2c <canTask+0x1cc>
 8000ccc:	2b20      	cmp	r3, #32
 8000cce:	dc49      	bgt.n	8000d64 <canTask+0x104>
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	f340 80ab 	ble.w	8000e2c <canTask+0x1cc>
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	2b1f      	cmp	r3, #31
 8000cda:	f200 80a7 	bhi.w	8000e2c <canTask+0x1cc>
 8000cde:	a201      	add	r2, pc, #4	@ (adr r2, 8000ce4 <canTask+0x84>)
 8000ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce4:	08000e2d 	.word	0x08000e2d
 8000ce8:	08000dbb 	.word	0x08000dbb
 8000cec:	08000e2d 	.word	0x08000e2d
 8000cf0:	08000d6b 	.word	0x08000d6b
 8000cf4:	08000e2d 	.word	0x08000e2d
 8000cf8:	08000e2d 	.word	0x08000e2d
 8000cfc:	08000e2d 	.word	0x08000e2d
 8000d00:	08000db5 	.word	0x08000db5
 8000d04:	08000e2d 	.word	0x08000e2d
 8000d08:	08000e2d 	.word	0x08000e2d
 8000d0c:	08000e2d 	.word	0x08000e2d
 8000d10:	08000e2d 	.word	0x08000e2d
 8000d14:	08000e2d 	.word	0x08000e2d
 8000d18:	08000e2d 	.word	0x08000e2d
 8000d1c:	08000e2d 	.word	0x08000e2d
 8000d20:	08000dbb 	.word	0x08000dbb
 8000d24:	08000e2d 	.word	0x08000e2d
 8000d28:	08000e2d 	.word	0x08000e2d
 8000d2c:	08000e2d 	.word	0x08000e2d
 8000d30:	08000e2d 	.word	0x08000e2d
 8000d34:	08000e2d 	.word	0x08000e2d
 8000d38:	08000e2d 	.word	0x08000e2d
 8000d3c:	08000e2d 	.word	0x08000e2d
 8000d40:	08000e2d 	.word	0x08000e2d
 8000d44:	08000e2d 	.word	0x08000e2d
 8000d48:	08000e2d 	.word	0x08000e2d
 8000d4c:	08000e2d 	.word	0x08000e2d
 8000d50:	08000e2d 	.word	0x08000e2d
 8000d54:	08000e2d 	.word	0x08000e2d
 8000d58:	08000e2d 	.word	0x08000e2d
 8000d5c:	08000e2d 	.word	0x08000e2d
 8000d60:	08000e07 	.word	0x08000e07
 8000d64:	2b40      	cmp	r3, #64	@ 0x40
 8000d66:	d02c      	beq.n	8000dc2 <canTask+0x162>
 8000d68:	e060      	b.n	8000e2c <canTask+0x1cc>
	        case DRIVE:
                if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8000d6a:	4b35      	ldr	r3, [pc, #212]	@ (8000e40 <canTask+0x1e0>)
 8000d6c:	6818      	ldr	r0, [r3, #0]
 8000d6e:	f107 010a 	add.w	r1, r7, #10
 8000d72:	2300      	movs	r3, #0
 8000d74:	2200      	movs	r2, #0
 8000d76:	f003 fe53 	bl	8004a20 <osMessageQueueGet>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d107      	bne.n	8000d90 <canTask+0x130>
                    // rx_msg 값을 state_PEDAL.state 등에 반영하는 로직 필요 시 추가
                	if(!SPI2_ERR_FLAG) CAN_SEND(ID_1_PEDAL);
 8000d80:	4b2e      	ldr	r3, [pc, #184]	@ (8000e3c <canTask+0x1dc>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d102      	bne.n	8000d90 <canTask+0x130>
 8000d8a:	2040      	movs	r0, #64	@ 0x40
 8000d8c:	f7ff fc2e 	bl	80005ec <CAN_SEND>
                }

                // 초음파 데이터 전송 (Queue에 데이터가 있을 때만)
                if (osMessageQueueGet(cansonicQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8000d90:	4b2c      	ldr	r3, [pc, #176]	@ (8000e44 <canTask+0x1e4>)
 8000d92:	6818      	ldr	r0, [r3, #0]
 8000d94:	f107 010a 	add.w	r1, r7, #10
 8000d98:	2300      	movs	r3, #0
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f003 fe40 	bl	8004a20 <osMessageQueueGet>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d102      	bne.n	8000dac <canTask+0x14c>
                    CAN_SEND(ID_1_SONIC);
 8000da6:	2010      	movs	r0, #16
 8000da8:	f7ff fc20 	bl	80005ec <CAN_SEND>
                }
                CAN_SEND(ID_1_HB);
 8000dac:	2071      	movs	r0, #113	@ 0x71
 8000dae:	f7ff fc1d 	bl	80005ec <CAN_SEND>
                break;
 8000db2:	e03b      	b.n	8000e2c <canTask+0x1cc>
	        case EMERGENCY:
	        	CAN_SEND(ID_1_PEDAL); // CAN_SEND 내부에서 state == EMERGENCY일때 강제로 0을 보낸다.
 8000db4:	2040      	movs	r0, #64	@ 0x40
 8000db6:	f7ff fc19 	bl	80005ec <CAN_SEND>
	        case READY:
	        case MOTOR_ERR: // 모터 정지시에는 하트비트만 보낸다.
	        	CAN_SEND(ID_1_HB);
 8000dba:	2071      	movs	r0, #113	@ 0x71
 8000dbc:	f7ff fc16 	bl	80005ec <CAN_SEND>
	        	break;
 8000dc0:	e034      	b.n	8000e2c <canTask+0x1cc>
	        case OFF:
	        	break;
	        case CENTRAL_DOWN: // 중앙이 망가졌어도 페달 조작은 해서 사용자가 모터를 멈추는 등 운행 가능하게.
	        	CAN_OFF_FILTER();
 8000dc2:	f7ff fa89 	bl	80002d8 <CAN_OFF_FILTER>
                if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <canTask+0x1e0>)
 8000dc8:	6818      	ldr	r0, [r3, #0]
 8000dca:	f107 010a 	add.w	r1, r7, #10
 8000dce:	2300      	movs	r3, #0
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f003 fe25 	bl	8004a20 <osMessageQueueGet>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d126      	bne.n	8000e2a <canTask+0x1ca>
                    // rx_msg 값을 state_PEDAL.state 등에 반영하는 로직 필요 시 추가
                	if(!SPI2_ERR_FLAG) CAN_SEND(ID_1_PEDAL);
 8000ddc:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <canTask+0x1dc>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d121      	bne.n	8000e2a <canTask+0x1ca>
 8000de6:	2040      	movs	r0, #64	@ 0x40
 8000de8:	f7ff fc00 	bl	80005ec <CAN_SEND>
                }
	        	break;
 8000dec:	e01d      	b.n	8000e2a <canTask+0x1ca>
	        case BROKEN_SELF: // 내 CAN이 망가졌으면 아예 CAN 멈춤.
	        	if(can_stop_flag == false)
 8000dee:	7cbb      	ldrb	r3, [r7, #18]
 8000df0:	f083 0301 	eor.w	r3, r3, #1
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d002      	beq.n	8000e00 <canTask+0x1a0>
	        	HAL_CAN_Stop(&hcan);
 8000dfa:	4813      	ldr	r0, [pc, #76]	@ (8000e48 <canTask+0x1e8>)
 8000dfc:	f000 ff00 	bl	8001c00 <HAL_CAN_Stop>
	        	can_stop_flag = true;
 8000e00:	2301      	movs	r3, #1
 8000e02:	74bb      	strb	r3, [r7, #18]
	        	break;
 8000e04:	e012      	b.n	8000e2c <canTask+0x1cc>
	        case PEDAL_ERR: // 페달 에러시에는 하트비트와 초음파값만 보낸다.
                if (osMessageQueueGet(cansonicQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8000e06:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <canTask+0x1e4>)
 8000e08:	6818      	ldr	r0, [r3, #0]
 8000e0a:	f107 010a 	add.w	r1, r7, #10
 8000e0e:	2300      	movs	r3, #0
 8000e10:	2200      	movs	r2, #0
 8000e12:	f003 fe05 	bl	8004a20 <osMessageQueueGet>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d102      	bne.n	8000e22 <canTask+0x1c2>
                    CAN_SEND(ID_1_SONIC);
 8000e1c:	2010      	movs	r0, #16
 8000e1e:	f7ff fbe5 	bl	80005ec <CAN_SEND>
                }
                CAN_SEND(ID_1_HB);
 8000e22:	2071      	movs	r0, #113	@ 0x71
 8000e24:	f7ff fbe2 	bl	80005ec <CAN_SEND>
                break;
 8000e28:	e000      	b.n	8000e2c <canTask+0x1cc>
	        	break;
 8000e2a:	bf00      	nop
	  }
	  osDelayUntil(tick); // 100Hz
 8000e2c:	6978      	ldr	r0, [r7, #20]
 8000e2e:	f003 fcf7 	bl	8004820 <osDelayUntil>
	  tick += kPeriod;
 8000e32:	e722      	b.n	8000c7a <canTask+0x1a>
 8000e34:	20000000 	.word	0x20000000
 8000e38:	200002b4 	.word	0x200002b4
 8000e3c:	20000299 	.word	0x20000299
 8000e40:	20000270 	.word	0x20000270
 8000e44:	2000026c 	.word	0x2000026c
 8000e48:	20000030 	.word	0x20000030

08000e4c <spi1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spi1Task */
void spi1Task(void *argument)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	  uint8_t SPI1_ERR_CNT = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	75fb      	strb	r3, [r7, #23]
	  uint8_t last_rx_seq = 0xFF;
 8000e58:	23ff      	movs	r3, #255	@ 0xff
 8000e5a:	75bb      	strb	r3, [r7, #22]
	  uint8_t seq = 0; // [수정 1] 시퀀스 변수 추가
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	757b      	strb	r3, [r7, #21]

	  for(;;)
	  {
	    // [1] DRDY 신호 대기 (초음파 센서가 "나 데이터 준비됐어" 할 때까지)
	    uint32_t result = osThreadFlagsWait(FLAG_SONIC_READ, osFlagsWaitAny, 150);
 8000e60:	2296      	movs	r2, #150	@ 0x96
 8000e62:	2100      	movs	r1, #0
 8000e64:	2001      	movs	r0, #1
 8000e66:	f003 fc3f 	bl	80046e8 <osThreadFlagsWait>
 8000e6a:	60f8      	str	r0, [r7, #12]

	    // [2] 초음파 값 받기
	    if (result & FLAG_SONIC_READ) {
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d0f4      	beq.n	8000e60 <spi1Task+0x14>

	        // [수정 2] 전송할 TX 패킷 만들기 (이게 없으면 슬레이브가 응답 안 함)
	        sonic_tx.pkt.header = 0xAA;
 8000e76:	4b58      	ldr	r3, [pc, #352]	@ (8000fd8 <spi1Task+0x18c>)
 8000e78:	22aa      	movs	r2, #170	@ 0xaa
 8000e7a:	701a      	strb	r2, [r3, #0]
	        sonic_tx.pkt.data = 0; // 마스터는 데이터 요청용이므로 0 보냄
 8000e7c:	4b56      	ldr	r3, [pc, #344]	@ (8000fd8 <spi1Task+0x18c>)
 8000e7e:	785a      	ldrb	r2, [r3, #1]
 8000e80:	2200      	movs	r2, #0
 8000e82:	705a      	strb	r2, [r3, #1]
 8000e84:	789a      	ldrb	r2, [r3, #2]
 8000e86:	2200      	movs	r2, #0
 8000e88:	709a      	strb	r2, [r3, #2]
	        sonic_tx.pkt.status = state_global; // 현재 내 상태 알려줌
 8000e8a:	4b54      	ldr	r3, [pc, #336]	@ (8000fdc <spi1Task+0x190>)
 8000e8c:	781a      	ldrb	r2, [r3, #0]
 8000e8e:	4b52      	ldr	r3, [pc, #328]	@ (8000fd8 <spi1Task+0x18c>)
 8000e90:	70da      	strb	r2, [r3, #3]
	        sonic_tx.pkt.seq = seq++;
 8000e92:	7d7b      	ldrb	r3, [r7, #21]
 8000e94:	1c5a      	adds	r2, r3, #1
 8000e96:	757a      	strb	r2, [r7, #21]
 8000e98:	4a4f      	ldr	r2, [pc, #316]	@ (8000fd8 <spi1Task+0x18c>)
 8000e9a:	7113      	strb	r3, [r2, #4]
	        sonic_tx.pkt.reserved = 0;
 8000e9c:	4b4e      	ldr	r3, [pc, #312]	@ (8000fd8 <spi1Task+0x18c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	715a      	strb	r2, [r3, #5]
	        sonic_tx.pkt.crc = crc_xor(sonic_tx.bytes, 6);
 8000ea2:	2106      	movs	r1, #6
 8000ea4:	484c      	ldr	r0, [pc, #304]	@ (8000fd8 <spi1Task+0x18c>)
 8000ea6:	f7ff f953 	bl	8000150 <crc_xor>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b4a      	ldr	r3, [pc, #296]	@ (8000fd8 <spi1Task+0x18c>)
 8000eb0:	719a      	strb	r2, [r3, #6]
	        sonic_tx.pkt.tail = 0xED;
 8000eb2:	4b49      	ldr	r3, [pc, #292]	@ (8000fd8 <spi1Task+0x18c>)
 8000eb4:	22ed      	movs	r2, #237	@ 0xed
 8000eb6:	71da      	strb	r2, [r3, #7]

	    	bool frame_valid = true;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	753b      	strb	r3, [r7, #20]

	    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_RESET); // CS Low
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	4847      	ldr	r0, [pc, #284]	@ (8000fe0 <spi1Task+0x194>)
 8000ec2:	f002 f8af 	bl	8003024 <HAL_GPIO_WritePin>
	    	if(HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t*)&sonic_tx, (uint8_t*)&sonic_rx, 8) == HAL_OK){
 8000ec6:	2308      	movs	r3, #8
 8000ec8:	4a46      	ldr	r2, [pc, #280]	@ (8000fe4 <spi1Task+0x198>)
 8000eca:	4943      	ldr	r1, [pc, #268]	@ (8000fd8 <spi1Task+0x18c>)
 8000ecc:	4846      	ldr	r0, [pc, #280]	@ (8000fe8 <spi1Task+0x19c>)
 8000ece:	f002 fd87 	bl	80039e0 <HAL_SPI_TransmitReceive_DMA>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d113      	bne.n	8000f00 <spi1Task+0xb4>
	    		// 타임아웃 20ms
	    		uint32_t sonic_res = osThreadFlagsWait(FLAG_SONIC_DMA_COMPLETE, osFlagsWaitAny, 20);
 8000ed8:	2214      	movs	r2, #20
 8000eda:	2100      	movs	r1, #0
 8000edc:	2004      	movs	r0, #4
 8000ede:	f003 fc03 	bl	80046e8 <osThreadFlagsWait>
 8000ee2:	60b8      	str	r0, [r7, #8]

	    		if(sonic_res == osFlagsErrorTimeout){ // DMA 타임아웃
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	f113 0f02 	cmn.w	r3, #2
 8000eea:	d10b      	bne.n	8000f04 <spi1Task+0xb8>
	    			HAL_SPI_DMAStop(&hspi1);
 8000eec:	483e      	ldr	r0, [pc, #248]	@ (8000fe8 <spi1Task+0x19c>)
 8000eee:	f002 fe73 	bl	8003bd8 <HAL_SPI_DMAStop>
	    			hspi1.State = HAL_SPI_STATE_READY;
 8000ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe8 <spi1Task+0x19c>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	    			frame_valid = false;
 8000efa:	2300      	movs	r3, #0
 8000efc:	753b      	strb	r3, [r7, #20]
 8000efe:	e001      	b.n	8000f04 <spi1Task+0xb8>
	    		}
	    	}
	    	else{
	    		frame_valid = false;
 8000f00:	2300      	movs	r3, #0
 8000f02:	753b      	strb	r3, [r7, #20]
	    	}
	    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET); // CS High
 8000f04:	2201      	movs	r2, #1
 8000f06:	2110      	movs	r1, #16
 8000f08:	4835      	ldr	r0, [pc, #212]	@ (8000fe0 <spi1Task+0x194>)
 8000f0a:	f002 f88b 	bl	8003024 <HAL_GPIO_WritePin>

	    	// 데이터 검증
	    	if(frame_valid){
 8000f0e:	7d3b      	ldrb	r3, [r7, #20]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d01a      	beq.n	8000f4a <spi1Task+0xfe>
	        	if(sonic_rx.pkt.header != 0xAA) frame_valid = false;
 8000f14:	4b33      	ldr	r3, [pc, #204]	@ (8000fe4 <spi1Task+0x198>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2baa      	cmp	r3, #170	@ 0xaa
 8000f1c:	d001      	beq.n	8000f22 <spi1Task+0xd6>
 8000f1e:	2300      	movs	r3, #0
 8000f20:	753b      	strb	r3, [r7, #20]
	        	if(sonic_rx.pkt.tail != 0xED) frame_valid = false;
 8000f22:	4b30      	ldr	r3, [pc, #192]	@ (8000fe4 <spi1Task+0x198>)
 8000f24:	79db      	ldrb	r3, [r3, #7]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2bed      	cmp	r3, #237	@ 0xed
 8000f2a:	d001      	beq.n	8000f30 <spi1Task+0xe4>
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	753b      	strb	r3, [r7, #20]
	        	if(crc_xor((uint8_t *)&sonic_rx.pkt, 6) != sonic_rx.pkt.crc) frame_valid = false;
 8000f30:	2106      	movs	r1, #6
 8000f32:	482c      	ldr	r0, [pc, #176]	@ (8000fe4 <spi1Task+0x198>)
 8000f34:	f7ff f90c 	bl	8000150 <crc_xor>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b29      	ldr	r3, [pc, #164]	@ (8000fe4 <spi1Task+0x198>)
 8000f3e:	799b      	ldrb	r3, [r3, #6]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d001      	beq.n	8000f4a <spi1Task+0xfe>
 8000f46:	2300      	movs	r3, #0
 8000f48:	753b      	strb	r3, [r7, #20]
	    	}

	        // [수정 3] 에러 처리 로직 개선 (continue 제거)
	        bool skip_update = false;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	74fb      	strb	r3, [r7, #19]

	    	if(!frame_valid){
 8000f4e:	7d3b      	ldrb	r3, [r7, #20]
 8000f50:	f083 0301 	eor.w	r3, r3, #1
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00b      	beq.n	8000f72 <spi1Task+0x126>
	    		if(++SPI1_ERR_CNT >= 5){
 8000f5a:	7dfb      	ldrb	r3, [r7, #23]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	75fb      	strb	r3, [r7, #23]
 8000f60:	7dfb      	ldrb	r3, [r7, #23]
 8000f62:	2b04      	cmp	r3, #4
 8000f64:	d902      	bls.n	8000f6c <spi1Task+0x120>

	    			SPI1_ERR_FLAG = 1;
 8000f66:	4b21      	ldr	r3, [pc, #132]	@ (8000fec <spi1Task+0x1a0>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
	    		}
	    		skip_update = true; // 이번 턴은 업데이트 건너뜀
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	74fb      	strb	r3, [r7, #19]
 8000f70:	e01b      	b.n	8000faa <spi1Task+0x15e>
	    	}
	        else if (sonic_rx.pkt.seq == last_rx_seq) {
 8000f72:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe4 <spi1Task+0x198>)
 8000f74:	791b      	ldrb	r3, [r3, #4]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	7dba      	ldrb	r2, [r7, #22]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d10b      	bne.n	8000f96 <spi1Task+0x14a>
	    	    if (++SPI1_ERR_CNT >= 5)
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	3301      	adds	r3, #1
 8000f82:	75fb      	strb	r3, [r7, #23]
 8000f84:	7dfb      	ldrb	r3, [r7, #23]
 8000f86:	2b04      	cmp	r3, #4
 8000f88:	d902      	bls.n	8000f90 <spi1Task+0x144>
	    	        SPI1_ERR_FLAG = 1;
 8000f8a:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <spi1Task+0x1a0>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	701a      	strb	r2, [r3, #0]
	    	    skip_update = true; // 중복 데이터니 업데이트 건너뜀
 8000f90:	2301      	movs	r3, #1
 8000f92:	74fb      	strb	r3, [r7, #19]
 8000f94:	e009      	b.n	8000faa <spi1Task+0x15e>
	    	}
	        else {
	            // 정상 데이터 수신
	        	last_rx_seq = sonic_rx.pkt.seq;
 8000f96:	4b13      	ldr	r3, [pc, #76]	@ (8000fe4 <spi1Task+0x198>)
 8000f98:	791b      	ldrb	r3, [r3, #4]
 8000f9a:	75bb      	strb	r3, [r7, #22]
	        	SPI1_ERR_CNT = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	75fb      	strb	r3, [r7, #23]
	        	SPI1_ERR_FLAG = 0;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <spi1Task+0x1a0>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
	            skip_update = false;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	74fb      	strb	r3, [r7, #19]
	        }

	        // [수정 4] 유효할 때만 값 업데이트 및 큐 전송
	        if(!skip_update) {
 8000faa:	7cfb      	ldrb	r3, [r7, #19]
 8000fac:	f083 0301 	eor.w	r3, r3, #1
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f43f af54 	beq.w	8000e60 <spi1Task+0x14>
	        	g_distance = sonic_rx.pkt.data; // 값 업데이트
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <spi1Task+0x198>)
 8000fba:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8000fbe:	b21a      	sxth	r2, r3
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <spi1Task+0x1a4>)
 8000fc2:	801a      	strh	r2, [r3, #0]
	        	Put_Latest_Data(cansonicQueueHandle, g_distance); // 큐로 보냄
 8000fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff4 <spi1Task+0x1a8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a09      	ldr	r2, [pc, #36]	@ (8000ff0 <spi1Task+0x1a4>)
 8000fca:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff f961 	bl	8000298 <Put_Latest_Data>
	  {
 8000fd6:	e743      	b.n	8000e60 <spi1Task+0x14>
 8000fd8:	20000290 	.word	0x20000290
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	40010800 	.word	0x40010800
 8000fe4:	20000288 	.word	0x20000288
 8000fe8:	20000058 	.word	0x20000058
 8000fec:	20000298 	.word	0x20000298
 8000ff0:	20000274 	.word	0x20000274
 8000ff4:	2000026c 	.word	0x2000026c

08000ff8 <spi2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spi2Task */
void spi2Task(void *argument)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN spi2Task */
	  // uint8_t seq = 0; // [삭제] TX 시퀀스 안 씀
	  uint8_t last_rx_seq = 0xFF;
 8001000:	23ff      	movs	r3, #255	@ 0xff
 8001002:	75fb      	strb	r3, [r7, #23]
	  uint8_t SPI2_ERR_CNT = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	75bb      	strb	r3, [r7, #22]

	  /* Infinite loop */
	  for(;;)
	  {
	      // [1] 페달 DRDY 인터럽트 대기
	      uint32_t result = osThreadFlagsWait(FLAG_PEDAL_READ, osFlagsWaitAny, osWaitForever);
 8001008:	f04f 32ff 	mov.w	r2, #4294967295
 800100c:	2100      	movs	r1, #0
 800100e:	2002      	movs	r0, #2
 8001010:	f003 fb6a 	bl	80046e8 <osThreadFlagsWait>
 8001014:	6138      	str	r0, [r7, #16]

	      if (result & FLAG_PEDAL_READ) {
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	2b00      	cmp	r3, #0
 800101e:	f000 80aa 	beq.w	8001176 <spi2Task+0x17e>

	    	  // [수정 1] TX 패킷 조립 제거 (슬레이브 혼란 방지)
	    	  // 그냥 0으로 초기화된 pedal_tx를 보내서 "듣기만" 합니다.
	    	  memset(&pedal_tx, 0, sizeof(pedal_tx));
 8001022:	2208      	movs	r2, #8
 8001024:	2100      	movs	r1, #0
 8001026:	4856      	ldr	r0, [pc, #344]	@ (8001180 <spi2Task+0x188>)
 8001028:	f006 fd16 	bl	8007a58 <memset>

	          bool frame_valid = true;
 800102c:	2301      	movs	r3, #1
 800102e:	757b      	strb	r3, [r7, #21]

	          // [2] SPI 통신 수행
	          HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001036:	4853      	ldr	r0, [pc, #332]	@ (8001184 <spi2Task+0x18c>)
 8001038:	f001 fff4 	bl	8003024 <HAL_GPIO_WritePin>
	          if(HAL_SPI_TransmitReceive_DMA(&hspi2, (uint8_t*)&pedal_tx, (uint8_t*)&pedal_rx, 8) == HAL_OK){
 800103c:	2308      	movs	r3, #8
 800103e:	4a52      	ldr	r2, [pc, #328]	@ (8001188 <spi2Task+0x190>)
 8001040:	494f      	ldr	r1, [pc, #316]	@ (8001180 <spi2Task+0x188>)
 8001042:	4852      	ldr	r0, [pc, #328]	@ (800118c <spi2Task+0x194>)
 8001044:	f002 fccc 	bl	80039e0 <HAL_SPI_TransmitReceive_DMA>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d113      	bne.n	8001076 <spi2Task+0x7e>
	              uint32_t pedal_res = osThreadFlagsWait(FLAG_PEDAL_DMA_COMPLETE, osFlagsWaitAny, 20);
 800104e:	2214      	movs	r2, #20
 8001050:	2100      	movs	r1, #0
 8001052:	2008      	movs	r0, #8
 8001054:	f003 fb48 	bl	80046e8 <osThreadFlagsWait>
 8001058:	60f8      	str	r0, [r7, #12]
	              if(pedal_res == osFlagsErrorTimeout){
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f113 0f02 	cmn.w	r3, #2
 8001060:	d10b      	bne.n	800107a <spi2Task+0x82>
	                  HAL_SPI_DMAStop(&hspi2);
 8001062:	484a      	ldr	r0, [pc, #296]	@ (800118c <spi2Task+0x194>)
 8001064:	f002 fdb8 	bl	8003bd8 <HAL_SPI_DMAStop>
	                  hspi2.State = HAL_SPI_STATE_READY;
 8001068:	4b48      	ldr	r3, [pc, #288]	@ (800118c <spi2Task+0x194>)
 800106a:	2201      	movs	r2, #1
 800106c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	                  frame_valid = false;
 8001070:	2300      	movs	r3, #0
 8001072:	757b      	strb	r3, [r7, #21]
 8001074:	e001      	b.n	800107a <spi2Task+0x82>
	              }
	          }
	          else { frame_valid = false; }
 8001076:	2300      	movs	r3, #0
 8001078:	757b      	strb	r3, [r7, #21]

	          HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_SET);
 800107a:	2201      	movs	r2, #1
 800107c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001080:	4840      	ldr	r0, [pc, #256]	@ (8001184 <spi2Task+0x18c>)
 8001082:	f001 ffcf 	bl	8003024 <HAL_GPIO_WritePin>

	          // [3] 데이터 검증
	          if(frame_valid){
 8001086:	7d7b      	ldrb	r3, [r7, #21]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d01a      	beq.n	80010c2 <spi2Task+0xca>
	              if(pedal_rx.pkt.header != 0xAA) frame_valid = false;
 800108c:	4b3e      	ldr	r3, [pc, #248]	@ (8001188 <spi2Task+0x190>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2baa      	cmp	r3, #170	@ 0xaa
 8001094:	d001      	beq.n	800109a <spi2Task+0xa2>
 8001096:	2300      	movs	r3, #0
 8001098:	757b      	strb	r3, [r7, #21]
	              if(pedal_rx.pkt.tail != 0xED) frame_valid = false;
 800109a:	4b3b      	ldr	r3, [pc, #236]	@ (8001188 <spi2Task+0x190>)
 800109c:	79db      	ldrb	r3, [r3, #7]
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2bed      	cmp	r3, #237	@ 0xed
 80010a2:	d001      	beq.n	80010a8 <spi2Task+0xb0>
 80010a4:	2300      	movs	r3, #0
 80010a6:	757b      	strb	r3, [r7, #21]
	              if(crc_xor((uint8_t *)&pedal_rx.pkt, 6) != pedal_rx.pkt.crc) frame_valid = false;
 80010a8:	2106      	movs	r1, #6
 80010aa:	4837      	ldr	r0, [pc, #220]	@ (8001188 <spi2Task+0x190>)
 80010ac:	f7ff f850 	bl	8000150 <crc_xor>
 80010b0:	4603      	mov	r3, r0
 80010b2:	461a      	mov	r2, r3
 80010b4:	4b34      	ldr	r3, [pc, #208]	@ (8001188 <spi2Task+0x190>)
 80010b6:	799b      	ldrb	r3, [r3, #6]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d001      	beq.n	80010c2 <spi2Task+0xca>
 80010be:	2300      	movs	r3, #0
 80010c0:	757b      	strb	r3, [r7, #21]
	          }

	          // [수정 3] 시퀀스/에러 로직 대폭 완화 (일단 데이터를 받는게 우선)
	          bool skip_update = false;
 80010c2:	2300      	movs	r3, #0
 80010c4:	753b      	strb	r3, [r7, #20]

	          if(!frame_valid){ // 1. 패킷 깨짐
 80010c6:	7d7b      	ldrb	r3, [r7, #21]
 80010c8:	f083 0301 	eor.w	r3, r3, #1
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d00f      	beq.n	80010f2 <spi2Task+0xfa>
	              if(++SPI2_ERR_CNT >= 30){
 80010d2:	7dbb      	ldrb	r3, [r7, #22]
 80010d4:	3301      	adds	r3, #1
 80010d6:	75bb      	strb	r3, [r7, #22]
 80010d8:	7dbb      	ldrb	r3, [r7, #22]
 80010da:	2b1d      	cmp	r3, #29
 80010dc:	d906      	bls.n	80010ec <spi2Task+0xf4>
	                  if(state_global == DRIVE) SPI2_ERR_FLAG = 1;
 80010de:	4b2c      	ldr	r3, [pc, #176]	@ (8001190 <spi2Task+0x198>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d102      	bne.n	80010ec <spi2Task+0xf4>
 80010e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001194 <spi2Task+0x19c>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	701a      	strb	r2, [r3, #0]
	              }
	              skip_update = true; // 깨진건 어쩔 수 없이 버림
 80010ec:	2301      	movs	r3, #1
 80010ee:	753b      	strb	r3, [r7, #20]
 80010f0:	e01d      	b.n	800112e <spi2Task+0x136>
	          }
	          else if (pedal_rx.pkt.seq == last_rx_seq) { // 2. 시퀀스 중복
 80010f2:	4b25      	ldr	r3, [pc, #148]	@ (8001188 <spi2Task+0x190>)
 80010f4:	791b      	ldrb	r3, [r3, #4]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	7dfa      	ldrb	r2, [r7, #23]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d10d      	bne.n	800111a <spi2Task+0x122>
	              // 경고는 하되, 데이터는 갱신하도록 허용해봅니다. (슬레이브가 시퀀스 증가 안시키는 놈일 수 있음)
	              if (++SPI2_ERR_CNT >= 30){
 80010fe:	7dbb      	ldrb	r3, [r7, #22]
 8001100:	3301      	adds	r3, #1
 8001102:	75bb      	strb	r3, [r7, #22]
 8001104:	7dbb      	ldrb	r3, [r7, #22]
 8001106:	2b1d      	cmp	r3, #29
 8001108:	d911      	bls.n	800112e <spi2Task+0x136>
	                  if(state_global == DRIVE) SPI2_ERR_FLAG = 1;
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <spi2Task+0x198>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b04      	cmp	r3, #4
 8001110:	d10d      	bne.n	800112e <spi2Task+0x136>
 8001112:	4b20      	ldr	r3, [pc, #128]	@ (8001194 <spi2Task+0x19c>)
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	e009      	b.n	800112e <spi2Task+0x136>
	              }
	              // skip_update = true; // [중요] 중복되어도 데이터는 받겠다! (주석 처리)
	          }
	          else { // 3. 정상 수신
	              last_rx_seq = pedal_rx.pkt.seq;
 800111a:	4b1b      	ldr	r3, [pc, #108]	@ (8001188 <spi2Task+0x190>)
 800111c:	791b      	ldrb	r3, [r3, #4]
 800111e:	75fb      	strb	r3, [r7, #23]
	              SPI2_ERR_CNT = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	75bb      	strb	r3, [r7, #22]
	              SPI2_ERR_FLAG = 0;
 8001124:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <spi2Task+0x19c>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
	              skip_update = false;
 800112a:	2300      	movs	r3, #0
 800112c:	753b      	strb	r3, [r7, #20]
	          }

	          // [4] 큐 전송
	          if(!skip_update) {
 800112e:	7d3b      	ldrb	r3, [r7, #20]
 8001130:	f083 0301 	eor.w	r3, r3, #1
 8001134:	b2db      	uxtb	r3, r3
 8001136:	2b00      	cmp	r3, #0
 8001138:	d01d      	beq.n	8001176 <spi2Task+0x17e>
	              g_pedal = pedal_rx.pkt.data;
 800113a:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <spi2Task+0x190>)
 800113c:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8001140:	b21a      	sxth	r2, r3
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <spi2Task+0x1a0>)
 8001144:	801a      	strh	r2, [r3, #0]
	              // 상태 체크 로직
	              g_pedal = ((state_global == DRIVE) || (state_global == CENTRAL_DOWN)) ? g_pedal : 0;
 8001146:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <spi2Task+0x198>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b04      	cmp	r3, #4
 800114c:	d003      	beq.n	8001156 <spi2Task+0x15e>
 800114e:	4b10      	ldr	r3, [pc, #64]	@ (8001190 <spi2Task+0x198>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b40      	cmp	r3, #64	@ 0x40
 8001154:	d103      	bne.n	800115e <spi2Task+0x166>
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <spi2Task+0x1a0>)
 8001158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115c:	e000      	b.n	8001160 <spi2Task+0x168>
 800115e:	2300      	movs	r3, #0
 8001160:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <spi2Task+0x1a0>)
 8001162:	8013      	strh	r3, [r2, #0]
	              Put_Latest_Data(canpedalQueueHandle, g_pedal);
 8001164:	4b0d      	ldr	r3, [pc, #52]	@ (800119c <spi2Task+0x1a4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a0b      	ldr	r2, [pc, #44]	@ (8001198 <spi2Task+0x1a0>)
 800116a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800116e:	4611      	mov	r1, r2
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff f891 	bl	8000298 <Put_Latest_Data>
	          }
	      }
	      osDelay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f003 fb37 	bl	80047ea <osDelay>
	  {
 800117c:	e744      	b.n	8001008 <spi2Task+0x10>
 800117e:	bf00      	nop
 8001180:	20000280 	.word	0x20000280
 8001184:	40010c00 	.word	0x40010c00
 8001188:	20000278 	.word	0x20000278
 800118c:	200000b0 	.word	0x200000b0
 8001190:	20000000 	.word	0x20000000
 8001194:	20000299 	.word	0x20000299
 8001198:	20000276 	.word	0x20000276
 800119c:	20000270 	.word	0x20000270

080011a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a4:	b672      	cpsid	i
}
 80011a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <Error_Handler+0x8>

080011ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011b2:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_MspInit+0x68>)
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_MspInit+0x68>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6193      	str	r3, [r2, #24]
 80011be:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <HAL_MspInit+0x68>)
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <HAL_MspInit+0x68>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	4a11      	ldr	r2, [pc, #68]	@ (8001214 <HAL_MspInit+0x68>)
 80011d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d4:	61d3      	str	r3, [r2, #28]
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <HAL_MspInit+0x68>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	210f      	movs	r1, #15
 80011e6:	f06f 0001 	mvn.w	r0, #1
 80011ea:	f001 fabe 	bl	800276a <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <HAL_MspInit+0x6c>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	4a04      	ldr	r2, [pc, #16]	@ (8001218 <HAL_MspInit+0x6c>)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800120a:	bf00      	nop
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40021000 	.word	0x40021000
 8001218:	40010000 	.word	0x40010000

0800121c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a20      	ldr	r2, [pc, #128]	@ (80012b8 <HAL_CAN_MspInit+0x9c>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d139      	bne.n	80012b0 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800123c:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <HAL_CAN_MspInit+0xa0>)
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	4a1e      	ldr	r2, [pc, #120]	@ (80012bc <HAL_CAN_MspInit+0xa0>)
 8001242:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001246:	61d3      	str	r3, [r2, #28]
 8001248:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <HAL_CAN_MspInit+0xa0>)
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <HAL_CAN_MspInit+0xa0>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	4a18      	ldr	r2, [pc, #96]	@ (80012bc <HAL_CAN_MspInit+0xa0>)
 800125a:	f043 0304 	orr.w	r3, r3, #4
 800125e:	6193      	str	r3, [r2, #24]
 8001260:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <HAL_CAN_MspInit+0xa0>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800126c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001270:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	f107 0310 	add.w	r3, r7, #16
 800127e:	4619      	mov	r1, r3
 8001280:	480f      	ldr	r0, [pc, #60]	@ (80012c0 <HAL_CAN_MspInit+0xa4>)
 8001282:	f001 fd4b 	bl	8002d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001286:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	4619      	mov	r1, r3
 800129a:	4809      	ldr	r0, [pc, #36]	@ (80012c0 <HAL_CAN_MspInit+0xa4>)
 800129c:	f001 fd3e 	bl	8002d1c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80012a0:	2200      	movs	r2, #0
 80012a2:	2105      	movs	r1, #5
 80012a4:	2014      	movs	r0, #20
 80012a6:	f001 fa60 	bl	800276a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80012aa:	2014      	movs	r0, #20
 80012ac:	f001 fa79 	bl	80027a2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80012b0:	bf00      	nop
 80012b2:	3720      	adds	r7, #32
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40006400 	.word	0x40006400
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40010800 	.word	0x40010800

080012c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	@ 0x28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0318 	add.w	r3, r7, #24
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a8c      	ldr	r2, [pc, #560]	@ (8001510 <HAL_SPI_MspInit+0x24c>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	f040 8085 	bne.w	80013f0 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a8a      	ldr	r2, [pc, #552]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 80012ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b88      	ldr	r3, [pc, #544]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	4b85      	ldr	r3, [pc, #532]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	4a84      	ldr	r2, [pc, #528]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	6193      	str	r3, [r2, #24]
 800130a:	4b82      	ldr	r3, [pc, #520]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001316:	23a0      	movs	r3, #160	@ 0xa0
 8001318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131a:	2302      	movs	r3, #2
 800131c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800131e:	2303      	movs	r3, #3
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001322:	f107 0318 	add.w	r3, r7, #24
 8001326:	4619      	mov	r1, r3
 8001328:	487b      	ldr	r0, [pc, #492]	@ (8001518 <HAL_SPI_MspInit+0x254>)
 800132a:	f001 fcf7 	bl	8002d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800132e:	2340      	movs	r3, #64	@ 0x40
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f107 0318 	add.w	r3, r7, #24
 800133e:	4619      	mov	r1, r3
 8001340:	4875      	ldr	r0, [pc, #468]	@ (8001518 <HAL_SPI_MspInit+0x254>)
 8001342:	f001 fceb 	bl	8002d1c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001346:	4b75      	ldr	r3, [pc, #468]	@ (800151c <HAL_SPI_MspInit+0x258>)
 8001348:	4a75      	ldr	r2, [pc, #468]	@ (8001520 <HAL_SPI_MspInit+0x25c>)
 800134a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800134c:	4b73      	ldr	r3, [pc, #460]	@ (800151c <HAL_SPI_MspInit+0x258>)
 800134e:	2200      	movs	r2, #0
 8001350:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001352:	4b72      	ldr	r3, [pc, #456]	@ (800151c <HAL_SPI_MspInit+0x258>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001358:	4b70      	ldr	r3, [pc, #448]	@ (800151c <HAL_SPI_MspInit+0x258>)
 800135a:	2280      	movs	r2, #128	@ 0x80
 800135c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800135e:	4b6f      	ldr	r3, [pc, #444]	@ (800151c <HAL_SPI_MspInit+0x258>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001364:	4b6d      	ldr	r3, [pc, #436]	@ (800151c <HAL_SPI_MspInit+0x258>)
 8001366:	2200      	movs	r2, #0
 8001368:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800136a:	4b6c      	ldr	r3, [pc, #432]	@ (800151c <HAL_SPI_MspInit+0x258>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001370:	4b6a      	ldr	r3, [pc, #424]	@ (800151c <HAL_SPI_MspInit+0x258>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001376:	4869      	ldr	r0, [pc, #420]	@ (800151c <HAL_SPI_MspInit+0x258>)
 8001378:	f001 fa2e 	bl	80027d8 <HAL_DMA_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 8001382:	f7ff ff0d 	bl	80011a0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a64      	ldr	r2, [pc, #400]	@ (800151c <HAL_SPI_MspInit+0x258>)
 800138a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800138c:	4a63      	ldr	r2, [pc, #396]	@ (800151c <HAL_SPI_MspInit+0x258>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001392:	4b64      	ldr	r3, [pc, #400]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 8001394:	4a64      	ldr	r2, [pc, #400]	@ (8001528 <HAL_SPI_MspInit+0x264>)
 8001396:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001398:	4b62      	ldr	r3, [pc, #392]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 800139a:	2210      	movs	r2, #16
 800139c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800139e:	4b61      	ldr	r3, [pc, #388]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013a6:	2280      	movs	r2, #128	@ 0x80
 80013a8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013aa:	4b5e      	ldr	r3, [pc, #376]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80013b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013bc:	4b59      	ldr	r3, [pc, #356]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013be:	2200      	movs	r2, #0
 80013c0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80013c2:	4858      	ldr	r0, [pc, #352]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013c4:	f001 fa08 	bl	80027d8 <HAL_DMA_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80013ce:	f7ff fee7 	bl	80011a0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a53      	ldr	r2, [pc, #332]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013d6:	649a      	str	r2, [r3, #72]	@ 0x48
 80013d8:	4a52      	ldr	r2, [pc, #328]	@ (8001524 <HAL_SPI_MspInit+0x260>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2105      	movs	r1, #5
 80013e2:	2023      	movs	r0, #35	@ 0x23
 80013e4:	f001 f9c1 	bl	800276a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013e8:	2023      	movs	r0, #35	@ 0x23
 80013ea:	f001 f9da 	bl	80027a2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80013ee:	e08b      	b.n	8001508 <HAL_SPI_MspInit+0x244>
  else if(hspi->Instance==SPI2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a4d      	ldr	r2, [pc, #308]	@ (800152c <HAL_SPI_MspInit+0x268>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	f040 8086 	bne.w	8001508 <HAL_SPI_MspInit+0x244>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013fc:	4b45      	ldr	r3, [pc, #276]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	4a44      	ldr	r2, [pc, #272]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 8001402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001406:	61d3      	str	r3, [r2, #28]
 8001408:	4b42      	ldr	r3, [pc, #264]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001414:	4b3f      	ldr	r3, [pc, #252]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a3e      	ldr	r2, [pc, #248]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 800141a:	f043 0308 	orr.w	r3, r3, #8
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b3c      	ldr	r3, [pc, #240]	@ (8001514 <HAL_SPI_MspInit+0x250>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0308 	and.w	r3, r3, #8
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800142c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001432:	2302      	movs	r3, #2
 8001434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	4619      	mov	r1, r3
 8001440:	483b      	ldr	r0, [pc, #236]	@ (8001530 <HAL_SPI_MspInit+0x26c>)
 8001442:	f001 fc6b 	bl	8002d1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001446:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800144a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001454:	f107 0318 	add.w	r3, r7, #24
 8001458:	4619      	mov	r1, r3
 800145a:	4835      	ldr	r0, [pc, #212]	@ (8001530 <HAL_SPI_MspInit+0x26c>)
 800145c:	f001 fc5e 	bl	8002d1c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001460:	4b34      	ldr	r3, [pc, #208]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 8001462:	4a35      	ldr	r2, [pc, #212]	@ (8001538 <HAL_SPI_MspInit+0x274>)
 8001464:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001466:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 8001468:	2200      	movs	r2, #0
 800146a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800146c:	4b31      	ldr	r3, [pc, #196]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001472:	4b30      	ldr	r3, [pc, #192]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 8001474:	2280      	movs	r2, #128	@ 0x80
 8001476:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001478:	4b2e      	ldr	r3, [pc, #184]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800147e:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 8001480:	2200      	movs	r2, #0
 8001482:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001484:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 800148c:	2200      	movs	r2, #0
 800148e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001490:	4828      	ldr	r0, [pc, #160]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 8001492:	f001 f9a1 	bl	80027d8 <HAL_DMA_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <HAL_SPI_MspInit+0x1dc>
      Error_Handler();
 800149c:	f7ff fe80 	bl	80011a0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a24      	ldr	r2, [pc, #144]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 80014a4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80014a6:	4a23      	ldr	r2, [pc, #140]	@ (8001534 <HAL_SPI_MspInit+0x270>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80014ac:	4b23      	ldr	r3, [pc, #140]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014ae:	4a24      	ldr	r2, [pc, #144]	@ (8001540 <HAL_SPI_MspInit+0x27c>)
 80014b0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014b2:	4b22      	ldr	r3, [pc, #136]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014b4:	2210      	movs	r2, #16
 80014b6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b8:	4b20      	ldr	r3, [pc, #128]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014be:	4b1f      	ldr	r3, [pc, #124]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014c0:	2280      	movs	r2, #128	@ 0x80
 80014c2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014c4:	4b1d      	ldr	r3, [pc, #116]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ca:	4b1c      	ldr	r3, [pc, #112]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80014d0:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014d6:	4b19      	ldr	r3, [pc, #100]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014d8:	2200      	movs	r2, #0
 80014da:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80014dc:	4817      	ldr	r0, [pc, #92]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014de:	f001 f97b 	bl	80027d8 <HAL_DMA_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <HAL_SPI_MspInit+0x228>
      Error_Handler();
 80014e8:	f7ff fe5a 	bl	80011a0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a13      	ldr	r2, [pc, #76]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014f0:	649a      	str	r2, [r3, #72]	@ 0x48
 80014f2:	4a12      	ldr	r2, [pc, #72]	@ (800153c <HAL_SPI_MspInit+0x278>)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2105      	movs	r1, #5
 80014fc:	2024      	movs	r0, #36	@ 0x24
 80014fe:	f001 f934 	bl	800276a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001502:	2024      	movs	r0, #36	@ 0x24
 8001504:	f001 f94d 	bl	80027a2 <HAL_NVIC_EnableIRQ>
}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	@ 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40013000 	.word	0x40013000
 8001514:	40021000 	.word	0x40021000
 8001518:	40010800 	.word	0x40010800
 800151c:	20000108 	.word	0x20000108
 8001520:	4002001c 	.word	0x4002001c
 8001524:	2000014c 	.word	0x2000014c
 8001528:	40020030 	.word	0x40020030
 800152c:	40003800 	.word	0x40003800
 8001530:	40010c00 	.word	0x40010c00
 8001534:	20000190 	.word	0x20000190
 8001538:	40020044 	.word	0x40020044
 800153c:	200001d4 	.word	0x200001d4
 8001540:	40020058 	.word	0x40020058

08001544 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0310 	add.w	r3, r7, #16
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <HAL_UART_MspInit+0x8c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d131      	bne.n	80015c8 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	4a1a      	ldr	r2, [pc, #104]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 800156a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156e:	6193      	str	r3, [r2, #24]
 8001570:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157c:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	6193      	str	r3, [r2, #24]
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001598:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800159e:	2303      	movs	r3, #3
 80015a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	4619      	mov	r1, r3
 80015a8:	480b      	ldr	r0, [pc, #44]	@ (80015d8 <HAL_UART_MspInit+0x94>)
 80015aa:	f001 fbb7 	bl	8002d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	4619      	mov	r1, r3
 80015c2:	4805      	ldr	r0, [pc, #20]	@ (80015d8 <HAL_UART_MspInit+0x94>)
 80015c4:	f001 fbaa 	bl	8002d1c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80015c8:	bf00      	nop
 80015ca:	3720      	adds	r7, #32
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40013800 	.word	0x40013800
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010800 	.word	0x40010800

080015dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <NMI_Handler+0x4>

080015e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <MemManage_Handler+0x4>

080015f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <UsageFault_Handler+0x4>

08001604 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001614:	f000 f8d0 	bl	80017b8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001618:	f005 f810 	bl	800663c <xTaskGetSchedulerState>
 800161c:	4603      	mov	r3, r0
 800161e:	2b01      	cmp	r3, #1
 8001620:	d001      	beq.n	8001626 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001622:	f005 ffa9 	bl	8007578 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}

0800162a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_SONIC_Pin);
 800162e:	2008      	movs	r0, #8
 8001630:	f001 fd2a 	bl	8003088 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}

08001638 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800163c:	4802      	ldr	r0, [pc, #8]	@ (8001648 <DMA1_Channel2_IRQHandler+0x10>)
 800163e:	f001 fa39 	bl	8002ab4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000108 	.word	0x20000108

0800164c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001650:	4802      	ldr	r0, [pc, #8]	@ (800165c <DMA1_Channel3_IRQHandler+0x10>)
 8001652:	f001 fa2f 	bl	8002ab4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2000014c 	.word	0x2000014c

08001660 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001664:	4802      	ldr	r0, [pc, #8]	@ (8001670 <DMA1_Channel4_IRQHandler+0x10>)
 8001666:	f001 fa25 	bl	8002ab4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000190 	.word	0x20000190

08001674 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <DMA1_Channel5_IRQHandler+0x10>)
 800167a:	f001 fa1b 	bl	8002ab4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200001d4 	.word	0x200001d4

08001688 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800168e:	f000 fd70 	bl	8002172 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000030 	.word	0x20000030

0800169c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_PEDAL_Pin);
 80016a0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80016a4:	f001 fcf0 	bl	8003088 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}

080016ac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80016b0:	4802      	ldr	r0, [pc, #8]	@ (80016bc <SPI1_IRQHandler+0x10>)
 80016b2:	f002 fad1 	bl	8003c58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000058 	.word	0x20000058

080016c0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80016c4:	4802      	ldr	r0, [pc, #8]	@ (80016d0 <SPI2_IRQHandler+0x10>)
 80016c6:	f002 fac7 	bl	8003c58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200000b0 	.word	0x200000b0

080016d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016e0:	f7ff fff8 	bl	80016d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e4:	480b      	ldr	r0, [pc, #44]	@ (8001714 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016e6:	490c      	ldr	r1, [pc, #48]	@ (8001718 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016e8:	4a0c      	ldr	r2, [pc, #48]	@ (800171c <LoopFillZerobss+0x16>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ec:	e002      	b.n	80016f4 <LoopCopyDataInit>

080016ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f2:	3304      	adds	r3, #4

080016f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f8:	d3f9      	bcc.n	80016ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fa:	4a09      	ldr	r2, [pc, #36]	@ (8001720 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016fc:	4c09      	ldr	r4, [pc, #36]	@ (8001724 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001700:	e001      	b.n	8001706 <LoopFillZerobss>

08001702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001704:	3204      	adds	r2, #4

08001706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001708:	d3fb      	bcc.n	8001702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800170a:	f006 f9ad 	bl	8007a68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800170e:	f7ff f861 	bl	80007d4 <main>
  bx lr
 8001712:	4770      	bx	lr
  ldr r0, =_sdata
 8001714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001718:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800171c:	08007c00 	.word	0x08007c00
  ldr r2, =_sbss
 8001720:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001724:	20001c10 	.word	0x20001c10

08001728 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001728:	e7fe      	b.n	8001728 <ADC1_2_IRQHandler>
	...

0800172c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <HAL_Init+0x28>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a07      	ldr	r2, [pc, #28]	@ (8001754 <HAL_Init+0x28>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800173c:	2003      	movs	r0, #3
 800173e:	f001 f809 	bl	8002754 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001742:	200f      	movs	r0, #15
 8001744:	f000 f808 	bl	8001758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001748:	f7ff fd30 	bl	80011ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40022000 	.word	0x40022000

08001758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001760:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <HAL_InitTick+0x54>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <HAL_InitTick+0x58>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800176e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	4618      	mov	r0, r3
 8001778:	f001 f821 	bl	80027be <HAL_SYSTICK_Config>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e00e      	b.n	80017a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b0f      	cmp	r3, #15
 800178a:	d80a      	bhi.n	80017a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800178c:	2200      	movs	r2, #0
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
 8001794:	f000 ffe9 	bl	800276a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001798:	4a06      	ldr	r2, [pc, #24]	@ (80017b4 <HAL_InitTick+0x5c>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	e000      	b.n	80017a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000004 	.word	0x20000004
 80017b0:	2000000c 	.word	0x2000000c
 80017b4:	20000008 	.word	0x20000008

080017b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_IncTick+0x1c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_IncTick+0x20>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4413      	add	r3, r2
 80017c8:	4a03      	ldr	r2, [pc, #12]	@ (80017d8 <HAL_IncTick+0x20>)
 80017ca:	6013      	str	r3, [r2, #0]
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	2000000c 	.word	0x2000000c
 80017d8:	200002bc 	.word	0x200002bc

080017dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return uwTick;
 80017e0:	4b02      	ldr	r3, [pc, #8]	@ (80017ec <HAL_GetTick+0x10>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	200002bc 	.word	0x200002bc

080017f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e0ed      	b.n	80019de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d102      	bne.n	8001814 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff fd04 	bl	800121c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f042 0201 	orr.w	r2, r2, #1
 8001822:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001824:	f7ff ffda 	bl	80017dc <HAL_GetTick>
 8001828:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800182a:	e012      	b.n	8001852 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800182c:	f7ff ffd6 	bl	80017dc <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b0a      	cmp	r3, #10
 8001838:	d90b      	bls.n	8001852 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800183e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2205      	movs	r2, #5
 800184a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e0c5      	b.n	80019de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0e5      	beq.n	800182c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 0202 	bic.w	r2, r2, #2
 800186e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001870:	f7ff ffb4 	bl	80017dc <HAL_GetTick>
 8001874:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001876:	e012      	b.n	800189e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001878:	f7ff ffb0 	bl	80017dc <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b0a      	cmp	r3, #10
 8001884:	d90b      	bls.n	800189e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2205      	movs	r2, #5
 8001896:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e09f      	b.n	80019de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1e5      	bne.n	8001878 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	7e1b      	ldrb	r3, [r3, #24]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d108      	bne.n	80018c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	e007      	b.n	80018d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	7e5b      	ldrb	r3, [r3, #25]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d108      	bne.n	80018f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e007      	b.n	8001900 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	7e9b      	ldrb	r3, [r3, #26]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d108      	bne.n	800191a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f042 0220 	orr.w	r2, r2, #32
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	e007      	b.n	800192a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f022 0220 	bic.w	r2, r2, #32
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	7edb      	ldrb	r3, [r3, #27]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d108      	bne.n	8001944 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f022 0210 	bic.w	r2, r2, #16
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	e007      	b.n	8001954 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f042 0210 	orr.w	r2, r2, #16
 8001952:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7f1b      	ldrb	r3, [r3, #28]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d108      	bne.n	800196e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f042 0208 	orr.w	r2, r2, #8
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	e007      	b.n	800197e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0208 	bic.w	r2, r2, #8
 800197c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	7f5b      	ldrb	r3, [r3, #29]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d108      	bne.n	8001998 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f042 0204 	orr.w	r2, r2, #4
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	e007      	b.n	80019a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f022 0204 	bic.w	r2, r2, #4
 80019a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	431a      	orrs	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	695b      	ldr	r3, [r3, #20]
 80019bc:	ea42 0103 	orr.w	r1, r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	1e5a      	subs	r2, r3, #1
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3710      	adds	r7, #16
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b087      	sub	sp, #28
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019fc:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80019fe:	7cfb      	ldrb	r3, [r7, #19]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d003      	beq.n	8001a0c <HAL_CAN_ConfigFilter+0x26>
 8001a04:	7cfb      	ldrb	r3, [r7, #19]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	f040 80aa 	bne.w	8001b60 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001a12:	f043 0201 	orr.w	r2, r3, #1
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	695b      	ldr	r3, [r3, #20]
 8001a20:	f003 031f 	and.w	r3, r3, #31
 8001a24:	2201      	movs	r2, #1
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	43db      	mvns	r3, r3
 8001a36:	401a      	ands	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d123      	bne.n	8001a8e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	401a      	ands	r2, r3
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a68:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	3248      	adds	r2, #72	@ 0x48
 8001a6e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a82:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a84:	6979      	ldr	r1, [r7, #20]
 8001a86:	3348      	adds	r3, #72	@ 0x48
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	440b      	add	r3, r1
 8001a8c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d122      	bne.n	8001adc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001ab6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3248      	adds	r2, #72	@ 0x48
 8001abc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ad0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ad2:	6979      	ldr	r1, [r7, #20]
 8001ad4:	3348      	adds	r3, #72	@ 0x48
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	440b      	add	r3, r1
 8001ada:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d109      	bne.n	8001af8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	401a      	ands	r2, r3
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001af6:	e007      	b.n	8001b08 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	431a      	orrs	r2, r3
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d109      	bne.n	8001b24 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	401a      	ands	r2, r3
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001b22:	e007      	b.n	8001b34 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	431a      	orrs	r2, r3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d107      	bne.n	8001b4c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	431a      	orrs	r2, r3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b52:	f023 0201 	bic.w	r2, r3, #1
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	e006      	b.n	8001b6e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b64:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
  }
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	371c      	adds	r7, #28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d12e      	bne.n	8001bea <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2202      	movs	r2, #2
 8001b90:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f022 0201 	bic.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ba4:	f7ff fe1a 	bl	80017dc <HAL_GetTick>
 8001ba8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001baa:	e012      	b.n	8001bd2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bac:	f7ff fe16 	bl	80017dc <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b0a      	cmp	r3, #10
 8001bb8:	d90b      	bls.n	8001bd2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bbe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2205      	movs	r2, #5
 8001bca:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e012      	b.n	8001bf8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1e5      	bne.n	8001bac <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e006      	b.n	8001bf8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bee:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
  }
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d133      	bne.n	8001c7c <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f042 0201 	orr.w	r2, r2, #1
 8001c22:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c24:	f7ff fdda 	bl	80017dc <HAL_GetTick>
 8001c28:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c2a:	e012      	b.n	8001c52 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c2c:	f7ff fdd6 	bl	80017dc <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b0a      	cmp	r3, #10
 8001c38:	d90b      	bls.n	8001c52 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2205      	movs	r2, #5
 8001c4a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e01b      	b.n	8001c8a <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0e5      	beq.n	8001c2c <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f022 0202 	bic.w	r2, r2, #2
 8001c6e:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e006      	b.n	8001c8a <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
  }
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b089      	sub	sp, #36	@ 0x24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	60f8      	str	r0, [r7, #12]
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ca6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cb0:	7ffb      	ldrb	r3, [r7, #31]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d003      	beq.n	8001cbe <HAL_CAN_AddTxMessage+0x2c>
 8001cb6:	7ffb      	ldrb	r3, [r7, #31]
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	f040 80ad 	bne.w	8001e18 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10a      	bne.n	8001cde <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d105      	bne.n	8001cde <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 8095 	beq.w	8001e08 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	0e1b      	lsrs	r3, r3, #24
 8001ce2:	f003 0303 	and.w	r3, r3, #3
 8001ce6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001ce8:	2201      	movs	r2, #1
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	409a      	lsls	r2, r3
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10d      	bne.n	8001d16 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d04:	68f9      	ldr	r1, [r7, #12]
 8001d06:	6809      	ldr	r1, [r1, #0]
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	3318      	adds	r3, #24
 8001d0e:	011b      	lsls	r3, r3, #4
 8001d10:	440b      	add	r3, r1
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	e00f      	b.n	8001d36 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d20:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d26:	68f9      	ldr	r1, [r7, #12]
 8001d28:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001d2a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	3318      	adds	r3, #24
 8001d30:	011b      	lsls	r3, r3, #4
 8001d32:	440b      	add	r3, r1
 8001d34:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6819      	ldr	r1, [r3, #0]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	691a      	ldr	r2, [r3, #16]
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	3318      	adds	r3, #24
 8001d42:	011b      	lsls	r3, r3, #4
 8001d44:	440b      	add	r3, r1
 8001d46:	3304      	adds	r3, #4
 8001d48:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	7d1b      	ldrb	r3, [r3, #20]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d111      	bne.n	8001d76 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	3318      	adds	r3, #24
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	4413      	add	r3, r2
 8001d5e:	3304      	adds	r3, #4
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	6811      	ldr	r1, [r2, #0]
 8001d66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	3318      	adds	r3, #24
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	440b      	add	r3, r1
 8001d72:	3304      	adds	r3, #4
 8001d74:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3307      	adds	r3, #7
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	061a      	lsls	r2, r3, #24
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3306      	adds	r3, #6
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	041b      	lsls	r3, r3, #16
 8001d86:	431a      	orrs	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3305      	adds	r3, #5
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	4313      	orrs	r3, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	3204      	adds	r2, #4
 8001d96:	7812      	ldrb	r2, [r2, #0]
 8001d98:	4610      	mov	r0, r2
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	6811      	ldr	r1, [r2, #0]
 8001d9e:	ea43 0200 	orr.w	r2, r3, r0
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	011b      	lsls	r3, r3, #4
 8001da6:	440b      	add	r3, r1
 8001da8:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001dac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	3303      	adds	r3, #3
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	061a      	lsls	r2, r3, #24
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	3302      	adds	r3, #2
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	041b      	lsls	r3, r3, #16
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	021b      	lsls	r3, r3, #8
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	7812      	ldrb	r2, [r2, #0]
 8001dce:	4610      	mov	r0, r2
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	6811      	ldr	r1, [r2, #0]
 8001dd4:	ea43 0200 	orr.w	r2, r3, r0
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	011b      	lsls	r3, r3, #4
 8001ddc:	440b      	add	r3, r1
 8001dde:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001de2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	3318      	adds	r3, #24
 8001dec:	011b      	lsls	r3, r3, #4
 8001dee:	4413      	add	r3, r2
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	6811      	ldr	r1, [r2, #0]
 8001df6:	f043 0201 	orr.w	r2, r3, #1
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3318      	adds	r3, #24
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	440b      	add	r3, r1
 8001e02:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	e00e      	b.n	8001e26 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e006      	b.n	8001e26 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
  }
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	@ 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e42:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e44:	7afb      	ldrb	r3, [r7, #11]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d002      	beq.n	8001e50 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001e4a:	7afb      	ldrb	r3, [r7, #11]
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d11d      	bne.n	8001e8c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	3301      	adds	r3, #1
 8001e62:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d002      	beq.n	8001e78 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	3301      	adds	r3, #1
 8001e76:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d002      	beq.n	8001e8c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
 8001ea4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001eac:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d003      	beq.n	8001ebc <HAL_CAN_GetRxMessage+0x24>
 8001eb4:	7dfb      	ldrb	r3, [r7, #23]
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	f040 8103 	bne.w	80020c2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10e      	bne.n	8001ee0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	f003 0303 	and.w	r3, r3, #3
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d116      	bne.n	8001efe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e0f7      	b.n	80020d0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d107      	bne.n	8001efe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e0e8      	b.n	80020d0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	331b      	adds	r3, #27
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	4413      	add	r3, r2
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0204 	and.w	r2, r3, #4
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10c      	bne.n	8001f36 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	331b      	adds	r3, #27
 8001f24:	011b      	lsls	r3, r3, #4
 8001f26:	4413      	add	r3, r2
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	0d5b      	lsrs	r3, r3, #21
 8001f2c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	e00b      	b.n	8001f4e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	331b      	adds	r3, #27
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	4413      	add	r3, r2
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	08db      	lsrs	r3, r3, #3
 8001f46:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	331b      	adds	r3, #27
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	4413      	add	r3, r2
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0202 	and.w	r2, r3, #2
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	331b      	adds	r3, #27
 8001f6c:	011b      	lsls	r3, r3, #4
 8001f6e:	4413      	add	r3, r2
 8001f70:	3304      	adds	r3, #4
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2208      	movs	r2, #8
 8001f80:	611a      	str	r2, [r3, #16]
 8001f82:	e00b      	b.n	8001f9c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	331b      	adds	r3, #27
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	4413      	add	r3, r2
 8001f90:	3304      	adds	r3, #4
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 020f 	and.w	r2, r3, #15
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	331b      	adds	r3, #27
 8001fa4:	011b      	lsls	r3, r3, #4
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3304      	adds	r3, #4
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	0a1b      	lsrs	r3, r3, #8
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	331b      	adds	r3, #27
 8001fbc:	011b      	lsls	r3, r3, #4
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	0c1b      	lsrs	r3, r3, #16
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	011b      	lsls	r3, r3, #4
 8001fea:	4413      	add	r3, r2
 8001fec:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	0a1a      	lsrs	r2, r3, #8
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	4413      	add	r3, r2
 8002006:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	0c1a      	lsrs	r2, r3, #16
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	3302      	adds	r3, #2
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	4413      	add	r3, r2
 8002020:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	0e1a      	lsrs	r2, r3, #24
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	3303      	adds	r3, #3
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	011b      	lsls	r3, r3, #4
 8002038:	4413      	add	r3, r2
 800203a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	3304      	adds	r3, #4
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	011b      	lsls	r3, r3, #4
 8002050:	4413      	add	r3, r2
 8002052:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0a1a      	lsrs	r2, r3, #8
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	3305      	adds	r3, #5
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	011b      	lsls	r3, r3, #4
 800206a:	4413      	add	r3, r2
 800206c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	0c1a      	lsrs	r2, r3, #16
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	3306      	adds	r3, #6
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	4413      	add	r3, r2
 8002086:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	0e1a      	lsrs	r2, r3, #24
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	3307      	adds	r3, #7
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d108      	bne.n	80020ae <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f042 0220 	orr.w	r2, r2, #32
 80020aa:	60da      	str	r2, [r3, #12]
 80020ac:	e007      	b.n	80020be <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	691a      	ldr	r2, [r3, #16]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f042 0220 	orr.w	r2, r2, #32
 80020bc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80020be:	2300      	movs	r3, #0
 80020c0:	e006      	b.n	80020d0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
  }
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80020da:	b480      	push	{r7}
 80020dc:	b085      	sub	sp, #20
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ee:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80020f0:	7afb      	ldrb	r3, [r7, #11]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d002      	beq.n	80020fc <HAL_CAN_GetRxFifoFillLevel+0x22>
 80020f6:	7afb      	ldrb	r3, [r7, #11]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d10f      	bne.n	800211c <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d106      	bne.n	8002110 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	e005      	b.n	800211c <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800211c:	68fb      	ldr	r3, [r7, #12]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr

08002128 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002138:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800213a:	7bfb      	ldrb	r3, [r7, #15]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d002      	beq.n	8002146 <HAL_CAN_ActivateNotification+0x1e>
 8002140:	7bfb      	ldrb	r3, [r7, #15]
 8002142:	2b02      	cmp	r3, #2
 8002144:	d109      	bne.n	800215a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6959      	ldr	r1, [r3, #20]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	430a      	orrs	r2, r1
 8002154:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002156:	2300      	movs	r3, #0
 8002158:	e006      	b.n	8002168 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
  }
}
 8002168:	4618      	mov	r0, r3
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr

08002172 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b08a      	sub	sp, #40	@ 0x28
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800217a:	2300      	movs	r3, #0
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d07c      	beq.n	80022b2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d023      	beq.n	800220a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2201      	movs	r2, #1
 80021c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f983 	bl	80024e0 <HAL_CAN_TxMailbox0CompleteCallback>
 80021da:	e016      	b.n	800220a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d004      	beq.n	80021f0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ee:	e00c      	b.n	800220a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d004      	beq.n	8002204 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
 8002202:	e002      	b.n	800220a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 f986 	bl	8002516 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002210:	2b00      	cmp	r3, #0
 8002212:	d024      	beq.n	800225e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800221c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f962 	bl	80024f2 <HAL_CAN_TxMailbox1CompleteCallback>
 800222e:	e016      	b.n	800225e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002236:	2b00      	cmp	r3, #0
 8002238:	d004      	beq.n	8002244 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800223a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002240:	627b      	str	r3, [r7, #36]	@ 0x24
 8002242:	e00c      	b.n	800225e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800224a:	2b00      	cmp	r3, #0
 800224c:	d004      	beq.n	8002258 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800224e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002250:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
 8002256:	e002      	b.n	800225e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 f965 	bl	8002528 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d024      	beq.n	80022b2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002270:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 f941 	bl	8002504 <HAL_CAN_TxMailbox2CompleteCallback>
 8002282:	e016      	b.n	80022b2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d004      	beq.n	8002298 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800228e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002290:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
 8002296:	e00c      	b.n	80022b2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d004      	beq.n	80022ac <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80022a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80022aa:	e002      	b.n	80022b2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f944 	bl	800253a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80022b2:	6a3b      	ldr	r3, [r7, #32]
 80022b4:	f003 0308 	and.w	r3, r3, #8
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00c      	beq.n	80022d6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80022c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2210      	movs	r2, #16
 80022d4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00b      	beq.n	80022f8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d006      	beq.n	80022f8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2208      	movs	r2, #8
 80022f0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 f92a 	bl	800254c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80022f8:	6a3b      	ldr	r3, [r7, #32]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d009      	beq.n	8002316 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b00      	cmp	r3, #0
 800230e:	d002      	beq.n	8002316 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f7fe f85d 	bl	80003d0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00c      	beq.n	800233a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	2b00      	cmp	r3, #0
 8002328:	d007      	beq.n	800233a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2210      	movs	r2, #16
 8002338:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	f003 0320 	and.w	r3, r3, #32
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00b      	beq.n	800235c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d006      	beq.n	800235c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2208      	movs	r2, #8
 8002354:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f90a 	bl	8002570 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	f003 0310 	and.w	r3, r3, #16
 8002362:	2b00      	cmp	r3, #0
 8002364:	d009      	beq.n	800237a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d002      	beq.n	800237a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f000 f8f2 	bl	800255e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800237a:	6a3b      	ldr	r3, [r7, #32]
 800237c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00b      	beq.n	800239c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0310 	and.w	r3, r3, #16
 800238a:	2b00      	cmp	r3, #0
 800238c:	d006      	beq.n	800239c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2210      	movs	r2, #16
 8002394:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f8f3 	bl	8002582 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00b      	beq.n	80023be <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d006      	beq.n	80023be <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2208      	movs	r2, #8
 80023b6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 f8eb 	bl	8002594 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80023be:	6a3b      	ldr	r3, [r7, #32]
 80023c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d07b      	beq.n	80024c0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d072      	beq.n	80024b8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d008      	beq.n	80023ee <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80023e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d008      	beq.n	800240a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800240a:	6a3b      	ldr	r3, [r7, #32]
 800240c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002410:	2b00      	cmp	r3, #0
 8002412:	d008      	beq.n	8002426 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800242c:	2b00      	cmp	r3, #0
 800242e:	d043      	beq.n	80024b8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002436:	2b00      	cmp	r3, #0
 8002438:	d03e      	beq.n	80024b8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002440:	2b60      	cmp	r3, #96	@ 0x60
 8002442:	d02b      	beq.n	800249c <HAL_CAN_IRQHandler+0x32a>
 8002444:	2b60      	cmp	r3, #96	@ 0x60
 8002446:	d82e      	bhi.n	80024a6 <HAL_CAN_IRQHandler+0x334>
 8002448:	2b50      	cmp	r3, #80	@ 0x50
 800244a:	d022      	beq.n	8002492 <HAL_CAN_IRQHandler+0x320>
 800244c:	2b50      	cmp	r3, #80	@ 0x50
 800244e:	d82a      	bhi.n	80024a6 <HAL_CAN_IRQHandler+0x334>
 8002450:	2b40      	cmp	r3, #64	@ 0x40
 8002452:	d019      	beq.n	8002488 <HAL_CAN_IRQHandler+0x316>
 8002454:	2b40      	cmp	r3, #64	@ 0x40
 8002456:	d826      	bhi.n	80024a6 <HAL_CAN_IRQHandler+0x334>
 8002458:	2b30      	cmp	r3, #48	@ 0x30
 800245a:	d010      	beq.n	800247e <HAL_CAN_IRQHandler+0x30c>
 800245c:	2b30      	cmp	r3, #48	@ 0x30
 800245e:	d822      	bhi.n	80024a6 <HAL_CAN_IRQHandler+0x334>
 8002460:	2b10      	cmp	r3, #16
 8002462:	d002      	beq.n	800246a <HAL_CAN_IRQHandler+0x2f8>
 8002464:	2b20      	cmp	r3, #32
 8002466:	d005      	beq.n	8002474 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002468:	e01d      	b.n	80024a6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800246a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246c:	f043 0308 	orr.w	r3, r3, #8
 8002470:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002472:	e019      	b.n	80024a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	f043 0310 	orr.w	r3, r3, #16
 800247a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800247c:	e014      	b.n	80024a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002480:	f043 0320 	orr.w	r3, r3, #32
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002486:	e00f      	b.n	80024a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800248e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002490:	e00a      	b.n	80024a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002498:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800249a:	e005      	b.n	80024a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800249c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80024a4:	e000      	b.n	80024a8 <HAL_CAN_IRQHandler+0x336>
            break;
 80024a6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	699a      	ldr	r2, [r3, #24]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80024b6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2204      	movs	r2, #4
 80024be:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80024c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d008      	beq.n	80024d8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024cc:	431a      	orrs	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7fe f92c 	bl	8000730 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80024d8:	bf00      	nop
 80024da:	3728      	adds	r7, #40	@ 0x28
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr

08002516 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002516:	b480      	push	{r7}
 8002518:	b083      	sub	sp, #12
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr

08002528 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr

08002582 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr

080025a6 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002600 <__NVIC_SetPriorityGrouping+0x44>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025d8:	4013      	ands	r3, r2
 80025da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ee:	4a04      	ldr	r2, [pc, #16]	@ (8002600 <__NVIC_SetPriorityGrouping+0x44>)
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	60d3      	str	r3, [r2, #12]
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002608:	4b04      	ldr	r3, [pc, #16]	@ (800261c <__NVIC_GetPriorityGrouping+0x18>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	0a1b      	lsrs	r3, r3, #8
 800260e:	f003 0307 	and.w	r3, r3, #7
}
 8002612:	4618      	mov	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	2b00      	cmp	r3, #0
 8002630:	db0b      	blt.n	800264a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	f003 021f 	and.w	r2, r3, #31
 8002638:	4906      	ldr	r1, [pc, #24]	@ (8002654 <__NVIC_EnableIRQ+0x34>)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	095b      	lsrs	r3, r3, #5
 8002640:	2001      	movs	r0, #1
 8002642:	fa00 f202 	lsl.w	r2, r0, r2
 8002646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	6039      	str	r1, [r7, #0]
 8002662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	2b00      	cmp	r3, #0
 800266a:	db0a      	blt.n	8002682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	490c      	ldr	r1, [pc, #48]	@ (80026a4 <__NVIC_SetPriority+0x4c>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	0112      	lsls	r2, r2, #4
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	440b      	add	r3, r1
 800267c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002680:	e00a      	b.n	8002698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4908      	ldr	r1, [pc, #32]	@ (80026a8 <__NVIC_SetPriority+0x50>)
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	3b04      	subs	r3, #4
 8002690:	0112      	lsls	r2, r2, #4
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	440b      	add	r3, r1
 8002696:	761a      	strb	r2, [r3, #24]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	e000e100 	.word	0xe000e100
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b089      	sub	sp, #36	@ 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f1c3 0307 	rsb	r3, r3, #7
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	bf28      	it	cs
 80026ca:	2304      	movcs	r3, #4
 80026cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2b06      	cmp	r3, #6
 80026d4:	d902      	bls.n	80026dc <NVIC_EncodePriority+0x30>
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3b03      	subs	r3, #3
 80026da:	e000      	b.n	80026de <NVIC_EncodePriority+0x32>
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	f04f 32ff 	mov.w	r2, #4294967295
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	401a      	ands	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f4:	f04f 31ff 	mov.w	r1, #4294967295
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa01 f303 	lsl.w	r3, r1, r3
 80026fe:	43d9      	mvns	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	4313      	orrs	r3, r2
         );
}
 8002706:	4618      	mov	r0, r3
 8002708:	3724      	adds	r7, #36	@ 0x24
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr

08002710 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002720:	d301      	bcc.n	8002726 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002722:	2301      	movs	r3, #1
 8002724:	e00f      	b.n	8002746 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002726:	4a0a      	ldr	r2, [pc, #40]	@ (8002750 <SysTick_Config+0x40>)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800272e:	210f      	movs	r1, #15
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	f7ff ff90 	bl	8002658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002738:	4b05      	ldr	r3, [pc, #20]	@ (8002750 <SysTick_Config+0x40>)
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800273e:	4b04      	ldr	r3, [pc, #16]	@ (8002750 <SysTick_Config+0x40>)
 8002740:	2207      	movs	r2, #7
 8002742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	e000e010 	.word	0xe000e010

08002754 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f7ff ff2d 	bl	80025bc <__NVIC_SetPriorityGrouping>
}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800276a:	b580      	push	{r7, lr}
 800276c:	b086      	sub	sp, #24
 800276e:	af00      	add	r7, sp, #0
 8002770:	4603      	mov	r3, r0
 8002772:	60b9      	str	r1, [r7, #8]
 8002774:	607a      	str	r2, [r7, #4]
 8002776:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800277c:	f7ff ff42 	bl	8002604 <__NVIC_GetPriorityGrouping>
 8002780:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	6978      	ldr	r0, [r7, #20]
 8002788:	f7ff ff90 	bl	80026ac <NVIC_EncodePriority>
 800278c:	4602      	mov	r2, r0
 800278e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff5f 	bl	8002658 <__NVIC_SetPriority>
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff35 	bl	8002620 <__NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b082      	sub	sp, #8
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff ffa2 	bl	8002710 <SysTick_Config>
 80027cc:	4603      	mov	r3, r0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e043      	b.n	8002876 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <HAL_DMA_Init+0xa8>)
 80027f6:	4413      	add	r3, r2
 80027f8:	4a22      	ldr	r2, [pc, #136]	@ (8002884 <HAL_DMA_Init+0xac>)
 80027fa:	fba2 2303 	umull	r2, r3, r2, r3
 80027fe:	091b      	lsrs	r3, r3, #4
 8002800:	009a      	lsls	r2, r3, #2
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a1f      	ldr	r2, [pc, #124]	@ (8002888 <HAL_DMA_Init+0xb0>)
 800280a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2202      	movs	r2, #2
 8002810:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002822:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002826:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002830:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800283c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002848:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	4313      	orrs	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	bffdfff8 	.word	0xbffdfff8
 8002884:	cccccccd 	.word	0xcccccccd
 8002888:	40020000 	.word	0x40020000

0800288c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_DMA_Start_IT+0x20>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e04b      	b.n	8002944 <HAL_DMA_Start_IT+0xb8>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d13a      	bne.n	8002936 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2202      	movs	r2, #2
 80028c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0201 	bic.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	68f8      	ldr	r0, [r7, #12]
 80028e6:	f000 f9eb 	bl	8002cc0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d008      	beq.n	8002904 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 020e 	orr.w	r2, r2, #14
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	e00f      	b.n	8002924 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0204 	bic.w	r2, r2, #4
 8002912:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 020a 	orr.w	r2, r2, #10
 8002922:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	e005      	b.n	8002942 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800293e:	2302      	movs	r3, #2
 8002940:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002942:	7dfb      	ldrb	r3, [r7, #23]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002954:	2300      	movs	r3, #0
 8002956:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d008      	beq.n	8002976 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2204      	movs	r2, #4
 8002968:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e020      	b.n	80029b8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 020e 	bic.w	r2, r2, #14
 8002984:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 0201 	bic.w	r2, r2, #1
 8002994:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299e:	2101      	movs	r1, #1
 80029a0:	fa01 f202 	lsl.w	r2, r1, r2
 80029a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr
	...

080029c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d005      	beq.n	80029e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2204      	movs	r2, #4
 80029e0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	73fb      	strb	r3, [r7, #15]
 80029e6:	e051      	b.n	8002a8c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 020e 	bic.w	r2, r2, #14
 80029f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0201 	bic.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a22      	ldr	r2, [pc, #136]	@ (8002a98 <HAL_DMA_Abort_IT+0xd4>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d029      	beq.n	8002a66 <HAL_DMA_Abort_IT+0xa2>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a21      	ldr	r2, [pc, #132]	@ (8002a9c <HAL_DMA_Abort_IT+0xd8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d022      	beq.n	8002a62 <HAL_DMA_Abort_IT+0x9e>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a1f      	ldr	r2, [pc, #124]	@ (8002aa0 <HAL_DMA_Abort_IT+0xdc>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d01a      	beq.n	8002a5c <HAL_DMA_Abort_IT+0x98>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002aa4 <HAL_DMA_Abort_IT+0xe0>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d012      	beq.n	8002a56 <HAL_DMA_Abort_IT+0x92>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a1c      	ldr	r2, [pc, #112]	@ (8002aa8 <HAL_DMA_Abort_IT+0xe4>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d00a      	beq.n	8002a50 <HAL_DMA_Abort_IT+0x8c>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8002aac <HAL_DMA_Abort_IT+0xe8>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d102      	bne.n	8002a4a <HAL_DMA_Abort_IT+0x86>
 8002a44:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a48:	e00e      	b.n	8002a68 <HAL_DMA_Abort_IT+0xa4>
 8002a4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a4e:	e00b      	b.n	8002a68 <HAL_DMA_Abort_IT+0xa4>
 8002a50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a54:	e008      	b.n	8002a68 <HAL_DMA_Abort_IT+0xa4>
 8002a56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a5a:	e005      	b.n	8002a68 <HAL_DMA_Abort_IT+0xa4>
 8002a5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a60:	e002      	b.n	8002a68 <HAL_DMA_Abort_IT+0xa4>
 8002a62:	2310      	movs	r3, #16
 8002a64:	e000      	b.n	8002a68 <HAL_DMA_Abort_IT+0xa4>
 8002a66:	2301      	movs	r3, #1
 8002a68:	4a11      	ldr	r2, [pc, #68]	@ (8002ab0 <HAL_DMA_Abort_IT+0xec>)
 8002a6a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4798      	blx	r3
    } 
  }
  return status;
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40020008 	.word	0x40020008
 8002a9c:	4002001c 	.word	0x4002001c
 8002aa0:	40020030 	.word	0x40020030
 8002aa4:	40020044 	.word	0x40020044
 8002aa8:	40020058 	.word	0x40020058
 8002aac:	4002006c 	.word	0x4002006c
 8002ab0:	40020000 	.word	0x40020000

08002ab4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d04f      	beq.n	8002b7c <HAL_DMA_IRQHandler+0xc8>
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d04a      	beq.n	8002b7c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0320 	and.w	r3, r3, #32
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d107      	bne.n	8002b04 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0204 	bic.w	r2, r2, #4
 8002b02:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a66      	ldr	r2, [pc, #408]	@ (8002ca4 <HAL_DMA_IRQHandler+0x1f0>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d029      	beq.n	8002b62 <HAL_DMA_IRQHandler+0xae>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a65      	ldr	r2, [pc, #404]	@ (8002ca8 <HAL_DMA_IRQHandler+0x1f4>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d022      	beq.n	8002b5e <HAL_DMA_IRQHandler+0xaa>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a63      	ldr	r2, [pc, #396]	@ (8002cac <HAL_DMA_IRQHandler+0x1f8>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d01a      	beq.n	8002b58 <HAL_DMA_IRQHandler+0xa4>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a62      	ldr	r2, [pc, #392]	@ (8002cb0 <HAL_DMA_IRQHandler+0x1fc>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d012      	beq.n	8002b52 <HAL_DMA_IRQHandler+0x9e>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a60      	ldr	r2, [pc, #384]	@ (8002cb4 <HAL_DMA_IRQHandler+0x200>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00a      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x98>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a5f      	ldr	r2, [pc, #380]	@ (8002cb8 <HAL_DMA_IRQHandler+0x204>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d102      	bne.n	8002b46 <HAL_DMA_IRQHandler+0x92>
 8002b40:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b44:	e00e      	b.n	8002b64 <HAL_DMA_IRQHandler+0xb0>
 8002b46:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b4a:	e00b      	b.n	8002b64 <HAL_DMA_IRQHandler+0xb0>
 8002b4c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002b50:	e008      	b.n	8002b64 <HAL_DMA_IRQHandler+0xb0>
 8002b52:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b56:	e005      	b.n	8002b64 <HAL_DMA_IRQHandler+0xb0>
 8002b58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b5c:	e002      	b.n	8002b64 <HAL_DMA_IRQHandler+0xb0>
 8002b5e:	2340      	movs	r3, #64	@ 0x40
 8002b60:	e000      	b.n	8002b64 <HAL_DMA_IRQHandler+0xb0>
 8002b62:	2304      	movs	r3, #4
 8002b64:	4a55      	ldr	r2, [pc, #340]	@ (8002cbc <HAL_DMA_IRQHandler+0x208>)
 8002b66:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 8094 	beq.w	8002c9a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b7a:	e08e      	b.n	8002c9a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b80:	2202      	movs	r2, #2
 8002b82:	409a      	lsls	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d056      	beq.n	8002c3a <HAL_DMA_IRQHandler+0x186>
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d051      	beq.n	8002c3a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0320 	and.w	r3, r3, #32
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10b      	bne.n	8002bbc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 020a 	bic.w	r2, r2, #10
 8002bb2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a38      	ldr	r2, [pc, #224]	@ (8002ca4 <HAL_DMA_IRQHandler+0x1f0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d029      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x166>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a37      	ldr	r2, [pc, #220]	@ (8002ca8 <HAL_DMA_IRQHandler+0x1f4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d022      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x162>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a35      	ldr	r2, [pc, #212]	@ (8002cac <HAL_DMA_IRQHandler+0x1f8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d01a      	beq.n	8002c10 <HAL_DMA_IRQHandler+0x15c>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a34      	ldr	r2, [pc, #208]	@ (8002cb0 <HAL_DMA_IRQHandler+0x1fc>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d012      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x156>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a32      	ldr	r2, [pc, #200]	@ (8002cb4 <HAL_DMA_IRQHandler+0x200>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00a      	beq.n	8002c04 <HAL_DMA_IRQHandler+0x150>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a31      	ldr	r2, [pc, #196]	@ (8002cb8 <HAL_DMA_IRQHandler+0x204>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d102      	bne.n	8002bfe <HAL_DMA_IRQHandler+0x14a>
 8002bf8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002bfc:	e00e      	b.n	8002c1c <HAL_DMA_IRQHandler+0x168>
 8002bfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c02:	e00b      	b.n	8002c1c <HAL_DMA_IRQHandler+0x168>
 8002c04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c08:	e008      	b.n	8002c1c <HAL_DMA_IRQHandler+0x168>
 8002c0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c0e:	e005      	b.n	8002c1c <HAL_DMA_IRQHandler+0x168>
 8002c10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c14:	e002      	b.n	8002c1c <HAL_DMA_IRQHandler+0x168>
 8002c16:	2320      	movs	r3, #32
 8002c18:	e000      	b.n	8002c1c <HAL_DMA_IRQHandler+0x168>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	4a27      	ldr	r2, [pc, #156]	@ (8002cbc <HAL_DMA_IRQHandler+0x208>)
 8002c1e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d034      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c38:	e02f      	b.n	8002c9a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3e:	2208      	movs	r2, #8
 8002c40:	409a      	lsls	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d028      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x1e8>
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	f003 0308 	and.w	r3, r3, #8
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d023      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 020e 	bic.w	r2, r2, #14
 8002c62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d004      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	4798      	blx	r3
    }
  }
  return;
 8002c9a:	bf00      	nop
 8002c9c:	bf00      	nop
}
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40020008 	.word	0x40020008
 8002ca8:	4002001c 	.word	0x4002001c
 8002cac:	40020030 	.word	0x40020030
 8002cb0:	40020044 	.word	0x40020044
 8002cb4:	40020058 	.word	0x40020058
 8002cb8:	4002006c 	.word	0x4002006c
 8002cbc:	40020000 	.word	0x40020000

08002cc0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cdc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d108      	bne.n	8002d00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68ba      	ldr	r2, [r7, #8]
 8002cfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002cfe:	e007      	b.n	8002d10 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	60da      	str	r2, [r3, #12]
}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
	...

08002d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b08b      	sub	sp, #44	@ 0x2c
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d26:	2300      	movs	r3, #0
 8002d28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d2e:	e169      	b.n	8003004 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d30:	2201      	movs	r2, #1
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	69fa      	ldr	r2, [r7, #28]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	f040 8158 	bne.w	8002ffe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4a9a      	ldr	r2, [pc, #616]	@ (8002fbc <HAL_GPIO_Init+0x2a0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d05e      	beq.n	8002e16 <HAL_GPIO_Init+0xfa>
 8002d58:	4a98      	ldr	r2, [pc, #608]	@ (8002fbc <HAL_GPIO_Init+0x2a0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d875      	bhi.n	8002e4a <HAL_GPIO_Init+0x12e>
 8002d5e:	4a98      	ldr	r2, [pc, #608]	@ (8002fc0 <HAL_GPIO_Init+0x2a4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d058      	beq.n	8002e16 <HAL_GPIO_Init+0xfa>
 8002d64:	4a96      	ldr	r2, [pc, #600]	@ (8002fc0 <HAL_GPIO_Init+0x2a4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d86f      	bhi.n	8002e4a <HAL_GPIO_Init+0x12e>
 8002d6a:	4a96      	ldr	r2, [pc, #600]	@ (8002fc4 <HAL_GPIO_Init+0x2a8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d052      	beq.n	8002e16 <HAL_GPIO_Init+0xfa>
 8002d70:	4a94      	ldr	r2, [pc, #592]	@ (8002fc4 <HAL_GPIO_Init+0x2a8>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d869      	bhi.n	8002e4a <HAL_GPIO_Init+0x12e>
 8002d76:	4a94      	ldr	r2, [pc, #592]	@ (8002fc8 <HAL_GPIO_Init+0x2ac>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d04c      	beq.n	8002e16 <HAL_GPIO_Init+0xfa>
 8002d7c:	4a92      	ldr	r2, [pc, #584]	@ (8002fc8 <HAL_GPIO_Init+0x2ac>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d863      	bhi.n	8002e4a <HAL_GPIO_Init+0x12e>
 8002d82:	4a92      	ldr	r2, [pc, #584]	@ (8002fcc <HAL_GPIO_Init+0x2b0>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d046      	beq.n	8002e16 <HAL_GPIO_Init+0xfa>
 8002d88:	4a90      	ldr	r2, [pc, #576]	@ (8002fcc <HAL_GPIO_Init+0x2b0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d85d      	bhi.n	8002e4a <HAL_GPIO_Init+0x12e>
 8002d8e:	2b12      	cmp	r3, #18
 8002d90:	d82a      	bhi.n	8002de8 <HAL_GPIO_Init+0xcc>
 8002d92:	2b12      	cmp	r3, #18
 8002d94:	d859      	bhi.n	8002e4a <HAL_GPIO_Init+0x12e>
 8002d96:	a201      	add	r2, pc, #4	@ (adr r2, 8002d9c <HAL_GPIO_Init+0x80>)
 8002d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9c:	08002e17 	.word	0x08002e17
 8002da0:	08002df1 	.word	0x08002df1
 8002da4:	08002e03 	.word	0x08002e03
 8002da8:	08002e45 	.word	0x08002e45
 8002dac:	08002e4b 	.word	0x08002e4b
 8002db0:	08002e4b 	.word	0x08002e4b
 8002db4:	08002e4b 	.word	0x08002e4b
 8002db8:	08002e4b 	.word	0x08002e4b
 8002dbc:	08002e4b 	.word	0x08002e4b
 8002dc0:	08002e4b 	.word	0x08002e4b
 8002dc4:	08002e4b 	.word	0x08002e4b
 8002dc8:	08002e4b 	.word	0x08002e4b
 8002dcc:	08002e4b 	.word	0x08002e4b
 8002dd0:	08002e4b 	.word	0x08002e4b
 8002dd4:	08002e4b 	.word	0x08002e4b
 8002dd8:	08002e4b 	.word	0x08002e4b
 8002ddc:	08002e4b 	.word	0x08002e4b
 8002de0:	08002df9 	.word	0x08002df9
 8002de4:	08002e0d 	.word	0x08002e0d
 8002de8:	4a79      	ldr	r2, [pc, #484]	@ (8002fd0 <HAL_GPIO_Init+0x2b4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d013      	beq.n	8002e16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002dee:	e02c      	b.n	8002e4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	623b      	str	r3, [r7, #32]
          break;
 8002df6:	e029      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	623b      	str	r3, [r7, #32]
          break;
 8002e00:	e024      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	3308      	adds	r3, #8
 8002e08:	623b      	str	r3, [r7, #32]
          break;
 8002e0a:	e01f      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	330c      	adds	r3, #12
 8002e12:	623b      	str	r3, [r7, #32]
          break;
 8002e14:	e01a      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d102      	bne.n	8002e24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e1e:	2304      	movs	r3, #4
 8002e20:	623b      	str	r3, [r7, #32]
          break;
 8002e22:	e013      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d105      	bne.n	8002e38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e2c:	2308      	movs	r3, #8
 8002e2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	611a      	str	r2, [r3, #16]
          break;
 8002e36:	e009      	b.n	8002e4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e38:	2308      	movs	r3, #8
 8002e3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	69fa      	ldr	r2, [r7, #28]
 8002e40:	615a      	str	r2, [r3, #20]
          break;
 8002e42:	e003      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e44:	2300      	movs	r3, #0
 8002e46:	623b      	str	r3, [r7, #32]
          break;
 8002e48:	e000      	b.n	8002e4c <HAL_GPIO_Init+0x130>
          break;
 8002e4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2bff      	cmp	r3, #255	@ 0xff
 8002e50:	d801      	bhi.n	8002e56 <HAL_GPIO_Init+0x13a>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	e001      	b.n	8002e5a <HAL_GPIO_Init+0x13e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	2bff      	cmp	r3, #255	@ 0xff
 8002e60:	d802      	bhi.n	8002e68 <HAL_GPIO_Init+0x14c>
 8002e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	e002      	b.n	8002e6e <HAL_GPIO_Init+0x152>
 8002e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6a:	3b08      	subs	r3, #8
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	210f      	movs	r1, #15
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	401a      	ands	r2, r3
 8002e80:	6a39      	ldr	r1, [r7, #32]
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	fa01 f303 	lsl.w	r3, r1, r3
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 80b1 	beq.w	8002ffe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e9c:	4b4d      	ldr	r3, [pc, #308]	@ (8002fd4 <HAL_GPIO_Init+0x2b8>)
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	4a4c      	ldr	r2, [pc, #304]	@ (8002fd4 <HAL_GPIO_Init+0x2b8>)
 8002ea2:	f043 0301 	orr.w	r3, r3, #1
 8002ea6:	6193      	str	r3, [r2, #24]
 8002ea8:	4b4a      	ldr	r3, [pc, #296]	@ (8002fd4 <HAL_GPIO_Init+0x2b8>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002eb4:	4a48      	ldr	r2, [pc, #288]	@ (8002fd8 <HAL_GPIO_Init+0x2bc>)
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb8:	089b      	lsrs	r3, r3, #2
 8002eba:	3302      	adds	r3, #2
 8002ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec4:	f003 0303 	and.w	r3, r3, #3
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	220f      	movs	r2, #15
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a40      	ldr	r2, [pc, #256]	@ (8002fdc <HAL_GPIO_Init+0x2c0>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d013      	beq.n	8002f08 <HAL_GPIO_Init+0x1ec>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a3f      	ldr	r2, [pc, #252]	@ (8002fe0 <HAL_GPIO_Init+0x2c4>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d00d      	beq.n	8002f04 <HAL_GPIO_Init+0x1e8>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a3e      	ldr	r2, [pc, #248]	@ (8002fe4 <HAL_GPIO_Init+0x2c8>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d007      	beq.n	8002f00 <HAL_GPIO_Init+0x1e4>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a3d      	ldr	r2, [pc, #244]	@ (8002fe8 <HAL_GPIO_Init+0x2cc>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d101      	bne.n	8002efc <HAL_GPIO_Init+0x1e0>
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e006      	b.n	8002f0a <HAL_GPIO_Init+0x1ee>
 8002efc:	2304      	movs	r3, #4
 8002efe:	e004      	b.n	8002f0a <HAL_GPIO_Init+0x1ee>
 8002f00:	2302      	movs	r3, #2
 8002f02:	e002      	b.n	8002f0a <HAL_GPIO_Init+0x1ee>
 8002f04:	2301      	movs	r3, #1
 8002f06:	e000      	b.n	8002f0a <HAL_GPIO_Init+0x1ee>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0c:	f002 0203 	and.w	r2, r2, #3
 8002f10:	0092      	lsls	r2, r2, #2
 8002f12:	4093      	lsls	r3, r2
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f1a:	492f      	ldr	r1, [pc, #188]	@ (8002fd8 <HAL_GPIO_Init+0x2bc>)
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1e:	089b      	lsrs	r3, r3, #2
 8002f20:	3302      	adds	r3, #2
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d006      	beq.n	8002f42 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f34:	4b2d      	ldr	r3, [pc, #180]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	492c      	ldr	r1, [pc, #176]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	608b      	str	r3, [r1, #8]
 8002f40:	e006      	b.n	8002f50 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f42:	4b2a      	ldr	r3, [pc, #168]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	4928      	ldr	r1, [pc, #160]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d006      	beq.n	8002f6a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f5c:	4b23      	ldr	r3, [pc, #140]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	4922      	ldr	r1, [pc, #136]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	60cb      	str	r3, [r1, #12]
 8002f68:	e006      	b.n	8002f78 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f6a:	4b20      	ldr	r3, [pc, #128]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	43db      	mvns	r3, r3
 8002f72:	491e      	ldr	r1, [pc, #120]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d006      	beq.n	8002f92 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f84:	4b19      	ldr	r3, [pc, #100]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	4918      	ldr	r1, [pc, #96]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	604b      	str	r3, [r1, #4]
 8002f90:	e006      	b.n	8002fa0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f92:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	4914      	ldr	r1, [pc, #80]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d021      	beq.n	8002ff0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002fac:	4b0f      	ldr	r3, [pc, #60]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	490e      	ldr	r1, [pc, #56]	@ (8002fec <HAL_GPIO_Init+0x2d0>)
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	600b      	str	r3, [r1, #0]
 8002fb8:	e021      	b.n	8002ffe <HAL_GPIO_Init+0x2e2>
 8002fba:	bf00      	nop
 8002fbc:	10320000 	.word	0x10320000
 8002fc0:	10310000 	.word	0x10310000
 8002fc4:	10220000 	.word	0x10220000
 8002fc8:	10210000 	.word	0x10210000
 8002fcc:	10120000 	.word	0x10120000
 8002fd0:	10110000 	.word	0x10110000
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40010000 	.word	0x40010000
 8002fdc:	40010800 	.word	0x40010800
 8002fe0:	40010c00 	.word	0x40010c00
 8002fe4:	40011000 	.word	0x40011000
 8002fe8:	40011400 	.word	0x40011400
 8002fec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <HAL_GPIO_Init+0x304>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	4909      	ldr	r1, [pc, #36]	@ (8003020 <HAL_GPIO_Init+0x304>)
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	3301      	adds	r3, #1
 8003002:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	fa22 f303 	lsr.w	r3, r2, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	f47f ae8e 	bne.w	8002d30 <HAL_GPIO_Init+0x14>
  }
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop
 8003018:	372c      	adds	r7, #44	@ 0x2c
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr
 8003020:	40010400 	.word	0x40010400

08003024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	807b      	strh	r3, [r7, #2]
 8003030:	4613      	mov	r3, r2
 8003032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003034:	787b      	ldrb	r3, [r7, #1]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800303a:	887a      	ldrh	r2, [r7, #2]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003040:	e003      	b.n	800304a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003042:	887b      	ldrh	r3, [r7, #2]
 8003044:	041a      	lsls	r2, r3, #16
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	611a      	str	r2, [r3, #16]
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4013      	ands	r3, r2
 800306c:	041a      	lsls	r2, r3, #16
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	43d9      	mvns	r1, r3
 8003072:	887b      	ldrh	r3, [r7, #2]
 8003074:	400b      	ands	r3, r1
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	611a      	str	r2, [r3, #16]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	bc80      	pop	{r7}
 8003084:	4770      	bx	lr
	...

08003088 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	4603      	mov	r3, r0
 8003090:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003092:	4b08      	ldr	r3, [pc, #32]	@ (80030b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003094:	695a      	ldr	r2, [r3, #20]
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800309e:	4a05      	ldr	r2, [pc, #20]	@ (80030b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030a0:	88fb      	ldrh	r3, [r7, #6]
 80030a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fd f8d4 	bl	8000254 <HAL_GPIO_EXTI_Callback>
  }
}
 80030ac:	bf00      	nop
 80030ae:	3708      	adds	r7, #8
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40010400 	.word	0x40010400

080030b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e272      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 8087 	beq.w	80031e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030d8:	4b92      	ldr	r3, [pc, #584]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d00c      	beq.n	80030fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030e4:	4b8f      	ldr	r3, [pc, #572]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f003 030c 	and.w	r3, r3, #12
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d112      	bne.n	8003116 <HAL_RCC_OscConfig+0x5e>
 80030f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030fc:	d10b      	bne.n	8003116 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fe:	4b89      	ldr	r3, [pc, #548]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d06c      	beq.n	80031e4 <HAL_RCC_OscConfig+0x12c>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d168      	bne.n	80031e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e24c      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800311e:	d106      	bne.n	800312e <HAL_RCC_OscConfig+0x76>
 8003120:	4b80      	ldr	r3, [pc, #512]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a7f      	ldr	r2, [pc, #508]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800312a:	6013      	str	r3, [r2, #0]
 800312c:	e02e      	b.n	800318c <HAL_RCC_OscConfig+0xd4>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10c      	bne.n	8003150 <HAL_RCC_OscConfig+0x98>
 8003136:	4b7b      	ldr	r3, [pc, #492]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a7a      	ldr	r2, [pc, #488]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800313c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	4b78      	ldr	r3, [pc, #480]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a77      	ldr	r2, [pc, #476]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003148:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	e01d      	b.n	800318c <HAL_RCC_OscConfig+0xd4>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003158:	d10c      	bne.n	8003174 <HAL_RCC_OscConfig+0xbc>
 800315a:	4b72      	ldr	r3, [pc, #456]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a71      	ldr	r2, [pc, #452]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	4b6f      	ldr	r3, [pc, #444]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a6e      	ldr	r2, [pc, #440]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800316c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003170:	6013      	str	r3, [r2, #0]
 8003172:	e00b      	b.n	800318c <HAL_RCC_OscConfig+0xd4>
 8003174:	4b6b      	ldr	r3, [pc, #428]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a6a      	ldr	r2, [pc, #424]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800317a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	4b68      	ldr	r3, [pc, #416]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a67      	ldr	r2, [pc, #412]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003186:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800318a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d013      	beq.n	80031bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003194:	f7fe fb22 	bl	80017dc <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800319c:	f7fe fb1e 	bl	80017dc <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b64      	cmp	r3, #100	@ 0x64
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e200      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f0      	beq.n	800319c <HAL_RCC_OscConfig+0xe4>
 80031ba:	e014      	b.n	80031e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031bc:	f7fe fb0e 	bl	80017dc <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c4:	f7fe fb0a 	bl	80017dc <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b64      	cmp	r3, #100	@ 0x64
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e1ec      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031d6:	4b53      	ldr	r3, [pc, #332]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x10c>
 80031e2:	e000      	b.n	80031e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d063      	beq.n	80032ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00b      	beq.n	8003216 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031fe:	4b49      	ldr	r3, [pc, #292]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b08      	cmp	r3, #8
 8003208:	d11c      	bne.n	8003244 <HAL_RCC_OscConfig+0x18c>
 800320a:	4b46      	ldr	r3, [pc, #280]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d116      	bne.n	8003244 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	4b43      	ldr	r3, [pc, #268]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_RCC_OscConfig+0x176>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d001      	beq.n	800322e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e1c0      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800322e:	4b3d      	ldr	r3, [pc, #244]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	4939      	ldr	r1, [pc, #228]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800323e:	4313      	orrs	r3, r2
 8003240:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003242:	e03a      	b.n	80032ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d020      	beq.n	800328e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800324c:	4b36      	ldr	r3, [pc, #216]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 800324e:	2201      	movs	r2, #1
 8003250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003252:	f7fe fac3 	bl	80017dc <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325a:	f7fe fabf 	bl	80017dc <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e1a1      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800326c:	4b2d      	ldr	r3, [pc, #180]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0f0      	beq.n	800325a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003278:	4b2a      	ldr	r3, [pc, #168]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	00db      	lsls	r3, r3, #3
 8003286:	4927      	ldr	r1, [pc, #156]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 8003288:	4313      	orrs	r3, r2
 800328a:	600b      	str	r3, [r1, #0]
 800328c:	e015      	b.n	80032ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800328e:	4b26      	ldr	r3, [pc, #152]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003294:	f7fe faa2 	bl	80017dc <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800329c:	f7fe fa9e 	bl	80017dc <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e180      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0308 	and.w	r3, r3, #8
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d03a      	beq.n	800333c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d019      	beq.n	8003302 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ce:	4b17      	ldr	r3, [pc, #92]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d4:	f7fe fa82 	bl	80017dc <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032dc:	f7fe fa7e 	bl	80017dc <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e160      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003324 <HAL_RCC_OscConfig+0x26c>)
 80032f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0f0      	beq.n	80032dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032fa:	2001      	movs	r0, #1
 80032fc:	f000 face 	bl	800389c <RCC_Delay>
 8003300:	e01c      	b.n	800333c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003302:	4b0a      	ldr	r3, [pc, #40]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003308:	f7fe fa68 	bl	80017dc <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800330e:	e00f      	b.n	8003330 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003310:	f7fe fa64 	bl	80017dc <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d908      	bls.n	8003330 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e146      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
 8003322:	bf00      	nop
 8003324:	40021000 	.word	0x40021000
 8003328:	42420000 	.word	0x42420000
 800332c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003330:	4b92      	ldr	r3, [pc, #584]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1e9      	bne.n	8003310 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 80a6 	beq.w	8003496 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334e:	4b8b      	ldr	r3, [pc, #556]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10d      	bne.n	8003376 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800335a:	4b88      	ldr	r3, [pc, #544]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	4a87      	ldr	r2, [pc, #540]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003364:	61d3      	str	r3, [r2, #28]
 8003366:	4b85      	ldr	r3, [pc, #532]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003372:	2301      	movs	r3, #1
 8003374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b82      	ldr	r3, [pc, #520]	@ (8003580 <HAL_RCC_OscConfig+0x4c8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d118      	bne.n	80033b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003382:	4b7f      	ldr	r3, [pc, #508]	@ (8003580 <HAL_RCC_OscConfig+0x4c8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a7e      	ldr	r2, [pc, #504]	@ (8003580 <HAL_RCC_OscConfig+0x4c8>)
 8003388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800338c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338e:	f7fe fa25 	bl	80017dc <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003396:	f7fe fa21 	bl	80017dc <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b64      	cmp	r3, #100	@ 0x64
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e103      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	4b75      	ldr	r3, [pc, #468]	@ (8003580 <HAL_RCC_OscConfig+0x4c8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d106      	bne.n	80033ca <HAL_RCC_OscConfig+0x312>
 80033bc:	4b6f      	ldr	r3, [pc, #444]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	4a6e      	ldr	r2, [pc, #440]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	f043 0301 	orr.w	r3, r3, #1
 80033c6:	6213      	str	r3, [r2, #32]
 80033c8:	e02d      	b.n	8003426 <HAL_RCC_OscConfig+0x36e>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10c      	bne.n	80033ec <HAL_RCC_OscConfig+0x334>
 80033d2:	4b6a      	ldr	r3, [pc, #424]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	4a69      	ldr	r2, [pc, #420]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	6213      	str	r3, [r2, #32]
 80033de:	4b67      	ldr	r3, [pc, #412]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	4a66      	ldr	r2, [pc, #408]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	f023 0304 	bic.w	r3, r3, #4
 80033e8:	6213      	str	r3, [r2, #32]
 80033ea:	e01c      	b.n	8003426 <HAL_RCC_OscConfig+0x36e>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d10c      	bne.n	800340e <HAL_RCC_OscConfig+0x356>
 80033f4:	4b61      	ldr	r3, [pc, #388]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4a60      	ldr	r2, [pc, #384]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	6213      	str	r3, [r2, #32]
 8003400:	4b5e      	ldr	r3, [pc, #376]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	4a5d      	ldr	r2, [pc, #372]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6213      	str	r3, [r2, #32]
 800340c:	e00b      	b.n	8003426 <HAL_RCC_OscConfig+0x36e>
 800340e:	4b5b      	ldr	r3, [pc, #364]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	4a5a      	ldr	r2, [pc, #360]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003414:	f023 0301 	bic.w	r3, r3, #1
 8003418:	6213      	str	r3, [r2, #32]
 800341a:	4b58      	ldr	r3, [pc, #352]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4a57      	ldr	r2, [pc, #348]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003420:	f023 0304 	bic.w	r3, r3, #4
 8003424:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d015      	beq.n	800345a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7fe f9d5 	bl	80017dc <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003434:	e00a      	b.n	800344c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003436:	f7fe f9d1 	bl	80017dc <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e0b1      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800344c:	4b4b      	ldr	r3, [pc, #300]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0ee      	beq.n	8003436 <HAL_RCC_OscConfig+0x37e>
 8003458:	e014      	b.n	8003484 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345a:	f7fe f9bf 	bl	80017dc <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003460:	e00a      	b.n	8003478 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003462:	f7fe f9bb 	bl	80017dc <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003470:	4293      	cmp	r3, r2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e09b      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003478:	4b40      	ldr	r3, [pc, #256]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 800347a:	6a1b      	ldr	r3, [r3, #32]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1ee      	bne.n	8003462 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003484:	7dfb      	ldrb	r3, [r7, #23]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d105      	bne.n	8003496 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348a:	4b3c      	ldr	r3, [pc, #240]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	4a3b      	ldr	r2, [pc, #236]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003494:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 8087 	beq.w	80035ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a0:	4b36      	ldr	r3, [pc, #216]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 030c 	and.w	r3, r3, #12
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d061      	beq.n	8003570 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d146      	bne.n	8003542 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034b4:	4b33      	ldr	r3, [pc, #204]	@ (8003584 <HAL_RCC_OscConfig+0x4cc>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ba:	f7fe f98f 	bl	80017dc <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c2:	f7fe f98b 	bl	80017dc <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e06d      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d4:	4b29      	ldr	r3, [pc, #164]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f0      	bne.n	80034c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e8:	d108      	bne.n	80034fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ea:	4b24      	ldr	r3, [pc, #144]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	4921      	ldr	r1, [pc, #132]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034fc:	4b1f      	ldr	r3, [pc, #124]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a19      	ldr	r1, [r3, #32]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	430b      	orrs	r3, r1
 800350e:	491b      	ldr	r1, [pc, #108]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003510:	4313      	orrs	r3, r2
 8003512:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003514:	4b1b      	ldr	r3, [pc, #108]	@ (8003584 <HAL_RCC_OscConfig+0x4cc>)
 8003516:	2201      	movs	r2, #1
 8003518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351a:	f7fe f95f 	bl	80017dc <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003522:	f7fe f95b 	bl	80017dc <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e03d      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003534:	4b11      	ldr	r3, [pc, #68]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x46a>
 8003540:	e035      	b.n	80035ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003542:	4b10      	ldr	r3, [pc, #64]	@ (8003584 <HAL_RCC_OscConfig+0x4cc>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003548:	f7fe f948 	bl	80017dc <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003550:	f7fe f944 	bl	80017dc <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e026      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003562:	4b06      	ldr	r3, [pc, #24]	@ (800357c <HAL_RCC_OscConfig+0x4c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x498>
 800356e:	e01e      	b.n	80035ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d107      	bne.n	8003588 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e019      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
 800357c:	40021000 	.word	0x40021000
 8003580:	40007000 	.word	0x40007000
 8003584:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003588:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <HAL_RCC_OscConfig+0x500>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	429a      	cmp	r2, r3
 800359a:	d106      	bne.n	80035aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d001      	beq.n	80035ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e000      	b.n	80035b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40021000 	.word	0x40021000

080035bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e0d0      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d0:	4b6a      	ldr	r3, [pc, #424]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d910      	bls.n	8003600 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035de:	4b67      	ldr	r3, [pc, #412]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f023 0207 	bic.w	r2, r3, #7
 80035e6:	4965      	ldr	r1, [pc, #404]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ee:	4b63      	ldr	r3, [pc, #396]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d001      	beq.n	8003600 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0b8      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d020      	beq.n	800364e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003618:	4b59      	ldr	r3, [pc, #356]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a58      	ldr	r2, [pc, #352]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003622:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003630:	4b53      	ldr	r3, [pc, #332]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	4a52      	ldr	r2, [pc, #328]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800363a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800363c:	4b50      	ldr	r3, [pc, #320]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	494d      	ldr	r1, [pc, #308]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	4313      	orrs	r3, r2
 800364c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d040      	beq.n	80036dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003662:	4b47      	ldr	r3, [pc, #284]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d115      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e07f      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d107      	bne.n	800368a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367a:	4b41      	ldr	r3, [pc, #260]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d109      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e073      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368a:	4b3d      	ldr	r3, [pc, #244]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e06b      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369a:	4b39      	ldr	r3, [pc, #228]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f023 0203 	bic.w	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	4936      	ldr	r1, [pc, #216]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036ac:	f7fe f896 	bl	80017dc <HAL_GetTick>
 80036b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	e00a      	b.n	80036ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b4:	f7fe f892 	bl	80017dc <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e053      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f003 020c 	and.w	r2, r3, #12
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	429a      	cmp	r2, r3
 80036da:	d1eb      	bne.n	80036b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036dc:	4b27      	ldr	r3, [pc, #156]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d210      	bcs.n	800370c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b24      	ldr	r3, [pc, #144]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 0207 	bic.w	r2, r3, #7
 80036f2:	4922      	ldr	r1, [pc, #136]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fa:	4b20      	ldr	r3, [pc, #128]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d001      	beq.n	800370c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e032      	b.n	8003772 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b00      	cmp	r3, #0
 8003716:	d008      	beq.n	800372a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003718:	4b19      	ldr	r3, [pc, #100]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	4916      	ldr	r1, [pc, #88]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	4313      	orrs	r3, r2
 8003728:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	2b00      	cmp	r3, #0
 8003734:	d009      	beq.n	800374a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003736:	4b12      	ldr	r3, [pc, #72]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	490e      	ldr	r1, [pc, #56]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003746:	4313      	orrs	r3, r2
 8003748:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800374a:	f000 f821 	bl	8003790 <HAL_RCC_GetSysClockFreq>
 800374e:	4602      	mov	r2, r0
 8003750:	4b0b      	ldr	r3, [pc, #44]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	490a      	ldr	r1, [pc, #40]	@ (8003784 <HAL_RCC_ClockConfig+0x1c8>)
 800375c:	5ccb      	ldrb	r3, [r1, r3]
 800375e:	fa22 f303 	lsr.w	r3, r2, r3
 8003762:	4a09      	ldr	r2, [pc, #36]	@ (8003788 <HAL_RCC_ClockConfig+0x1cc>)
 8003764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003766:	4b09      	ldr	r3, [pc, #36]	@ (800378c <HAL_RCC_ClockConfig+0x1d0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f7fd fff4 	bl	8001758 <HAL_InitTick>

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40022000 	.word	0x40022000
 8003780:	40021000 	.word	0x40021000
 8003784:	08007bcc 	.word	0x08007bcc
 8003788:	20000004 	.word	0x20000004
 800378c:	20000008 	.word	0x20000008

08003790 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	2300      	movs	r3, #0
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
 80037a2:	2300      	movs	r3, #0
 80037a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x94>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d002      	beq.n	80037c0 <HAL_RCC_GetSysClockFreq+0x30>
 80037ba:	2b08      	cmp	r3, #8
 80037bc:	d003      	beq.n	80037c6 <HAL_RCC_GetSysClockFreq+0x36>
 80037be:	e027      	b.n	8003810 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037c0:	4b19      	ldr	r3, [pc, #100]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x98>)
 80037c2:	613b      	str	r3, [r7, #16]
      break;
 80037c4:	e027      	b.n	8003816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	0c9b      	lsrs	r3, r3, #18
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	4a17      	ldr	r2, [pc, #92]	@ (800382c <HAL_RCC_GetSysClockFreq+0x9c>)
 80037d0:	5cd3      	ldrb	r3, [r2, r3]
 80037d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d010      	beq.n	8003800 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037de:	4b11      	ldr	r3, [pc, #68]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x94>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	0c5b      	lsrs	r3, r3, #17
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	4a11      	ldr	r2, [pc, #68]	@ (8003830 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ea:	5cd3      	ldrb	r3, [r2, r3]
 80037ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x98>)
 80037f2:	fb03 f202 	mul.w	r2, r3, r2
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	e004      	b.n	800380a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a0c      	ldr	r2, [pc, #48]	@ (8003834 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003804:	fb02 f303 	mul.w	r3, r2, r3
 8003808:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	613b      	str	r3, [r7, #16]
      break;
 800380e:	e002      	b.n	8003816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003810:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x98>)
 8003812:	613b      	str	r3, [r7, #16]
      break;
 8003814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003816:	693b      	ldr	r3, [r7, #16]
}
 8003818:	4618      	mov	r0, r3
 800381a:	371c      	adds	r7, #28
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40021000 	.word	0x40021000
 8003828:	007a1200 	.word	0x007a1200
 800382c:	08007be4 	.word	0x08007be4
 8003830:	08007bf4 	.word	0x08007bf4
 8003834:	003d0900 	.word	0x003d0900

08003838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800383c:	4b02      	ldr	r3, [pc, #8]	@ (8003848 <HAL_RCC_GetHCLKFreq+0x10>)
 800383e:	681b      	ldr	r3, [r3, #0]
}
 8003840:	4618      	mov	r0, r3
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr
 8003848:	20000004 	.word	0x20000004

0800384c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003850:	f7ff fff2 	bl	8003838 <HAL_RCC_GetHCLKFreq>
 8003854:	4602      	mov	r2, r0
 8003856:	4b05      	ldr	r3, [pc, #20]	@ (800386c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	0a1b      	lsrs	r3, r3, #8
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	4903      	ldr	r1, [pc, #12]	@ (8003870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003862:	5ccb      	ldrb	r3, [r1, r3]
 8003864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003868:	4618      	mov	r0, r3
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40021000 	.word	0x40021000
 8003870:	08007bdc 	.word	0x08007bdc

08003874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003878:	f7ff ffde 	bl	8003838 <HAL_RCC_GetHCLKFreq>
 800387c:	4602      	mov	r2, r0
 800387e:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	0adb      	lsrs	r3, r3, #11
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	4903      	ldr	r1, [pc, #12]	@ (8003898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800388a:	5ccb      	ldrb	r3, [r1, r3]
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003890:	4618      	mov	r0, r3
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000
 8003898:	08007bdc 	.word	0x08007bdc

0800389c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038a4:	4b0a      	ldr	r3, [pc, #40]	@ (80038d0 <RCC_Delay+0x34>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a0a      	ldr	r2, [pc, #40]	@ (80038d4 <RCC_Delay+0x38>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	0a5b      	lsrs	r3, r3, #9
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038b8:	bf00      	nop
  }
  while (Delay --);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	1e5a      	subs	r2, r3, #1
 80038be:	60fa      	str	r2, [r7, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f9      	bne.n	80038b8 <RCC_Delay+0x1c>
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr
 80038d0:	20000004 	.word	0x20000004
 80038d4:	10624dd3 	.word	0x10624dd3

080038d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e076      	b.n	80039d8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d108      	bne.n	8003904 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038fa:	d009      	beq.n	8003910 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	61da      	str	r2, [r3, #28]
 8003902:	e005      	b.n	8003910 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d106      	bne.n	8003930 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7fd fcca 	bl	80012c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2202      	movs	r2, #2
 8003934:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003946:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003958:	431a      	orrs	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	431a      	orrs	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003980:	431a      	orrs	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003994:	ea42 0103 	orr.w	r1, r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	0c1a      	lsrs	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f002 0204 	and.w	r2, r2, #4
 80039b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	69da      	ldr	r2, [r3, #28]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039f4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80039fc:	7dfb      	ldrb	r3, [r7, #23]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d00c      	beq.n	8003a1c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a08:	d106      	bne.n	8003a18 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d102      	bne.n	8003a18 <HAL_SPI_TransmitReceive_DMA+0x38>
 8003a12:	7dfb      	ldrb	r3, [r7, #23]
 8003a14:	2b04      	cmp	r3, #4
 8003a16:	d001      	beq.n	8003a1c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e0cf      	b.n	8003bbc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d002      	beq.n	8003a2e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003a28:	887b      	ldrh	r3, [r7, #2]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e0c4      	b.n	8003bbc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d101      	bne.n	8003a40 <HAL_SPI_TransmitReceive_DMA+0x60>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	e0bd      	b.n	8003bbc <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d003      	beq.n	8003a5c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2205      	movs	r2, #5
 8003a58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	68ba      	ldr	r2, [r7, #8]
 8003a66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	887a      	ldrh	r2, [r7, #2]
 8003a6c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	887a      	ldrh	r2, [r7, #2]
 8003a72:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	887a      	ldrh	r2, [r7, #2]
 8003a7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	887a      	ldrh	r2, [r7, #2]
 8003a84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b04      	cmp	r3, #4
 8003a9c:	d108      	bne.n	8003ab0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa2:	4a48      	ldr	r2, [pc, #288]	@ (8003bc4 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8003aa4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aaa:	4a47      	ldr	r2, [pc, #284]	@ (8003bc8 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003aac:	629a      	str	r2, [r3, #40]	@ 0x28
 8003aae:	e007      	b.n	8003ac0 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab4:	4a45      	ldr	r2, [pc, #276]	@ (8003bcc <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8003ab6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003abc:	4a44      	ldr	r2, [pc, #272]	@ (8003bd0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8003abe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac4:	4a43      	ldr	r2, [pc, #268]	@ (8003bd4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8003ac6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003acc:	2200      	movs	r2, #0
 8003ace:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	330c      	adds	r3, #12
 8003ada:	4619      	mov	r1, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ae6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003ae8:	f7fe fed0 	bl	800288c <HAL_DMA_Start_IT>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00b      	beq.n	8003b0a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af6:	f043 0210 	orr.w	r2, r3, #16
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e058      	b.n	8003bbc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0201 	orr.w	r2, r2, #1
 8003b18:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1e:	2200      	movs	r2, #0
 8003b20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b26:	2200      	movs	r2, #0
 8003b28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b2e:	2200      	movs	r2, #0
 8003b30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b36:	2200      	movs	r2, #0
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	4619      	mov	r1, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	330c      	adds	r3, #12
 8003b4a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b50:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003b52:	f7fe fe9b 	bl	800288c <HAL_DMA_Start_IT>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00b      	beq.n	8003b74 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b60:	f043 0210 	orr.w	r2, r3, #16
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e023      	b.n	8003bbc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7e:	2b40      	cmp	r3, #64	@ 0x40
 8003b80:	d007      	beq.n	8003b92 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b90:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f042 0220 	orr.w	r2, r2, #32
 8003ba8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f042 0202 	orr.w	r2, r2, #2
 8003bb8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	08003f8f 	.word	0x08003f8f
 8003bc8:	08003e5b 	.word	0x08003e5b
 8003bcc:	08003fab 	.word	0x08003fab
 8003bd0:	08003f01 	.word	0x08003f01
 8003bd4:	08003fc7 	.word	0x08003fc7

08003bd8 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00f      	beq.n	8003c0c <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fe feab 	bl	800294c <HAL_DMA_Abort>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d007      	beq.n	8003c0c <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c00:	f043 0210 	orr.w	r2, r3, #16
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00f      	beq.n	8003c34 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fe fe97 	bl	800294c <HAL_DMA_Abort>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c28:	f043 0210 	orr.w	r2, r3, #16
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0203 	bic.w	r2, r2, #3
 8003c42:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b088      	sub	sp, #32
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	099b      	lsrs	r3, r3, #6
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10f      	bne.n	8003c9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00a      	beq.n	8003c9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	099b      	lsrs	r3, r3, #6
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d004      	beq.n	8003c9c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	4798      	blx	r3
    return;
 8003c9a:	e0be      	b.n	8003e1a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	085b      	lsrs	r3, r3, #1
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00a      	beq.n	8003cbe <HAL_SPI_IRQHandler+0x66>
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	09db      	lsrs	r3, r3, #7
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d004      	beq.n	8003cbe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	4798      	blx	r3
    return;
 8003cbc:	e0ad      	b.n	8003e1a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	095b      	lsrs	r3, r3, #5
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d106      	bne.n	8003cd8 <HAL_SPI_IRQHandler+0x80>
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	099b      	lsrs	r3, r3, #6
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 80a1 	beq.w	8003e1a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	095b      	lsrs	r3, r3, #5
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 809a 	beq.w	8003e1a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	099b      	lsrs	r3, r3, #6
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d023      	beq.n	8003d3a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d011      	beq.n	8003d22 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d02:	f043 0204 	orr.w	r2, r3, #4
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	617b      	str	r3, [r7, #20]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	e00b      	b.n	8003d3a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d22:	2300      	movs	r3, #0
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	613b      	str	r3, [r7, #16]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	613b      	str	r3, [r7, #16]
 8003d36:	693b      	ldr	r3, [r7, #16]
        return;
 8003d38:	e06f      	b.n	8003e1a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	095b      	lsrs	r3, r3, #5
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d014      	beq.n	8003d70 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d04f      	beq.n	8003e18 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d86:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d104      	bne.n	8003da4 <HAL_SPI_IRQHandler+0x14c>
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d034      	beq.n	8003e0e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0203 	bic.w	r2, r2, #3
 8003db2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d011      	beq.n	8003de0 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc0:	4a17      	ldr	r2, [pc, #92]	@ (8003e20 <HAL_SPI_IRQHandler+0x1c8>)
 8003dc2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fe fdfb 	bl	80029c4 <HAL_DMA_Abort_IT>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d016      	beq.n	8003e16 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dec:	4a0c      	ldr	r2, [pc, #48]	@ (8003e20 <HAL_SPI_IRQHandler+0x1c8>)
 8003dee:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7fe fde5 	bl	80029c4 <HAL_DMA_Abort_IT>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00a      	beq.n	8003e16 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e04:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003e0c:	e003      	b.n	8003e16 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7fc f9e4 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003e14:	e000      	b.n	8003e18 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003e16:	bf00      	nop
    return;
 8003e18:	bf00      	nop
  }
}
 8003e1a:	3720      	adds	r7, #32
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	08004007 	.word	0x08004007

08003e24 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bc80      	pop	{r7}
 8003e34:	4770      	bx	lr

08003e36 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr

08003e48 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003e50:	bf00      	nop
 8003e52:	370c      	adds	r7, #12
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bc80      	pop	{r7}
 8003e58:	4770      	bx	lr

08003e5a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b084      	sub	sp, #16
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e68:	f7fd fcb8 	bl	80017dc <HAL_GetTick>
 8003e6c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d03b      	beq.n	8003ef4 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0220 	bic.w	r2, r2, #32
 8003e8a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10d      	bne.n	8003eb0 <SPI_DMAReceiveCplt+0x56>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e9c:	d108      	bne.n	8003eb0 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685a      	ldr	r2, [r3, #4]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 0203 	bic.w	r2, r2, #3
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	e007      	b.n	8003ec0 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0201 	bic.w	r2, r2, #1
 8003ebe:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ec0:	68ba      	ldr	r2, [r7, #8]
 8003ec2:	2164      	movs	r1, #100	@ 0x64
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	f000 f93b 	bl	8004140 <SPI_EndRxTransaction>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f7fc f975 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003ef2:	e002      	b.n	8003efa <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff ff95 	bl	8003e24 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f0e:	f7fd fc65 	bl	80017dc <HAL_GetTick>
 8003f12:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	2b20      	cmp	r3, #32
 8003f20:	d02f      	beq.n	8003f82 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0220 	bic.w	r2, r2, #32
 8003f30:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003f32:	68ba      	ldr	r2, [r7, #8]
 8003f34:	2164      	movs	r1, #100	@ 0x64
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 f954 	bl	80041e4 <SPI_EndRxTxTransaction>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f46:	f043 0220 	orr.w	r2, r3, #32
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0203 	bic.w	r2, r2, #3
 8003f5c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f7fc f92e 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003f80:	e002      	b.n	8003f88 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f7fc f902 	bl	800018c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff ff4a 	bl	8003e36 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f7ff ff45 	bl	8003e48 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fbe:	bf00      	nop
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0203 	bic.w	r2, r2, #3
 8003fe2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe8:	f043 0210 	orr.w	r2, r3, #16
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f7fc f8ef 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ffe:	bf00      	nop
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b084      	sub	sp, #16
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004012:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f7fc f8db 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004026:	bf00      	nop
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
	...

08004030 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b088      	sub	sp, #32
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	4613      	mov	r3, r2
 800403e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004040:	f7fd fbcc 	bl	80017dc <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004048:	1a9b      	subs	r3, r3, r2
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	4413      	add	r3, r2
 800404e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004050:	f7fd fbc4 	bl	80017dc <HAL_GetTick>
 8004054:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004056:	4b39      	ldr	r3, [pc, #228]	@ (800413c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	015b      	lsls	r3, r3, #5
 800405c:	0d1b      	lsrs	r3, r3, #20
 800405e:	69fa      	ldr	r2, [r7, #28]
 8004060:	fb02 f303 	mul.w	r3, r2, r3
 8004064:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004066:	e054      	b.n	8004112 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406e:	d050      	beq.n	8004112 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004070:	f7fd fbb4 	bl	80017dc <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	69fa      	ldr	r2, [r7, #28]
 800407c:	429a      	cmp	r2, r3
 800407e:	d902      	bls.n	8004086 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d13d      	bne.n	8004102 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004094:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800409e:	d111      	bne.n	80040c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a8:	d004      	beq.n	80040b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b2:	d107      	bne.n	80040c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040cc:	d10f      	bne.n	80040ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e017      	b.n	8004132 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	3b01      	subs	r3, #1
 8004110:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	4013      	ands	r3, r2
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	429a      	cmp	r2, r3
 8004120:	bf0c      	ite	eq
 8004122:	2301      	moveq	r3, #1
 8004124:	2300      	movne	r3, #0
 8004126:	b2db      	uxtb	r3, r3
 8004128:	461a      	mov	r2, r3
 800412a:	79fb      	ldrb	r3, [r7, #7]
 800412c:	429a      	cmp	r2, r3
 800412e:	d19b      	bne.n	8004068 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	3720      	adds	r7, #32
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	20000004 	.word	0x20000004

08004140 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af02      	add	r7, sp, #8
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004154:	d111      	bne.n	800417a <SPI_EndRxTransaction+0x3a>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800415e:	d004      	beq.n	800416a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004168:	d107      	bne.n	800417a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004178:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004182:	d117      	bne.n	80041b4 <SPI_EndRxTransaction+0x74>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800418c:	d112      	bne.n	80041b4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2200      	movs	r2, #0
 8004196:	2101      	movs	r1, #1
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f7ff ff49 	bl	8004030 <SPI_WaitFlagStateUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01a      	beq.n	80041da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a8:	f043 0220 	orr.w	r2, r3, #32
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e013      	b.n	80041dc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2200      	movs	r2, #0
 80041bc:	2180      	movs	r1, #128	@ 0x80
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f7ff ff36 	bl	8004030 <SPI_WaitFlagStateUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d007      	beq.n	80041da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ce:	f043 0220 	orr.w	r2, r3, #32
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e000      	b.n	80041dc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af02      	add	r7, sp, #8
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	9300      	str	r3, [sp, #0]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2201      	movs	r2, #1
 80041f8:	2102      	movs	r1, #2
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f7ff ff18 	bl	8004030 <SPI_WaitFlagStateUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d007      	beq.n	8004216 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420a:	f043 0220 	orr.w	r2, r3, #32
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e013      	b.n	800423e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2200      	movs	r2, #0
 800421e:	2180      	movs	r1, #128	@ 0x80
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f7ff ff05 	bl	8004030 <SPI_WaitFlagStateUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d007      	beq.n	800423c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e000      	b.n	800423e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b082      	sub	sp, #8
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e042      	b.n	80042de <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d106      	bne.n	8004272 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7fd f969 	bl	8001544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2224      	movs	r2, #36	@ 0x24
 8004276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68da      	ldr	r2, [r3, #12]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004288:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f82c 	bl	80042e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691a      	ldr	r2, [r3, #16]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800429e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042ae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68da      	ldr	r2, [r3, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042be:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2220      	movs	r2, #32
 80042ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2220      	movs	r2, #32
 80042d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	4313      	orrs	r3, r2
 8004316:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004322:	f023 030c 	bic.w	r3, r3, #12
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6812      	ldr	r2, [r2, #0]
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	430b      	orrs	r3, r1
 800432e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	699a      	ldr	r2, [r3, #24]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a2c      	ldr	r2, [pc, #176]	@ (80043fc <UART_SetConfig+0x114>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d103      	bne.n	8004358 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004350:	f7ff fa90 	bl	8003874 <HAL_RCC_GetPCLK2Freq>
 8004354:	60f8      	str	r0, [r7, #12]
 8004356:	e002      	b.n	800435e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004358:	f7ff fa78 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 800435c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	009a      	lsls	r2, r3, #2
 8004368:	441a      	add	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	fbb2 f3f3 	udiv	r3, r2, r3
 8004374:	4a22      	ldr	r2, [pc, #136]	@ (8004400 <UART_SetConfig+0x118>)
 8004376:	fba2 2303 	umull	r2, r3, r2, r3
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	0119      	lsls	r1, r3, #4
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	4613      	mov	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	009a      	lsls	r2, r3, #2
 8004388:	441a      	add	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	fbb2 f2f3 	udiv	r2, r2, r3
 8004394:	4b1a      	ldr	r3, [pc, #104]	@ (8004400 <UART_SetConfig+0x118>)
 8004396:	fba3 0302 	umull	r0, r3, r3, r2
 800439a:	095b      	lsrs	r3, r3, #5
 800439c:	2064      	movs	r0, #100	@ 0x64
 800439e:	fb00 f303 	mul.w	r3, r0, r3
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	3332      	adds	r3, #50	@ 0x32
 80043a8:	4a15      	ldr	r2, [pc, #84]	@ (8004400 <UART_SetConfig+0x118>)
 80043aa:	fba2 2303 	umull	r2, r3, r2, r3
 80043ae:	095b      	lsrs	r3, r3, #5
 80043b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043b4:	4419      	add	r1, r3
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	4613      	mov	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	009a      	lsls	r2, r3, #2
 80043c0:	441a      	add	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80043cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004400 <UART_SetConfig+0x118>)
 80043ce:	fba3 0302 	umull	r0, r3, r3, r2
 80043d2:	095b      	lsrs	r3, r3, #5
 80043d4:	2064      	movs	r0, #100	@ 0x64
 80043d6:	fb00 f303 	mul.w	r3, r0, r3
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	011b      	lsls	r3, r3, #4
 80043de:	3332      	adds	r3, #50	@ 0x32
 80043e0:	4a07      	ldr	r2, [pc, #28]	@ (8004400 <UART_SetConfig+0x118>)
 80043e2:	fba2 2303 	umull	r2, r3, r2, r3
 80043e6:	095b      	lsrs	r3, r3, #5
 80043e8:	f003 020f 	and.w	r2, r3, #15
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	440a      	add	r2, r1
 80043f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80043f4:	bf00      	nop
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40013800 	.word	0x40013800
 8004400:	51eb851f 	.word	0x51eb851f

08004404 <__NVIC_SetPriority>:
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	4603      	mov	r3, r0
 800440c:	6039      	str	r1, [r7, #0]
 800440e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004414:	2b00      	cmp	r3, #0
 8004416:	db0a      	blt.n	800442e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	b2da      	uxtb	r2, r3
 800441c:	490c      	ldr	r1, [pc, #48]	@ (8004450 <__NVIC_SetPriority+0x4c>)
 800441e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004422:	0112      	lsls	r2, r2, #4
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	440b      	add	r3, r1
 8004428:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800442c:	e00a      	b.n	8004444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	b2da      	uxtb	r2, r3
 8004432:	4908      	ldr	r1, [pc, #32]	@ (8004454 <__NVIC_SetPriority+0x50>)
 8004434:	79fb      	ldrb	r3, [r7, #7]
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	3b04      	subs	r3, #4
 800443c:	0112      	lsls	r2, r2, #4
 800443e:	b2d2      	uxtb	r2, r2
 8004440:	440b      	add	r3, r1
 8004442:	761a      	strb	r2, [r3, #24]
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	bc80      	pop	{r7}
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	e000e100 	.word	0xe000e100
 8004454:	e000ed00 	.word	0xe000ed00

08004458 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800445c:	2100      	movs	r1, #0
 800445e:	f06f 0004 	mvn.w	r0, #4
 8004462:	f7ff ffcf 	bl	8004404 <__NVIC_SetPriority>
#endif
}
 8004466:	bf00      	nop
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004472:	f3ef 8305 	mrs	r3, IPSR
 8004476:	603b      	str	r3, [r7, #0]
  return(result);
 8004478:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800447e:	f06f 0305 	mvn.w	r3, #5
 8004482:	607b      	str	r3, [r7, #4]
 8004484:	e00c      	b.n	80044a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004486:	4b09      	ldr	r3, [pc, #36]	@ (80044ac <osKernelInitialize+0x40>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d105      	bne.n	800449a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800448e:	4b07      	ldr	r3, [pc, #28]	@ (80044ac <osKernelInitialize+0x40>)
 8004490:	2201      	movs	r2, #1
 8004492:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004494:	2300      	movs	r3, #0
 8004496:	607b      	str	r3, [r7, #4]
 8004498:	e002      	b.n	80044a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800449a:	f04f 33ff 	mov.w	r3, #4294967295
 800449e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80044a0:	687b      	ldr	r3, [r7, #4]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr
 80044ac:	200002c0 	.word	0x200002c0

080044b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044b6:	f3ef 8305 	mrs	r3, IPSR
 80044ba:	603b      	str	r3, [r7, #0]
  return(result);
 80044bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <osKernelStart+0x1a>
    stat = osErrorISR;
 80044c2:	f06f 0305 	mvn.w	r3, #5
 80044c6:	607b      	str	r3, [r7, #4]
 80044c8:	e010      	b.n	80044ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80044ca:	4b0b      	ldr	r3, [pc, #44]	@ (80044f8 <osKernelStart+0x48>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d109      	bne.n	80044e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80044d2:	f7ff ffc1 	bl	8004458 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80044d6:	4b08      	ldr	r3, [pc, #32]	@ (80044f8 <osKernelStart+0x48>)
 80044d8:	2202      	movs	r2, #2
 80044da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80044dc:	f001 fc50 	bl	8005d80 <vTaskStartScheduler>
      stat = osOK;
 80044e0:	2300      	movs	r3, #0
 80044e2:	607b      	str	r3, [r7, #4]
 80044e4:	e002      	b.n	80044ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 80044e6:	f04f 33ff 	mov.w	r3, #4294967295
 80044ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80044ec:	687b      	ldr	r3, [r7, #4]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	200002c0 	.word	0x200002c0

080044fc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004502:	f3ef 8305 	mrs	r3, IPSR
 8004506:	603b      	str	r3, [r7, #0]
  return(result);
 8004508:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800450e:	f001 fd59 	bl	8005fc4 <xTaskGetTickCountFromISR>
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	e002      	b.n	800451c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8004516:	f001 fd47 	bl	8005fa8 <xTaskGetTickCount>
 800451a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800451c:	687b      	ldr	r3, [r7, #4]
}
 800451e:	4618      	mov	r0, r3
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004526:	b580      	push	{r7, lr}
 8004528:	b08e      	sub	sp, #56	@ 0x38
 800452a:	af04      	add	r7, sp, #16
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004532:	2300      	movs	r3, #0
 8004534:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004536:	f3ef 8305 	mrs	r3, IPSR
 800453a:	617b      	str	r3, [r7, #20]
  return(result);
 800453c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800453e:	2b00      	cmp	r3, #0
 8004540:	d17e      	bne.n	8004640 <osThreadNew+0x11a>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d07b      	beq.n	8004640 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004548:	2380      	movs	r3, #128	@ 0x80
 800454a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800454c:	2318      	movs	r3, #24
 800454e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004550:	2300      	movs	r3, #0
 8004552:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004554:	f04f 33ff 	mov.w	r3, #4294967295
 8004558:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d045      	beq.n	80045ec <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d002      	beq.n	800456e <osThreadNew+0x48>
        name = attr->name;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d008      	beq.n	8004594 <osThreadNew+0x6e>
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	2b38      	cmp	r3, #56	@ 0x38
 8004586:	d805      	bhi.n	8004594 <osThreadNew+0x6e>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <osThreadNew+0x72>
        return (NULL);
 8004594:	2300      	movs	r3, #0
 8004596:	e054      	b.n	8004642 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	089b      	lsrs	r3, r3, #2
 80045a6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00e      	beq.n	80045ce <osThreadNew+0xa8>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	2b5b      	cmp	r3, #91	@ 0x5b
 80045b6:	d90a      	bls.n	80045ce <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d006      	beq.n	80045ce <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <osThreadNew+0xa8>
        mem = 1;
 80045c8:	2301      	movs	r3, #1
 80045ca:	61bb      	str	r3, [r7, #24]
 80045cc:	e010      	b.n	80045f0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10c      	bne.n	80045f0 <osThreadNew+0xca>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d108      	bne.n	80045f0 <osThreadNew+0xca>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d104      	bne.n	80045f0 <osThreadNew+0xca>
          mem = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	61bb      	str	r3, [r7, #24]
 80045ea:	e001      	b.n	80045f0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d110      	bne.n	8004618 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80045fe:	9202      	str	r2, [sp, #8]
 8004600:	9301      	str	r3, [sp, #4]
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	9300      	str	r3, [sp, #0]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	6a3a      	ldr	r2, [r7, #32]
 800460a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f001 f95b 	bl	80058c8 <xTaskCreateStatic>
 8004612:	4603      	mov	r3, r0
 8004614:	613b      	str	r3, [r7, #16]
 8004616:	e013      	b.n	8004640 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d110      	bne.n	8004640 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	b29a      	uxth	r2, r3
 8004622:	f107 0310 	add.w	r3, r7, #16
 8004626:	9301      	str	r3, [sp, #4]
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f001 f9a9 	bl	8005988 <xTaskCreate>
 8004636:	4603      	mov	r3, r0
 8004638:	2b01      	cmp	r3, #1
 800463a:	d001      	beq.n	8004640 <osThreadNew+0x11a>
            hTask = NULL;
 800463c:	2300      	movs	r3, #0
 800463e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004640:	693b      	ldr	r3, [r7, #16]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3728      	adds	r7, #40	@ 0x28
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af02      	add	r7, sp, #8
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <osThreadFlagsSet+0x1a>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	da03      	bge.n	800466e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8004666:	f06f 0303 	mvn.w	r3, #3
 800466a:	60fb      	str	r3, [r7, #12]
 800466c:	e035      	b.n	80046da <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800466e:	f04f 33ff 	mov.w	r3, #4294967295
 8004672:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004674:	f3ef 8305 	mrs	r3, IPSR
 8004678:	613b      	str	r3, [r7, #16]
  return(result);
 800467a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800467c:	2b00      	cmp	r3, #0
 800467e:	d01f      	beq.n	80046c0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8004680:	2300      	movs	r3, #0
 8004682:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8004684:	f107 0308 	add.w	r3, r7, #8
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	2300      	movs	r3, #0
 800468c:	2201      	movs	r2, #1
 800468e:	6839      	ldr	r1, [r7, #0]
 8004690:	6978      	ldr	r0, [r7, #20]
 8004692:	f002 f975 	bl	8006980 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8004696:	f107 030c 	add.w	r3, r7, #12
 800469a:	2200      	movs	r2, #0
 800469c:	9200      	str	r2, [sp, #0]
 800469e:	2200      	movs	r2, #0
 80046a0:	2100      	movs	r1, #0
 80046a2:	6978      	ldr	r0, [r7, #20]
 80046a4:	f002 f96c 	bl	8006980 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d015      	beq.n	80046da <osThreadFlagsSet+0x8e>
 80046ae:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <osThreadFlagsSet+0x98>)
 80046b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	e00c      	b.n	80046da <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80046c0:	2300      	movs	r3, #0
 80046c2:	2201      	movs	r2, #1
 80046c4:	6839      	ldr	r1, [r7, #0]
 80046c6:	6978      	ldr	r0, [r7, #20]
 80046c8:	f002 f8a0 	bl	800680c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80046cc:	f107 030c 	add.w	r3, r7, #12
 80046d0:	2200      	movs	r2, #0
 80046d2:	2100      	movs	r1, #0
 80046d4:	6978      	ldr	r0, [r7, #20]
 80046d6:	f002 f899 	bl	800680c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80046da:	68fb      	ldr	r3, [r7, #12]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	e000ed04 	.word	0xe000ed04

080046e8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08c      	sub	sp, #48	@ 0x30
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046f4:	f3ef 8305 	mrs	r3, IPSR
 80046f8:	617b      	str	r3, [r7, #20]
  return(result);
 80046fa:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8004700:	f06f 0305 	mvn.w	r3, #5
 8004704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004706:	e06b      	b.n	80047e0 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	da03      	bge.n	8004716 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800470e:	f06f 0303 	mvn.w	r3, #3
 8004712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004714:	e064      	b.n	80047e0 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004724:	e001      	b.n	800472a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800472a:	2300      	movs	r3, #0
 800472c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8004732:	f001 fc39 	bl	8005fa8 <xTaskGetTickCount>
 8004736:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8004738:	f107 0210 	add.w	r2, r7, #16
 800473c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004740:	2000      	movs	r0, #0
 8004742:	f002 f809 	bl	8006758 <xTaskNotifyWait>
 8004746:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d137      	bne.n	80047be <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800474e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4013      	ands	r3, r2
 8004754:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800475a:	4313      	orrs	r3, r2
 800475c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00c      	beq.n	8004782 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476c:	4013      	ands	r3, r2
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	429a      	cmp	r2, r3
 8004772:	d032      	beq.n	80047da <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10f      	bne.n	800479a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800477a:	f06f 0302 	mvn.w	r3, #2
 800477e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8004780:	e02e      	b.n	80047e0 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d128      	bne.n	80047de <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8004792:	f06f 0302 	mvn.w	r3, #2
 8004796:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8004798:	e022      	b.n	80047e0 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800479a:	f001 fc05 	bl	8005fa8 <xTaskGetTickCount>
 800479e:	4602      	mov	r2, r0
 80047a0:	6a3b      	ldr	r3, [r7, #32]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d902      	bls.n	80047b4 <osThreadFlagsWait+0xcc>
          tout  = 0;
 80047ae:	2300      	movs	r3, #0
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047b2:	e00e      	b.n	80047d2 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 80047b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80047bc:	e009      	b.n	80047d2 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d103      	bne.n	80047cc <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80047c4:	f06f 0302 	mvn.w	r3, #2
 80047c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047ca:	e002      	b.n	80047d2 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80047cc:	f06f 0301 	mvn.w	r3, #1
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1af      	bne.n	8004738 <osThreadFlagsWait+0x50>
 80047d8:	e002      	b.n	80047e0 <osThreadFlagsWait+0xf8>
            break;
 80047da:	bf00      	nop
 80047dc:	e000      	b.n	80047e0 <osThreadFlagsWait+0xf8>
            break;
 80047de:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80047e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3730      	adds	r7, #48	@ 0x30
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047f2:	f3ef 8305 	mrs	r3, IPSR
 80047f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80047f8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d003      	beq.n	8004806 <osDelay+0x1c>
    stat = osErrorISR;
 80047fe:	f06f 0305 	mvn.w	r3, #5
 8004802:	60fb      	str	r3, [r7, #12]
 8004804:	e007      	b.n	8004816 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004806:	2300      	movs	r3, #0
 8004808:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f001 fa7f 	bl	8005d14 <vTaskDelay>
    }
  }

  return (stat);
 8004816:	68fb      	ldr	r3, [r7, #12]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004828:	f3ef 8305 	mrs	r3, IPSR
 800482c:	60fb      	str	r3, [r7, #12]
  return(result);
 800482e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <osDelayUntil+0x1c>
    stat = osErrorISR;
 8004834:	f06f 0305 	mvn.w	r3, #5
 8004838:	617b      	str	r3, [r7, #20]
 800483a:	e019      	b.n	8004870 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800483c:	2300      	movs	r3, #0
 800483e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8004840:	f001 fbb2 	bl	8005fa8 <xTaskGetTickCount>
 8004844:	4603      	mov	r3, r0
 8004846:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d009      	beq.n	800486a <osDelayUntil+0x4a>
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	db06      	blt.n	800486a <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800485c:	f107 0308 	add.w	r3, r7, #8
 8004860:	6939      	ldr	r1, [r7, #16]
 8004862:	4618      	mov	r0, r3
 8004864:	f001 f9d6 	bl	8005c14 <vTaskDelayUntil>
 8004868:	e002      	b.n	8004870 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800486a:	f06f 0303 	mvn.w	r3, #3
 800486e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004870:	697b      	ldr	r3, [r7, #20]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800487a:	b580      	push	{r7, lr}
 800487c:	b08a      	sub	sp, #40	@ 0x28
 800487e:	af02      	add	r7, sp, #8
 8004880:	60f8      	str	r0, [r7, #12]
 8004882:	60b9      	str	r1, [r7, #8]
 8004884:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004886:	2300      	movs	r3, #0
 8004888:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800488a:	f3ef 8305 	mrs	r3, IPSR
 800488e:	613b      	str	r3, [r7, #16]
  return(result);
 8004890:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004892:	2b00      	cmp	r3, #0
 8004894:	d15f      	bne.n	8004956 <osMessageQueueNew+0xdc>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d05c      	beq.n	8004956 <osMessageQueueNew+0xdc>
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d059      	beq.n	8004956 <osMessageQueueNew+0xdc>
    mem = -1;
 80048a2:	f04f 33ff 	mov.w	r3, #4294967295
 80048a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d029      	beq.n	8004902 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d012      	beq.n	80048dc <osMessageQueueNew+0x62>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2b4f      	cmp	r3, #79	@ 0x4f
 80048bc:	d90e      	bls.n	80048dc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	695a      	ldr	r2, [r3, #20]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	68b9      	ldr	r1, [r7, #8]
 80048ce:	fb01 f303 	mul.w	r3, r1, r3
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d302      	bcc.n	80048dc <osMessageQueueNew+0x62>
        mem = 1;
 80048d6:	2301      	movs	r3, #1
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	e014      	b.n	8004906 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d110      	bne.n	8004906 <osMessageQueueNew+0x8c>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d10c      	bne.n	8004906 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d108      	bne.n	8004906 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d104      	bne.n	8004906 <osMessageQueueNew+0x8c>
          mem = 0;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61bb      	str	r3, [r7, #24]
 8004900:	e001      	b.n	8004906 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004902:	2300      	movs	r3, #0
 8004904:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d10b      	bne.n	8004924 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2100      	movs	r1, #0
 8004916:	9100      	str	r1, [sp, #0]
 8004918:	68b9      	ldr	r1, [r7, #8]
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f000 fa4a 	bl	8004db4 <xQueueGenericCreateStatic>
 8004920:	61f8      	str	r0, [r7, #28]
 8004922:	e008      	b.n	8004936 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d105      	bne.n	8004936 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800492a:	2200      	movs	r2, #0
 800492c:	68b9      	ldr	r1, [r7, #8]
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fabd 	bl	8004eae <xQueueGenericCreate>
 8004934:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00c      	beq.n	8004956 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <osMessageQueueNew+0xd0>
        name = attr->name;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	e001      	b.n	800494e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800494a:	2300      	movs	r3, #0
 800494c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800494e:	6979      	ldr	r1, [r7, #20]
 8004950:	69f8      	ldr	r0, [r7, #28]
 8004952:	f000 ff5d 	bl	8005810 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004956:	69fb      	ldr	r3, [r7, #28]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3720      	adds	r7, #32
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004960:	b580      	push	{r7, lr}
 8004962:	b088      	sub	sp, #32
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	4613      	mov	r3, r2
 800496e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004974:	2300      	movs	r3, #0
 8004976:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004978:	f3ef 8305 	mrs	r3, IPSR
 800497c:	617b      	str	r3, [r7, #20]
  return(result);
 800497e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004980:	2b00      	cmp	r3, #0
 8004982:	d028      	beq.n	80049d6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d005      	beq.n	8004996 <osMessageQueuePut+0x36>
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d002      	beq.n	8004996 <osMessageQueuePut+0x36>
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004996:	f06f 0303 	mvn.w	r3, #3
 800499a:	61fb      	str	r3, [r7, #28]
 800499c:	e038      	b.n	8004a10 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800499e:	2300      	movs	r3, #0
 80049a0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80049a2:	f107 0210 	add.w	r2, r7, #16
 80049a6:	2300      	movs	r3, #0
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	69b8      	ldr	r0, [r7, #24]
 80049ac:	f000 fbe0 	bl	8005170 <xQueueGenericSendFromISR>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d003      	beq.n	80049be <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80049b6:	f06f 0302 	mvn.w	r3, #2
 80049ba:	61fb      	str	r3, [r7, #28]
 80049bc:	e028      	b.n	8004a10 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d025      	beq.n	8004a10 <osMessageQueuePut+0xb0>
 80049c4:	4b15      	ldr	r3, [pc, #84]	@ (8004a1c <osMessageQueuePut+0xbc>)
 80049c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	f3bf 8f4f 	dsb	sy
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	e01c      	b.n	8004a10 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <osMessageQueuePut+0x82>
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80049e2:	f06f 0303 	mvn.w	r3, #3
 80049e6:	61fb      	str	r3, [r7, #28]
 80049e8:	e012      	b.n	8004a10 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80049ea:	2300      	movs	r3, #0
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	68b9      	ldr	r1, [r7, #8]
 80049f0:	69b8      	ldr	r0, [r7, #24]
 80049f2:	f000 fabb 	bl	8004f6c <xQueueGenericSend>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d009      	beq.n	8004a10 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004a02:	f06f 0301 	mvn.w	r3, #1
 8004a06:	61fb      	str	r3, [r7, #28]
 8004a08:	e002      	b.n	8004a10 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004a0a:	f06f 0302 	mvn.w	r3, #2
 8004a0e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004a10:	69fb      	ldr	r3, [r7, #28]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3720      	adds	r7, #32
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	e000ed04 	.word	0xe000ed04

08004a20 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b088      	sub	sp, #32
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
 8004a2c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004a32:	2300      	movs	r3, #0
 8004a34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a36:	f3ef 8305 	mrs	r3, IPSR
 8004a3a:	617b      	str	r3, [r7, #20]
  return(result);
 8004a3c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d028      	beq.n	8004a94 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d005      	beq.n	8004a54 <osMessageQueueGet+0x34>
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <osMessageQueueGet+0x34>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004a54:	f06f 0303 	mvn.w	r3, #3
 8004a58:	61fb      	str	r3, [r7, #28]
 8004a5a:	e037      	b.n	8004acc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004a60:	f107 0310 	add.w	r3, r7, #16
 8004a64:	461a      	mov	r2, r3
 8004a66:	68b9      	ldr	r1, [r7, #8]
 8004a68:	69b8      	ldr	r0, [r7, #24]
 8004a6a:	f000 fd01 	bl	8005470 <xQueueReceiveFromISR>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d003      	beq.n	8004a7c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004a74:	f06f 0302 	mvn.w	r3, #2
 8004a78:	61fb      	str	r3, [r7, #28]
 8004a7a:	e027      	b.n	8004acc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d024      	beq.n	8004acc <osMessageQueueGet+0xac>
 8004a82:	4b15      	ldr	r3, [pc, #84]	@ (8004ad8 <osMessageQueueGet+0xb8>)
 8004a84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	f3bf 8f4f 	dsb	sy
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	e01b      	b.n	8004acc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d002      	beq.n	8004aa0 <osMessageQueueGet+0x80>
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d103      	bne.n	8004aa8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004aa0:	f06f 0303 	mvn.w	r3, #3
 8004aa4:	61fb      	str	r3, [r7, #28]
 8004aa6:	e011      	b.n	8004acc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	69b8      	ldr	r0, [r7, #24]
 8004aae:	f000 fbfd 	bl	80052ac <xQueueReceive>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d009      	beq.n	8004acc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004abe:	f06f 0301 	mvn.w	r3, #1
 8004ac2:	61fb      	str	r3, [r7, #28]
 8004ac4:	e002      	b.n	8004acc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004ac6:	f06f 0302 	mvn.w	r3, #2
 8004aca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004acc:	69fb      	ldr	r3, [r7, #28]
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3720      	adds	r7, #32
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	e000ed04 	.word	0xe000ed04

08004adc <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d102      	bne.n	8004af4 <osMessageQueueGetCount+0x18>
    count = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	617b      	str	r3, [r7, #20]
 8004af2:	e00e      	b.n	8004b12 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004af4:	f3ef 8305 	mrs	r3, IPSR
 8004af8:	60fb      	str	r3, [r7, #12]
  return(result);
 8004afa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d004      	beq.n	8004b0a <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8004b00:	6938      	ldr	r0, [r7, #16]
 8004b02:	f000 fd56 	bl	80055b2 <uxQueueMessagesWaitingFromISR>
 8004b06:	6178      	str	r0, [r7, #20]
 8004b08:	e003      	b.n	8004b12 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8004b0a:	6938      	ldr	r0, [r7, #16]
 8004b0c:	f000 fd32 	bl	8005574 <uxQueueMessagesWaiting>
 8004b10:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8004b12:	697b      	ldr	r3, [r7, #20]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	4a06      	ldr	r2, [pc, #24]	@ (8004b44 <vApplicationGetIdleTaskMemory+0x28>)
 8004b2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	4a05      	ldr	r2, [pc, #20]	@ (8004b48 <vApplicationGetIdleTaskMemory+0x2c>)
 8004b32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2280      	movs	r2, #128	@ 0x80
 8004b38:	601a      	str	r2, [r3, #0]
}
 8004b3a:	bf00      	nop
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bc80      	pop	{r7}
 8004b42:	4770      	bx	lr
 8004b44:	200002c4 	.word	0x200002c4
 8004b48:	20000320 	.word	0x20000320

08004b4c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4a07      	ldr	r2, [pc, #28]	@ (8004b78 <vApplicationGetTimerTaskMemory+0x2c>)
 8004b5c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4a06      	ldr	r2, [pc, #24]	@ (8004b7c <vApplicationGetTimerTaskMemory+0x30>)
 8004b62:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b6a:	601a      	str	r2, [r3, #0]
}
 8004b6c:	bf00      	nop
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bc80      	pop	{r7}
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	20000520 	.word	0x20000520
 8004b7c:	2000057c 	.word	0x2000057c

08004b80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f103 0208 	add.w	r2, r3, #8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f04f 32ff 	mov.w	r2, #4294967295
 8004b98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f103 0208 	add.w	r2, r3, #8
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f103 0208 	add.w	r2, r3, #8
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bc80      	pop	{r7}
 8004bbc:	4770      	bx	lr

08004bbe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr

08004bd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b085      	sub	sp, #20
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
 8004bde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	601a      	str	r2, [r3, #0]
}
 8004c12:	bf00      	nop
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr

08004c1c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c32:	d103      	bne.n	8004c3c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	e00c      	b.n	8004c56 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	3308      	adds	r3, #8
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	e002      	b.n	8004c4a <vListInsert+0x2e>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d2f6      	bcs.n	8004c44 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	601a      	str	r2, [r3, #0]
}
 8004c82:	bf00      	nop
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bc80      	pop	{r7}
 8004c8a:	4770      	bx	lr

08004c8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	691b      	ldr	r3, [r3, #16]
 8004c98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	6892      	ldr	r2, [r2, #8]
 8004ca2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6852      	ldr	r2, [r2, #4]
 8004cac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d103      	bne.n	8004cc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	1e5a      	subs	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3714      	adds	r7, #20
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr
	...

08004ce0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10b      	bne.n	8004d0c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf8:	f383 8811 	msr	BASEPRI, r3
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f3bf 8f4f 	dsb	sy
 8004d04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004d06:	bf00      	nop
 8004d08:	bf00      	nop
 8004d0a:	e7fd      	b.n	8004d08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d0c:	f002 fbb6 	bl	800747c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d18:	68f9      	ldr	r1, [r7, #12]
 8004d1a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d1c:	fb01 f303 	mul.w	r3, r1, r3
 8004d20:	441a      	add	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	68f9      	ldr	r1, [r7, #12]
 8004d40:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d42:	fb01 f303 	mul.w	r3, r1, r3
 8004d46:	441a      	add	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	22ff      	movs	r2, #255	@ 0xff
 8004d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	22ff      	movs	r2, #255	@ 0xff
 8004d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d114      	bne.n	8004d8c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d01a      	beq.n	8004da0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3310      	adds	r3, #16
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f001 faa4 	bl	80062bc <xTaskRemoveFromEventList>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d012      	beq.n	8004da0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004db0 <xQueueGenericReset+0xd0>)
 8004d7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	f3bf 8f4f 	dsb	sy
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	e009      	b.n	8004da0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3310      	adds	r3, #16
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff fef5 	bl	8004b80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	3324      	adds	r3, #36	@ 0x24
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff fef0 	bl	8004b80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004da0:	f002 fb9c 	bl	80074dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004da4:	2301      	movs	r3, #1
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	e000ed04 	.word	0xe000ed04

08004db4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08e      	sub	sp, #56	@ 0x38
 8004db8:	af02      	add	r7, sp, #8
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10b      	bne.n	8004de0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dcc:	f383 8811 	msr	BASEPRI, r3
 8004dd0:	f3bf 8f6f 	isb	sy
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004dda:	bf00      	nop
 8004ddc:	bf00      	nop
 8004dde:	e7fd      	b.n	8004ddc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10b      	bne.n	8004dfe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dea:	f383 8811 	msr	BASEPRI, r3
 8004dee:	f3bf 8f6f 	isb	sy
 8004df2:	f3bf 8f4f 	dsb	sy
 8004df6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004df8:	bf00      	nop
 8004dfa:	bf00      	nop
 8004dfc:	e7fd      	b.n	8004dfa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <xQueueGenericCreateStatic+0x56>
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <xQueueGenericCreateStatic+0x5a>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e000      	b.n	8004e10 <xQueueGenericCreateStatic+0x5c>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10b      	bne.n	8004e2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e18:	f383 8811 	msr	BASEPRI, r3
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	623b      	str	r3, [r7, #32]
}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d102      	bne.n	8004e38 <xQueueGenericCreateStatic+0x84>
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <xQueueGenericCreateStatic+0x88>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e000      	b.n	8004e3e <xQueueGenericCreateStatic+0x8a>
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10b      	bne.n	8004e5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e46:	f383 8811 	msr	BASEPRI, r3
 8004e4a:	f3bf 8f6f 	isb	sy
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	61fb      	str	r3, [r7, #28]
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	e7fd      	b.n	8004e56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004e5a:	2350      	movs	r3, #80	@ 0x50
 8004e5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	2b50      	cmp	r3, #80	@ 0x50
 8004e62:	d00b      	beq.n	8004e7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e68:	f383 8811 	msr	BASEPRI, r3
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	61bb      	str	r3, [r7, #24]
}
 8004e76:	bf00      	nop
 8004e78:	bf00      	nop
 8004e7a:	e7fd      	b.n	8004e78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004e7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00d      	beq.n	8004ea4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004e90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	68b9      	ldr	r1, [r7, #8]
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 f840 	bl	8004f24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3730      	adds	r7, #48	@ 0x30
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b08a      	sub	sp, #40	@ 0x28
 8004eb2:	af02      	add	r7, sp, #8
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d10b      	bne.n	8004eda <xQueueGenericCreate+0x2c>
	__asm volatile
 8004ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	613b      	str	r3, [r7, #16]
}
 8004ed4:	bf00      	nop
 8004ed6:	bf00      	nop
 8004ed8:	e7fd      	b.n	8004ed6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	fb02 f303 	mul.w	r3, r2, r3
 8004ee2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	3350      	adds	r3, #80	@ 0x50
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f002 fbc9 	bl	8007680 <pvPortMalloc>
 8004eee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d011      	beq.n	8004f1a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	3350      	adds	r3, #80	@ 0x50
 8004efe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f08:	79fa      	ldrb	r2, [r7, #7]
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	4613      	mov	r3, r2
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	68b9      	ldr	r1, [r7, #8]
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 f805 	bl	8004f24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f1a:	69bb      	ldr	r3, [r7, #24]
	}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3720      	adds	r7, #32
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
 8004f30:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d103      	bne.n	8004f40 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	e002      	b.n	8004f46 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f52:	2101      	movs	r1, #1
 8004f54:	69b8      	ldr	r0, [r7, #24]
 8004f56:	f7ff fec3 	bl	8004ce0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	78fa      	ldrb	r2, [r7, #3]
 8004f5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08e      	sub	sp, #56	@ 0x38
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10b      	bne.n	8004fa0 <xQueueGenericSend+0x34>
	__asm volatile
 8004f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f8c:	f383 8811 	msr	BASEPRI, r3
 8004f90:	f3bf 8f6f 	isb	sy
 8004f94:	f3bf 8f4f 	dsb	sy
 8004f98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f9a:	bf00      	nop
 8004f9c:	bf00      	nop
 8004f9e:	e7fd      	b.n	8004f9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d103      	bne.n	8004fae <xQueueGenericSend+0x42>
 8004fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <xQueueGenericSend+0x46>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e000      	b.n	8004fb4 <xQueueGenericSend+0x48>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10b      	bne.n	8004fd0 <xQueueGenericSend+0x64>
	__asm volatile
 8004fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fbc:	f383 8811 	msr	BASEPRI, r3
 8004fc0:	f3bf 8f6f 	isb	sy
 8004fc4:	f3bf 8f4f 	dsb	sy
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004fca:	bf00      	nop
 8004fcc:	bf00      	nop
 8004fce:	e7fd      	b.n	8004fcc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d103      	bne.n	8004fde <xQueueGenericSend+0x72>
 8004fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d101      	bne.n	8004fe2 <xQueueGenericSend+0x76>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e000      	b.n	8004fe4 <xQueueGenericSend+0x78>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10b      	bne.n	8005000 <xQueueGenericSend+0x94>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	623b      	str	r3, [r7, #32]
}
 8004ffa:	bf00      	nop
 8004ffc:	bf00      	nop
 8004ffe:	e7fd      	b.n	8004ffc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005000:	f001 fb1c 	bl	800663c <xTaskGetSchedulerState>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d102      	bne.n	8005010 <xQueueGenericSend+0xa4>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <xQueueGenericSend+0xa8>
 8005010:	2301      	movs	r3, #1
 8005012:	e000      	b.n	8005016 <xQueueGenericSend+0xaa>
 8005014:	2300      	movs	r3, #0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10b      	bne.n	8005032 <xQueueGenericSend+0xc6>
	__asm volatile
 800501a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501e:	f383 8811 	msr	BASEPRI, r3
 8005022:	f3bf 8f6f 	isb	sy
 8005026:	f3bf 8f4f 	dsb	sy
 800502a:	61fb      	str	r3, [r7, #28]
}
 800502c:	bf00      	nop
 800502e:	bf00      	nop
 8005030:	e7fd      	b.n	800502e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005032:	f002 fa23 	bl	800747c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005038:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503e:	429a      	cmp	r2, r3
 8005040:	d302      	bcc.n	8005048 <xQueueGenericSend+0xdc>
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b02      	cmp	r3, #2
 8005046:	d129      	bne.n	800509c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	68b9      	ldr	r1, [r7, #8]
 800504c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800504e:	f000 face 	bl	80055ee <prvCopyDataToQueue>
 8005052:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	2b00      	cmp	r3, #0
 800505a:	d010      	beq.n	800507e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800505c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505e:	3324      	adds	r3, #36	@ 0x24
 8005060:	4618      	mov	r0, r3
 8005062:	f001 f92b 	bl	80062bc <xTaskRemoveFromEventList>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d013      	beq.n	8005094 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800506c:	4b3f      	ldr	r3, [pc, #252]	@ (800516c <xQueueGenericSend+0x200>)
 800506e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	e00a      	b.n	8005094 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800507e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005080:	2b00      	cmp	r3, #0
 8005082:	d007      	beq.n	8005094 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005084:	4b39      	ldr	r3, [pc, #228]	@ (800516c <xQueueGenericSend+0x200>)
 8005086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005094:	f002 fa22 	bl	80074dc <vPortExitCritical>
				return pdPASS;
 8005098:	2301      	movs	r3, #1
 800509a:	e063      	b.n	8005164 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d103      	bne.n	80050aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050a2:	f002 fa1b 	bl	80074dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	e05c      	b.n	8005164 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d106      	bne.n	80050be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050b0:	f107 0314 	add.w	r3, r7, #20
 80050b4:	4618      	mov	r0, r3
 80050b6:	f001 f965 	bl	8006384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050ba:	2301      	movs	r3, #1
 80050bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050be:	f002 fa0d 	bl	80074dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050c2:	f000 fec5 	bl	8005e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050c6:	f002 f9d9 	bl	800747c <vPortEnterCritical>
 80050ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050d0:	b25b      	sxtb	r3, r3
 80050d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d6:	d103      	bne.n	80050e0 <xQueueGenericSend+0x174>
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050e6:	b25b      	sxtb	r3, r3
 80050e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ec:	d103      	bne.n	80050f6 <xQueueGenericSend+0x18a>
 80050ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050f6:	f002 f9f1 	bl	80074dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050fa:	1d3a      	adds	r2, r7, #4
 80050fc:	f107 0314 	add.w	r3, r7, #20
 8005100:	4611      	mov	r1, r2
 8005102:	4618      	mov	r0, r3
 8005104:	f001 f954 	bl	80063b0 <xTaskCheckForTimeOut>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d124      	bne.n	8005158 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800510e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005110:	f000 fb65 	bl	80057de <prvIsQueueFull>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d018      	beq.n	800514c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800511a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511c:	3310      	adds	r3, #16
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	4611      	mov	r1, r2
 8005122:	4618      	mov	r0, r3
 8005124:	f001 f878 	bl	8006218 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005128:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800512a:	f000 faf0 	bl	800570e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800512e:	f000 fe9d 	bl	8005e6c <xTaskResumeAll>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	f47f af7c 	bne.w	8005032 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800513a:	4b0c      	ldr	r3, [pc, #48]	@ (800516c <xQueueGenericSend+0x200>)
 800513c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	f3bf 8f6f 	isb	sy
 800514a:	e772      	b.n	8005032 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800514c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800514e:	f000 fade 	bl	800570e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005152:	f000 fe8b 	bl	8005e6c <xTaskResumeAll>
 8005156:	e76c      	b.n	8005032 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005158:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800515a:	f000 fad8 	bl	800570e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800515e:	f000 fe85 	bl	8005e6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005162:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005164:	4618      	mov	r0, r3
 8005166:	3738      	adds	r7, #56	@ 0x38
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	e000ed04 	.word	0xe000ed04

08005170 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b090      	sub	sp, #64	@ 0x40
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
 800517c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10b      	bne.n	80051a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518c:	f383 8811 	msr	BASEPRI, r3
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800519a:	bf00      	nop
 800519c:	bf00      	nop
 800519e:	e7fd      	b.n	800519c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d103      	bne.n	80051ae <xQueueGenericSendFromISR+0x3e>
 80051a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <xQueueGenericSendFromISR+0x42>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <xQueueGenericSendFromISR+0x44>
 80051b2:	2300      	movs	r3, #0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10b      	bne.n	80051d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80051b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051bc:	f383 8811 	msr	BASEPRI, r3
 80051c0:	f3bf 8f6f 	isb	sy
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051ca:	bf00      	nop
 80051cc:	bf00      	nop
 80051ce:	e7fd      	b.n	80051cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d103      	bne.n	80051de <xQueueGenericSendFromISR+0x6e>
 80051d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d101      	bne.n	80051e2 <xQueueGenericSendFromISR+0x72>
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <xQueueGenericSendFromISR+0x74>
 80051e2:	2300      	movs	r3, #0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10b      	bne.n	8005200 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80051e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ec:	f383 8811 	msr	BASEPRI, r3
 80051f0:	f3bf 8f6f 	isb	sy
 80051f4:	f3bf 8f4f 	dsb	sy
 80051f8:	623b      	str	r3, [r7, #32]
}
 80051fa:	bf00      	nop
 80051fc:	bf00      	nop
 80051fe:	e7fd      	b.n	80051fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005200:	f002 f9fe 	bl	8007600 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005204:	f3ef 8211 	mrs	r2, BASEPRI
 8005208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520c:	f383 8811 	msr	BASEPRI, r3
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	f3bf 8f4f 	dsb	sy
 8005218:	61fa      	str	r2, [r7, #28]
 800521a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800521c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800521e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005222:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005228:	429a      	cmp	r2, r3
 800522a:	d302      	bcc.n	8005232 <xQueueGenericSendFromISR+0xc2>
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	2b02      	cmp	r3, #2
 8005230:	d12f      	bne.n	8005292 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005234:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005238:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800523c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	68b9      	ldr	r1, [r7, #8]
 8005246:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005248:	f000 f9d1 	bl	80055ee <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800524c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005254:	d112      	bne.n	800527c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800525a:	2b00      	cmp	r3, #0
 800525c:	d016      	beq.n	800528c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800525e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005260:	3324      	adds	r3, #36	@ 0x24
 8005262:	4618      	mov	r0, r3
 8005264:	f001 f82a 	bl	80062bc <xTaskRemoveFromEventList>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00e      	beq.n	800528c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00b      	beq.n	800528c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	e007      	b.n	800528c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800527c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005280:	3301      	adds	r3, #1
 8005282:	b2db      	uxtb	r3, r3
 8005284:	b25a      	sxtb	r2, r3
 8005286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005288:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800528c:	2301      	movs	r3, #1
 800528e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005290:	e001      	b.n	8005296 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005292:	2300      	movs	r3, #0
 8005294:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005298:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3740      	adds	r7, #64	@ 0x40
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08c      	sub	sp, #48	@ 0x30
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80052b8:	2300      	movs	r3, #0
 80052ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10b      	bne.n	80052de <xQueueReceive+0x32>
	__asm volatile
 80052c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ca:	f383 8811 	msr	BASEPRI, r3
 80052ce:	f3bf 8f6f 	isb	sy
 80052d2:	f3bf 8f4f 	dsb	sy
 80052d6:	623b      	str	r3, [r7, #32]
}
 80052d8:	bf00      	nop
 80052da:	bf00      	nop
 80052dc:	e7fd      	b.n	80052da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d103      	bne.n	80052ec <xQueueReceive+0x40>
 80052e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <xQueueReceive+0x44>
 80052ec:	2301      	movs	r3, #1
 80052ee:	e000      	b.n	80052f2 <xQueueReceive+0x46>
 80052f0:	2300      	movs	r3, #0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10b      	bne.n	800530e <xQueueReceive+0x62>
	__asm volatile
 80052f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	61fb      	str	r3, [r7, #28]
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop
 800530c:	e7fd      	b.n	800530a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800530e:	f001 f995 	bl	800663c <xTaskGetSchedulerState>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d102      	bne.n	800531e <xQueueReceive+0x72>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <xQueueReceive+0x76>
 800531e:	2301      	movs	r3, #1
 8005320:	e000      	b.n	8005324 <xQueueReceive+0x78>
 8005322:	2300      	movs	r3, #0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10b      	bne.n	8005340 <xQueueReceive+0x94>
	__asm volatile
 8005328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532c:	f383 8811 	msr	BASEPRI, r3
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	f3bf 8f4f 	dsb	sy
 8005338:	61bb      	str	r3, [r7, #24]
}
 800533a:	bf00      	nop
 800533c:	bf00      	nop
 800533e:	e7fd      	b.n	800533c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005340:	f002 f89c 	bl	800747c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005348:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534c:	2b00      	cmp	r3, #0
 800534e:	d01f      	beq.n	8005390 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005354:	f000 f9b5 	bl	80056c2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535a:	1e5a      	subs	r2, r3, #1
 800535c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00f      	beq.n	8005388 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536a:	3310      	adds	r3, #16
 800536c:	4618      	mov	r0, r3
 800536e:	f000 ffa5 	bl	80062bc <xTaskRemoveFromEventList>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d007      	beq.n	8005388 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005378:	4b3c      	ldr	r3, [pc, #240]	@ (800546c <xQueueReceive+0x1c0>)
 800537a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005388:	f002 f8a8 	bl	80074dc <vPortExitCritical>
				return pdPASS;
 800538c:	2301      	movs	r3, #1
 800538e:	e069      	b.n	8005464 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d103      	bne.n	800539e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005396:	f002 f8a1 	bl	80074dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800539a:	2300      	movs	r3, #0
 800539c:	e062      	b.n	8005464 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800539e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d106      	bne.n	80053b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053a4:	f107 0310 	add.w	r3, r7, #16
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 ffeb 	bl	8006384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053ae:	2301      	movs	r3, #1
 80053b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053b2:	f002 f893 	bl	80074dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053b6:	f000 fd4b 	bl	8005e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053ba:	f002 f85f 	bl	800747c <vPortEnterCritical>
 80053be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053c4:	b25b      	sxtb	r3, r3
 80053c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ca:	d103      	bne.n	80053d4 <xQueueReceive+0x128>
 80053cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053da:	b25b      	sxtb	r3, r3
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d103      	bne.n	80053ea <xQueueReceive+0x13e>
 80053e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053ea:	f002 f877 	bl	80074dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053ee:	1d3a      	adds	r2, r7, #4
 80053f0:	f107 0310 	add.w	r3, r7, #16
 80053f4:	4611      	mov	r1, r2
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 ffda 	bl	80063b0 <xTaskCheckForTimeOut>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d123      	bne.n	800544a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005402:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005404:	f000 f9d5 	bl	80057b2 <prvIsQueueEmpty>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d017      	beq.n	800543e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800540e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005410:	3324      	adds	r3, #36	@ 0x24
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	4611      	mov	r1, r2
 8005416:	4618      	mov	r0, r3
 8005418:	f000 fefe 	bl	8006218 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800541c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800541e:	f000 f976 	bl	800570e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005422:	f000 fd23 	bl	8005e6c <xTaskResumeAll>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d189      	bne.n	8005340 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800542c:	4b0f      	ldr	r3, [pc, #60]	@ (800546c <xQueueReceive+0x1c0>)
 800542e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	e780      	b.n	8005340 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800543e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005440:	f000 f965 	bl	800570e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005444:	f000 fd12 	bl	8005e6c <xTaskResumeAll>
 8005448:	e77a      	b.n	8005340 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800544a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800544c:	f000 f95f 	bl	800570e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005450:	f000 fd0c 	bl	8005e6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005456:	f000 f9ac 	bl	80057b2 <prvIsQueueEmpty>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	f43f af6f 	beq.w	8005340 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005462:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005464:	4618      	mov	r0, r3
 8005466:	3730      	adds	r7, #48	@ 0x30
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	e000ed04 	.word	0xe000ed04

08005470 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08e      	sub	sp, #56	@ 0x38
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10b      	bne.n	800549e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548a:	f383 8811 	msr	BASEPRI, r3
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	f3bf 8f4f 	dsb	sy
 8005496:	623b      	str	r3, [r7, #32]
}
 8005498:	bf00      	nop
 800549a:	bf00      	nop
 800549c:	e7fd      	b.n	800549a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d103      	bne.n	80054ac <xQueueReceiveFromISR+0x3c>
 80054a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d101      	bne.n	80054b0 <xQueueReceiveFromISR+0x40>
 80054ac:	2301      	movs	r3, #1
 80054ae:	e000      	b.n	80054b2 <xQueueReceiveFromISR+0x42>
 80054b0:	2300      	movs	r3, #0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10b      	bne.n	80054ce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80054b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ba:	f383 8811 	msr	BASEPRI, r3
 80054be:	f3bf 8f6f 	isb	sy
 80054c2:	f3bf 8f4f 	dsb	sy
 80054c6:	61fb      	str	r3, [r7, #28]
}
 80054c8:	bf00      	nop
 80054ca:	bf00      	nop
 80054cc:	e7fd      	b.n	80054ca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054ce:	f002 f897 	bl	8007600 <vPortValidateInterruptPriority>
	__asm volatile
 80054d2:	f3ef 8211 	mrs	r2, BASEPRI
 80054d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054da:	f383 8811 	msr	BASEPRI, r3
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	61ba      	str	r2, [r7, #24]
 80054e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80054ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d02f      	beq.n	800555a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80054fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005504:	68b9      	ldr	r1, [r7, #8]
 8005506:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005508:	f000 f8db 	bl	80056c2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800550c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550e:	1e5a      	subs	r2, r3, #1
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005514:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551c:	d112      	bne.n	8005544 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d016      	beq.n	8005554 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005528:	3310      	adds	r3, #16
 800552a:	4618      	mov	r0, r3
 800552c:	f000 fec6 	bl	80062bc <xTaskRemoveFromEventList>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00e      	beq.n	8005554 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00b      	beq.n	8005554 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	e007      	b.n	8005554 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005548:	3301      	adds	r3, #1
 800554a:	b2db      	uxtb	r3, r3
 800554c:	b25a      	sxtb	r2, r3
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005554:	2301      	movs	r3, #1
 8005556:	637b      	str	r3, [r7, #52]	@ 0x34
 8005558:	e001      	b.n	800555e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800555a:	2300      	movs	r3, #0
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
 800555e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005560:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f383 8811 	msr	BASEPRI, r3
}
 8005568:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800556a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800556c:	4618      	mov	r0, r3
 800556e:	3738      	adds	r7, #56	@ 0x38
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10b      	bne.n	800559a <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8005582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005586:	f383 8811 	msr	BASEPRI, r3
 800558a:	f3bf 8f6f 	isb	sy
 800558e:	f3bf 8f4f 	dsb	sy
 8005592:	60bb      	str	r3, [r7, #8]
}
 8005594:	bf00      	nop
 8005596:	bf00      	nop
 8005598:	e7fd      	b.n	8005596 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800559a:	f001 ff6f 	bl	800747c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80055a4:	f001 ff9a 	bl	80074dc <vPortExitCritical>

	return uxReturn;
 80055a8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80055b2:	b480      	push	{r7}
 80055b4:	b087      	sub	sp, #28
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10b      	bne.n	80055dc <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 80055c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c8:	f383 8811 	msr	BASEPRI, r3
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f3bf 8f4f 	dsb	sy
 80055d4:	60fb      	str	r3, [r7, #12]
}
 80055d6:	bf00      	nop
 80055d8:	bf00      	nop
 80055da:	e7fd      	b.n	80055d8 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80055e2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80055e4:	4618      	mov	r0, r3
 80055e6:	371c      	adds	r7, #28
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bc80      	pop	{r7}
 80055ec:	4770      	bx	lr

080055ee <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b086      	sub	sp, #24
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	60f8      	str	r0, [r7, #12]
 80055f6:	60b9      	str	r1, [r7, #8]
 80055f8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80055fa:	2300      	movs	r3, #0
 80055fc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005602:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10d      	bne.n	8005628 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d14d      	bne.n	80056b0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	4618      	mov	r0, r3
 800561a:	f001 f82d 	bl	8006678 <xTaskPriorityDisinherit>
 800561e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	609a      	str	r2, [r3, #8]
 8005626:	e043      	b.n	80056b0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d119      	bne.n	8005662 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6858      	ldr	r0, [r3, #4]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	461a      	mov	r2, r3
 8005638:	68b9      	ldr	r1, [r7, #8]
 800563a:	f002 fa39 	bl	8007ab0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005646:	441a      	add	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	429a      	cmp	r2, r3
 8005656:	d32b      	bcc.n	80056b0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	605a      	str	r2, [r3, #4]
 8005660:	e026      	b.n	80056b0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	68d8      	ldr	r0, [r3, #12]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566a:	461a      	mov	r2, r3
 800566c:	68b9      	ldr	r1, [r7, #8]
 800566e:	f002 fa1f 	bl	8007ab0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567a:	425b      	negs	r3, r3
 800567c:	441a      	add	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d207      	bcs.n	800569e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	689a      	ldr	r2, [r3, #8]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005696:	425b      	negs	r3, r3
 8005698:	441a      	add	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d105      	bne.n	80056b0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	3b01      	subs	r3, #1
 80056ae:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	1c5a      	adds	r2, r3, #1
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80056b8:	697b      	ldr	r3, [r7, #20]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3718      	adds	r7, #24
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b082      	sub	sp, #8
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
 80056ca:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d018      	beq.n	8005706 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	441a      	add	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68da      	ldr	r2, [r3, #12]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d303      	bcc.n	80056f6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68d9      	ldr	r1, [r3, #12]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fe:	461a      	mov	r2, r3
 8005700:	6838      	ldr	r0, [r7, #0]
 8005702:	f002 f9d5 	bl	8007ab0 <memcpy>
	}
}
 8005706:	bf00      	nop
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b084      	sub	sp, #16
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005716:	f001 feb1 	bl	800747c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005720:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005722:	e011      	b.n	8005748 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d012      	beq.n	8005752 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	3324      	adds	r3, #36	@ 0x24
 8005730:	4618      	mov	r0, r3
 8005732:	f000 fdc3 	bl	80062bc <xTaskRemoveFromEventList>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d001      	beq.n	8005740 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800573c:	f000 fe9c 	bl	8006478 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005740:	7bfb      	ldrb	r3, [r7, #15]
 8005742:	3b01      	subs	r3, #1
 8005744:	b2db      	uxtb	r3, r3
 8005746:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800574c:	2b00      	cmp	r3, #0
 800574e:	dce9      	bgt.n	8005724 <prvUnlockQueue+0x16>
 8005750:	e000      	b.n	8005754 <prvUnlockQueue+0x46>
					break;
 8005752:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	22ff      	movs	r2, #255	@ 0xff
 8005758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800575c:	f001 febe 	bl	80074dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005760:	f001 fe8c 	bl	800747c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800576a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800576c:	e011      	b.n	8005792 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d012      	beq.n	800579c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	3310      	adds	r3, #16
 800577a:	4618      	mov	r0, r3
 800577c:	f000 fd9e 	bl	80062bc <xTaskRemoveFromEventList>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005786:	f000 fe77 	bl	8006478 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800578a:	7bbb      	ldrb	r3, [r7, #14]
 800578c:	3b01      	subs	r3, #1
 800578e:	b2db      	uxtb	r3, r3
 8005790:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005792:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005796:	2b00      	cmp	r3, #0
 8005798:	dce9      	bgt.n	800576e <prvUnlockQueue+0x60>
 800579a:	e000      	b.n	800579e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800579c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	22ff      	movs	r2, #255	@ 0xff
 80057a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057a6:	f001 fe99 	bl	80074dc <vPortExitCritical>
}
 80057aa:	bf00      	nop
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b084      	sub	sp, #16
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057ba:	f001 fe5f 	bl	800747c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d102      	bne.n	80057cc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057c6:	2301      	movs	r3, #1
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	e001      	b.n	80057d0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057cc:	2300      	movs	r3, #0
 80057ce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057d0:	f001 fe84 	bl	80074dc <vPortExitCritical>

	return xReturn;
 80057d4:	68fb      	ldr	r3, [r7, #12]
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}

080057de <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057de:	b580      	push	{r7, lr}
 80057e0:	b084      	sub	sp, #16
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057e6:	f001 fe49 	bl	800747c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d102      	bne.n	80057fc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80057f6:	2301      	movs	r3, #1
 80057f8:	60fb      	str	r3, [r7, #12]
 80057fa:	e001      	b.n	8005800 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005800:	f001 fe6c 	bl	80074dc <vPortExitCritical>

	return xReturn;
 8005804:	68fb      	ldr	r3, [r7, #12]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
	...

08005810 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800581a:	2300      	movs	r3, #0
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	e014      	b.n	800584a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005820:	4a0e      	ldr	r2, [pc, #56]	@ (800585c <vQueueAddToRegistry+0x4c>)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10b      	bne.n	8005844 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800582c:	490b      	ldr	r1, [pc, #44]	@ (800585c <vQueueAddToRegistry+0x4c>)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005836:	4a09      	ldr	r2, [pc, #36]	@ (800585c <vQueueAddToRegistry+0x4c>)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	00db      	lsls	r3, r3, #3
 800583c:	4413      	add	r3, r2
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005842:	e006      	b.n	8005852 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3301      	adds	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2b07      	cmp	r3, #7
 800584e:	d9e7      	bls.n	8005820 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005850:	bf00      	nop
 8005852:	bf00      	nop
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	bc80      	pop	{r7}
 800585a:	4770      	bx	lr
 800585c:	2000097c 	.word	0x2000097c

08005860 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005870:	f001 fe04 	bl	800747c <vPortEnterCritical>
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800587a:	b25b      	sxtb	r3, r3
 800587c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005880:	d103      	bne.n	800588a <vQueueWaitForMessageRestricted+0x2a>
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005890:	b25b      	sxtb	r3, r3
 8005892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005896:	d103      	bne.n	80058a0 <vQueueWaitForMessageRestricted+0x40>
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058a0:	f001 fe1c 	bl	80074dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d106      	bne.n	80058ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	3324      	adds	r3, #36	@ 0x24
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 fcd5 	bl	8006264 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80058ba:	6978      	ldr	r0, [r7, #20]
 80058bc:	f7ff ff27 	bl	800570e <prvUnlockQueue>
	}
 80058c0:	bf00      	nop
 80058c2:	3718      	adds	r7, #24
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b08e      	sub	sp, #56	@ 0x38
 80058cc:	af04      	add	r7, sp, #16
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
 80058d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80058d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10b      	bne.n	80058f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80058dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e0:	f383 8811 	msr	BASEPRI, r3
 80058e4:	f3bf 8f6f 	isb	sy
 80058e8:	f3bf 8f4f 	dsb	sy
 80058ec:	623b      	str	r3, [r7, #32]
}
 80058ee:	bf00      	nop
 80058f0:	bf00      	nop
 80058f2:	e7fd      	b.n	80058f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80058f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10b      	bne.n	8005912 <xTaskCreateStatic+0x4a>
	__asm volatile
 80058fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	61fb      	str	r3, [r7, #28]
}
 800590c:	bf00      	nop
 800590e:	bf00      	nop
 8005910:	e7fd      	b.n	800590e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005912:	235c      	movs	r3, #92	@ 0x5c
 8005914:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	2b5c      	cmp	r3, #92	@ 0x5c
 800591a:	d00b      	beq.n	8005934 <xTaskCreateStatic+0x6c>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	61bb      	str	r3, [r7, #24]
}
 800592e:	bf00      	nop
 8005930:	bf00      	nop
 8005932:	e7fd      	b.n	8005930 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005934:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005938:	2b00      	cmp	r3, #0
 800593a:	d01e      	beq.n	800597a <xTaskCreateStatic+0xb2>
 800593c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800593e:	2b00      	cmp	r3, #0
 8005940:	d01b      	beq.n	800597a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005944:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800594a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800594c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594e:	2202      	movs	r2, #2
 8005950:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005954:	2300      	movs	r3, #0
 8005956:	9303      	str	r3, [sp, #12]
 8005958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595a:	9302      	str	r3, [sp, #8]
 800595c:	f107 0314 	add.w	r3, r7, #20
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f000 f850 	bl	8005a12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005972:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005974:	f000 f8de 	bl	8005b34 <prvAddNewTaskToReadyList>
 8005978:	e001      	b.n	800597e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800597a:	2300      	movs	r3, #0
 800597c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800597e:	697b      	ldr	r3, [r7, #20]
	}
 8005980:	4618      	mov	r0, r3
 8005982:	3728      	adds	r7, #40	@ 0x28
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005988:	b580      	push	{r7, lr}
 800598a:	b08c      	sub	sp, #48	@ 0x30
 800598c:	af04      	add	r7, sp, #16
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	4613      	mov	r3, r2
 8005996:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005998:	88fb      	ldrh	r3, [r7, #6]
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4618      	mov	r0, r3
 800599e:	f001 fe6f 	bl	8007680 <pvPortMalloc>
 80059a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00e      	beq.n	80059c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80059aa:	205c      	movs	r0, #92	@ 0x5c
 80059ac:	f001 fe68 	bl	8007680 <pvPortMalloc>
 80059b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80059be:	e005      	b.n	80059cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059c0:	6978      	ldr	r0, [r7, #20]
 80059c2:	f001 ff2b 	bl	800781c <vPortFree>
 80059c6:	e001      	b.n	80059cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d017      	beq.n	8005a02 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80059da:	88fa      	ldrh	r2, [r7, #6]
 80059dc:	2300      	movs	r3, #0
 80059de:	9303      	str	r3, [sp, #12]
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	9302      	str	r3, [sp, #8]
 80059e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059e6:	9301      	str	r3, [sp, #4]
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 f80e 	bl	8005a12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059f6:	69f8      	ldr	r0, [r7, #28]
 80059f8:	f000 f89c 	bl	8005b34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80059fc:	2301      	movs	r3, #1
 80059fe:	61bb      	str	r3, [r7, #24]
 8005a00:	e002      	b.n	8005a08 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a02:	f04f 33ff 	mov.w	r3, #4294967295
 8005a06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a08:	69bb      	ldr	r3, [r7, #24]
	}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3720      	adds	r7, #32
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b088      	sub	sp, #32
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	607a      	str	r2, [r7, #4]
 8005a1e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a22:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	461a      	mov	r2, r3
 8005a2a:	21a5      	movs	r1, #165	@ 0xa5
 8005a2c:	f002 f814 	bl	8007a58 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4413      	add	r3, r2
 8005a40:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	f023 0307 	bic.w	r3, r3, #7
 8005a48:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	f003 0307 	and.w	r3, r3, #7
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00b      	beq.n	8005a6c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	617b      	str	r3, [r7, #20]
}
 8005a66:	bf00      	nop
 8005a68:	bf00      	nop
 8005a6a:	e7fd      	b.n	8005a68 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d01f      	beq.n	8005ab2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a72:	2300      	movs	r3, #0
 8005a74:	61fb      	str	r3, [r7, #28]
 8005a76:	e012      	b.n	8005a9e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	7819      	ldrb	r1, [r3, #0]
 8005a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	4413      	add	r3, r2
 8005a86:	3334      	adds	r3, #52	@ 0x34
 8005a88:	460a      	mov	r2, r1
 8005a8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	4413      	add	r3, r2
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d006      	beq.n	8005aa6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	61fb      	str	r3, [r7, #28]
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	2b0f      	cmp	r3, #15
 8005aa2:	d9e9      	bls.n	8005a78 <prvInitialiseNewTask+0x66>
 8005aa4:	e000      	b.n	8005aa8 <prvInitialiseNewTask+0x96>
			{
				break;
 8005aa6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ab0:	e003      	b.n	8005aba <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005abc:	2b37      	cmp	r3, #55	@ 0x37
 8005abe:	d901      	bls.n	8005ac4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ac0:	2337      	movs	r3, #55	@ 0x37
 8005ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005acc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ace:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	3304      	adds	r3, #4
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff f86f 	bl	8004bbe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae2:	3318      	adds	r3, #24
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff f86a 	bl	8004bbe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005afe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b02:	2200      	movs	r2, #0
 8005b04:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	68f9      	ldr	r1, [r7, #12]
 8005b12:	69b8      	ldr	r0, [r7, #24]
 8005b14:	f001 fbc0 	bl	8007298 <pxPortInitialiseStack>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b2a:	bf00      	nop
 8005b2c:	3720      	adds	r7, #32
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b3c:	f001 fc9e 	bl	800747c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b40:	4b2d      	ldr	r3, [pc, #180]	@ (8005bf8 <prvAddNewTaskToReadyList+0xc4>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	3301      	adds	r3, #1
 8005b46:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf8 <prvAddNewTaskToReadyList+0xc4>)
 8005b48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8005bfc <prvAddNewTaskToReadyList+0xc8>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d109      	bne.n	8005b66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b52:	4a2a      	ldr	r2, [pc, #168]	@ (8005bfc <prvAddNewTaskToReadyList+0xc8>)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b58:	4b27      	ldr	r3, [pc, #156]	@ (8005bf8 <prvAddNewTaskToReadyList+0xc4>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d110      	bne.n	8005b82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b60:	f000 fcae 	bl	80064c0 <prvInitialiseTaskLists>
 8005b64:	e00d      	b.n	8005b82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b66:	4b26      	ldr	r3, [pc, #152]	@ (8005c00 <prvAddNewTaskToReadyList+0xcc>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d109      	bne.n	8005b82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b6e:	4b23      	ldr	r3, [pc, #140]	@ (8005bfc <prvAddNewTaskToReadyList+0xc8>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d802      	bhi.n	8005b82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b7c:	4a1f      	ldr	r2, [pc, #124]	@ (8005bfc <prvAddNewTaskToReadyList+0xc8>)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b82:	4b20      	ldr	r3, [pc, #128]	@ (8005c04 <prvAddNewTaskToReadyList+0xd0>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3301      	adds	r3, #1
 8005b88:	4a1e      	ldr	r2, [pc, #120]	@ (8005c04 <prvAddNewTaskToReadyList+0xd0>)
 8005b8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8005c04 <prvAddNewTaskToReadyList+0xd0>)
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b98:	4b1b      	ldr	r3, [pc, #108]	@ (8005c08 <prvAddNewTaskToReadyList+0xd4>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d903      	bls.n	8005ba8 <prvAddNewTaskToReadyList+0x74>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba4:	4a18      	ldr	r2, [pc, #96]	@ (8005c08 <prvAddNewTaskToReadyList+0xd4>)
 8005ba6:	6013      	str	r3, [r2, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bac:	4613      	mov	r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	4413      	add	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4a15      	ldr	r2, [pc, #84]	@ (8005c0c <prvAddNewTaskToReadyList+0xd8>)
 8005bb6:	441a      	add	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	3304      	adds	r3, #4
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	4610      	mov	r0, r2
 8005bc0:	f7ff f809 	bl	8004bd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005bc4:	f001 fc8a 	bl	80074dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8005c00 <prvAddNewTaskToReadyList+0xcc>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00e      	beq.n	8005bee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bfc <prvAddNewTaskToReadyList+0xc8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d207      	bcs.n	8005bee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005bde:	4b0c      	ldr	r3, [pc, #48]	@ (8005c10 <prvAddNewTaskToReadyList+0xdc>)
 8005be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005be4:	601a      	str	r2, [r3, #0]
 8005be6:	f3bf 8f4f 	dsb	sy
 8005bea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bee:	bf00      	nop
 8005bf0:	3708      	adds	r7, #8
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20000e90 	.word	0x20000e90
 8005bfc:	200009bc 	.word	0x200009bc
 8005c00:	20000e9c 	.word	0x20000e9c
 8005c04:	20000eac 	.word	0x20000eac
 8005c08:	20000e98 	.word	0x20000e98
 8005c0c:	200009c0 	.word	0x200009c0
 8005c10:	e000ed04 	.word	0xe000ed04

08005c14 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08a      	sub	sp, #40	@ 0x28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10b      	bne.n	8005c40 <vTaskDelayUntil+0x2c>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	617b      	str	r3, [r7, #20]
}
 8005c3a:	bf00      	nop
 8005c3c:	bf00      	nop
 8005c3e:	e7fd      	b.n	8005c3c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d10b      	bne.n	8005c5e <vTaskDelayUntil+0x4a>
	__asm volatile
 8005c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4a:	f383 8811 	msr	BASEPRI, r3
 8005c4e:	f3bf 8f6f 	isb	sy
 8005c52:	f3bf 8f4f 	dsb	sy
 8005c56:	613b      	str	r3, [r7, #16]
}
 8005c58:	bf00      	nop
 8005c5a:	bf00      	nop
 8005c5c:	e7fd      	b.n	8005c5a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8005c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8005d08 <vTaskDelayUntil+0xf4>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00b      	beq.n	8005c7e <vTaskDelayUntil+0x6a>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	60fb      	str	r3, [r7, #12]
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	e7fd      	b.n	8005c7a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8005c7e:	f000 f8e7 	bl	8005e50 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005c82:	4b22      	ldr	r3, [pc, #136]	@ (8005d0c <vTaskDelayUntil+0xf8>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	683a      	ldr	r2, [r7, #0]
 8005c8e:	4413      	add	r3, r2
 8005c90:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	6a3a      	ldr	r2, [r7, #32]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d20b      	bcs.n	8005cb4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	69fa      	ldr	r2, [r7, #28]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d211      	bcs.n	8005cca <vTaskDelayUntil+0xb6>
 8005ca6:	69fa      	ldr	r2, [r7, #28]
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d90d      	bls.n	8005cca <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cb2:	e00a      	b.n	8005cca <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	69fa      	ldr	r2, [r7, #28]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d303      	bcc.n	8005cc6 <vTaskDelayUntil+0xb2>
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d901      	bls.n	8005cca <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	69fa      	ldr	r2, [r7, #28]
 8005cce:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d006      	beq.n	8005ce4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005cd6:	69fa      	ldr	r2, [r7, #28]
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2100      	movs	r1, #0
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 ff2e 	bl	8006b40 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005ce4:	f000 f8c2 	bl	8005e6c <xTaskResumeAll>
 8005ce8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d107      	bne.n	8005d00 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8005cf0:	4b07      	ldr	r3, [pc, #28]	@ (8005d10 <vTaskDelayUntil+0xfc>)
 8005cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	f3bf 8f4f 	dsb	sy
 8005cfc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d00:	bf00      	nop
 8005d02:	3728      	adds	r7, #40	@ 0x28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	20000eb8 	.word	0x20000eb8
 8005d0c:	20000e94 	.word	0x20000e94
 8005d10:	e000ed04 	.word	0xe000ed04

08005d14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d018      	beq.n	8005d58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005d26:	4b14      	ldr	r3, [pc, #80]	@ (8005d78 <vTaskDelay+0x64>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00b      	beq.n	8005d46 <vTaskDelay+0x32>
	__asm volatile
 8005d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d32:	f383 8811 	msr	BASEPRI, r3
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	60bb      	str	r3, [r7, #8]
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	e7fd      	b.n	8005d42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005d46:	f000 f883 	bl	8005e50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 fef7 	bl	8006b40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d52:	f000 f88b 	bl	8005e6c <xTaskResumeAll>
 8005d56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d107      	bne.n	8005d6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005d5e:	4b07      	ldr	r3, [pc, #28]	@ (8005d7c <vTaskDelay+0x68>)
 8005d60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d64:	601a      	str	r2, [r3, #0]
 8005d66:	f3bf 8f4f 	dsb	sy
 8005d6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d6e:	bf00      	nop
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	20000eb8 	.word	0x20000eb8
 8005d7c:	e000ed04 	.word	0xe000ed04

08005d80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b08a      	sub	sp, #40	@ 0x28
 8005d84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d86:	2300      	movs	r3, #0
 8005d88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d8e:	463a      	mov	r2, r7
 8005d90:	1d39      	adds	r1, r7, #4
 8005d92:	f107 0308 	add.w	r3, r7, #8
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fe fec0 	bl	8004b1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d9c:	6839      	ldr	r1, [r7, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	9202      	str	r2, [sp, #8]
 8005da4:	9301      	str	r3, [sp, #4]
 8005da6:	2300      	movs	r3, #0
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	2300      	movs	r3, #0
 8005dac:	460a      	mov	r2, r1
 8005dae:	4922      	ldr	r1, [pc, #136]	@ (8005e38 <vTaskStartScheduler+0xb8>)
 8005db0:	4822      	ldr	r0, [pc, #136]	@ (8005e3c <vTaskStartScheduler+0xbc>)
 8005db2:	f7ff fd89 	bl	80058c8 <xTaskCreateStatic>
 8005db6:	4603      	mov	r3, r0
 8005db8:	4a21      	ldr	r2, [pc, #132]	@ (8005e40 <vTaskStartScheduler+0xc0>)
 8005dba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005dbc:	4b20      	ldr	r3, [pc, #128]	@ (8005e40 <vTaskStartScheduler+0xc0>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d002      	beq.n	8005dca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	e001      	b.n	8005dce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d102      	bne.n	8005dda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005dd4:	f000 ff08 	bl	8006be8 <xTimerCreateTimerTask>
 8005dd8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d116      	bne.n	8005e0e <vTaskStartScheduler+0x8e>
	__asm volatile
 8005de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de4:	f383 8811 	msr	BASEPRI, r3
 8005de8:	f3bf 8f6f 	isb	sy
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	613b      	str	r3, [r7, #16]
}
 8005df2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005df4:	4b13      	ldr	r3, [pc, #76]	@ (8005e44 <vTaskStartScheduler+0xc4>)
 8005df6:	f04f 32ff 	mov.w	r2, #4294967295
 8005dfa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005dfc:	4b12      	ldr	r3, [pc, #72]	@ (8005e48 <vTaskStartScheduler+0xc8>)
 8005dfe:	2201      	movs	r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e02:	4b12      	ldr	r3, [pc, #72]	@ (8005e4c <vTaskStartScheduler+0xcc>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e08:	f001 fac6 	bl	8007398 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e0c:	e00f      	b.n	8005e2e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e14:	d10b      	bne.n	8005e2e <vTaskStartScheduler+0xae>
	__asm volatile
 8005e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e1a:	f383 8811 	msr	BASEPRI, r3
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	f3bf 8f4f 	dsb	sy
 8005e26:	60fb      	str	r3, [r7, #12]
}
 8005e28:	bf00      	nop
 8005e2a:	bf00      	nop
 8005e2c:	e7fd      	b.n	8005e2a <vTaskStartScheduler+0xaa>
}
 8005e2e:	bf00      	nop
 8005e30:	3718      	adds	r7, #24
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	08007b18 	.word	0x08007b18
 8005e3c:	08006491 	.word	0x08006491
 8005e40:	20000eb4 	.word	0x20000eb4
 8005e44:	20000eb0 	.word	0x20000eb0
 8005e48:	20000e9c 	.word	0x20000e9c
 8005e4c:	20000e94 	.word	0x20000e94

08005e50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e50:	b480      	push	{r7}
 8005e52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005e54:	4b04      	ldr	r3, [pc, #16]	@ (8005e68 <vTaskSuspendAll+0x18>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	4a03      	ldr	r2, [pc, #12]	@ (8005e68 <vTaskSuspendAll+0x18>)
 8005e5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005e5e:	bf00      	nop
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bc80      	pop	{r7}
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	20000eb8 	.word	0x20000eb8

08005e6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e72:	2300      	movs	r3, #0
 8005e74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e76:	2300      	movs	r3, #0
 8005e78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e7a:	4b42      	ldr	r3, [pc, #264]	@ (8005f84 <xTaskResumeAll+0x118>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10b      	bne.n	8005e9a <xTaskResumeAll+0x2e>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	603b      	str	r3, [r7, #0]
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop
 8005e98:	e7fd      	b.n	8005e96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e9a:	f001 faef 	bl	800747c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e9e:	4b39      	ldr	r3, [pc, #228]	@ (8005f84 <xTaskResumeAll+0x118>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	4a37      	ldr	r2, [pc, #220]	@ (8005f84 <xTaskResumeAll+0x118>)
 8005ea6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ea8:	4b36      	ldr	r3, [pc, #216]	@ (8005f84 <xTaskResumeAll+0x118>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d162      	bne.n	8005f76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005eb0:	4b35      	ldr	r3, [pc, #212]	@ (8005f88 <xTaskResumeAll+0x11c>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d05e      	beq.n	8005f76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eb8:	e02f      	b.n	8005f1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eba:	4b34      	ldr	r3, [pc, #208]	@ (8005f8c <xTaskResumeAll+0x120>)
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	3318      	adds	r3, #24
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fe fee0 	bl	8004c8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3304      	adds	r3, #4
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fe fedb 	bl	8004c8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eda:	4b2d      	ldr	r3, [pc, #180]	@ (8005f90 <xTaskResumeAll+0x124>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d903      	bls.n	8005eea <xTaskResumeAll+0x7e>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8005f90 <xTaskResumeAll+0x124>)
 8005ee8:	6013      	str	r3, [r2, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eee:	4613      	mov	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	4413      	add	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4a27      	ldr	r2, [pc, #156]	@ (8005f94 <xTaskResumeAll+0x128>)
 8005ef8:	441a      	add	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	3304      	adds	r3, #4
 8005efe:	4619      	mov	r1, r3
 8005f00:	4610      	mov	r0, r2
 8005f02:	f7fe fe68 	bl	8004bd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f0a:	4b23      	ldr	r3, [pc, #140]	@ (8005f98 <xTaskResumeAll+0x12c>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d302      	bcc.n	8005f1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005f14:	4b21      	ldr	r3, [pc, #132]	@ (8005f9c <xTaskResumeAll+0x130>)
 8005f16:	2201      	movs	r2, #1
 8005f18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8005f8c <xTaskResumeAll+0x120>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1cb      	bne.n	8005eba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d001      	beq.n	8005f2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f28:	f000 fb68 	bl	80065fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa0 <xTaskResumeAll+0x134>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d010      	beq.n	8005f5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f38:	f000 f856 	bl	8005fe8 <xTaskIncrementTick>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d002      	beq.n	8005f48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005f42:	4b16      	ldr	r3, [pc, #88]	@ (8005f9c <xTaskResumeAll+0x130>)
 8005f44:	2201      	movs	r2, #1
 8005f46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1f1      	bne.n	8005f38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005f54:	4b12      	ldr	r3, [pc, #72]	@ (8005fa0 <xTaskResumeAll+0x134>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f5a:	4b10      	ldr	r3, [pc, #64]	@ (8005f9c <xTaskResumeAll+0x130>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d009      	beq.n	8005f76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005f62:	2301      	movs	r3, #1
 8005f64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005f66:	4b0f      	ldr	r3, [pc, #60]	@ (8005fa4 <xTaskResumeAll+0x138>)
 8005f68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f6c:	601a      	str	r2, [r3, #0]
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f76:	f001 fab1 	bl	80074dc <vPortExitCritical>

	return xAlreadyYielded;
 8005f7a:	68bb      	ldr	r3, [r7, #8]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	20000eb8 	.word	0x20000eb8
 8005f88:	20000e90 	.word	0x20000e90
 8005f8c:	20000e50 	.word	0x20000e50
 8005f90:	20000e98 	.word	0x20000e98
 8005f94:	200009c0 	.word	0x200009c0
 8005f98:	200009bc 	.word	0x200009bc
 8005f9c:	20000ea4 	.word	0x20000ea4
 8005fa0:	20000ea0 	.word	0x20000ea0
 8005fa4:	e000ed04 	.word	0xe000ed04

08005fa8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005fae:	4b04      	ldr	r3, [pc, #16]	@ (8005fc0 <xTaskGetTickCount+0x18>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005fb4:	687b      	ldr	r3, [r7, #4]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bc80      	pop	{r7}
 8005fbe:	4770      	bx	lr
 8005fc0:	20000e94 	.word	0x20000e94

08005fc4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005fca:	f001 fb19 	bl	8007600 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005fce:	2300      	movs	r3, #0
 8005fd0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005fd2:	4b04      	ldr	r3, [pc, #16]	@ (8005fe4 <xTaskGetTickCountFromISR+0x20>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005fd8:	683b      	ldr	r3, [r7, #0]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3708      	adds	r7, #8
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20000e94 	.word	0x20000e94

08005fe8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b086      	sub	sp, #24
 8005fec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ff2:	4b4f      	ldr	r3, [pc, #316]	@ (8006130 <xTaskIncrementTick+0x148>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f040 8090 	bne.w	800611c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ffc:	4b4d      	ldr	r3, [pc, #308]	@ (8006134 <xTaskIncrementTick+0x14c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	3301      	adds	r3, #1
 8006002:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006004:	4a4b      	ldr	r2, [pc, #300]	@ (8006134 <xTaskIncrementTick+0x14c>)
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d121      	bne.n	8006054 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006010:	4b49      	ldr	r3, [pc, #292]	@ (8006138 <xTaskIncrementTick+0x150>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00b      	beq.n	8006032 <xTaskIncrementTick+0x4a>
	__asm volatile
 800601a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800601e:	f383 8811 	msr	BASEPRI, r3
 8006022:	f3bf 8f6f 	isb	sy
 8006026:	f3bf 8f4f 	dsb	sy
 800602a:	603b      	str	r3, [r7, #0]
}
 800602c:	bf00      	nop
 800602e:	bf00      	nop
 8006030:	e7fd      	b.n	800602e <xTaskIncrementTick+0x46>
 8006032:	4b41      	ldr	r3, [pc, #260]	@ (8006138 <xTaskIncrementTick+0x150>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	4b40      	ldr	r3, [pc, #256]	@ (800613c <xTaskIncrementTick+0x154>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a3e      	ldr	r2, [pc, #248]	@ (8006138 <xTaskIncrementTick+0x150>)
 800603e:	6013      	str	r3, [r2, #0]
 8006040:	4a3e      	ldr	r2, [pc, #248]	@ (800613c <xTaskIncrementTick+0x154>)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6013      	str	r3, [r2, #0]
 8006046:	4b3e      	ldr	r3, [pc, #248]	@ (8006140 <xTaskIncrementTick+0x158>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	3301      	adds	r3, #1
 800604c:	4a3c      	ldr	r2, [pc, #240]	@ (8006140 <xTaskIncrementTick+0x158>)
 800604e:	6013      	str	r3, [r2, #0]
 8006050:	f000 fad4 	bl	80065fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006054:	4b3b      	ldr	r3, [pc, #236]	@ (8006144 <xTaskIncrementTick+0x15c>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	429a      	cmp	r2, r3
 800605c:	d349      	bcc.n	80060f2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800605e:	4b36      	ldr	r3, [pc, #216]	@ (8006138 <xTaskIncrementTick+0x150>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d104      	bne.n	8006072 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006068:	4b36      	ldr	r3, [pc, #216]	@ (8006144 <xTaskIncrementTick+0x15c>)
 800606a:	f04f 32ff 	mov.w	r2, #4294967295
 800606e:	601a      	str	r2, [r3, #0]
					break;
 8006070:	e03f      	b.n	80060f2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006072:	4b31      	ldr	r3, [pc, #196]	@ (8006138 <xTaskIncrementTick+0x150>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	429a      	cmp	r2, r3
 8006088:	d203      	bcs.n	8006092 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800608a:	4a2e      	ldr	r2, [pc, #184]	@ (8006144 <xTaskIncrementTick+0x15c>)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006090:	e02f      	b.n	80060f2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	3304      	adds	r3, #4
 8006096:	4618      	mov	r0, r3
 8006098:	f7fe fdf8 	bl	8004c8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d004      	beq.n	80060ae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	3318      	adds	r3, #24
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7fe fdef 	bl	8004c8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b2:	4b25      	ldr	r3, [pc, #148]	@ (8006148 <xTaskIncrementTick+0x160>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d903      	bls.n	80060c2 <xTaskIncrementTick+0xda>
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060be:	4a22      	ldr	r2, [pc, #136]	@ (8006148 <xTaskIncrementTick+0x160>)
 80060c0:	6013      	str	r3, [r2, #0]
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c6:	4613      	mov	r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4413      	add	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4a1f      	ldr	r2, [pc, #124]	@ (800614c <xTaskIncrementTick+0x164>)
 80060d0:	441a      	add	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	3304      	adds	r3, #4
 80060d6:	4619      	mov	r1, r3
 80060d8:	4610      	mov	r0, r2
 80060da:	f7fe fd7c 	bl	8004bd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006150 <xTaskIncrementTick+0x168>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d3b8      	bcc.n	800605e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80060ec:	2301      	movs	r3, #1
 80060ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060f0:	e7b5      	b.n	800605e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80060f2:	4b17      	ldr	r3, [pc, #92]	@ (8006150 <xTaskIncrementTick+0x168>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f8:	4914      	ldr	r1, [pc, #80]	@ (800614c <xTaskIncrementTick+0x164>)
 80060fa:	4613      	mov	r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	4413      	add	r3, r2
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	440b      	add	r3, r1
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d901      	bls.n	800610e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800610a:	2301      	movs	r3, #1
 800610c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800610e:	4b11      	ldr	r3, [pc, #68]	@ (8006154 <xTaskIncrementTick+0x16c>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d007      	beq.n	8006126 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006116:	2301      	movs	r3, #1
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	e004      	b.n	8006126 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800611c:	4b0e      	ldr	r3, [pc, #56]	@ (8006158 <xTaskIncrementTick+0x170>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3301      	adds	r3, #1
 8006122:	4a0d      	ldr	r2, [pc, #52]	@ (8006158 <xTaskIncrementTick+0x170>)
 8006124:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006126:	697b      	ldr	r3, [r7, #20]
}
 8006128:	4618      	mov	r0, r3
 800612a:	3718      	adds	r7, #24
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	20000eb8 	.word	0x20000eb8
 8006134:	20000e94 	.word	0x20000e94
 8006138:	20000e48 	.word	0x20000e48
 800613c:	20000e4c 	.word	0x20000e4c
 8006140:	20000ea8 	.word	0x20000ea8
 8006144:	20000eb0 	.word	0x20000eb0
 8006148:	20000e98 	.word	0x20000e98
 800614c:	200009c0 	.word	0x200009c0
 8006150:	200009bc 	.word	0x200009bc
 8006154:	20000ea4 	.word	0x20000ea4
 8006158:	20000ea0 	.word	0x20000ea0

0800615c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006162:	4b28      	ldr	r3, [pc, #160]	@ (8006204 <vTaskSwitchContext+0xa8>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d003      	beq.n	8006172 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800616a:	4b27      	ldr	r3, [pc, #156]	@ (8006208 <vTaskSwitchContext+0xac>)
 800616c:	2201      	movs	r2, #1
 800616e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006170:	e042      	b.n	80061f8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006172:	4b25      	ldr	r3, [pc, #148]	@ (8006208 <vTaskSwitchContext+0xac>)
 8006174:	2200      	movs	r2, #0
 8006176:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006178:	4b24      	ldr	r3, [pc, #144]	@ (800620c <vTaskSwitchContext+0xb0>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	60fb      	str	r3, [r7, #12]
 800617e:	e011      	b.n	80061a4 <vTaskSwitchContext+0x48>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10b      	bne.n	800619e <vTaskSwitchContext+0x42>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	607b      	str	r3, [r7, #4]
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	e7fd      	b.n	800619a <vTaskSwitchContext+0x3e>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	60fb      	str	r3, [r7, #12]
 80061a4:	491a      	ldr	r1, [pc, #104]	@ (8006210 <vTaskSwitchContext+0xb4>)
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	440b      	add	r3, r1
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0e3      	beq.n	8006180 <vTaskSwitchContext+0x24>
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	4613      	mov	r3, r2
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	4413      	add	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4a13      	ldr	r2, [pc, #76]	@ (8006210 <vTaskSwitchContext+0xb4>)
 80061c4:	4413      	add	r3, r2
 80061c6:	60bb      	str	r3, [r7, #8]
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	685a      	ldr	r2, [r3, #4]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	605a      	str	r2, [r3, #4]
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	3308      	adds	r3, #8
 80061da:	429a      	cmp	r2, r3
 80061dc:	d104      	bne.n	80061e8 <vTaskSwitchContext+0x8c>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	605a      	str	r2, [r3, #4]
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	4a09      	ldr	r2, [pc, #36]	@ (8006214 <vTaskSwitchContext+0xb8>)
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	4a06      	ldr	r2, [pc, #24]	@ (800620c <vTaskSwitchContext+0xb0>)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6013      	str	r3, [r2, #0]
}
 80061f8:	bf00      	nop
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bc80      	pop	{r7}
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	20000eb8 	.word	0x20000eb8
 8006208:	20000ea4 	.word	0x20000ea4
 800620c:	20000e98 	.word	0x20000e98
 8006210:	200009c0 	.word	0x200009c0
 8006214:	200009bc 	.word	0x200009bc

08006218 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10b      	bne.n	8006240 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622c:	f383 8811 	msr	BASEPRI, r3
 8006230:	f3bf 8f6f 	isb	sy
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	60fb      	str	r3, [r7, #12]
}
 800623a:	bf00      	nop
 800623c:	bf00      	nop
 800623e:	e7fd      	b.n	800623c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006240:	4b07      	ldr	r3, [pc, #28]	@ (8006260 <vTaskPlaceOnEventList+0x48>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3318      	adds	r3, #24
 8006246:	4619      	mov	r1, r3
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f7fe fce7 	bl	8004c1c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800624e:	2101      	movs	r1, #1
 8006250:	6838      	ldr	r0, [r7, #0]
 8006252:	f000 fc75 	bl	8006b40 <prvAddCurrentTaskToDelayedList>
}
 8006256:	bf00      	nop
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	200009bc 	.word	0x200009bc

08006264 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d10b      	bne.n	800628e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627a:	f383 8811 	msr	BASEPRI, r3
 800627e:	f3bf 8f6f 	isb	sy
 8006282:	f3bf 8f4f 	dsb	sy
 8006286:	617b      	str	r3, [r7, #20]
}
 8006288:	bf00      	nop
 800628a:	bf00      	nop
 800628c:	e7fd      	b.n	800628a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800628e:	4b0a      	ldr	r3, [pc, #40]	@ (80062b8 <vTaskPlaceOnEventListRestricted+0x54>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	3318      	adds	r3, #24
 8006294:	4619      	mov	r1, r3
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f7fe fc9d 	bl	8004bd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d002      	beq.n	80062a8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80062a2:	f04f 33ff 	mov.w	r3, #4294967295
 80062a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	68b8      	ldr	r0, [r7, #8]
 80062ac:	f000 fc48 	bl	8006b40 <prvAddCurrentTaskToDelayedList>
	}
 80062b0:	bf00      	nop
 80062b2:	3718      	adds	r7, #24
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	200009bc 	.word	0x200009bc

080062bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b086      	sub	sp, #24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10b      	bne.n	80062ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80062d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d6:	f383 8811 	msr	BASEPRI, r3
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	f3bf 8f4f 	dsb	sy
 80062e2:	60fb      	str	r3, [r7, #12]
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop
 80062e8:	e7fd      	b.n	80062e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	3318      	adds	r3, #24
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fe fccc 	bl	8004c8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062f4:	4b1d      	ldr	r3, [pc, #116]	@ (800636c <xTaskRemoveFromEventList+0xb0>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d11d      	bne.n	8006338 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	3304      	adds	r3, #4
 8006300:	4618      	mov	r0, r3
 8006302:	f7fe fcc3 	bl	8004c8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800630a:	4b19      	ldr	r3, [pc, #100]	@ (8006370 <xTaskRemoveFromEventList+0xb4>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	429a      	cmp	r2, r3
 8006310:	d903      	bls.n	800631a <xTaskRemoveFromEventList+0x5e>
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006316:	4a16      	ldr	r2, [pc, #88]	@ (8006370 <xTaskRemoveFromEventList+0xb4>)
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	4a13      	ldr	r2, [pc, #76]	@ (8006374 <xTaskRemoveFromEventList+0xb8>)
 8006328:	441a      	add	r2, r3
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	3304      	adds	r3, #4
 800632e:	4619      	mov	r1, r3
 8006330:	4610      	mov	r0, r2
 8006332:	f7fe fc50 	bl	8004bd6 <vListInsertEnd>
 8006336:	e005      	b.n	8006344 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	3318      	adds	r3, #24
 800633c:	4619      	mov	r1, r3
 800633e:	480e      	ldr	r0, [pc, #56]	@ (8006378 <xTaskRemoveFromEventList+0xbc>)
 8006340:	f7fe fc49 	bl	8004bd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006348:	4b0c      	ldr	r3, [pc, #48]	@ (800637c <xTaskRemoveFromEventList+0xc0>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634e:	429a      	cmp	r2, r3
 8006350:	d905      	bls.n	800635e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006352:	2301      	movs	r3, #1
 8006354:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006356:	4b0a      	ldr	r3, [pc, #40]	@ (8006380 <xTaskRemoveFromEventList+0xc4>)
 8006358:	2201      	movs	r2, #1
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	e001      	b.n	8006362 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006362:	697b      	ldr	r3, [r7, #20]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	20000eb8 	.word	0x20000eb8
 8006370:	20000e98 	.word	0x20000e98
 8006374:	200009c0 	.word	0x200009c0
 8006378:	20000e50 	.word	0x20000e50
 800637c:	200009bc 	.word	0x200009bc
 8006380:	20000ea4 	.word	0x20000ea4

08006384 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800638c:	4b06      	ldr	r3, [pc, #24]	@ (80063a8 <vTaskInternalSetTimeOutState+0x24>)
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006394:	4b05      	ldr	r3, [pc, #20]	@ (80063ac <vTaskInternalSetTimeOutState+0x28>)
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	605a      	str	r2, [r3, #4]
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bc80      	pop	{r7}
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	20000ea8 	.word	0x20000ea8
 80063ac:	20000e94 	.word	0x20000e94

080063b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b088      	sub	sp, #32
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10b      	bne.n	80063d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	613b      	str	r3, [r7, #16]
}
 80063d2:	bf00      	nop
 80063d4:	bf00      	nop
 80063d6:	e7fd      	b.n	80063d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d10b      	bne.n	80063f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80063de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e2:	f383 8811 	msr	BASEPRI, r3
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	60fb      	str	r3, [r7, #12]
}
 80063f0:	bf00      	nop
 80063f2:	bf00      	nop
 80063f4:	e7fd      	b.n	80063f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80063f6:	f001 f841 	bl	800747c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80063fa:	4b1d      	ldr	r3, [pc, #116]	@ (8006470 <xTaskCheckForTimeOut+0xc0>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006412:	d102      	bne.n	800641a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006414:	2300      	movs	r3, #0
 8006416:	61fb      	str	r3, [r7, #28]
 8006418:	e023      	b.n	8006462 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	4b15      	ldr	r3, [pc, #84]	@ (8006474 <xTaskCheckForTimeOut+0xc4>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	429a      	cmp	r2, r3
 8006424:	d007      	beq.n	8006436 <xTaskCheckForTimeOut+0x86>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	429a      	cmp	r2, r3
 800642e:	d302      	bcc.n	8006436 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006430:	2301      	movs	r3, #1
 8006432:	61fb      	str	r3, [r7, #28]
 8006434:	e015      	b.n	8006462 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	429a      	cmp	r2, r3
 800643e:	d20b      	bcs.n	8006458 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	1ad2      	subs	r2, r2, r3
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f7ff ff99 	bl	8006384 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006452:	2300      	movs	r3, #0
 8006454:	61fb      	str	r3, [r7, #28]
 8006456:	e004      	b.n	8006462 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	2200      	movs	r2, #0
 800645c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800645e:	2301      	movs	r3, #1
 8006460:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006462:	f001 f83b 	bl	80074dc <vPortExitCritical>

	return xReturn;
 8006466:	69fb      	ldr	r3, [r7, #28]
}
 8006468:	4618      	mov	r0, r3
 800646a:	3720      	adds	r7, #32
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	20000e94 	.word	0x20000e94
 8006474:	20000ea8 	.word	0x20000ea8

08006478 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006478:	b480      	push	{r7}
 800647a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800647c:	4b03      	ldr	r3, [pc, #12]	@ (800648c <vTaskMissedYield+0x14>)
 800647e:	2201      	movs	r2, #1
 8006480:	601a      	str	r2, [r3, #0]
}
 8006482:	bf00      	nop
 8006484:	46bd      	mov	sp, r7
 8006486:	bc80      	pop	{r7}
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	20000ea4 	.word	0x20000ea4

08006490 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006498:	f000 f852 	bl	8006540 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800649c:	4b06      	ldr	r3, [pc, #24]	@ (80064b8 <prvIdleTask+0x28>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d9f9      	bls.n	8006498 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064a4:	4b05      	ldr	r3, [pc, #20]	@ (80064bc <prvIdleTask+0x2c>)
 80064a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064b4:	e7f0      	b.n	8006498 <prvIdleTask+0x8>
 80064b6:	bf00      	nop
 80064b8:	200009c0 	.word	0x200009c0
 80064bc:	e000ed04 	.word	0xe000ed04

080064c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064c6:	2300      	movs	r3, #0
 80064c8:	607b      	str	r3, [r7, #4]
 80064ca:	e00c      	b.n	80064e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	4613      	mov	r3, r2
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	4413      	add	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4a12      	ldr	r2, [pc, #72]	@ (8006520 <prvInitialiseTaskLists+0x60>)
 80064d8:	4413      	add	r3, r2
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fe fb50 	bl	8004b80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	3301      	adds	r3, #1
 80064e4:	607b      	str	r3, [r7, #4]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b37      	cmp	r3, #55	@ 0x37
 80064ea:	d9ef      	bls.n	80064cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80064ec:	480d      	ldr	r0, [pc, #52]	@ (8006524 <prvInitialiseTaskLists+0x64>)
 80064ee:	f7fe fb47 	bl	8004b80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80064f2:	480d      	ldr	r0, [pc, #52]	@ (8006528 <prvInitialiseTaskLists+0x68>)
 80064f4:	f7fe fb44 	bl	8004b80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80064f8:	480c      	ldr	r0, [pc, #48]	@ (800652c <prvInitialiseTaskLists+0x6c>)
 80064fa:	f7fe fb41 	bl	8004b80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80064fe:	480c      	ldr	r0, [pc, #48]	@ (8006530 <prvInitialiseTaskLists+0x70>)
 8006500:	f7fe fb3e 	bl	8004b80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006504:	480b      	ldr	r0, [pc, #44]	@ (8006534 <prvInitialiseTaskLists+0x74>)
 8006506:	f7fe fb3b 	bl	8004b80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800650a:	4b0b      	ldr	r3, [pc, #44]	@ (8006538 <prvInitialiseTaskLists+0x78>)
 800650c:	4a05      	ldr	r2, [pc, #20]	@ (8006524 <prvInitialiseTaskLists+0x64>)
 800650e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006510:	4b0a      	ldr	r3, [pc, #40]	@ (800653c <prvInitialiseTaskLists+0x7c>)
 8006512:	4a05      	ldr	r2, [pc, #20]	@ (8006528 <prvInitialiseTaskLists+0x68>)
 8006514:	601a      	str	r2, [r3, #0]
}
 8006516:	bf00      	nop
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	200009c0 	.word	0x200009c0
 8006524:	20000e20 	.word	0x20000e20
 8006528:	20000e34 	.word	0x20000e34
 800652c:	20000e50 	.word	0x20000e50
 8006530:	20000e64 	.word	0x20000e64
 8006534:	20000e7c 	.word	0x20000e7c
 8006538:	20000e48 	.word	0x20000e48
 800653c:	20000e4c 	.word	0x20000e4c

08006540 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006546:	e019      	b.n	800657c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006548:	f000 ff98 	bl	800747c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800654c:	4b10      	ldr	r3, [pc, #64]	@ (8006590 <prvCheckTasksWaitingTermination+0x50>)
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	3304      	adds	r3, #4
 8006558:	4618      	mov	r0, r3
 800655a:	f7fe fb97 	bl	8004c8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800655e:	4b0d      	ldr	r3, [pc, #52]	@ (8006594 <prvCheckTasksWaitingTermination+0x54>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3b01      	subs	r3, #1
 8006564:	4a0b      	ldr	r2, [pc, #44]	@ (8006594 <prvCheckTasksWaitingTermination+0x54>)
 8006566:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006568:	4b0b      	ldr	r3, [pc, #44]	@ (8006598 <prvCheckTasksWaitingTermination+0x58>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3b01      	subs	r3, #1
 800656e:	4a0a      	ldr	r2, [pc, #40]	@ (8006598 <prvCheckTasksWaitingTermination+0x58>)
 8006570:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006572:	f000 ffb3 	bl	80074dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f810 	bl	800659c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800657c:	4b06      	ldr	r3, [pc, #24]	@ (8006598 <prvCheckTasksWaitingTermination+0x58>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1e1      	bne.n	8006548 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006584:	bf00      	nop
 8006586:	bf00      	nop
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	20000e64 	.word	0x20000e64
 8006594:	20000e90 	.word	0x20000e90
 8006598:	20000e78 	.word	0x20000e78

0800659c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d108      	bne.n	80065c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b2:	4618      	mov	r0, r3
 80065b4:	f001 f932 	bl	800781c <vPortFree>
				vPortFree( pxTCB );
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f001 f92f 	bl	800781c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065be:	e019      	b.n	80065f4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d103      	bne.n	80065d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f001 f926 	bl	800781c <vPortFree>
	}
 80065d0:	e010      	b.n	80065f4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d00b      	beq.n	80065f4 <prvDeleteTCB+0x58>
	__asm volatile
 80065dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e0:	f383 8811 	msr	BASEPRI, r3
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	60fb      	str	r3, [r7, #12]
}
 80065ee:	bf00      	nop
 80065f0:	bf00      	nop
 80065f2:	e7fd      	b.n	80065f0 <prvDeleteTCB+0x54>
	}
 80065f4:	bf00      	nop
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006602:	4b0c      	ldr	r3, [pc, #48]	@ (8006634 <prvResetNextTaskUnblockTime+0x38>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d104      	bne.n	8006616 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800660c:	4b0a      	ldr	r3, [pc, #40]	@ (8006638 <prvResetNextTaskUnblockTime+0x3c>)
 800660e:	f04f 32ff 	mov.w	r2, #4294967295
 8006612:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006614:	e008      	b.n	8006628 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006616:	4b07      	ldr	r3, [pc, #28]	@ (8006634 <prvResetNextTaskUnblockTime+0x38>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	4a04      	ldr	r2, [pc, #16]	@ (8006638 <prvResetNextTaskUnblockTime+0x3c>)
 8006626:	6013      	str	r3, [r2, #0]
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	bc80      	pop	{r7}
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	20000e48 	.word	0x20000e48
 8006638:	20000eb0 	.word	0x20000eb0

0800663c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006642:	4b0b      	ldr	r3, [pc, #44]	@ (8006670 <xTaskGetSchedulerState+0x34>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d102      	bne.n	8006650 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800664a:	2301      	movs	r3, #1
 800664c:	607b      	str	r3, [r7, #4]
 800664e:	e008      	b.n	8006662 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006650:	4b08      	ldr	r3, [pc, #32]	@ (8006674 <xTaskGetSchedulerState+0x38>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d102      	bne.n	800665e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006658:	2302      	movs	r3, #2
 800665a:	607b      	str	r3, [r7, #4]
 800665c:	e001      	b.n	8006662 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800665e:	2300      	movs	r3, #0
 8006660:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006662:	687b      	ldr	r3, [r7, #4]
	}
 8006664:	4618      	mov	r0, r3
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	bc80      	pop	{r7}
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	20000e9c 	.word	0x20000e9c
 8006674:	20000eb8 	.word	0x20000eb8

08006678 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006684:	2300      	movs	r3, #0
 8006686:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d058      	beq.n	8006740 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800668e:	4b2f      	ldr	r3, [pc, #188]	@ (800674c <xTaskPriorityDisinherit+0xd4>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	429a      	cmp	r2, r3
 8006696:	d00b      	beq.n	80066b0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669c:	f383 8811 	msr	BASEPRI, r3
 80066a0:	f3bf 8f6f 	isb	sy
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	60fb      	str	r3, [r7, #12]
}
 80066aa:	bf00      	nop
 80066ac:	bf00      	nop
 80066ae:	e7fd      	b.n	80066ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10b      	bne.n	80066d0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066bc:	f383 8811 	msr	BASEPRI, r3
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	f3bf 8f4f 	dsb	sy
 80066c8:	60bb      	str	r3, [r7, #8]
}
 80066ca:	bf00      	nop
 80066cc:	bf00      	nop
 80066ce:	e7fd      	b.n	80066cc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066d4:	1e5a      	subs	r2, r3, #1
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d02c      	beq.n	8006740 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d128      	bne.n	8006740 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	3304      	adds	r3, #4
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe faca 	bl	8004c8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006704:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006710:	4b0f      	ldr	r3, [pc, #60]	@ (8006750 <xTaskPriorityDisinherit+0xd8>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	429a      	cmp	r2, r3
 8006716:	d903      	bls.n	8006720 <xTaskPriorityDisinherit+0xa8>
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671c:	4a0c      	ldr	r2, [pc, #48]	@ (8006750 <xTaskPriorityDisinherit+0xd8>)
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006724:	4613      	mov	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4a09      	ldr	r2, [pc, #36]	@ (8006754 <xTaskPriorityDisinherit+0xdc>)
 800672e:	441a      	add	r2, r3
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	3304      	adds	r3, #4
 8006734:	4619      	mov	r1, r3
 8006736:	4610      	mov	r0, r2
 8006738:	f7fe fa4d 	bl	8004bd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800673c:	2301      	movs	r3, #1
 800673e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006740:	697b      	ldr	r3, [r7, #20]
	}
 8006742:	4618      	mov	r0, r3
 8006744:	3718      	adds	r7, #24
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	200009bc 	.word	0x200009bc
 8006750:	20000e98 	.word	0x20000e98
 8006754:	200009c0 	.word	0x200009c0

08006758 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
 8006764:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8006766:	f000 fe89 	bl	800747c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800676a:	4b26      	ldr	r3, [pc, #152]	@ (8006804 <xTaskNotifyWait+0xac>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b02      	cmp	r3, #2
 8006776:	d01a      	beq.n	80067ae <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006778:	4b22      	ldr	r3, [pc, #136]	@ (8006804 <xTaskNotifyWait+0xac>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	43d2      	mvns	r2, r2
 8006782:	400a      	ands	r2, r1
 8006784:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006786:	4b1f      	ldr	r3, [pc, #124]	@ (8006804 <xTaskNotifyWait+0xac>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00b      	beq.n	80067ae <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006796:	2101      	movs	r1, #1
 8006798:	6838      	ldr	r0, [r7, #0]
 800679a:	f000 f9d1 	bl	8006b40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800679e:	4b1a      	ldr	r3, [pc, #104]	@ (8006808 <xTaskNotifyWait+0xb0>)
 80067a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067a4:	601a      	str	r2, [r3, #0]
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80067ae:	f000 fe95 	bl	80074dc <vPortExitCritical>

		taskENTER_CRITICAL();
 80067b2:	f000 fe63 	bl	800747c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d004      	beq.n	80067c6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80067bc:	4b11      	ldr	r3, [pc, #68]	@ (8006804 <xTaskNotifyWait+0xac>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80067c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006804 <xTaskNotifyWait+0xac>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d002      	beq.n	80067da <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80067d4:	2300      	movs	r3, #0
 80067d6:	617b      	str	r3, [r7, #20]
 80067d8:	e008      	b.n	80067ec <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80067da:	4b0a      	ldr	r3, [pc, #40]	@ (8006804 <xTaskNotifyWait+0xac>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067e0:	68ba      	ldr	r2, [r7, #8]
 80067e2:	43d2      	mvns	r2, r2
 80067e4:	400a      	ands	r2, r1
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 80067e8:	2301      	movs	r3, #1
 80067ea:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80067ec:	4b05      	ldr	r3, [pc, #20]	@ (8006804 <xTaskNotifyWait+0xac>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80067f6:	f000 fe71 	bl	80074dc <vPortExitCritical>

		return xReturn;
 80067fa:	697b      	ldr	r3, [r7, #20]
	}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	200009bc 	.word	0x200009bc
 8006808:	e000ed04 	.word	0xe000ed04

0800680c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800680c:	b580      	push	{r7, lr}
 800680e:	b08a      	sub	sp, #40	@ 0x28
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	603b      	str	r3, [r7, #0]
 8006818:	4613      	mov	r3, r2
 800681a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800681c:	2301      	movs	r3, #1
 800681e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10b      	bne.n	800683e <xTaskGenericNotify+0x32>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	61bb      	str	r3, [r7, #24]
}
 8006838:	bf00      	nop
 800683a:	bf00      	nop
 800683c:	e7fd      	b.n	800683a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006842:	f000 fe1b 	bl	800747c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d003      	beq.n	8006854 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800684c:	6a3b      	ldr	r3, [r7, #32]
 800684e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006854:	6a3b      	ldr	r3, [r7, #32]
 8006856:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800685a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800685c:	6a3b      	ldr	r3, [r7, #32]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8006864:	79fb      	ldrb	r3, [r7, #7]
 8006866:	2b04      	cmp	r3, #4
 8006868:	d827      	bhi.n	80068ba <xTaskGenericNotify+0xae>
 800686a:	a201      	add	r2, pc, #4	@ (adr r2, 8006870 <xTaskGenericNotify+0x64>)
 800686c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006870:	080068dd 	.word	0x080068dd
 8006874:	08006885 	.word	0x08006885
 8006878:	08006893 	.word	0x08006893
 800687c:	0800689f 	.word	0x0800689f
 8006880:	080068a7 	.word	0x080068a7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006884:	6a3b      	ldr	r3, [r7, #32]
 8006886:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	431a      	orrs	r2, r3
 800688c:	6a3b      	ldr	r3, [r7, #32]
 800688e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006890:	e027      	b.n	80068e2 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006896:	1c5a      	adds	r2, r3, #1
 8006898:	6a3b      	ldr	r3, [r7, #32]
 800689a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800689c:	e021      	b.n	80068e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80068a4:	e01d      	b.n	80068e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80068a6:	7ffb      	ldrb	r3, [r7, #31]
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d003      	beq.n	80068b4 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	68ba      	ldr	r2, [r7, #8]
 80068b0:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80068b2:	e016      	b.n	80068e2 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 80068b4:	2300      	movs	r3, #0
 80068b6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80068b8:	e013      	b.n	80068e2 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c2:	d00d      	beq.n	80068e0 <xTaskGenericNotify+0xd4>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	617b      	str	r3, [r7, #20]
}
 80068d6:	bf00      	nop
 80068d8:	bf00      	nop
 80068da:	e7fd      	b.n	80068d8 <xTaskGenericNotify+0xcc>
					break;
 80068dc:	bf00      	nop
 80068de:	e000      	b.n	80068e2 <xTaskGenericNotify+0xd6>

					break;
 80068e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80068e2:	7ffb      	ldrb	r3, [r7, #31]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d13b      	bne.n	8006960 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068e8:	6a3b      	ldr	r3, [r7, #32]
 80068ea:	3304      	adds	r3, #4
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7fe f9cd 	bl	8004c8c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068f6:	4b1e      	ldr	r3, [pc, #120]	@ (8006970 <xTaskGenericNotify+0x164>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d903      	bls.n	8006906 <xTaskGenericNotify+0xfa>
 80068fe:	6a3b      	ldr	r3, [r7, #32]
 8006900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006902:	4a1b      	ldr	r2, [pc, #108]	@ (8006970 <xTaskGenericNotify+0x164>)
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	6a3b      	ldr	r3, [r7, #32]
 8006908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800690a:	4613      	mov	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	4413      	add	r3, r2
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	4a18      	ldr	r2, [pc, #96]	@ (8006974 <xTaskGenericNotify+0x168>)
 8006914:	441a      	add	r2, r3
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	3304      	adds	r3, #4
 800691a:	4619      	mov	r1, r3
 800691c:	4610      	mov	r0, r2
 800691e:	f7fe f95a 	bl	8004bd6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006922:	6a3b      	ldr	r3, [r7, #32]
 8006924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00b      	beq.n	8006942 <xTaskGenericNotify+0x136>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	613b      	str	r3, [r7, #16]
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006946:	4b0c      	ldr	r3, [pc, #48]	@ (8006978 <xTaskGenericNotify+0x16c>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694c:	429a      	cmp	r2, r3
 800694e:	d907      	bls.n	8006960 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006950:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <xTaskGenericNotify+0x170>)
 8006952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006960:	f000 fdbc 	bl	80074dc <vPortExitCritical>

		return xReturn;
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8006966:	4618      	mov	r0, r3
 8006968:	3728      	adds	r7, #40	@ 0x28
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	20000e98 	.word	0x20000e98
 8006974:	200009c0 	.word	0x200009c0
 8006978:	200009bc 	.word	0x200009bc
 800697c:	e000ed04 	.word	0xe000ed04

08006980 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006980:	b580      	push	{r7, lr}
 8006982:	b08e      	sub	sp, #56	@ 0x38
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	603b      	str	r3, [r7, #0]
 800698c:	4613      	mov	r3, r2
 800698e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006990:	2301      	movs	r3, #1
 8006992:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10b      	bne.n	80069b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800699a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699e:	f383 8811 	msr	BASEPRI, r3
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	f3bf 8f4f 	dsb	sy
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80069ac:	bf00      	nop
 80069ae:	bf00      	nop
 80069b0:	e7fd      	b.n	80069ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069b2:	f000 fe25 	bl	8007600 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80069ba:	f3ef 8211 	mrs	r2, BASEPRI
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	623a      	str	r2, [r7, #32]
 80069d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80069d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80069d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80069dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80069e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80069ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80069ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f0:	2202      	movs	r2, #2
 80069f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d829      	bhi.n	8006a50 <xTaskGenericNotifyFromISR+0xd0>
 80069fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006a04 <xTaskGenericNotifyFromISR+0x84>)
 80069fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a02:	bf00      	nop
 8006a04:	08006a73 	.word	0x08006a73
 8006a08:	08006a19 	.word	0x08006a19
 8006a0c:	08006a27 	.word	0x08006a27
 8006a10:	08006a33 	.word	0x08006a33
 8006a14:	08006a3b 	.word	0x08006a3b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a22:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006a24:	e028      	b.n	8006a78 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006a30:	e022      	b.n	8006a78 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006a38:	e01e      	b.n	8006a78 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006a3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d003      	beq.n	8006a4a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006a48:	e016      	b.n	8006a78 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006a4e:	e013      	b.n	8006a78 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a58:	d00d      	beq.n	8006a76 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8006a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5e:	f383 8811 	msr	BASEPRI, r3
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	f3bf 8f4f 	dsb	sy
 8006a6a:	61bb      	str	r3, [r7, #24]
}
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	e7fd      	b.n	8006a6e <xTaskGenericNotifyFromISR+0xee>
					break;
 8006a72:	bf00      	nop
 8006a74:	e000      	b.n	8006a78 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8006a76:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006a78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d147      	bne.n	8006b10 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00b      	beq.n	8006aa0 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8006a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8c:	f383 8811 	msr	BASEPRI, r3
 8006a90:	f3bf 8f6f 	isb	sy
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	617b      	str	r3, [r7, #20]
}
 8006a9a:	bf00      	nop
 8006a9c:	bf00      	nop
 8006a9e:	e7fd      	b.n	8006a9c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aa0:	4b21      	ldr	r3, [pc, #132]	@ (8006b28 <xTaskGenericNotifyFromISR+0x1a8>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d11d      	bne.n	8006ae4 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aaa:	3304      	adds	r3, #4
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7fe f8ed 	bl	8004c8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8006b2c <xTaskGenericNotifyFromISR+0x1ac>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d903      	bls.n	8006ac6 <xTaskGenericNotifyFromISR+0x146>
 8006abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b2c <xTaskGenericNotifyFromISR+0x1ac>)
 8006ac4:	6013      	str	r3, [r2, #0]
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4a17      	ldr	r2, [pc, #92]	@ (8006b30 <xTaskGenericNotifyFromISR+0x1b0>)
 8006ad4:	441a      	add	r2, r3
 8006ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad8:	3304      	adds	r3, #4
 8006ada:	4619      	mov	r1, r3
 8006adc:	4610      	mov	r0, r2
 8006ade:	f7fe f87a 	bl	8004bd6 <vListInsertEnd>
 8006ae2:	e005      	b.n	8006af0 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae6:	3318      	adds	r3, #24
 8006ae8:	4619      	mov	r1, r3
 8006aea:	4812      	ldr	r0, [pc, #72]	@ (8006b34 <xTaskGenericNotifyFromISR+0x1b4>)
 8006aec:	f7fe f873 	bl	8004bd6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af4:	4b10      	ldr	r3, [pc, #64]	@ (8006b38 <xTaskGenericNotifyFromISR+0x1b8>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d908      	bls.n	8006b10 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b06:	2201      	movs	r2, #1
 8006b08:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b3c <xTaskGenericNotifyFromISR+0x1bc>)
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	601a      	str	r2, [r3, #0]
 8006b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b12:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	f383 8811 	msr	BASEPRI, r3
}
 8006b1a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3738      	adds	r7, #56	@ 0x38
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	20000eb8 	.word	0x20000eb8
 8006b2c:	20000e98 	.word	0x20000e98
 8006b30:	200009c0 	.word	0x200009c0
 8006b34:	20000e50 	.word	0x20000e50
 8006b38:	200009bc 	.word	0x200009bc
 8006b3c:	20000ea4 	.word	0x20000ea4

08006b40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b4a:	4b21      	ldr	r3, [pc, #132]	@ (8006bd0 <prvAddCurrentTaskToDelayedList+0x90>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b50:	4b20      	ldr	r3, [pc, #128]	@ (8006bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	3304      	adds	r3, #4
 8006b56:	4618      	mov	r0, r3
 8006b58:	f7fe f898 	bl	8004c8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b62:	d10a      	bne.n	8006b7a <prvAddCurrentTaskToDelayedList+0x3a>
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d007      	beq.n	8006b7a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	4619      	mov	r1, r3
 8006b72:	4819      	ldr	r0, [pc, #100]	@ (8006bd8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006b74:	f7fe f82f 	bl	8004bd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b78:	e026      	b.n	8006bc8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4413      	add	r3, r2
 8006b80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b82:	4b14      	ldr	r3, [pc, #80]	@ (8006bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b8a:	68ba      	ldr	r2, [r7, #8]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d209      	bcs.n	8006ba6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b92:	4b12      	ldr	r3, [pc, #72]	@ (8006bdc <prvAddCurrentTaskToDelayedList+0x9c>)
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	f7fe f83c 	bl	8004c1c <vListInsert>
}
 8006ba4:	e010      	b.n	8006bc8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8006be0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3304      	adds	r3, #4
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	4610      	mov	r0, r2
 8006bb4:	f7fe f832 	bl	8004c1c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006be4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d202      	bcs.n	8006bc8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006bc2:	4a08      	ldr	r2, [pc, #32]	@ (8006be4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	6013      	str	r3, [r2, #0]
}
 8006bc8:	bf00      	nop
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	20000e94 	.word	0x20000e94
 8006bd4:	200009bc 	.word	0x200009bc
 8006bd8:	20000e7c 	.word	0x20000e7c
 8006bdc:	20000e4c 	.word	0x20000e4c
 8006be0:	20000e48 	.word	0x20000e48
 8006be4:	20000eb0 	.word	0x20000eb0

08006be8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08a      	sub	sp, #40	@ 0x28
 8006bec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006bf2:	f000 fb11 	bl	8007218 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8006c6c <xTimerCreateTimerTask+0x84>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d021      	beq.n	8006c42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c06:	1d3a      	adds	r2, r7, #4
 8006c08:	f107 0108 	add.w	r1, r7, #8
 8006c0c:	f107 030c 	add.w	r3, r7, #12
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7fd ff9b 	bl	8004b4c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c16:	6879      	ldr	r1, [r7, #4]
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	9202      	str	r2, [sp, #8]
 8006c1e:	9301      	str	r3, [sp, #4]
 8006c20:	2302      	movs	r3, #2
 8006c22:	9300      	str	r3, [sp, #0]
 8006c24:	2300      	movs	r3, #0
 8006c26:	460a      	mov	r2, r1
 8006c28:	4911      	ldr	r1, [pc, #68]	@ (8006c70 <xTimerCreateTimerTask+0x88>)
 8006c2a:	4812      	ldr	r0, [pc, #72]	@ (8006c74 <xTimerCreateTimerTask+0x8c>)
 8006c2c:	f7fe fe4c 	bl	80058c8 <xTaskCreateStatic>
 8006c30:	4603      	mov	r3, r0
 8006c32:	4a11      	ldr	r2, [pc, #68]	@ (8006c78 <xTimerCreateTimerTask+0x90>)
 8006c34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006c36:	4b10      	ldr	r3, [pc, #64]	@ (8006c78 <xTimerCreateTimerTask+0x90>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10b      	bne.n	8006c60 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4c:	f383 8811 	msr	BASEPRI, r3
 8006c50:	f3bf 8f6f 	isb	sy
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	613b      	str	r3, [r7, #16]
}
 8006c5a:	bf00      	nop
 8006c5c:	bf00      	nop
 8006c5e:	e7fd      	b.n	8006c5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006c60:	697b      	ldr	r3, [r7, #20]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3718      	adds	r7, #24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	20000eec 	.word	0x20000eec
 8006c70:	08007b20 	.word	0x08007b20
 8006c74:	08006db5 	.word	0x08006db5
 8006c78:	20000ef0 	.word	0x20000ef0

08006c7c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08a      	sub	sp, #40	@ 0x28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <xTimerGenericCommand+0x30>
	__asm volatile
 8006c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	623b      	str	r3, [r7, #32]
}
 8006ca6:	bf00      	nop
 8006ca8:	bf00      	nop
 8006caa:	e7fd      	b.n	8006ca8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006cac:	4b19      	ldr	r3, [pc, #100]	@ (8006d14 <xTimerGenericCommand+0x98>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d02a      	beq.n	8006d0a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	2b05      	cmp	r3, #5
 8006cc4:	dc18      	bgt.n	8006cf8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006cc6:	f7ff fcb9 	bl	800663c <xTaskGetSchedulerState>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d109      	bne.n	8006ce4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006cd0:	4b10      	ldr	r3, [pc, #64]	@ (8006d14 <xTimerGenericCommand+0x98>)
 8006cd2:	6818      	ldr	r0, [r3, #0]
 8006cd4:	f107 0110 	add.w	r1, r7, #16
 8006cd8:	2300      	movs	r3, #0
 8006cda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cdc:	f7fe f946 	bl	8004f6c <xQueueGenericSend>
 8006ce0:	6278      	str	r0, [r7, #36]	@ 0x24
 8006ce2:	e012      	b.n	8006d0a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8006d14 <xTimerGenericCommand+0x98>)
 8006ce6:	6818      	ldr	r0, [r3, #0]
 8006ce8:	f107 0110 	add.w	r1, r7, #16
 8006cec:	2300      	movs	r3, #0
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f7fe f93c 	bl	8004f6c <xQueueGenericSend>
 8006cf4:	6278      	str	r0, [r7, #36]	@ 0x24
 8006cf6:	e008      	b.n	8006d0a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006cf8:	4b06      	ldr	r3, [pc, #24]	@ (8006d14 <xTimerGenericCommand+0x98>)
 8006cfa:	6818      	ldr	r0, [r3, #0]
 8006cfc:	f107 0110 	add.w	r1, r7, #16
 8006d00:	2300      	movs	r3, #0
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	f7fe fa34 	bl	8005170 <xQueueGenericSendFromISR>
 8006d08:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3728      	adds	r7, #40	@ 0x28
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20000eec 	.word	0x20000eec

08006d18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af02      	add	r7, sp, #8
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d22:	4b23      	ldr	r3, [pc, #140]	@ (8006db0 <prvProcessExpiredTimer+0x98>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	3304      	adds	r3, #4
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7fd ffab 	bl	8004c8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d023      	beq.n	8006d8c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	699a      	ldr	r2, [r3, #24]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	18d1      	adds	r1, r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	6978      	ldr	r0, [r7, #20]
 8006d52:	f000 f8d3 	bl	8006efc <prvInsertTimerInActiveList>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d020      	beq.n	8006d9e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	2300      	movs	r3, #0
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	2100      	movs	r1, #0
 8006d66:	6978      	ldr	r0, [r7, #20]
 8006d68:	f7ff ff88 	bl	8006c7c <xTimerGenericCommand>
 8006d6c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d114      	bne.n	8006d9e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d78:	f383 8811 	msr	BASEPRI, r3
 8006d7c:	f3bf 8f6f 	isb	sy
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	60fb      	str	r3, [r7, #12]
}
 8006d86:	bf00      	nop
 8006d88:	bf00      	nop
 8006d8a:	e7fd      	b.n	8006d88 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d92:	f023 0301 	bic.w	r3, r3, #1
 8006d96:	b2da      	uxtb	r2, r3
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	6a1b      	ldr	r3, [r3, #32]
 8006da2:	6978      	ldr	r0, [r7, #20]
 8006da4:	4798      	blx	r3
}
 8006da6:	bf00      	nop
 8006da8:	3718      	adds	r7, #24
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000ee4 	.word	0x20000ee4

08006db4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006dbc:	f107 0308 	add.w	r3, r7, #8
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f000 f859 	bl	8006e78 <prvGetNextExpireTime>
 8006dc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4619      	mov	r1, r3
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f000 f805 	bl	8006ddc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006dd2:	f000 f8d5 	bl	8006f80 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006dd6:	bf00      	nop
 8006dd8:	e7f0      	b.n	8006dbc <prvTimerTask+0x8>
	...

08006ddc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006de6:	f7ff f833 	bl	8005e50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006dea:	f107 0308 	add.w	r3, r7, #8
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 f864 	bl	8006ebc <prvSampleTimeNow>
 8006df4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d130      	bne.n	8006e5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10a      	bne.n	8006e18 <prvProcessTimerOrBlockTask+0x3c>
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d806      	bhi.n	8006e18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006e0a:	f7ff f82f 	bl	8005e6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006e0e:	68f9      	ldr	r1, [r7, #12]
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7ff ff81 	bl	8006d18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006e16:	e024      	b.n	8006e62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d008      	beq.n	8006e30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006e1e:	4b13      	ldr	r3, [pc, #76]	@ (8006e6c <prvProcessTimerOrBlockTask+0x90>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <prvProcessTimerOrBlockTask+0x50>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e000      	b.n	8006e2e <prvProcessTimerOrBlockTask+0x52>
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006e30:	4b0f      	ldr	r3, [pc, #60]	@ (8006e70 <prvProcessTimerOrBlockTask+0x94>)
 8006e32:	6818      	ldr	r0, [r3, #0]
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	683a      	ldr	r2, [r7, #0]
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	f7fe fd0f 	bl	8005860 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006e42:	f7ff f813 	bl	8005e6c <xTaskResumeAll>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10a      	bne.n	8006e62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006e4c:	4b09      	ldr	r3, [pc, #36]	@ (8006e74 <prvProcessTimerOrBlockTask+0x98>)
 8006e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	f3bf 8f4f 	dsb	sy
 8006e58:	f3bf 8f6f 	isb	sy
}
 8006e5c:	e001      	b.n	8006e62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e5e:	f7ff f805 	bl	8005e6c <xTaskResumeAll>
}
 8006e62:	bf00      	nop
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	20000ee8 	.word	0x20000ee8
 8006e70:	20000eec 	.word	0x20000eec
 8006e74:	e000ed04 	.word	0xe000ed04

08006e78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e80:	4b0d      	ldr	r3, [pc, #52]	@ (8006eb8 <prvGetNextExpireTime+0x40>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <prvGetNextExpireTime+0x16>
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	e000      	b.n	8006e90 <prvGetNextExpireTime+0x18>
 8006e8e:	2200      	movs	r2, #0
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d105      	bne.n	8006ea8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e9c:	4b06      	ldr	r3, [pc, #24]	@ (8006eb8 <prvGetNextExpireTime+0x40>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	60fb      	str	r3, [r7, #12]
 8006ea6:	e001      	b.n	8006eac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006eac:	68fb      	ldr	r3, [r7, #12]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bc80      	pop	{r7}
 8006eb6:	4770      	bx	lr
 8006eb8:	20000ee4 	.word	0x20000ee4

08006ebc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006ec4:	f7ff f870 	bl	8005fa8 <xTaskGetTickCount>
 8006ec8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006eca:	4b0b      	ldr	r3, [pc, #44]	@ (8006ef8 <prvSampleTimeNow+0x3c>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d205      	bcs.n	8006ee0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006ed4:	f000 f93a 	bl	800714c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	e002      	b.n	8006ee6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006ee6:	4a04      	ldr	r2, [pc, #16]	@ (8006ef8 <prvSampleTimeNow+0x3c>)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006eec:	68fb      	ldr	r3, [r7, #12]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	20000ef4 	.word	0x20000ef4

08006efc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
 8006f08:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006f1a:	68ba      	ldr	r2, [r7, #8]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d812      	bhi.n	8006f48 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	1ad2      	subs	r2, r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d302      	bcc.n	8006f36 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006f30:	2301      	movs	r3, #1
 8006f32:	617b      	str	r3, [r7, #20]
 8006f34:	e01b      	b.n	8006f6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006f36:	4b10      	ldr	r3, [pc, #64]	@ (8006f78 <prvInsertTimerInActiveList+0x7c>)
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	3304      	adds	r3, #4
 8006f3e:	4619      	mov	r1, r3
 8006f40:	4610      	mov	r0, r2
 8006f42:	f7fd fe6b 	bl	8004c1c <vListInsert>
 8006f46:	e012      	b.n	8006f6e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d206      	bcs.n	8006f5e <prvInsertTimerInActiveList+0x62>
 8006f50:	68ba      	ldr	r2, [r7, #8]
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d302      	bcc.n	8006f5e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	617b      	str	r3, [r7, #20]
 8006f5c:	e007      	b.n	8006f6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f5e:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <prvInsertTimerInActiveList+0x80>)
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	3304      	adds	r3, #4
 8006f66:	4619      	mov	r1, r3
 8006f68:	4610      	mov	r0, r2
 8006f6a:	f7fd fe57 	bl	8004c1c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f6e:	697b      	ldr	r3, [r7, #20]
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3718      	adds	r7, #24
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	20000ee8 	.word	0x20000ee8
 8006f7c:	20000ee4 	.word	0x20000ee4

08006f80 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b08e      	sub	sp, #56	@ 0x38
 8006f84:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f86:	e0ce      	b.n	8007126 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	da19      	bge.n	8006fc2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006f8e:	1d3b      	adds	r3, r7, #4
 8006f90:	3304      	adds	r3, #4
 8006f92:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10b      	bne.n	8006fb2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9e:	f383 8811 	msr	BASEPRI, r3
 8006fa2:	f3bf 8f6f 	isb	sy
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	61fb      	str	r3, [r7, #28]
}
 8006fac:	bf00      	nop
 8006fae:	bf00      	nop
 8006fb0:	e7fd      	b.n	8006fae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fb8:	6850      	ldr	r0, [r2, #4]
 8006fba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fbc:	6892      	ldr	r2, [r2, #8]
 8006fbe:	4611      	mov	r1, r2
 8006fc0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f2c0 80ae 	blt.w	8007126 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d004      	beq.n	8006fe0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd8:	3304      	adds	r3, #4
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fd fe56 	bl	8004c8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006fe0:	463b      	mov	r3, r7
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7ff ff6a 	bl	8006ebc <prvSampleTimeNow>
 8006fe8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b09      	cmp	r3, #9
 8006fee:	f200 8097 	bhi.w	8007120 <prvProcessReceivedCommands+0x1a0>
 8006ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff8 <prvProcessReceivedCommands+0x78>)
 8006ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff8:	08007021 	.word	0x08007021
 8006ffc:	08007021 	.word	0x08007021
 8007000:	08007021 	.word	0x08007021
 8007004:	08007097 	.word	0x08007097
 8007008:	080070ab 	.word	0x080070ab
 800700c:	080070f7 	.word	0x080070f7
 8007010:	08007021 	.word	0x08007021
 8007014:	08007021 	.word	0x08007021
 8007018:	08007097 	.word	0x08007097
 800701c:	080070ab 	.word	0x080070ab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007022:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007026:	f043 0301 	orr.w	r3, r3, #1
 800702a:	b2da      	uxtb	r2, r3
 800702c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800702e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007032:	68ba      	ldr	r2, [r7, #8]
 8007034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007036:	699b      	ldr	r3, [r3, #24]
 8007038:	18d1      	adds	r1, r2, r3
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800703e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007040:	f7ff ff5c 	bl	8006efc <prvInsertTimerInActiveList>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d06c      	beq.n	8007124 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800704a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007050:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007054:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007058:	f003 0304 	and.w	r3, r3, #4
 800705c:	2b00      	cmp	r3, #0
 800705e:	d061      	beq.n	8007124 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007060:	68ba      	ldr	r2, [r7, #8]
 8007062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007064:	699b      	ldr	r3, [r3, #24]
 8007066:	441a      	add	r2, r3
 8007068:	2300      	movs	r3, #0
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	2300      	movs	r3, #0
 800706e:	2100      	movs	r1, #0
 8007070:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007072:	f7ff fe03 	bl	8006c7c <xTimerGenericCommand>
 8007076:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007078:	6a3b      	ldr	r3, [r7, #32]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d152      	bne.n	8007124 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800707e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	61bb      	str	r3, [r7, #24]
}
 8007090:	bf00      	nop
 8007092:	bf00      	nop
 8007094:	e7fd      	b.n	8007092 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800709c:	f023 0301 	bic.w	r3, r3, #1
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80070a8:	e03d      	b.n	8007126 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80070aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070b0:	f043 0301 	orr.w	r3, r3, #1
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80070c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10b      	bne.n	80070e2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80070ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ce:	f383 8811 	msr	BASEPRI, r3
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	617b      	str	r3, [r7, #20]
}
 80070dc:	bf00      	nop
 80070de:	bf00      	nop
 80070e0:	e7fd      	b.n	80070de <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80070e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e4:	699a      	ldr	r2, [r3, #24]
 80070e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e8:	18d1      	adds	r1, r2, r3
 80070ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070f0:	f7ff ff04 	bl	8006efc <prvInsertTimerInActiveList>
					break;
 80070f4:	e017      	b.n	8007126 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80070f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070fc:	f003 0302 	and.w	r3, r3, #2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d103      	bne.n	800710c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007104:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007106:	f000 fb89 	bl	800781c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800710a:	e00c      	b.n	8007126 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800710c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800710e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007112:	f023 0301 	bic.w	r3, r3, #1
 8007116:	b2da      	uxtb	r2, r3
 8007118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800711e:	e002      	b.n	8007126 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007120:	bf00      	nop
 8007122:	e000      	b.n	8007126 <prvProcessReceivedCommands+0x1a6>
					break;
 8007124:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007126:	4b08      	ldr	r3, [pc, #32]	@ (8007148 <prvProcessReceivedCommands+0x1c8>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	1d39      	adds	r1, r7, #4
 800712c:	2200      	movs	r2, #0
 800712e:	4618      	mov	r0, r3
 8007130:	f7fe f8bc 	bl	80052ac <xQueueReceive>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	f47f af26 	bne.w	8006f88 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800713c:	bf00      	nop
 800713e:	bf00      	nop
 8007140:	3730      	adds	r7, #48	@ 0x30
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20000eec 	.word	0x20000eec

0800714c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b088      	sub	sp, #32
 8007150:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007152:	e049      	b.n	80071e8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007154:	4b2e      	ldr	r3, [pc, #184]	@ (8007210 <prvSwitchTimerLists+0xc4>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800715e:	4b2c      	ldr	r3, [pc, #176]	@ (8007210 <prvSwitchTimerLists+0xc4>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	3304      	adds	r3, #4
 800716c:	4618      	mov	r0, r3
 800716e:	f7fd fd8d 	bl	8004c8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	68f8      	ldr	r0, [r7, #12]
 8007178:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	d02f      	beq.n	80071e8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4413      	add	r3, r2
 8007190:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007192:	68ba      	ldr	r2, [r7, #8]
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	429a      	cmp	r2, r3
 8007198:	d90e      	bls.n	80071b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80071a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007210 <prvSwitchTimerLists+0xc4>)
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	3304      	adds	r3, #4
 80071ae:	4619      	mov	r1, r3
 80071b0:	4610      	mov	r0, r2
 80071b2:	f7fd fd33 	bl	8004c1c <vListInsert>
 80071b6:	e017      	b.n	80071e8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071b8:	2300      	movs	r3, #0
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	2300      	movs	r3, #0
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	2100      	movs	r1, #0
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f7ff fd5a 	bl	8006c7c <xTimerGenericCommand>
 80071c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10b      	bne.n	80071e8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	603b      	str	r3, [r7, #0]
}
 80071e2:	bf00      	nop
 80071e4:	bf00      	nop
 80071e6:	e7fd      	b.n	80071e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071e8:	4b09      	ldr	r3, [pc, #36]	@ (8007210 <prvSwitchTimerLists+0xc4>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1b0      	bne.n	8007154 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80071f2:	4b07      	ldr	r3, [pc, #28]	@ (8007210 <prvSwitchTimerLists+0xc4>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80071f8:	4b06      	ldr	r3, [pc, #24]	@ (8007214 <prvSwitchTimerLists+0xc8>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a04      	ldr	r2, [pc, #16]	@ (8007210 <prvSwitchTimerLists+0xc4>)
 80071fe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007200:	4a04      	ldr	r2, [pc, #16]	@ (8007214 <prvSwitchTimerLists+0xc8>)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	6013      	str	r3, [r2, #0]
}
 8007206:	bf00      	nop
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000ee4 	.word	0x20000ee4
 8007214:	20000ee8 	.word	0x20000ee8

08007218 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800721e:	f000 f92d 	bl	800747c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007222:	4b15      	ldr	r3, [pc, #84]	@ (8007278 <prvCheckForValidListAndQueue+0x60>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d120      	bne.n	800726c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800722a:	4814      	ldr	r0, [pc, #80]	@ (800727c <prvCheckForValidListAndQueue+0x64>)
 800722c:	f7fd fca8 	bl	8004b80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007230:	4813      	ldr	r0, [pc, #76]	@ (8007280 <prvCheckForValidListAndQueue+0x68>)
 8007232:	f7fd fca5 	bl	8004b80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007236:	4b13      	ldr	r3, [pc, #76]	@ (8007284 <prvCheckForValidListAndQueue+0x6c>)
 8007238:	4a10      	ldr	r2, [pc, #64]	@ (800727c <prvCheckForValidListAndQueue+0x64>)
 800723a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800723c:	4b12      	ldr	r3, [pc, #72]	@ (8007288 <prvCheckForValidListAndQueue+0x70>)
 800723e:	4a10      	ldr	r2, [pc, #64]	@ (8007280 <prvCheckForValidListAndQueue+0x68>)
 8007240:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007242:	2300      	movs	r3, #0
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	4b11      	ldr	r3, [pc, #68]	@ (800728c <prvCheckForValidListAndQueue+0x74>)
 8007248:	4a11      	ldr	r2, [pc, #68]	@ (8007290 <prvCheckForValidListAndQueue+0x78>)
 800724a:	2110      	movs	r1, #16
 800724c:	200a      	movs	r0, #10
 800724e:	f7fd fdb1 	bl	8004db4 <xQueueGenericCreateStatic>
 8007252:	4603      	mov	r3, r0
 8007254:	4a08      	ldr	r2, [pc, #32]	@ (8007278 <prvCheckForValidListAndQueue+0x60>)
 8007256:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007258:	4b07      	ldr	r3, [pc, #28]	@ (8007278 <prvCheckForValidListAndQueue+0x60>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d005      	beq.n	800726c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007260:	4b05      	ldr	r3, [pc, #20]	@ (8007278 <prvCheckForValidListAndQueue+0x60>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	490b      	ldr	r1, [pc, #44]	@ (8007294 <prvCheckForValidListAndQueue+0x7c>)
 8007266:	4618      	mov	r0, r3
 8007268:	f7fe fad2 	bl	8005810 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800726c:	f000 f936 	bl	80074dc <vPortExitCritical>
}
 8007270:	bf00      	nop
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	20000eec 	.word	0x20000eec
 800727c:	20000ebc 	.word	0x20000ebc
 8007280:	20000ed0 	.word	0x20000ed0
 8007284:	20000ee4 	.word	0x20000ee4
 8007288:	20000ee8 	.word	0x20000ee8
 800728c:	20000f98 	.word	0x20000f98
 8007290:	20000ef8 	.word	0x20000ef8
 8007294:	08007b28 	.word	0x08007b28

08007298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	3b04      	subs	r3, #4
 80072a8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80072b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	3b04      	subs	r3, #4
 80072b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f023 0201 	bic.w	r2, r3, #1
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	3b04      	subs	r3, #4
 80072c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80072c8:	4a08      	ldr	r2, [pc, #32]	@ (80072ec <pxPortInitialiseStack+0x54>)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	3b14      	subs	r3, #20
 80072d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	3b20      	subs	r3, #32
 80072de:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80072e0:	68fb      	ldr	r3, [r7, #12]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bc80      	pop	{r7}
 80072ea:	4770      	bx	lr
 80072ec:	080072f1 	.word	0x080072f1

080072f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80072f0:	b480      	push	{r7}
 80072f2:	b085      	sub	sp, #20
 80072f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80072f6:	2300      	movs	r3, #0
 80072f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80072fa:	4b12      	ldr	r3, [pc, #72]	@ (8007344 <prvTaskExitError+0x54>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007302:	d00b      	beq.n	800731c <prvTaskExitError+0x2c>
	__asm volatile
 8007304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007308:	f383 8811 	msr	BASEPRI, r3
 800730c:	f3bf 8f6f 	isb	sy
 8007310:	f3bf 8f4f 	dsb	sy
 8007314:	60fb      	str	r3, [r7, #12]
}
 8007316:	bf00      	nop
 8007318:	bf00      	nop
 800731a:	e7fd      	b.n	8007318 <prvTaskExitError+0x28>
	__asm volatile
 800731c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007320:	f383 8811 	msr	BASEPRI, r3
 8007324:	f3bf 8f6f 	isb	sy
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	60bb      	str	r3, [r7, #8]
}
 800732e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007330:	bf00      	nop
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d0fc      	beq.n	8007332 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007338:	bf00      	nop
 800733a:	bf00      	nop
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	bc80      	pop	{r7}
 8007342:	4770      	bx	lr
 8007344:	20000010 	.word	0x20000010
	...

08007350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007350:	4b07      	ldr	r3, [pc, #28]	@ (8007370 <pxCurrentTCBConst2>)
 8007352:	6819      	ldr	r1, [r3, #0]
 8007354:	6808      	ldr	r0, [r1, #0]
 8007356:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800735a:	f380 8809 	msr	PSP, r0
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f04f 0000 	mov.w	r0, #0
 8007366:	f380 8811 	msr	BASEPRI, r0
 800736a:	f04e 0e0d 	orr.w	lr, lr, #13
 800736e:	4770      	bx	lr

08007370 <pxCurrentTCBConst2>:
 8007370:	200009bc 	.word	0x200009bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007374:	bf00      	nop
 8007376:	bf00      	nop

08007378 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007378:	4806      	ldr	r0, [pc, #24]	@ (8007394 <prvPortStartFirstTask+0x1c>)
 800737a:	6800      	ldr	r0, [r0, #0]
 800737c:	6800      	ldr	r0, [r0, #0]
 800737e:	f380 8808 	msr	MSP, r0
 8007382:	b662      	cpsie	i
 8007384:	b661      	cpsie	f
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	df00      	svc	0
 8007390:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007392:	bf00      	nop
 8007394:	e000ed08 	.word	0xe000ed08

08007398 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800739e:	4b32      	ldr	r3, [pc, #200]	@ (8007468 <xPortStartScheduler+0xd0>)
 80073a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	22ff      	movs	r2, #255	@ 0xff
 80073ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073b8:	78fb      	ldrb	r3, [r7, #3]
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80073c0:	b2da      	uxtb	r2, r3
 80073c2:	4b2a      	ldr	r3, [pc, #168]	@ (800746c <xPortStartScheduler+0xd4>)
 80073c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073c6:	4b2a      	ldr	r3, [pc, #168]	@ (8007470 <xPortStartScheduler+0xd8>)
 80073c8:	2207      	movs	r2, #7
 80073ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073cc:	e009      	b.n	80073e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80073ce:	4b28      	ldr	r3, [pc, #160]	@ (8007470 <xPortStartScheduler+0xd8>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	3b01      	subs	r3, #1
 80073d4:	4a26      	ldr	r2, [pc, #152]	@ (8007470 <xPortStartScheduler+0xd8>)
 80073d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	005b      	lsls	r3, r3, #1
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073e2:	78fb      	ldrb	r3, [r7, #3]
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ea:	2b80      	cmp	r3, #128	@ 0x80
 80073ec:	d0ef      	beq.n	80073ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80073ee:	4b20      	ldr	r3, [pc, #128]	@ (8007470 <xPortStartScheduler+0xd8>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f1c3 0307 	rsb	r3, r3, #7
 80073f6:	2b04      	cmp	r3, #4
 80073f8:	d00b      	beq.n	8007412 <xPortStartScheduler+0x7a>
	__asm volatile
 80073fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fe:	f383 8811 	msr	BASEPRI, r3
 8007402:	f3bf 8f6f 	isb	sy
 8007406:	f3bf 8f4f 	dsb	sy
 800740a:	60bb      	str	r3, [r7, #8]
}
 800740c:	bf00      	nop
 800740e:	bf00      	nop
 8007410:	e7fd      	b.n	800740e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007412:	4b17      	ldr	r3, [pc, #92]	@ (8007470 <xPortStartScheduler+0xd8>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	021b      	lsls	r3, r3, #8
 8007418:	4a15      	ldr	r2, [pc, #84]	@ (8007470 <xPortStartScheduler+0xd8>)
 800741a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800741c:	4b14      	ldr	r3, [pc, #80]	@ (8007470 <xPortStartScheduler+0xd8>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007424:	4a12      	ldr	r2, [pc, #72]	@ (8007470 <xPortStartScheduler+0xd8>)
 8007426:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	b2da      	uxtb	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007430:	4b10      	ldr	r3, [pc, #64]	@ (8007474 <xPortStartScheduler+0xdc>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a0f      	ldr	r2, [pc, #60]	@ (8007474 <xPortStartScheduler+0xdc>)
 8007436:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800743a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800743c:	4b0d      	ldr	r3, [pc, #52]	@ (8007474 <xPortStartScheduler+0xdc>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a0c      	ldr	r2, [pc, #48]	@ (8007474 <xPortStartScheduler+0xdc>)
 8007442:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007446:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007448:	f000 f8b8 	bl	80075bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800744c:	4b0a      	ldr	r3, [pc, #40]	@ (8007478 <xPortStartScheduler+0xe0>)
 800744e:	2200      	movs	r2, #0
 8007450:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007452:	f7ff ff91 	bl	8007378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007456:	f7fe fe81 	bl	800615c <vTaskSwitchContext>
	prvTaskExitError();
 800745a:	f7ff ff49 	bl	80072f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	e000e400 	.word	0xe000e400
 800746c:	20000fe8 	.word	0x20000fe8
 8007470:	20000fec 	.word	0x20000fec
 8007474:	e000ed20 	.word	0xe000ed20
 8007478:	20000010 	.word	0x20000010

0800747c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
	__asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	607b      	str	r3, [r7, #4]
}
 8007494:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007496:	4b0f      	ldr	r3, [pc, #60]	@ (80074d4 <vPortEnterCritical+0x58>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3301      	adds	r3, #1
 800749c:	4a0d      	ldr	r2, [pc, #52]	@ (80074d4 <vPortEnterCritical+0x58>)
 800749e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074a0:	4b0c      	ldr	r3, [pc, #48]	@ (80074d4 <vPortEnterCritical+0x58>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d110      	bne.n	80074ca <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80074a8:	4b0b      	ldr	r3, [pc, #44]	@ (80074d8 <vPortEnterCritical+0x5c>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00b      	beq.n	80074ca <vPortEnterCritical+0x4e>
	__asm volatile
 80074b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	603b      	str	r3, [r7, #0]
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop
 80074c8:	e7fd      	b.n	80074c6 <vPortEnterCritical+0x4a>
	}
}
 80074ca:	bf00      	nop
 80074cc:	370c      	adds	r7, #12
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bc80      	pop	{r7}
 80074d2:	4770      	bx	lr
 80074d4:	20000010 	.word	0x20000010
 80074d8:	e000ed04 	.word	0xe000ed04

080074dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80074e2:	4b12      	ldr	r3, [pc, #72]	@ (800752c <vPortExitCritical+0x50>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10b      	bne.n	8007502 <vPortExitCritical+0x26>
	__asm volatile
 80074ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ee:	f383 8811 	msr	BASEPRI, r3
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	607b      	str	r3, [r7, #4]
}
 80074fc:	bf00      	nop
 80074fe:	bf00      	nop
 8007500:	e7fd      	b.n	80074fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007502:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <vPortExitCritical+0x50>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3b01      	subs	r3, #1
 8007508:	4a08      	ldr	r2, [pc, #32]	@ (800752c <vPortExitCritical+0x50>)
 800750a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800750c:	4b07      	ldr	r3, [pc, #28]	@ (800752c <vPortExitCritical+0x50>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d105      	bne.n	8007520 <vPortExitCritical+0x44>
 8007514:	2300      	movs	r3, #0
 8007516:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	f383 8811 	msr	BASEPRI, r3
}
 800751e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	bc80      	pop	{r7}
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	20000010 	.word	0x20000010

08007530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007530:	f3ef 8009 	mrs	r0, PSP
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	4b0d      	ldr	r3, [pc, #52]	@ (8007570 <pxCurrentTCBConst>)
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007540:	6010      	str	r0, [r2, #0]
 8007542:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007546:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800754a:	f380 8811 	msr	BASEPRI, r0
 800754e:	f7fe fe05 	bl	800615c <vTaskSwitchContext>
 8007552:	f04f 0000 	mov.w	r0, #0
 8007556:	f380 8811 	msr	BASEPRI, r0
 800755a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800755e:	6819      	ldr	r1, [r3, #0]
 8007560:	6808      	ldr	r0, [r1, #0]
 8007562:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007566:	f380 8809 	msr	PSP, r0
 800756a:	f3bf 8f6f 	isb	sy
 800756e:	4770      	bx	lr

08007570 <pxCurrentTCBConst>:
 8007570:	200009bc 	.word	0x200009bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007574:	bf00      	nop
 8007576:	bf00      	nop

08007578 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
	__asm volatile
 800757e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	607b      	str	r3, [r7, #4]
}
 8007590:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007592:	f7fe fd29 	bl	8005fe8 <xTaskIncrementTick>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d003      	beq.n	80075a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800759c:	4b06      	ldr	r3, [pc, #24]	@ (80075b8 <xPortSysTickHandler+0x40>)
 800759e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075a2:	601a      	str	r2, [r3, #0]
 80075a4:	2300      	movs	r3, #0
 80075a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	f383 8811 	msr	BASEPRI, r3
}
 80075ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80075b0:	bf00      	nop
 80075b2:	3708      	adds	r7, #8
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	e000ed04 	.word	0xe000ed04

080075bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80075bc:	b480      	push	{r7}
 80075be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80075c0:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <vPortSetupTimerInterrupt+0x30>)
 80075c2:	2200      	movs	r2, #0
 80075c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80075c6:	4b0a      	ldr	r3, [pc, #40]	@ (80075f0 <vPortSetupTimerInterrupt+0x34>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80075cc:	4b09      	ldr	r3, [pc, #36]	@ (80075f4 <vPortSetupTimerInterrupt+0x38>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a09      	ldr	r2, [pc, #36]	@ (80075f8 <vPortSetupTimerInterrupt+0x3c>)
 80075d2:	fba2 2303 	umull	r2, r3, r2, r3
 80075d6:	099b      	lsrs	r3, r3, #6
 80075d8:	4a08      	ldr	r2, [pc, #32]	@ (80075fc <vPortSetupTimerInterrupt+0x40>)
 80075da:	3b01      	subs	r3, #1
 80075dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80075de:	4b03      	ldr	r3, [pc, #12]	@ (80075ec <vPortSetupTimerInterrupt+0x30>)
 80075e0:	2207      	movs	r2, #7
 80075e2:	601a      	str	r2, [r3, #0]
}
 80075e4:	bf00      	nop
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bc80      	pop	{r7}
 80075ea:	4770      	bx	lr
 80075ec:	e000e010 	.word	0xe000e010
 80075f0:	e000e018 	.word	0xe000e018
 80075f4:	20000004 	.word	0x20000004
 80075f8:	10624dd3 	.word	0x10624dd3
 80075fc:	e000e014 	.word	0xe000e014

08007600 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007606:	f3ef 8305 	mrs	r3, IPSR
 800760a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2b0f      	cmp	r3, #15
 8007610:	d915      	bls.n	800763e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007612:	4a17      	ldr	r2, [pc, #92]	@ (8007670 <vPortValidateInterruptPriority+0x70>)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	4413      	add	r3, r2
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800761c:	4b15      	ldr	r3, [pc, #84]	@ (8007674 <vPortValidateInterruptPriority+0x74>)
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	7afa      	ldrb	r2, [r7, #11]
 8007622:	429a      	cmp	r2, r3
 8007624:	d20b      	bcs.n	800763e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	607b      	str	r3, [r7, #4]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800763e:	4b0e      	ldr	r3, [pc, #56]	@ (8007678 <vPortValidateInterruptPriority+0x78>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007646:	4b0d      	ldr	r3, [pc, #52]	@ (800767c <vPortValidateInterruptPriority+0x7c>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	429a      	cmp	r2, r3
 800764c:	d90b      	bls.n	8007666 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800764e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007652:	f383 8811 	msr	BASEPRI, r3
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	603b      	str	r3, [r7, #0]
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	e7fd      	b.n	8007662 <vPortValidateInterruptPriority+0x62>
	}
 8007666:	bf00      	nop
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	bc80      	pop	{r7}
 800766e:	4770      	bx	lr
 8007670:	e000e3f0 	.word	0xe000e3f0
 8007674:	20000fe8 	.word	0x20000fe8
 8007678:	e000ed0c 	.word	0xe000ed0c
 800767c:	20000fec 	.word	0x20000fec

08007680 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08a      	sub	sp, #40	@ 0x28
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007688:	2300      	movs	r3, #0
 800768a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800768c:	f7fe fbe0 	bl	8005e50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007690:	4b5c      	ldr	r3, [pc, #368]	@ (8007804 <pvPortMalloc+0x184>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d101      	bne.n	800769c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007698:	f000 f924 	bl	80078e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800769c:	4b5a      	ldr	r3, [pc, #360]	@ (8007808 <pvPortMalloc+0x188>)
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4013      	ands	r3, r2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f040 8095 	bne.w	80077d4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d01e      	beq.n	80076ee <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80076b0:	2208      	movs	r2, #8
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4413      	add	r3, r2
 80076b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d015      	beq.n	80076ee <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f023 0307 	bic.w	r3, r3, #7
 80076c8:	3308      	adds	r3, #8
 80076ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f003 0307 	and.w	r3, r3, #7
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00b      	beq.n	80076ee <pvPortMalloc+0x6e>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	617b      	str	r3, [r7, #20]
}
 80076e8:	bf00      	nop
 80076ea:	bf00      	nop
 80076ec:	e7fd      	b.n	80076ea <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d06f      	beq.n	80077d4 <pvPortMalloc+0x154>
 80076f4:	4b45      	ldr	r3, [pc, #276]	@ (800780c <pvPortMalloc+0x18c>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d86a      	bhi.n	80077d4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80076fe:	4b44      	ldr	r3, [pc, #272]	@ (8007810 <pvPortMalloc+0x190>)
 8007700:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007702:	4b43      	ldr	r3, [pc, #268]	@ (8007810 <pvPortMalloc+0x190>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007708:	e004      	b.n	8007714 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800770e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	429a      	cmp	r2, r3
 800771c:	d903      	bls.n	8007726 <pvPortMalloc+0xa6>
 800771e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1f1      	bne.n	800770a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007726:	4b37      	ldr	r3, [pc, #220]	@ (8007804 <pvPortMalloc+0x184>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800772c:	429a      	cmp	r2, r3
 800772e:	d051      	beq.n	80077d4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007730:	6a3b      	ldr	r3, [r7, #32]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2208      	movs	r2, #8
 8007736:	4413      	add	r3, r2
 8007738:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800773a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007744:	685a      	ldr	r2, [r3, #4]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	1ad2      	subs	r2, r2, r3
 800774a:	2308      	movs	r3, #8
 800774c:	005b      	lsls	r3, r3, #1
 800774e:	429a      	cmp	r2, r3
 8007750:	d920      	bls.n	8007794 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4413      	add	r3, r2
 8007758:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	f003 0307 	and.w	r3, r3, #7
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00b      	beq.n	800777c <pvPortMalloc+0xfc>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	613b      	str	r3, [r7, #16]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800777c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	1ad2      	subs	r2, r2, r3
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800778e:	69b8      	ldr	r0, [r7, #24]
 8007790:	f000 f90a 	bl	80079a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007794:	4b1d      	ldr	r3, [pc, #116]	@ (800780c <pvPortMalloc+0x18c>)
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	4a1b      	ldr	r2, [pc, #108]	@ (800780c <pvPortMalloc+0x18c>)
 80077a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80077a2:	4b1a      	ldr	r3, [pc, #104]	@ (800780c <pvPortMalloc+0x18c>)
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	4b1b      	ldr	r3, [pc, #108]	@ (8007814 <pvPortMalloc+0x194>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d203      	bcs.n	80077b6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80077ae:	4b17      	ldr	r3, [pc, #92]	@ (800780c <pvPortMalloc+0x18c>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a18      	ldr	r2, [pc, #96]	@ (8007814 <pvPortMalloc+0x194>)
 80077b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80077b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b8:	685a      	ldr	r2, [r3, #4]
 80077ba:	4b13      	ldr	r3, [pc, #76]	@ (8007808 <pvPortMalloc+0x188>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	431a      	orrs	r2, r3
 80077c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80077c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c6:	2200      	movs	r2, #0
 80077c8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80077ca:	4b13      	ldr	r3, [pc, #76]	@ (8007818 <pvPortMalloc+0x198>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	3301      	adds	r3, #1
 80077d0:	4a11      	ldr	r2, [pc, #68]	@ (8007818 <pvPortMalloc+0x198>)
 80077d2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80077d4:	f7fe fb4a 	bl	8005e6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	f003 0307 	and.w	r3, r3, #7
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00b      	beq.n	80077fa <pvPortMalloc+0x17a>
	__asm volatile
 80077e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e6:	f383 8811 	msr	BASEPRI, r3
 80077ea:	f3bf 8f6f 	isb	sy
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	60fb      	str	r3, [r7, #12]
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	e7fd      	b.n	80077f6 <pvPortMalloc+0x176>
	return pvReturn;
 80077fa:	69fb      	ldr	r3, [r7, #28]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3728      	adds	r7, #40	@ 0x28
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	20001bf8 	.word	0x20001bf8
 8007808:	20001c0c 	.word	0x20001c0c
 800780c:	20001bfc 	.word	0x20001bfc
 8007810:	20001bf0 	.word	0x20001bf0
 8007814:	20001c00 	.word	0x20001c00
 8007818:	20001c04 	.word	0x20001c04

0800781c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b086      	sub	sp, #24
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d04f      	beq.n	80078ce <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800782e:	2308      	movs	r3, #8
 8007830:	425b      	negs	r3, r3
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	4413      	add	r3, r2
 8007836:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	4b25      	ldr	r3, [pc, #148]	@ (80078d8 <vPortFree+0xbc>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4013      	ands	r3, r2
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10b      	bne.n	8007862 <vPortFree+0x46>
	__asm volatile
 800784a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784e:	f383 8811 	msr	BASEPRI, r3
 8007852:	f3bf 8f6f 	isb	sy
 8007856:	f3bf 8f4f 	dsb	sy
 800785a:	60fb      	str	r3, [r7, #12]
}
 800785c:	bf00      	nop
 800785e:	bf00      	nop
 8007860:	e7fd      	b.n	800785e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00b      	beq.n	8007882 <vPortFree+0x66>
	__asm volatile
 800786a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786e:	f383 8811 	msr	BASEPRI, r3
 8007872:	f3bf 8f6f 	isb	sy
 8007876:	f3bf 8f4f 	dsb	sy
 800787a:	60bb      	str	r3, [r7, #8]
}
 800787c:	bf00      	nop
 800787e:	bf00      	nop
 8007880:	e7fd      	b.n	800787e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	4b14      	ldr	r3, [pc, #80]	@ (80078d8 <vPortFree+0xbc>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4013      	ands	r3, r2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d01e      	beq.n	80078ce <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d11a      	bne.n	80078ce <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	4b0e      	ldr	r3, [pc, #56]	@ (80078d8 <vPortFree+0xbc>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	43db      	mvns	r3, r3
 80078a2:	401a      	ands	r2, r3
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80078a8:	f7fe fad2 	bl	8005e50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	685a      	ldr	r2, [r3, #4]
 80078b0:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <vPortFree+0xc0>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4413      	add	r3, r2
 80078b6:	4a09      	ldr	r2, [pc, #36]	@ (80078dc <vPortFree+0xc0>)
 80078b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80078ba:	6938      	ldr	r0, [r7, #16]
 80078bc:	f000 f874 	bl	80079a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80078c0:	4b07      	ldr	r3, [pc, #28]	@ (80078e0 <vPortFree+0xc4>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	3301      	adds	r3, #1
 80078c6:	4a06      	ldr	r2, [pc, #24]	@ (80078e0 <vPortFree+0xc4>)
 80078c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80078ca:	f7fe facf 	bl	8005e6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80078ce:	bf00      	nop
 80078d0:	3718      	adds	r7, #24
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	20001c0c 	.word	0x20001c0c
 80078dc:	20001bfc 	.word	0x20001bfc
 80078e0:	20001c08 	.word	0x20001c08

080078e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80078ea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80078ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80078f0:	4b27      	ldr	r3, [pc, #156]	@ (8007990 <prvHeapInit+0xac>)
 80078f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00c      	beq.n	8007918 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	3307      	adds	r3, #7
 8007902:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f023 0307 	bic.w	r3, r3, #7
 800790a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	4a1f      	ldr	r2, [pc, #124]	@ (8007990 <prvHeapInit+0xac>)
 8007914:	4413      	add	r3, r2
 8007916:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800791c:	4a1d      	ldr	r2, [pc, #116]	@ (8007994 <prvHeapInit+0xb0>)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007922:	4b1c      	ldr	r3, [pc, #112]	@ (8007994 <prvHeapInit+0xb0>)
 8007924:	2200      	movs	r2, #0
 8007926:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	4413      	add	r3, r2
 800792e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007930:	2208      	movs	r2, #8
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	1a9b      	subs	r3, r3, r2
 8007936:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f023 0307 	bic.w	r3, r3, #7
 800793e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	4a15      	ldr	r2, [pc, #84]	@ (8007998 <prvHeapInit+0xb4>)
 8007944:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007946:	4b14      	ldr	r3, [pc, #80]	@ (8007998 <prvHeapInit+0xb4>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2200      	movs	r2, #0
 800794c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800794e:	4b12      	ldr	r3, [pc, #72]	@ (8007998 <prvHeapInit+0xb4>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2200      	movs	r2, #0
 8007954:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	1ad2      	subs	r2, r2, r3
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007964:	4b0c      	ldr	r3, [pc, #48]	@ (8007998 <prvHeapInit+0xb4>)
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	4a0a      	ldr	r2, [pc, #40]	@ (800799c <prvHeapInit+0xb8>)
 8007972:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	4a09      	ldr	r2, [pc, #36]	@ (80079a0 <prvHeapInit+0xbc>)
 800797a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800797c:	4b09      	ldr	r3, [pc, #36]	@ (80079a4 <prvHeapInit+0xc0>)
 800797e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007982:	601a      	str	r2, [r3, #0]
}
 8007984:	bf00      	nop
 8007986:	3714      	adds	r7, #20
 8007988:	46bd      	mov	sp, r7
 800798a:	bc80      	pop	{r7}
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	20000ff0 	.word	0x20000ff0
 8007994:	20001bf0 	.word	0x20001bf0
 8007998:	20001bf8 	.word	0x20001bf8
 800799c:	20001c00 	.word	0x20001c00
 80079a0:	20001bfc 	.word	0x20001bfc
 80079a4:	20001c0c 	.word	0x20001c0c

080079a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80079b0:	4b27      	ldr	r3, [pc, #156]	@ (8007a50 <prvInsertBlockIntoFreeList+0xa8>)
 80079b2:	60fb      	str	r3, [r7, #12]
 80079b4:	e002      	b.n	80079bc <prvInsertBlockIntoFreeList+0x14>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d8f7      	bhi.n	80079b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	4413      	add	r3, r2
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d108      	bne.n	80079ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	685a      	ldr	r2, [r3, #4]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	441a      	add	r2, r3
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	68ba      	ldr	r2, [r7, #8]
 80079f4:	441a      	add	r2, r3
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d118      	bne.n	8007a30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	4b14      	ldr	r3, [pc, #80]	@ (8007a54 <prvInsertBlockIntoFreeList+0xac>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d00d      	beq.n	8007a26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	441a      	add	r2, r3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	601a      	str	r2, [r3, #0]
 8007a24:	e008      	b.n	8007a38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a26:	4b0b      	ldr	r3, [pc, #44]	@ (8007a54 <prvInsertBlockIntoFreeList+0xac>)
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	e003      	b.n	8007a38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d002      	beq.n	8007a46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a46:	bf00      	nop
 8007a48:	3714      	adds	r7, #20
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr
 8007a50:	20001bf0 	.word	0x20001bf0
 8007a54:	20001bf8 	.word	0x20001bf8

08007a58 <memset>:
 8007a58:	4603      	mov	r3, r0
 8007a5a:	4402      	add	r2, r0
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d100      	bne.n	8007a62 <memset+0xa>
 8007a60:	4770      	bx	lr
 8007a62:	f803 1b01 	strb.w	r1, [r3], #1
 8007a66:	e7f9      	b.n	8007a5c <memset+0x4>

08007a68 <__libc_init_array>:
 8007a68:	b570      	push	{r4, r5, r6, lr}
 8007a6a:	2600      	movs	r6, #0
 8007a6c:	4d0c      	ldr	r5, [pc, #48]	@ (8007aa0 <__libc_init_array+0x38>)
 8007a6e:	4c0d      	ldr	r4, [pc, #52]	@ (8007aa4 <__libc_init_array+0x3c>)
 8007a70:	1b64      	subs	r4, r4, r5
 8007a72:	10a4      	asrs	r4, r4, #2
 8007a74:	42a6      	cmp	r6, r4
 8007a76:	d109      	bne.n	8007a8c <__libc_init_array+0x24>
 8007a78:	f000 f828 	bl	8007acc <_init>
 8007a7c:	2600      	movs	r6, #0
 8007a7e:	4d0a      	ldr	r5, [pc, #40]	@ (8007aa8 <__libc_init_array+0x40>)
 8007a80:	4c0a      	ldr	r4, [pc, #40]	@ (8007aac <__libc_init_array+0x44>)
 8007a82:	1b64      	subs	r4, r4, r5
 8007a84:	10a4      	asrs	r4, r4, #2
 8007a86:	42a6      	cmp	r6, r4
 8007a88:	d105      	bne.n	8007a96 <__libc_init_array+0x2e>
 8007a8a:	bd70      	pop	{r4, r5, r6, pc}
 8007a8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a90:	4798      	blx	r3
 8007a92:	3601      	adds	r6, #1
 8007a94:	e7ee      	b.n	8007a74 <__libc_init_array+0xc>
 8007a96:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a9a:	4798      	blx	r3
 8007a9c:	3601      	adds	r6, #1
 8007a9e:	e7f2      	b.n	8007a86 <__libc_init_array+0x1e>
 8007aa0:	08007bf8 	.word	0x08007bf8
 8007aa4:	08007bf8 	.word	0x08007bf8
 8007aa8:	08007bf8 	.word	0x08007bf8
 8007aac:	08007bfc 	.word	0x08007bfc

08007ab0 <memcpy>:
 8007ab0:	440a      	add	r2, r1
 8007ab2:	4291      	cmp	r1, r2
 8007ab4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ab8:	d100      	bne.n	8007abc <memcpy+0xc>
 8007aba:	4770      	bx	lr
 8007abc:	b510      	push	{r4, lr}
 8007abe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ac2:	4291      	cmp	r1, r2
 8007ac4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ac8:	d1f9      	bne.n	8007abe <memcpy+0xe>
 8007aca:	bd10      	pop	{r4, pc}

08007acc <_init>:
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	bf00      	nop
 8007ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ad2:	bc08      	pop	{r3}
 8007ad4:	469e      	mov	lr, r3
 8007ad6:	4770      	bx	lr

08007ad8 <_fini>:
 8007ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ada:	bf00      	nop
 8007adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ade:	bc08      	pop	{r3}
 8007ae0:	469e      	mov	lr, r3
 8007ae2:	4770      	bx	lr
