/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-42.10" *)
(* top =  1  *)
module scope_task(k, x, y);
  (* src = "dut.sv:1.31-1.32" *)
  input [3:0] k;
  wire [3:0] k;
  (* src = "dut.sv:1.52-1.53" *)
  output [15:0] x;
  wire [15:0] x;
  (* src = "dut.sv:1.55-1.56" *)
  output [15:0] y;
  wire [15:0] y;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:29.16-29.21" *)
  wire [15:0] temp1;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:29.23-29.28" *)
  wire [15:0] temp2;
  assign temp1 = 16'hxxxx;
  assign temp2 = 16'hxxxx;
  assign x = 16'hxxxx;
  assign y = 16'hxxxx;
endmodule
