vendor_name = ModelSim
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/dram_controller.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v
design_name = dram_controller_tb
instance = comp, \SDRAM_CKE~output , SDRAM_CKE~output, dram_controller_tb, 1
instance = comp, \SDRAM_CLK~output , SDRAM_CLK~output, dram_controller_tb, 1
instance = comp, \SDRAM_CS_N~output , SDRAM_CS_N~output, dram_controller_tb, 1
instance = comp, \SDRAM_WE_N~output , SDRAM_WE_N~output, dram_controller_tb, 1
instance = comp, \SDRAM_CAS_N~output , SDRAM_CAS_N~output, dram_controller_tb, 1
instance = comp, \SDRAM_RAS_N~output , SDRAM_RAS_N~output, dram_controller_tb, 1
instance = comp, \SDRAM_A0~output , SDRAM_A0~output, dram_controller_tb, 1
instance = comp, \SDRAM_A1~output , SDRAM_A1~output, dram_controller_tb, 1
instance = comp, \SDRAM_A2~output , SDRAM_A2~output, dram_controller_tb, 1
instance = comp, \SDRAM_A3~output , SDRAM_A3~output, dram_controller_tb, 1
instance = comp, \SDRAM_A4~output , SDRAM_A4~output, dram_controller_tb, 1
instance = comp, \SDRAM_A5~output , SDRAM_A5~output, dram_controller_tb, 1
instance = comp, \SDRAM_A6~output , SDRAM_A6~output, dram_controller_tb, 1
instance = comp, \SDRAM_A7~output , SDRAM_A7~output, dram_controller_tb, 1
instance = comp, \SDRAM_A8~output , SDRAM_A8~output, dram_controller_tb, 1
instance = comp, \SDRAM_A9~output , SDRAM_A9~output, dram_controller_tb, 1
instance = comp, \SDRAM_A10~output , SDRAM_A10~output, dram_controller_tb, 1
instance = comp, \SDRAM_A11~output , SDRAM_A11~output, dram_controller_tb, 1
instance = comp, \SDRAM_A12~output , SDRAM_A12~output, dram_controller_tb, 1
instance = comp, \SDRAM_BA0~output , SDRAM_BA0~output, dram_controller_tb, 1
instance = comp, \SDRAM_BA1~output , SDRAM_BA1~output, dram_controller_tb, 1
instance = comp, \SDRAM_DQML~output , SDRAM_DQML~output, dram_controller_tb, 1
instance = comp, \SDRAM_DQMH~output , SDRAM_DQMH~output, dram_controller_tb, 1
instance = comp, \DS_DP~output , DS_DP~output, dram_controller_tb, 1
instance = comp, \DS_G~output , DS_G~output, dram_controller_tb, 1
instance = comp, \DS_C~output , DS_C~output, dram_controller_tb, 1
instance = comp, \DS_D~output , DS_D~output, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:0:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:1:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:2:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:3:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:4:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:5:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:6:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:7:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:8:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:9:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:10:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:11:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:12:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:13:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:14:obufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:15:obufa, dram_controller_tb, 1
instance = comp, \pll_running~0 , pll_running~0, dram_controller_tb, 1
instance = comp, \CLK~input , CLK~input, dram_controller_tb, 1
instance = comp, \master_clk~clkctrl , master_clk~clkctrl, dram_controller_tb, 1
instance = comp, \state.s_init_pll~feeder , state.s_init_pll~feeder, dram_controller_tb, 1
instance = comp, \state.s_init_pll , state.s_init_pll, dram_controller_tb, 1
instance = comp, \state.s_init~0 , state.s_init~0, dram_controller_tb, 1
instance = comp, \state.s_init , state.s_init, dram_controller_tb, 1
instance = comp, \Selector0~0 , Selector0~0, dram_controller_tb, 1
instance = comp, \pll_inst|altpll_component|auto_generated|pll1 , pll_inst|altpll_component|auto_generated|pll1, dram_controller_tb, 1
instance = comp, \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~0 , DRAM_Controller1|Add0~0, dram_controller_tb, 1
instance = comp, \Selector3~0 , Selector3~0, dram_controller_tb, 1
instance = comp, \state.s_init_wait , state.s_init_wait, dram_controller_tb, 1
instance = comp, \Selector10~0 , Selector10~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~47 , DRAM_Controller1|Add0~47, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[0] , DRAM_Controller1|startup_wait_count[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~2 , DRAM_Controller1|Add0~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~45 , DRAM_Controller1|Add0~45, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[1] , DRAM_Controller1|startup_wait_count[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~4 , DRAM_Controller1|Add0~4, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~6 , DRAM_Controller1|Add0~6, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[2] , DRAM_Controller1|startup_wait_count[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~7 , DRAM_Controller1|Add0~7, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~46 , DRAM_Controller1|Add0~46, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[3] , DRAM_Controller1|startup_wait_count[3], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~9 , DRAM_Controller1|Add0~9, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~11 , DRAM_Controller1|Add0~11, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[4] , DRAM_Controller1|startup_wait_count[4], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~12 , DRAM_Controller1|Add0~12, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~14 , DRAM_Controller1|Add0~14, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[5] , DRAM_Controller1|startup_wait_count[5], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~15 , DRAM_Controller1|Add0~15, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~17 , DRAM_Controller1|Add0~17, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[6] , DRAM_Controller1|startup_wait_count[6], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~18 , DRAM_Controller1|Add0~18, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~23 , DRAM_Controller1|Add0~23, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[7] , DRAM_Controller1|startup_wait_count[7], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~20 , DRAM_Controller1|Add0~20, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~22 , DRAM_Controller1|Add0~22, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[8] , DRAM_Controller1|startup_wait_count[8], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal2~0 , DRAM_Controller1|Equal2~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~24 , DRAM_Controller1|Add0~24, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~26 , DRAM_Controller1|Add0~26, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[9] , DRAM_Controller1|startup_wait_count[9], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~27 , DRAM_Controller1|Add0~27, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~29 , DRAM_Controller1|Add0~29, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[10] , DRAM_Controller1|startup_wait_count[10], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~30 , DRAM_Controller1|Add0~30, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~32 , DRAM_Controller1|Add0~32, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[11] , DRAM_Controller1|startup_wait_count[11], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~33 , DRAM_Controller1|Add0~33, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~35 , DRAM_Controller1|Add0~35, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[12] , DRAM_Controller1|startup_wait_count[12], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal2~1 , DRAM_Controller1|Equal2~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~36 , DRAM_Controller1|Add0~36, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~38 , DRAM_Controller1|Add0~38, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[13] , DRAM_Controller1|startup_wait_count[13], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~39 , DRAM_Controller1|Add0~39, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~41 , DRAM_Controller1|Add0~41, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[14] , DRAM_Controller1|startup_wait_count[14], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~42 , DRAM_Controller1|Add0~42, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add0~44 , DRAM_Controller1|Add0~44, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[15] , DRAM_Controller1|startup_wait_count[15], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal2~2 , DRAM_Controller1|Equal2~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal2~3 , DRAM_Controller1|Equal2~3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal1~0 , DRAM_Controller1|Equal1~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal5~0 , DRAM_Controller1|Equal5~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~44 , DRAM_Controller1|state~44, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_startup , DRAM_Controller1|state.s_startup, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~47 , DRAM_Controller1|state~47, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_read_1 , DRAM_Controller1|state.s_read_1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~49 , DRAM_Controller1|state~49, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_read_2 , DRAM_Controller1|state.s_read_2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~55 , DRAM_Controller1|state~55, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_read_3 , DRAM_Controller1|state.s_read_3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~52 , DRAM_Controller1|state~52, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_read_4 , DRAM_Controller1|state.s_read_4, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~46 , DRAM_Controller1|state~46, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_precharge , DRAM_Controller1|state.s_precharge, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~62 , DRAM_Controller1|state~62, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_9 , DRAM_Controller1|state.s_idle_in_9, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~61 , DRAM_Controller1|state~61, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_8 , DRAM_Controller1|state.s_idle_in_8, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~60 , DRAM_Controller1|state~60, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_7 , DRAM_Controller1|state.s_idle_in_7, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~0 , DRAM_Controller1|Add1~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[0] , DRAM_Controller1|refresh_count[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~2 , DRAM_Controller1|Add1~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~1 , DRAM_Controller1|refresh_count~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[1] , DRAM_Controller1|refresh_count[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~4 , DRAM_Controller1|Add1~4, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~0 , DRAM_Controller1|refresh_count~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[2] , DRAM_Controller1|refresh_count[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~6 , DRAM_Controller1|Add1~6, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[3] , DRAM_Controller1|refresh_count[3], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~8 , DRAM_Controller1|Add1~8, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[4] , DRAM_Controller1|refresh_count[4], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~10 , DRAM_Controller1|Add1~10, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[5] , DRAM_Controller1|refresh_count[5], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~12 , DRAM_Controller1|Add1~12, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[6] , DRAM_Controller1|refresh_count[6], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~14 , DRAM_Controller1|Add1~14, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~2 , DRAM_Controller1|refresh_count~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[7] , DRAM_Controller1|refresh_count[7], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal0~1 , DRAM_Controller1|Equal0~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~16 , DRAM_Controller1|Add1~16, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~3 , DRAM_Controller1|refresh_count~3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[8] , DRAM_Controller1|refresh_count[8], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Add1~18 , DRAM_Controller1|Add1~18, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[9] , DRAM_Controller1|refresh_count[9], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal0~0 , DRAM_Controller1|Equal0~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal0~2 , DRAM_Controller1|Equal0~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector18~0 , DRAM_Controller1|Selector18~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|pending_refresh , DRAM_Controller1|pending_refresh, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector23~0 , DRAM_Controller1|Selector23~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_6 , DRAM_Controller1|state.s_idle_in_6, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~59 , DRAM_Controller1|state~59, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_5 , DRAM_Controller1|state.s_idle_in_5, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~58 , DRAM_Controller1|state~58, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_4 , DRAM_Controller1|state.s_idle_in_4, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~57 , DRAM_Controller1|state~57, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_3 , DRAM_Controller1|state.s_idle_in_3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~56 , DRAM_Controller1|state~56, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_2 , DRAM_Controller1|state.s_idle_in_2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~53 , DRAM_Controller1|state~53, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_1 , DRAM_Controller1|state.s_idle_in_1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector41~4 , DRAM_Controller1|Selector41~4, dram_controller_tb, 1
instance = comp, \state.s_idle~feeder , state.s_idle~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[4]~feeder , DRAM_Controller1|data_ready_delay[4]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[4] , DRAM_Controller1|data_ready_delay[4], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[3] , DRAM_Controller1|data_ready_delay[3], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[2] , DRAM_Controller1|data_ready_delay[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[1]~feeder , DRAM_Controller1|data_ready_delay[1]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[1] , DRAM_Controller1|data_ready_delay[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[0]~feeder , DRAM_Controller1|data_ready_delay[0]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready_delay[0] , DRAM_Controller1|data_ready_delay[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_ready , DRAM_Controller1|data_ready, dram_controller_tb, 1
instance = comp, \Selector8~0 , Selector8~0, dram_controller_tb, 1
instance = comp, \state.s_read_wait , state.s_read_wait, dram_controller_tb, 1
instance = comp, \leds[0]~0 , leds[0]~0, dram_controller_tb, 1
instance = comp, \state.s_idle , state.s_idle, dram_controller_tb, 1
instance = comp, \Selector4~0 , Selector4~0, dram_controller_tb, 1
instance = comp, \state.s_write , state.s_write, dram_controller_tb, 1
instance = comp, \Selector5~0 , Selector5~0, dram_controller_tb, 1
instance = comp, \state.s_write_wait , state.s_write_wait, dram_controller_tb, 1
instance = comp, \state.s_write_wait2~0 , state.s_write_wait2~0, dram_controller_tb, 1
instance = comp, \state.s_write_wait2 , state.s_write_wait2, dram_controller_tb, 1
instance = comp, \Selector11~1 , Selector11~1, dram_controller_tb, 1
instance = comp, \Selector11~0 , Selector11~0, dram_controller_tb, 1
instance = comp, \Selector11~2 , Selector11~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector41~2 , DRAM_Controller1|Selector41~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector41~3 , DRAM_Controller1|Selector41~3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|got_transaction , DRAM_Controller1|got_transaction, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector0~0 , DRAM_Controller1|Selector0~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector29~0 , DRAM_Controller1|Selector29~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle , DRAM_Controller1|state.s_idle, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~54 , DRAM_Controller1|state~54, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_open_in_2 , DRAM_Controller1|state.s_open_in_2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~50 , DRAM_Controller1|state~50, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_open_in_1 , DRAM_Controller1|state.s_open_in_1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector57~0 , DRAM_Controller1|Selector57~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector40~0 , DRAM_Controller1|Selector40~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector40~1 , DRAM_Controller1|Selector40~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector40~2 , DRAM_Controller1|Selector40~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|ready_for_new , DRAM_Controller1|ready_for_new, dram_controller_tb, 1
instance = comp, \Selector7~0 , Selector7~0, dram_controller_tb, 1
instance = comp, \state.s_read , state.s_read, dram_controller_tb, 1
instance = comp, \Selector14~0 , Selector14~0, dram_controller_tb, 1
instance = comp, \sdram_cmd_wr~feeder , sdram_cmd_wr~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|save_wr~feeder , DRAM_Controller1|save_wr~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|main_proc~0 , DRAM_Controller1|main_proc~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|save_wr , DRAM_Controller1|save_wr, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~45 , DRAM_Controller1|state~45, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_write_1 , DRAM_Controller1|state.s_write_1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~48 , DRAM_Controller1|state~48, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_write_2 , DRAM_Controller1|state.s_write_2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state~51 , DRAM_Controller1|state~51, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|state.s_write_3 , DRAM_Controller1|state.s_write_3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector57~1 , DRAM_Controller1|Selector57~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_hiz[0] , DRAM_Controller1|iob_dq_hiz[0], dram_controller_tb, 1
instance = comp, \Selector13~0 , Selector13~0, dram_controller_tb, 1
instance = comp, \sdram_cmd_data_in[2] , sdram_cmd_data_in[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|save_d_in[2]~feeder , DRAM_Controller1|save_d_in[2]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|save_d_in[2] , DRAM_Controller1|save_d_in[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector71~0 , DRAM_Controller1|Selector71~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector71~1 , DRAM_Controller1|Selector71~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector71~2 , DRAM_Controller1|Selector71~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_data[2] , DRAM_Controller1|iob_data[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_cke~0 , DRAM_Controller1|iob_cke~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_cke , DRAM_Controller1|iob_cke, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal1~1 , DRAM_Controller1|Equal1~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal4~0 , DRAM_Controller1|Equal4~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Equal3~0 , DRAM_Controller1|Equal3~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector2~2 , DRAM_Controller1|Selector2~2, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector2~3 , DRAM_Controller1|Selector2~3, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector2~4 , DRAM_Controller1|Selector2~4, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_command[0] , DRAM_Controller1|iob_command[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|WideOr1~0 , DRAM_Controller1|WideOr1~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_command~0 , DRAM_Controller1|iob_command~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector1~0 , DRAM_Controller1|Selector1~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_command[1] , DRAM_Controller1|iob_command[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|WideOr0~0 , DRAM_Controller1|WideOr0~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector0~1 , DRAM_Controller1|Selector0~1, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_command[2] , DRAM_Controller1|iob_command[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector15~0 , DRAM_Controller1|Selector15~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_address[0]~feeder , DRAM_Controller1|iob_address[0]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_address[0] , DRAM_Controller1|iob_address[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_address[5] , DRAM_Controller1|iob_address[5], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector5~0 , DRAM_Controller1|Selector5~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_address[10] , DRAM_Controller1|iob_address[10], dram_controller_tb, 1
instance = comp, \sdram_cmd_byte_en[0]~0 , sdram_cmd_byte_en[0]~0, dram_controller_tb, 1
instance = comp, \sdram_cmd_byte_en[0]~feeder , sdram_cmd_byte_en[0]~feeder, dram_controller_tb, 1
instance = comp, \sdram_cmd_byte_en[0] , sdram_cmd_byte_en[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|save_byte_en[0]~feeder , DRAM_Controller1|save_byte_en[0]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|save_byte_en[0] , DRAM_Controller1|save_byte_en[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|Selector74~0 , DRAM_Controller1|Selector74~0, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[1]~feeder , DRAM_Controller1|iob_dqm[1]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[1] , DRAM_Controller1|iob_dqm[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[0] , DRAM_Controller1|iob_dqm[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:0:ibufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop0:0:ibufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[0]~feeder , DRAM_Controller1|captured_data[0]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[0] , DRAM_Controller1|captured_data[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[0]~feeder , DRAM_Controller1|captured_data_last[0]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[0] , DRAM_Controller1|captured_data_last[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[0]~feeder , DRAM_Controller1|data_out[0]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[0] , DRAM_Controller1|data_out[0], dram_controller_tb, 1
instance = comp, \leds[0]~feeder , leds[0]~feeder, dram_controller_tb, 1
instance = comp, \leds[0] , leds[0], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:1:ibufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop0:1:ibufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[1]~feeder , DRAM_Controller1|captured_data[1]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[1] , DRAM_Controller1|captured_data[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[1]~feeder , DRAM_Controller1|captured_data_last[1]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[1] , DRAM_Controller1|captured_data_last[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[1]~feeder , DRAM_Controller1|data_out[1]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[1] , DRAM_Controller1|data_out[1], dram_controller_tb, 1
instance = comp, \leds[1]~feeder , leds[1]~feeder, dram_controller_tb, 1
instance = comp, \leds[1] , leds[1], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:2:ibufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop0:2:ibufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[2]~feeder , DRAM_Controller1|captured_data[2]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[2] , DRAM_Controller1|captured_data[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[2]~feeder , DRAM_Controller1|captured_data_last[2]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[2] , DRAM_Controller1|captured_data_last[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[2]~feeder , DRAM_Controller1|data_out[2]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[2] , DRAM_Controller1|data_out[2], dram_controller_tb, 1
instance = comp, \leds[2]~feeder , leds[2]~feeder, dram_controller_tb, 1
instance = comp, \leds[2] , leds[2], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:3:ibufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop0:3:ibufa, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data[3] , DRAM_Controller1|captured_data[3], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[3]~feeder , DRAM_Controller1|captured_data_last[3]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|captured_data_last[3] , DRAM_Controller1|captured_data_last[3], dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[3]~feeder , DRAM_Controller1|data_out[3]~feeder, dram_controller_tb, 1
instance = comp, \DRAM_Controller1|data_out[3] , DRAM_Controller1|data_out[3], dram_controller_tb, 1
instance = comp, \leds[3]~feeder , leds[3]~feeder, dram_controller_tb, 1
instance = comp, \leds[3] , leds[3], dram_controller_tb, 1
instance = comp, \SDRAM_DQ4~input , SDRAM_DQ4~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ5~input , SDRAM_DQ5~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ6~input , SDRAM_DQ6~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ7~input , SDRAM_DQ7~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ8~input , SDRAM_DQ8~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ9~input , SDRAM_DQ9~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ10~input , SDRAM_DQ10~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ11~input , SDRAM_DQ11~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ12~input , SDRAM_DQ12~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ13~input , SDRAM_DQ13~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ14~input , SDRAM_DQ14~input, dram_controller_tb, 1
instance = comp, \SDRAM_DQ15~input , SDRAM_DQ15~input, dram_controller_tb, 1
