
SEU_EN2_SBC_54016341J.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a640  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  0800a7e0  0800a7e0  0001a7e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae04  0800ae04  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ae04  0800ae04  0001ae04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae0c  0800ae0c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae0c  0800ae0c  0001ae0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ae10  0800ae10  0001ae10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ae14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000150b4  200001e0  0800aff4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20015294  0800aff4  00025294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d93  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003899  00000000  00000000  00037fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  0003b840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  0003c9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019eec  00000000  00000000  0003da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157e1  00000000  00000000  00057944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dea6  00000000  00000000  0006d125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010afcb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058f0  00000000  00000000  0010b01c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a7c8 	.word	0x0800a7c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a7c8 	.word	0x0800a7c8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <put_leds>:
uint32_t tempInit = 0;
float initTempValue = 0;
float trigger = 0;

void put_leds(uint8_t dato)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]

	if (dato & 0x01)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d005      	beq.n	8000f7c <put_leds+0x20>
		HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2110      	movs	r1, #16
 8000f74:	4845      	ldr	r0, [pc, #276]	; (800108c <put_leds+0x130>)
 8000f76:	f002 fd47 	bl	8003a08 <HAL_GPIO_WritePin>
 8000f7a:	e004      	b.n	8000f86 <put_leds+0x2a>
	else
		HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2110      	movs	r1, #16
 8000f80:	4842      	ldr	r0, [pc, #264]	; (800108c <put_leds+0x130>)
 8000f82:	f002 fd41 	bl	8003a08 <HAL_GPIO_WritePin>

	if (dato & 0x02)
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d006      	beq.n	8000f9e <put_leds+0x42>
		HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f96:	483d      	ldr	r0, [pc, #244]	; (800108c <put_leds+0x130>)
 8000f98:	f002 fd36 	bl	8003a08 <HAL_GPIO_WritePin>
 8000f9c:	e005      	b.n	8000faa <put_leds+0x4e>
	else
		HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa4:	4839      	ldr	r0, [pc, #228]	; (800108c <put_leds+0x130>)
 8000fa6:	f002 fd2f 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato & 0x04)
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	f003 0304 	and.w	r3, r3, #4
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d006      	beq.n	8000fc2 <put_leds+0x66>
		HAL_GPIO_WritePin(GPIOA, LED3_Pin, GPIO_PIN_SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fba:	4835      	ldr	r0, [pc, #212]	; (8001090 <put_leds+0x134>)
 8000fbc:	f002 fd24 	bl	8003a08 <HAL_GPIO_WritePin>
 8000fc0:	e005      	b.n	8000fce <put_leds+0x72>
	else
		HAL_GPIO_WritePin(GPIOA, LED3_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc8:	4831      	ldr	r0, [pc, #196]	; (8001090 <put_leds+0x134>)
 8000fca:	f002 fd1d 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato & 0x08)
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d005      	beq.n	8000fe4 <put_leds+0x88>
		HAL_GPIO_WritePin(GPIOB, LED4_Pin, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2120      	movs	r1, #32
 8000fdc:	482b      	ldr	r0, [pc, #172]	; (800108c <put_leds+0x130>)
 8000fde:	f002 fd13 	bl	8003a08 <HAL_GPIO_WritePin>
 8000fe2:	e004      	b.n	8000fee <put_leds+0x92>
	else
		HAL_GPIO_WritePin(GPIOB, LED4_Pin, GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2120      	movs	r1, #32
 8000fe8:	4828      	ldr	r0, [pc, #160]	; (800108c <put_leds+0x130>)
 8000fea:	f002 fd0d 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato & 0x10)
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	f003 0310 	and.w	r3, r3, #16
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d005      	beq.n	8001004 <put_leds+0xa8>
		HAL_GPIO_WritePin(GPIOB, LED5_Pin, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2108      	movs	r1, #8
 8000ffc:	4823      	ldr	r0, [pc, #140]	; (800108c <put_leds+0x130>)
 8000ffe:	f002 fd03 	bl	8003a08 <HAL_GPIO_WritePin>
 8001002:	e004      	b.n	800100e <put_leds+0xb2>
	else
		HAL_GPIO_WritePin(GPIOB, LED5_Pin, GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	2108      	movs	r1, #8
 8001008:	4820      	ldr	r0, [pc, #128]	; (800108c <put_leds+0x130>)
 800100a:	f002 fcfd 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato & 0x20)
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	f003 0320 	and.w	r3, r3, #32
 8001014:	2b00      	cmp	r3, #0
 8001016:	d005      	beq.n	8001024 <put_leds+0xc8>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	2140      	movs	r1, #64	; 0x40
 800101c:	481c      	ldr	r0, [pc, #112]	; (8001090 <put_leds+0x134>)
 800101e:	f002 fcf3 	bl	8003a08 <HAL_GPIO_WritePin>
 8001022:	e004      	b.n	800102e <put_leds+0xd2>
	else
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2140      	movs	r1, #64	; 0x40
 8001028:	4819      	ldr	r0, [pc, #100]	; (8001090 <put_leds+0x134>)
 800102a:	f002 fced 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato & 0x40)
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001034:	2b00      	cmp	r3, #0
 8001036:	d005      	beq.n	8001044 <put_leds+0xe8>
		HAL_GPIO_WritePin(GPIOB, LED7_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2101      	movs	r1, #1
 800103c:	4813      	ldr	r0, [pc, #76]	; (800108c <put_leds+0x130>)
 800103e:	f002 fce3 	bl	8003a08 <HAL_GPIO_WritePin>
 8001042:	e004      	b.n	800104e <put_leds+0xf2>
	else
		HAL_GPIO_WritePin(GPIOB, LED7_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2101      	movs	r1, #1
 8001048:	4810      	ldr	r0, [pc, #64]	; (800108c <put_leds+0x130>)
 800104a:	f002 fcdd 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato & 0x80)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	2b00      	cmp	r3, #0
 8001054:	da05      	bge.n	8001062 <put_leds+0x106>
		HAL_GPIO_WritePin(GPIOA, LED8_Pin, GPIO_PIN_SET);
 8001056:	2201      	movs	r2, #1
 8001058:	2120      	movs	r1, #32
 800105a:	480d      	ldr	r0, [pc, #52]	; (8001090 <put_leds+0x134>)
 800105c:	f002 fcd4 	bl	8003a08 <HAL_GPIO_WritePin>
 8001060:	e004      	b.n	800106c <put_leds+0x110>
	else
		HAL_GPIO_WritePin(GPIOA, LED8_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	2120      	movs	r1, #32
 8001066:	480a      	ldr	r0, [pc, #40]	; (8001090 <put_leds+0x134>)
 8001068:	f002 fcce 	bl	8003a08 <HAL_GPIO_WritePin>
	if (dato == 0)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d107      	bne.n	8001082 <put_leds+0x126>
	{
		put_leds(1);
 8001072:	2001      	movs	r0, #1
 8001074:	f7ff ff72 	bl	8000f5c <put_leds>
		HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2110      	movs	r1, #16
 800107c:	4803      	ldr	r0, [pc, #12]	; (800108c <put_leds+0x130>)
 800107e:	f002 fcc3 	bl	8003a08 <HAL_GPIO_WritePin>
	}
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020400 	.word	0x40020400
 8001090:	40020000 	.word	0x40020000

08001094 <ConvertidorA_D>:
		put_leds(255);
	}
}

uint32_t ConvertidorA_D(uint8_t channel)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
	uint32_t valueAD;
	ADC_ChannelConfTypeDef sConfig;
	switch (channel)
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	2b04      	cmp	r3, #4
 80010a2:	d014      	beq.n	80010ce <ConvertidorA_D+0x3a>
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	dc19      	bgt.n	80010dc <ConvertidorA_D+0x48>
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <ConvertidorA_D+0x1e>
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d007      	beq.n	80010c0 <ConvertidorA_D+0x2c>
 80010b0:	e014      	b.n	80010dc <ConvertidorA_D+0x48>
	{
	case 0:
		// sensor de luz
		sConfig.Channel = ADC_CHANNEL_0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = 1;
 80010b6:	2301      	movs	r3, #1
 80010b8:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
		break;
 80010be:	e00d      	b.n	80010dc <ConvertidorA_D+0x48>
	case 1:
		// sensor de temp
		sConfig.Channel = ADC_CHANNEL_1;
 80010c0:	2301      	movs	r3, #1
 80010c2:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = 1;
 80010c4:	2301      	movs	r3, #1
 80010c6:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
		break;
 80010cc:	e006      	b.n	80010dc <ConvertidorA_D+0x48>
	case 4:
		// POT
		sConfig.Channel = ADC_CHANNEL_4;
 80010ce:	2304      	movs	r3, #4
 80010d0:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
		break;
 80010da:	bf00      	nop
	}
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80010dc:	f107 030c 	add.w	r3, r7, #12
 80010e0:	4619      	mov	r1, r3
 80010e2:	480a      	ldr	r0, [pc, #40]	; (800110c <ConvertidorA_D+0x78>)
 80010e4:	f001 fbd4 	bl	8002890 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(&hadc1);
 80010e8:	4808      	ldr	r0, [pc, #32]	; (800110c <ConvertidorA_D+0x78>)
 80010ea:	f001 fa85 	bl	80025f8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10000);
 80010ee:	f242 7110 	movw	r1, #10000	; 0x2710
 80010f2:	4806      	ldr	r0, [pc, #24]	; (800110c <ConvertidorA_D+0x78>)
 80010f4:	f001 fb34 	bl	8002760 <HAL_ADC_PollForConversion>
	valueAD = HAL_ADC_GetValue(&hadc1);
 80010f8:	4804      	ldr	r0, [pc, #16]	; (800110c <ConvertidorA_D+0x78>)
 80010fa:	f001 fbbc 	bl	8002876 <HAL_ADC_GetValue>
 80010fe:	61f8      	str	r0, [r7, #28]
	return valueAD;
 8001100:	69fb      	ldr	r3, [r7, #28]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200001fc 	.word	0x200001fc

08001110 <setOffAlarm>:
		}
	}
}

void setOffAlarm(float value, float trigger)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	ed87 0a01 	vstr	s0, [r7, #4]
 800111a:	edc7 0a00 	vstr	s1, [r7]
	if (value > trigger)
 800111e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001122:	edd7 7a00 	vldr	s15, [r7]
 8001126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800112a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112e:	dd05      	ble.n	800113c <setOffAlarm+0x2c>
	{
		HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_SET);
 8001130:	2201      	movs	r2, #1
 8001132:	2180      	movs	r1, #128	; 0x80
 8001134:	4806      	ldr	r0, [pc, #24]	; (8001150 <setOffAlarm+0x40>)
 8001136:	f002 fc67 	bl	8003a08 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
	}
}
 800113a:	e004      	b.n	8001146 <setOffAlarm+0x36>
		HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2180      	movs	r1, #128	; 0x80
 8001140:	4803      	ldr	r0, [pc, #12]	; (8001150 <setOffAlarm+0x40>)
 8001142:	f002 fc61 	bl	8003a08 <HAL_GPIO_WritePin>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40020000 	.word	0x40020000

08001154 <turnOnLedsLight>:

void turnOnLedsLight(float value)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a01 	vstr	s0, [r7, #4]
	float div = 3.3 / 8;
 800115e:	4b3d      	ldr	r3, [pc, #244]	; (8001254 <turnOnLedsLight+0x100>)
 8001160:	60fb      	str	r3, [r7, #12]
	if (value <= div)
 8001162:	ed97 7a01 	vldr	s14, [r7, #4]
 8001166:	edd7 7a03 	vldr	s15, [r7, #12]
 800116a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001172:	d803      	bhi.n	800117c <turnOnLedsLight+0x28>
	{
		put_leds(1);
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff fef1 	bl	8000f5c <put_leds>
	}
	else
	{
		put_leds(255);
	}
}
 800117a:	e066      	b.n	800124a <turnOnLedsLight+0xf6>
	else if (value <= div * 2)
 800117c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001180:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001184:	ed97 7a01 	vldr	s14, [r7, #4]
 8001188:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001190:	d803      	bhi.n	800119a <turnOnLedsLight+0x46>
		put_leds(3);
 8001192:	2003      	movs	r0, #3
 8001194:	f7ff fee2 	bl	8000f5c <put_leds>
}
 8001198:	e057      	b.n	800124a <turnOnLedsLight+0xf6>
	else if (value <= div * 3)
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80011a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a6:	ed97 7a01 	vldr	s14, [r7, #4]
 80011aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	d803      	bhi.n	80011bc <turnOnLedsLight+0x68>
		put_leds(7);
 80011b4:	2007      	movs	r0, #7
 80011b6:	f7ff fed1 	bl	8000f5c <put_leds>
}
 80011ba:	e046      	b.n	800124a <turnOnLedsLight+0xf6>
	else if (value <= div * 4)
 80011bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80011c0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80011c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80011cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d4:	d803      	bhi.n	80011de <turnOnLedsLight+0x8a>
		put_leds(15);
 80011d6:	200f      	movs	r0, #15
 80011d8:	f7ff fec0 	bl	8000f5c <put_leds>
}
 80011dc:	e035      	b.n	800124a <turnOnLedsLight+0xf6>
	else if (value <= div * 5)
 80011de:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80011ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f6:	d803      	bhi.n	8001200 <turnOnLedsLight+0xac>
		put_leds(31);
 80011f8:	201f      	movs	r0, #31
 80011fa:	f7ff feaf 	bl	8000f5c <put_leds>
}
 80011fe:	e024      	b.n	800124a <turnOnLedsLight+0xf6>
	else if (value <= div * 6)
 8001200:	edd7 7a03 	vldr	s15, [r7, #12]
 8001204:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001210:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001218:	d803      	bhi.n	8001222 <turnOnLedsLight+0xce>
		put_leds(63);
 800121a:	203f      	movs	r0, #63	; 0x3f
 800121c:	f7ff fe9e 	bl	8000f5c <put_leds>
}
 8001220:	e013      	b.n	800124a <turnOnLedsLight+0xf6>
	else if (value <= div * 7)
 8001222:	edd7 7a03 	vldr	s15, [r7, #12]
 8001226:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 800122a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001232:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123a:	d803      	bhi.n	8001244 <turnOnLedsLight+0xf0>
		put_leds(127);
 800123c:	207f      	movs	r0, #127	; 0x7f
 800123e:	f7ff fe8d 	bl	8000f5c <put_leds>
}
 8001242:	e002      	b.n	800124a <turnOnLedsLight+0xf6>
		put_leds(255);
 8001244:	20ff      	movs	r0, #255	; 0xff
 8001246:	f7ff fe89 	bl	8000f5c <put_leds>
}
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	3ed33333 	.word	0x3ed33333

08001258 <turnOnLedsTemp>:

void turnOnLedsTemp(float initValue, float currentValue)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001262:	edc7 0a00 	vstr	s1, [r7]
	float div = 0.04;
 8001266:	4b53      	ldr	r3, [pc, #332]	; (80013b4 <turnOnLedsTemp+0x15c>)
 8001268:	60fb      	str	r3, [r7, #12]
	printf(" div value %.2f\n\r", (initValue + (div * 2)));
 800126a:	edd7 7a03 	vldr	s15, [r7, #12]
 800126e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001272:	edd7 7a01 	vldr	s15, [r7, #4]
 8001276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127a:	ee17 0a90 	vmov	r0, s15
 800127e:	f7ff f96b 	bl	8000558 <__aeabi_f2d>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	484c      	ldr	r0, [pc, #304]	; (80013b8 <turnOnLedsTemp+0x160>)
 8001288:	f007 fba2 	bl	80089d0 <iprintf>
	if (currentValue <= (initValue + div))
 800128c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001290:	edd7 7a03 	vldr	s15, [r7, #12]
 8001294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001298:	ed97 7a00 	vldr	s14, [r7]
 800129c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a4:	d803      	bhi.n	80012ae <turnOnLedsTemp+0x56>
	{
		put_leds(1);
 80012a6:	2001      	movs	r0, #1
 80012a8:	f7ff fe58 	bl	8000f5c <put_leds>
	}
	else
	{
		put_leds(255);
	}
}
 80012ac:	e07e      	b.n	80013ac <turnOnLedsTemp+0x154>
	else if (currentValue <= (initValue + (div * 2)))
 80012ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012be:	ed97 7a00 	vldr	s14, [r7]
 80012c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	d803      	bhi.n	80012d4 <turnOnLedsTemp+0x7c>
		put_leds(3);
 80012cc:	2003      	movs	r0, #3
 80012ce:	f7ff fe45 	bl	8000f5c <put_leds>
}
 80012d2:	e06b      	b.n	80013ac <turnOnLedsTemp+0x154>
	else if (currentValue <= (initValue + (div * 3)))
 80012d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80012d8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80012dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012e8:	ed97 7a00 	vldr	s14, [r7]
 80012ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	d803      	bhi.n	80012fe <turnOnLedsTemp+0xa6>
		put_leds(7);
 80012f6:	2007      	movs	r0, #7
 80012f8:	f7ff fe30 	bl	8000f5c <put_leds>
}
 80012fc:	e056      	b.n	80013ac <turnOnLedsTemp+0x154>
	else if (currentValue <= (initValue + (div * 4)))
 80012fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001302:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001306:	ee27 7a87 	vmul.f32	s14, s15, s14
 800130a:	edd7 7a01 	vldr	s15, [r7, #4]
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	ed97 7a00 	vldr	s14, [r7]
 8001316:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800131a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131e:	d803      	bhi.n	8001328 <turnOnLedsTemp+0xd0>
		put_leds(15);
 8001320:	200f      	movs	r0, #15
 8001322:	f7ff fe1b 	bl	8000f5c <put_leds>
}
 8001326:	e041      	b.n	80013ac <turnOnLedsTemp+0x154>
	else if (currentValue <= (initValue + (div * 5)))
 8001328:	edd7 7a03 	vldr	s15, [r7, #12]
 800132c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001330:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001334:	edd7 7a01 	vldr	s15, [r7, #4]
 8001338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800133c:	ed97 7a00 	vldr	s14, [r7]
 8001340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001348:	d803      	bhi.n	8001352 <turnOnLedsTemp+0xfa>
		put_leds(31);
 800134a:	201f      	movs	r0, #31
 800134c:	f7ff fe06 	bl	8000f5c <put_leds>
}
 8001350:	e02c      	b.n	80013ac <turnOnLedsTemp+0x154>
	else if (currentValue <= (initValue + (div * 6)))
 8001352:	edd7 7a03 	vldr	s15, [r7, #12]
 8001356:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800135a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800135e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	ed97 7a00 	vldr	s14, [r7]
 800136a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001372:	d803      	bhi.n	800137c <turnOnLedsTemp+0x124>
		put_leds(63);
 8001374:	203f      	movs	r0, #63	; 0x3f
 8001376:	f7ff fdf1 	bl	8000f5c <put_leds>
}
 800137a:	e017      	b.n	80013ac <turnOnLedsTemp+0x154>
	else if (currentValue <= (initValue + (div * 7)))
 800137c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001380:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8001384:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001388:	edd7 7a01 	vldr	s15, [r7, #4]
 800138c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001390:	ed97 7a00 	vldr	s14, [r7]
 8001394:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139c:	d803      	bhi.n	80013a6 <turnOnLedsTemp+0x14e>
		put_leds(127);
 800139e:	207f      	movs	r0, #127	; 0x7f
 80013a0:	f7ff fddc 	bl	8000f5c <put_leds>
}
 80013a4:	e002      	b.n	80013ac <turnOnLedsTemp+0x154>
		put_leds(255);
 80013a6:	20ff      	movs	r0, #255	; 0xff
 80013a8:	f7ff fdd8 	bl	8000f5c <put_leds>
}
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	3d23d70a 	.word	0x3d23d70a
 80013b8:	0800a808 	.word	0x0800a808
 80013bc:	00000000 	.word	0x00000000

080013c0 <runHW>:
	float initTempValue = ((4096 - tempInit) * 3.3) / 4095;
	float trigger = lastPot;
}

void runHW()
{
 80013c0:	b5b0      	push	{r4, r5, r7, lr}
 80013c2:	b098      	sub	sp, #96	; 0x60
 80013c4:	af02      	add	r7, sp, #8
	GPIO_PinState leftButtonState = GPIO_PIN_SET;
 80013c6:	2301      	movs	r3, #1
 80013c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	  GPIO_PinState rightButtonState = GPIO_PIN_SET;
 80013cc:	2301      	movs	r3, #1
 80013ce:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	  int sensor = 0; //0 = LDR || 1 = NTC
 80013d2:	2300      	movs	r3, #0
 80013d4:	653b      	str	r3, [r7, #80]	; 0x50
	  uint32_t valuePot = ConvertidorA_D(4);
 80013d6:	2004      	movs	r0, #4
 80013d8:	f7ff fe5c 	bl	8001094 <ConvertidorA_D>
 80013dc:	6338      	str	r0, [r7, #48]	; 0x30
	  float lastPot = ((valuePot * 3.3)/4095.0);
 80013de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013e0:	f7ff f898 	bl	8000514 <__aeabi_ui2d>
 80013e4:	a3d0      	add	r3, pc, #832	; (adr r3, 8001728 <runHW+0x368>)
 80013e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ea:	f7ff f90d 	bl	8000608 <__aeabi_dmul>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	a3ce      	add	r3, pc, #824	; (adr r3, 8001730 <runHW+0x370>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff fa2e 	bl	800085c <__aeabi_ddiv>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fbd6 	bl	8000bb8 <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	64fb      	str	r3, [r7, #76]	; 0x4c
	  uint32_t tempInit = ConvertidorA_D(1);
 8001410:	2001      	movs	r0, #1
 8001412:	f7ff fe3f 	bl	8001094 <ConvertidorA_D>
 8001416:	62f8      	str	r0, [r7, #44]	; 0x2c
	  float initTempValue = ((4096-tempInit)*3.3)/4095;
 8001418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800141a:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff f878 	bl	8000514 <__aeabi_ui2d>
 8001424:	a3c0      	add	r3, pc, #768	; (adr r3, 8001728 <runHW+0x368>)
 8001426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142a:	f7ff f8ed 	bl	8000608 <__aeabi_dmul>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4610      	mov	r0, r2
 8001434:	4619      	mov	r1, r3
 8001436:	a3be      	add	r3, pc, #760	; (adr r3, 8001730 <runHW+0x370>)
 8001438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143c:	f7ff fa0e 	bl	800085c <__aeabi_ddiv>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	f7ff fbb6 	bl	8000bb8 <__aeabi_d2f>
 800144c:	4603      	mov	r3, r0
 800144e:	62bb      	str	r3, [r7, #40]	; 0x28
	  float trigger = lastPot;
 8001450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001452:	64bb      	str	r3, [r7, #72]	; 0x48
	  while (1)
	  {
		 //Choose sensor
		 GPIO_PinState lbCurrentState = HAL_GPIO_ReadPin(PULSADOR2_GPIO_Port, PULSADOR2_Pin);
 8001454:	2140      	movs	r1, #64	; 0x40
 8001456:	48ba      	ldr	r0, [pc, #744]	; (8001740 <runHW+0x380>)
 8001458:	f002 fabe 	bl	80039d8 <HAL_GPIO_ReadPin>
 800145c:	4603      	mov	r3, r0
 800145e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		 if(leftButtonState != lbCurrentState && lbCurrentState == GPIO_PIN_RESET) {
 8001462:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001466:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800146a:	429a      	cmp	r2, r3
 800146c:	d006      	beq.n	800147c <runHW+0xbc>
 800146e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001472:	2b00      	cmp	r3, #0
 8001474:	d102      	bne.n	800147c <runHW+0xbc>
			  leftButtonState = GPIO_PIN_RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		 }

		 if(leftButtonState != lbCurrentState && lbCurrentState == GPIO_PIN_SET) {
 800147c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001480:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001484:	429a      	cmp	r2, r3
 8001486:	d014      	beq.n	80014b2 <runHW+0xf2>
 8001488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800148c:	2b01      	cmp	r3, #1
 800148e:	d110      	bne.n	80014b2 <runHW+0xf2>
			 leftButtonState = GPIO_PIN_SET;
 8001490:	2301      	movs	r3, #1
 8001492:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			 if (sensor == 0) {
 8001496:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001498:	2b00      	cmp	r3, #0
 800149a:	d105      	bne.n	80014a8 <runHW+0xe8>
				 printf("changing to NTC\r\n");
 800149c:	48a9      	ldr	r0, [pc, #676]	; (8001744 <runHW+0x384>)
 800149e:	f007 fb1d 	bl	8008adc <puts>
				 sensor = 1;
 80014a2:	2301      	movs	r3, #1
 80014a4:	653b      	str	r3, [r7, #80]	; 0x50
 80014a6:	e004      	b.n	80014b2 <runHW+0xf2>
			 } else {
				 printf("changing to LDR\r\n");
 80014a8:	48a7      	ldr	r0, [pc, #668]	; (8001748 <runHW+0x388>)
 80014aa:	f007 fb17 	bl	8008adc <puts>
				 sensor = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	653b      	str	r3, [r7, #80]	; 0x50
		 }



		 //LIGHT SENSOR
		 if (sensor == 0) {
 80014b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f040 80b9 	bne.w	800162c <runHW+0x26c>
			 uint32_t valueADLum = ConvertidorA_D(0);
 80014ba:	2000      	movs	r0, #0
 80014bc:	f7ff fdea 	bl	8001094 <ConvertidorA_D>
 80014c0:	6238      	str	r0, [r7, #32]
			 float valueBigLum = 4096-valueADLum;
 80014c2:	6a3b      	ldr	r3, [r7, #32]
 80014c4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014d0:	edc7 7a07 	vstr	s15, [r7, #28]
			 float lumValue = (valueBigLum*3.3)/4095;
 80014d4:	69f8      	ldr	r0, [r7, #28]
 80014d6:	f7ff f83f 	bl	8000558 <__aeabi_f2d>
 80014da:	a393      	add	r3, pc, #588	; (adr r3, 8001728 <runHW+0x368>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f892 	bl	8000608 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	a390      	add	r3, pc, #576	; (adr r3, 8001730 <runHW+0x370>)
 80014ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f2:	f7ff f9b3 	bl	800085c <__aeabi_ddiv>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f7ff fb5b 	bl	8000bb8 <__aeabi_d2f>
 8001502:	4603      	mov	r3, r0
 8001504:	61bb      	str	r3, [r7, #24]
			 printf("Value de la luz %.2f \r\n", lumValue);
 8001506:	69b8      	ldr	r0, [r7, #24]
 8001508:	f7ff f826 	bl	8000558 <__aeabi_f2d>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	488e      	ldr	r0, [pc, #568]	; (800174c <runHW+0x38c>)
 8001512:	f007 fa5d 	bl	80089d0 <iprintf>
			 turnOnLedsLight(lumValue);
 8001516:	ed97 0a06 	vldr	s0, [r7, #24]
 800151a:	f7ff fe1b 	bl	8001154 <turnOnLedsLight>

			 //set trigger
			 uint32_t valuePot = ConvertidorA_D(4);
 800151e:	2004      	movs	r0, #4
 8001520:	f7ff fdb8 	bl	8001094 <ConvertidorA_D>
 8001524:	6178      	str	r0, [r7, #20]
			 float currentPot = ((valuePot * 3.3)/4095.0);
 8001526:	6978      	ldr	r0, [r7, #20]
 8001528:	f7fe fff4 	bl	8000514 <__aeabi_ui2d>
 800152c:	a37e      	add	r3, pc, #504	; (adr r3, 8001728 <runHW+0x368>)
 800152e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001532:	f7ff f869 	bl	8000608 <__aeabi_dmul>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	a37c      	add	r3, pc, #496	; (adr r3, 8001730 <runHW+0x370>)
 8001540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001544:	f7ff f98a 	bl	800085c <__aeabi_ddiv>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	4610      	mov	r0, r2
 800154e:	4619      	mov	r1, r3
 8001550:	f7ff fb32 	bl	8000bb8 <__aeabi_d2f>
 8001554:	4603      	mov	r3, r0
 8001556:	613b      	str	r3, [r7, #16]
			 printf("Value del pot %.2f \r\n", currentPot);
 8001558:	6938      	ldr	r0, [r7, #16]
 800155a:	f7fe fffd 	bl	8000558 <__aeabi_f2d>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	487b      	ldr	r0, [pc, #492]	; (8001750 <runHW+0x390>)
 8001564:	f007 fa34 	bl	80089d0 <iprintf>
			 if (currentPot > (lastPot+0.35) || currentPot < (lastPot - 0.35)) {
 8001568:	6938      	ldr	r0, [r7, #16]
 800156a:	f7fe fff5 	bl	8000558 <__aeabi_f2d>
 800156e:	4604      	mov	r4, r0
 8001570:	460d      	mov	r5, r1
 8001572:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001574:	f7fe fff0 	bl	8000558 <__aeabi_f2d>
 8001578:	a36f      	add	r3, pc, #444	; (adr r3, 8001738 <runHW+0x378>)
 800157a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157e:	f7fe fe8d 	bl	800029c <__adddf3>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4620      	mov	r0, r4
 8001588:	4629      	mov	r1, r5
 800158a:	f7ff facd 	bl	8000b28 <__aeabi_dcmpgt>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d115      	bne.n	80015c0 <runHW+0x200>
 8001594:	6938      	ldr	r0, [r7, #16]
 8001596:	f7fe ffdf 	bl	8000558 <__aeabi_f2d>
 800159a:	4604      	mov	r4, r0
 800159c:	460d      	mov	r5, r1
 800159e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80015a0:	f7fe ffda 	bl	8000558 <__aeabi_f2d>
 80015a4:	a364      	add	r3, pc, #400	; (adr r3, 8001738 <runHW+0x378>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7fe fe75 	bl	8000298 <__aeabi_dsub>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4620      	mov	r0, r4
 80015b4:	4629      	mov	r1, r5
 80015b6:	f7ff fa99 	bl	8000aec <__aeabi_dcmplt>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d02f      	beq.n	8001620 <runHW+0x260>
				 printf("pot changed %.2f\r\n", currentPot);
 80015c0:	6938      	ldr	r0, [r7, #16]
 80015c2:	f7fe ffc9 	bl	8000558 <__aeabi_f2d>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4862      	ldr	r0, [pc, #392]	; (8001754 <runHW+0x394>)
 80015cc:	f007 fa00 	bl	80089d0 <iprintf>
				 lastPot = currentPot;
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	64fb      	str	r3, [r7, #76]	; 0x4c
			 	 trigger = currentPot;
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	64bb      	str	r3, [r7, #72]	; 0x48
			 	 for(int i = 0; i<8;i++) {
 80015d8:	2300      	movs	r3, #0
 80015da:	647b      	str	r3, [r7, #68]	; 0x44
 80015dc:	e01d      	b.n	800161a <runHW+0x25a>
			 		 turnOnLedsLight(currentPot);
 80015de:	ed97 0a04 	vldr	s0, [r7, #16]
 80015e2:	f7ff fdb7 	bl	8001154 <turnOnLedsLight>
			 		 for (int j = 0; j < 1000000; j++) {}
 80015e6:	2300      	movs	r3, #0
 80015e8:	643b      	str	r3, [r7, #64]	; 0x40
 80015ea:	e002      	b.n	80015f2 <runHW+0x232>
 80015ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015ee:	3301      	adds	r3, #1
 80015f0:	643b      	str	r3, [r7, #64]	; 0x40
 80015f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015f4:	4a58      	ldr	r2, [pc, #352]	; (8001758 <runHW+0x398>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	ddf8      	ble.n	80015ec <runHW+0x22c>
			 		 put_leds(0);
 80015fa:	2000      	movs	r0, #0
 80015fc:	f7ff fcae 	bl	8000f5c <put_leds>
			 		 for (int j = 0; j < 1000000; j++) {}
 8001600:	2300      	movs	r3, #0
 8001602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001604:	e002      	b.n	800160c <runHW+0x24c>
 8001606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001608:	3301      	adds	r3, #1
 800160a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800160c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800160e:	4a52      	ldr	r2, [pc, #328]	; (8001758 <runHW+0x398>)
 8001610:	4293      	cmp	r3, r2
 8001612:	ddf8      	ble.n	8001606 <runHW+0x246>
			 	 for(int i = 0; i<8;i++) {
 8001614:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001616:	3301      	adds	r3, #1
 8001618:	647b      	str	r3, [r7, #68]	; 0x44
 800161a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800161c:	2b07      	cmp	r3, #7
 800161e:	ddde      	ble.n	80015de <runHW+0x21e>
			 	 }
			 	}
			 setOffAlarm(lumValue, trigger);
 8001620:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 8001624:	ed97 0a06 	vldr	s0, [r7, #24]
 8001628:	f7ff fd72 	bl	8001110 <setOffAlarm>
		 }

		 //TEMP SENSOR
	 	 if (sensor == 1) {
 800162c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800162e:	2b01      	cmp	r3, #1
 8001630:	d142      	bne.n	80016b8 <runHW+0x2f8>
	 		uint32_t valueADTemp = ConvertidorA_D(1);
 8001632:	2001      	movs	r0, #1
 8001634:	f7ff fd2e 	bl	8001094 <ConvertidorA_D>
 8001638:	60f8      	str	r0, [r7, #12]
	 		float valueBigTemp = 4096-valueADTemp;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8001640:	ee07 3a90 	vmov	s15, r3
 8001644:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001648:	edc7 7a02 	vstr	s15, [r7, #8]
	 		float tempValue = (valueBigTemp*3.3)/4095;
 800164c:	68b8      	ldr	r0, [r7, #8]
 800164e:	f7fe ff83 	bl	8000558 <__aeabi_f2d>
 8001652:	a335      	add	r3, pc, #212	; (adr r3, 8001728 <runHW+0x368>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7fe ffd6 	bl	8000608 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	a332      	add	r3, pc, #200	; (adr r3, 8001730 <runHW+0x370>)
 8001666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166a:	f7ff f8f7 	bl	800085c <__aeabi_ddiv>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff fa9f 	bl	8000bb8 <__aeabi_d2f>
 800167a:	4603      	mov	r3, r0
 800167c:	607b      	str	r3, [r7, #4]
	 		//float resis = ((3.3*10000)/((3.3-valueBigTemp)/(4095*3.3)))-10000;
	 		printf("Value de la temp %.2f \r\n Value init temp %.2f \r\n", tempValue, initTempValue);
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7fe ff6a 	bl	8000558 <__aeabi_f2d>
 8001684:	4604      	mov	r4, r0
 8001686:	460d      	mov	r5, r1
 8001688:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800168a:	f7fe ff65 	bl	8000558 <__aeabi_f2d>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	e9cd 2300 	strd	r2, r3, [sp]
 8001696:	4622      	mov	r2, r4
 8001698:	462b      	mov	r3, r5
 800169a:	4830      	ldr	r0, [pc, #192]	; (800175c <runHW+0x39c>)
 800169c:	f007 f998 	bl	80089d0 <iprintf>
	 		//printf("Value de la resis %.2f \r\n", resis);
	 		turnOnLedsTemp(initTempValue, tempValue);
 80016a0:	edd7 0a01 	vldr	s1, [r7, #4]
 80016a4:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 80016a8:	f7ff fdd6 	bl	8001258 <turnOnLedsTemp>

	 		//adjust leds maxvalue - minvalue and set leds according to the currentValue
	 		setOffAlarm(tempValue, trigger);
 80016ac:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 80016b0:	ed97 0a01 	vldr	s0, [r7, #4]
 80016b4:	f7ff fd2c 	bl	8001110 <setOffAlarm>
		 } else {
		 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
		 }*/

		 //RESET SCREAM
		 GPIO_PinState rbCurrentState = HAL_GPIO_ReadPin(PULSADOR1_GPIO_Port, PULSADOR1_Pin);
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	4829      	ldr	r0, [pc, #164]	; (8001760 <runHW+0x3a0>)
 80016bc:	f002 f98c 	bl	80039d8 <HAL_GPIO_ReadPin>
 80016c0:	4603      	mov	r3, r0
 80016c2:	70fb      	strb	r3, [r7, #3]
		 if(rightButtonState != rbCurrentState && rbCurrentState== GPIO_PIN_RESET) {
 80016c4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80016c8:	78fb      	ldrb	r3, [r7, #3]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d014      	beq.n	80016f8 <runHW+0x338>
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d111      	bne.n	80016f8 <runHW+0x338>
		 	rightButtonState = GPIO_PIN_RESET;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
		 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	2180      	movs	r1, #128	; 0x80
 80016de:	4821      	ldr	r0, [pc, #132]	; (8001764 <runHW+0x3a4>)
 80016e0:	f002 f992 	bl	8003a08 <HAL_GPIO_WritePin>
		 	for (int j = 0; j < 70000000; j++) {}
 80016e4:	2300      	movs	r3, #0
 80016e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80016e8:	e002      	b.n	80016f0 <runHW+0x330>
 80016ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ec:	3301      	adds	r3, #1
 80016ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80016f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016f2:	4a1d      	ldr	r2, [pc, #116]	; (8001768 <runHW+0x3a8>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	ddf8      	ble.n	80016ea <runHW+0x32a>
		 }

		 if(rightButtonState != rbCurrentState && rbCurrentState == GPIO_PIN_SET) {
 80016f8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80016fc:	78fb      	ldrb	r3, [r7, #3]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d005      	beq.n	800170e <runHW+0x34e>
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d102      	bne.n	800170e <runHW+0x34e>
		 	rightButtonState = GPIO_PIN_SET;
 8001708:	2301      	movs	r3, #1
 800170a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
		 }

		 {int c;for (c = 0; c < 1000000; c++);}
 800170e:	2300      	movs	r3, #0
 8001710:	637b      	str	r3, [r7, #52]	; 0x34
 8001712:	e002      	b.n	800171a <runHW+0x35a>
 8001714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001716:	3301      	adds	r3, #1
 8001718:	637b      	str	r3, [r7, #52]	; 0x34
 800171a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800171c:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <runHW+0x398>)
 800171e:	4293      	cmp	r3, r2
 8001720:	ddf8      	ble.n	8001714 <runHW+0x354>
	  {
 8001722:	e697      	b.n	8001454 <runHW+0x94>
 8001724:	f3af 8000 	nop.w
 8001728:	66666666 	.word	0x66666666
 800172c:	400a6666 	.word	0x400a6666
 8001730:	00000000 	.word	0x00000000
 8001734:	40affe00 	.word	0x40affe00
 8001738:	66666666 	.word	0x66666666
 800173c:	3fd66666 	.word	0x3fd66666
 8001740:	40020400 	.word	0x40020400
 8001744:	0800a7e0 	.word	0x0800a7e0
 8001748:	0800a7f4 	.word	0x0800a7f4
 800174c:	0800a81c 	.word	0x0800a81c
 8001750:	0800a834 	.word	0x0800a834
 8001754:	0800a84c 	.word	0x0800a84c
 8001758:	000f423f 	.word	0x000f423f
 800175c:	0800a860 	.word	0x0800a860
 8001760:	40020800 	.word	0x40020800
 8001764:	40020000 	.word	0x40020000
 8001768:	042c1d7f 	.word	0x042c1d7f

0800176c <_write>:
#include <string.h>
#include "comunicaciones.h"
#include "main.h"

int _write(int file, char *ptr, int len)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	e00b      	b.n	8001796 <_write+0x2a>
	{
	    //ITM_SendChar( *ptr++ );
	   HAL_UART_Transmit(&huart2, (uint8_t*)ptr++,1,1000);
 800177e:	68b9      	ldr	r1, [r7, #8]
 8001780:	1c4b      	adds	r3, r1, #1
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001788:	2201      	movs	r2, #1
 800178a:	4807      	ldr	r0, [pc, #28]	; (80017a8 <_write+0x3c>)
 800178c:	f002 fe3b 	bl	8004406 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3301      	adds	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	429a      	cmp	r2, r3
 800179c:	dbef      	blt.n	800177e <_write+0x12>
	}

	return len;
 800179e:	687b      	ldr	r3, [r7, #4]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000288 	.word	0x20000288

080017ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b0:	f000 fe6c 	bl	800248c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b4:	f000 f816 	bl	80017e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017b8:	f000 f962 	bl	8001a80 <MX_GPIO_Init>
  MX_DMA_Init();
 80017bc:	f000 f922 	bl	8001a04 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80017c0:	f000 f8f6 	bl	80019b0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80017c4:	f000 f8ca 	bl	800195c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80017c8:	f000 f876 	bl	80018b8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  printf ("SBC_PRJ at "  __TIME__ "\r\n");
 80017cc:	4804      	ldr	r0, [pc, #16]	; (80017e0 <main+0x34>)
 80017ce:	f007 f985 	bl	8008adc <puts>
  //ESP8266_RESET();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017d2:	f003 fcbb 	bl	800514c <osKernelInitialize>
  * License. You may obtain a copy of the License at:
  *                        opensource.org/licenses/BSD-3-Clause
  *
  ******************************************************************************
  */
  CONFIGURACION_INICIAL();
 80017d6:	f000 fdf1 	bl	80023bc <CONFIGURACION_INICIAL>
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 80017da:	f003 fcdb 	bl	8005194 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017de:	e7fe      	b.n	80017de <main+0x32>
 80017e0:	0800a8ac 	.word	0x0800a8ac

080017e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b094      	sub	sp, #80	; 0x50
 80017e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ea:	f107 0320 	add.w	r3, r7, #32
 80017ee:	2230      	movs	r2, #48	; 0x30
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f006 fb99 	bl	8007f2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <SystemClock_Config+0xcc>)
 800180e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001810:	4a27      	ldr	r2, [pc, #156]	; (80018b0 <SystemClock_Config+0xcc>)
 8001812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001816:	6413      	str	r3, [r2, #64]	; 0x40
 8001818:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <SystemClock_Config+0xcc>)
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001820:	60bb      	str	r3, [r7, #8]
 8001822:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001824:	2300      	movs	r3, #0
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	4b22      	ldr	r3, [pc, #136]	; (80018b4 <SystemClock_Config+0xd0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a21      	ldr	r2, [pc, #132]	; (80018b4 <SystemClock_Config+0xd0>)
 800182e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001832:	6013      	str	r3, [r2, #0]
 8001834:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <SystemClock_Config+0xd0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001840:	2302      	movs	r3, #2
 8001842:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001844:	2301      	movs	r3, #1
 8001846:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001848:	2310      	movs	r3, #16
 800184a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800184c:	2302      	movs	r3, #2
 800184e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001850:	2300      	movs	r3, #0
 8001852:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001854:	2310      	movs	r3, #16
 8001856:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001858:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800185c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800185e:	2304      	movs	r3, #4
 8001860:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001862:	2304      	movs	r3, #4
 8001864:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001866:	f107 0320 	add.w	r3, r7, #32
 800186a:	4618      	mov	r0, r3
 800186c:	f002 f8e6 	bl	8003a3c <HAL_RCC_OscConfig>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001876:	f000 f9c9 	bl	8001c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187a:	230f      	movs	r3, #15
 800187c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800187e:	2302      	movs	r3, #2
 8001880:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001886:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	2102      	movs	r1, #2
 8001896:	4618      	mov	r0, r3
 8001898:	f002 fb48 	bl	8003f2c <HAL_RCC_ClockConfig>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018a2:	f000 f9b3 	bl	8001c0c <Error_Handler>
  }
}
 80018a6:	bf00      	nop
 80018a8:	3750      	adds	r7, #80	; 0x50
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40007000 	.word	0x40007000

080018b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018be:	463b      	mov	r3, r7
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018ca:	4b21      	ldr	r3, [pc, #132]	; (8001950 <MX_ADC1_Init+0x98>)
 80018cc:	4a21      	ldr	r2, [pc, #132]	; (8001954 <MX_ADC1_Init+0x9c>)
 80018ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <MX_ADC1_Init+0x98>)
 80018d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018d8:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <MX_ADC1_Init+0x98>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80018de:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <MX_ADC1_Init+0x98>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018e4:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <MX_ADC1_Init+0x98>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018ea:	4b19      	ldr	r3, [pc, #100]	; (8001950 <MX_ADC1_Init+0x98>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018f2:	4b17      	ldr	r3, [pc, #92]	; (8001950 <MX_ADC1_Init+0x98>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <MX_ADC1_Init+0x98>)
 80018fa:	4a17      	ldr	r2, [pc, #92]	; (8001958 <MX_ADC1_Init+0xa0>)
 80018fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018fe:	4b14      	ldr	r3, [pc, #80]	; (8001950 <MX_ADC1_Init+0x98>)
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <MX_ADC1_Init+0x98>)
 8001906:	2201      	movs	r2, #1
 8001908:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <MX_ADC1_Init+0x98>)
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001912:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <MX_ADC1_Init+0x98>)
 8001914:	2201      	movs	r2, #1
 8001916:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001918:	480d      	ldr	r0, [pc, #52]	; (8001950 <MX_ADC1_Init+0x98>)
 800191a:	f000 fe29 	bl	8002570 <HAL_ADC_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001924:	f000 f972 	bl	8001c0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001928:	2300      	movs	r3, #0
 800192a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800192c:	2301      	movs	r3, #1
 800192e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001934:	463b      	mov	r3, r7
 8001936:	4619      	mov	r1, r3
 8001938:	4805      	ldr	r0, [pc, #20]	; (8001950 <MX_ADC1_Init+0x98>)
 800193a:	f000 ffa9 	bl	8002890 <HAL_ADC_ConfigChannel>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001944:	f000 f962 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001948:	bf00      	nop
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200001fc 	.word	0x200001fc
 8001954:	40012000 	.word	0x40012000
 8001958:	0f000001 	.word	0x0f000001

0800195c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001960:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001962:	4a12      	ldr	r2, [pc, #72]	; (80019ac <MX_USART1_UART_Init+0x50>)
 8001964:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001968:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800196c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196e:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001974:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800197a:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001982:	220c      	movs	r2, #12
 8001984:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001986:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001994:	f002 fcea 	bl	800436c <HAL_UART_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800199e:	f000 f935 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000244 	.word	0x20000244
 80019ac:	40011000 	.word	0x40011000

080019b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019b6:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <MX_USART2_UART_Init+0x50>)
 80019b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019ba:	4b10      	ldr	r3, [pc, #64]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019d6:	220c      	movs	r2, #12
 80019d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <MX_USART2_UART_Init+0x4c>)
 80019e8:	f002 fcc0 	bl	800436c <HAL_UART_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019f2:	f000 f90b 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000288 	.word	0x20000288
 8001a00:	40004400 	.word	0x40004400

08001a04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <MX_DMA_Init+0x78>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a1a      	ldr	r2, [pc, #104]	; (8001a7c <MX_DMA_Init+0x78>)
 8001a14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <MX_DMA_Init+0x78>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	603b      	str	r3, [r7, #0]
 8001a2a:	4b14      	ldr	r3, [pc, #80]	; (8001a7c <MX_DMA_Init+0x78>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a13      	ldr	r2, [pc, #76]	; (8001a7c <MX_DMA_Init+0x78>)
 8001a30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <MX_DMA_Init+0x78>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2105      	movs	r1, #5
 8001a46:	2010      	movs	r0, #16
 8001a48:	f001 fa2b 	bl	8002ea2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a4c:	2010      	movs	r0, #16
 8001a4e:	f001 fa44 	bl	8002eda <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2105      	movs	r1, #5
 8001a56:	203a      	movs	r0, #58	; 0x3a
 8001a58:	f001 fa23 	bl	8002ea2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a5c:	203a      	movs	r0, #58	; 0x3a
 8001a5e:	f001 fa3c 	bl	8002eda <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2105      	movs	r1, #5
 8001a66:	2046      	movs	r0, #70	; 0x46
 8001a68:	f001 fa1b 	bl	8002ea2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001a6c:	2046      	movs	r0, #70	; 0x46
 8001a6e:	f001 fa34 	bl	8002eda <HAL_NVIC_EnableIRQ>

}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40023800 	.word	0x40023800

08001a80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	; 0x28
 8001a84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a86:	f107 0314 	add.w	r3, r7, #20
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
 8001a94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	4b58      	ldr	r3, [pc, #352]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	4a57      	ldr	r2, [pc, #348]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001aa0:	f043 0304 	orr.w	r3, r3, #4
 8001aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa6:	4b55      	ldr	r3, [pc, #340]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	4b51      	ldr	r3, [pc, #324]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	4a50      	ldr	r2, [pc, #320]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001abc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac2:	4b4e      	ldr	r3, [pc, #312]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	4b4a      	ldr	r3, [pc, #296]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	4a49      	ldr	r2, [pc, #292]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ade:	4b47      	ldr	r3, [pc, #284]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	4b43      	ldr	r3, [pc, #268]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a42      	ldr	r2, [pc, #264]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001af4:	f043 0302 	orr.w	r3, r3, #2
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b40      	ldr	r3, [pc, #256]	; (8001bfc <MX_GPIO_Init+0x17c>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2102      	movs	r1, #2
 8001b0a:	483d      	ldr	r0, [pc, #244]	; (8001c00 <MX_GPIO_Init+0x180>)
 8001b0c:	f001 ff7c 	bl	8003a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED8_Pin|BUZZER_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001b10:	2200      	movs	r2, #0
 8001b12:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001b16:	483b      	ldr	r0, [pc, #236]	; (8001c04 <MX_GPIO_Init+0x184>)
 8001b18:	f001 ff76 	bl	8003a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	2140      	movs	r1, #64	; 0x40
 8001b20:	4838      	ldr	r0, [pc, #224]	; (8001c04 <MX_GPIO_Init+0x184>)
 8001b22:	f001 ff71 	bl	8003a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED7_Pin|LED2_Pin|LED5_Pin|LED1_Pin
 8001b26:	2200      	movs	r2, #0
 8001b28:	f240 4139 	movw	r1, #1081	; 0x439
 8001b2c:	4836      	ldr	r0, [pc, #216]	; (8001c08 <MX_GPIO_Init+0x188>)
 8001b2e:	f001 ff6b 	bl	8003a08 <HAL_GPIO_WritePin>
                          |LED4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b38:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	482d      	ldr	r0, [pc, #180]	; (8001c00 <MX_GPIO_Init+0x180>)
 8001b4a:	f001 fdc1 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP8266_RESET_Pin */
  GPIO_InitStruct.Pin = ESP8266_RESET_Pin;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP8266_RESET_GPIO_Port, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	4826      	ldr	r0, [pc, #152]	; (8001c00 <MX_GPIO_Init+0x180>)
 8001b66:	f001 fdb3 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED8_Pin BUZZER_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED8_Pin|BUZZER_Pin|LED3_Pin;
 8001b6a:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8001b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	4820      	ldr	r0, [pc, #128]	; (8001c04 <MX_GPIO_Init+0x184>)
 8001b84:	f001 fda4 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED6_Pin */
  GPIO_InitStruct.Pin = LED6_Pin;
 8001b88:	2340      	movs	r3, #64	; 0x40
 8001b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b94:	2302      	movs	r3, #2
 8001b96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4819      	ldr	r0, [pc, #100]	; (8001c04 <MX_GPIO_Init+0x184>)
 8001ba0:	f001 fd96 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED7_Pin LED2_Pin LED5_Pin LED1_Pin
                           LED4_Pin */
  GPIO_InitStruct.Pin = LED7_Pin|LED2_Pin|LED5_Pin|LED1_Pin
 8001ba4:	f240 4339 	movw	r3, #1081	; 0x439
 8001ba8:	617b      	str	r3, [r7, #20]
                          |LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001baa:	2301      	movs	r3, #1
 8001bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4812      	ldr	r0, [pc, #72]	; (8001c08 <MX_GPIO_Init+0x188>)
 8001bbe:	f001 fd87 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR1_Pin */
  GPIO_InitStruct.Pin = PULSADOR1_Pin;
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR1_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	480a      	ldr	r0, [pc, #40]	; (8001c00 <MX_GPIO_Init+0x180>)
 8001bd6:	f001 fd7b 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR2_Pin */
  GPIO_InitStruct.Pin = PULSADOR2_Pin;
 8001bda:	2340      	movs	r3, #64	; 0x40
 8001bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be2:	2301      	movs	r3, #1
 8001be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR2_GPIO_Port, &GPIO_InitStruct);
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4619      	mov	r1, r3
 8001bec:	4806      	ldr	r0, [pc, #24]	; (8001c08 <MX_GPIO_Init+0x188>)
 8001bee:	f001 fd6f 	bl	80036d0 <HAL_GPIO_Init>

}
 8001bf2:	bf00      	nop
 8001bf4:	3728      	adds	r7, #40	; 0x28
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40020800 	.word	0x40020800
 8001c04:	40020000 	.word	0x40020000
 8001c08:	40020400 	.word	0x40020400

08001c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c10:	b672      	cpsid	i
}
 8001c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <Error_Handler+0x8>
	...

08001c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
 8001c22:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <HAL_MspInit+0x54>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c26:	4a11      	ldr	r2, [pc, #68]	; (8001c6c <HAL_MspInit+0x54>)
 8001c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <HAL_MspInit+0x54>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c36:	607b      	str	r3, [r7, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	603b      	str	r3, [r7, #0]
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_MspInit+0x54>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_MspInit+0x54>)
 8001c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c48:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4a:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <HAL_MspInit+0x54>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	210f      	movs	r1, #15
 8001c5a:	f06f 0001 	mvn.w	r0, #1
 8001c5e:	f001 f920 	bl	8002ea2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40023800 	.word	0x40023800

08001c70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08a      	sub	sp, #40	; 0x28
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a17      	ldr	r2, [pc, #92]	; (8001cec <HAL_ADC_MspInit+0x7c>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d127      	bne.n	8001ce2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <HAL_ADC_MspInit+0x80>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	4a15      	ldr	r2, [pc, #84]	; (8001cf0 <HAL_ADC_MspInit+0x80>)
 8001c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca2:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <HAL_ADC_MspInit+0x80>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <HAL_ADC_MspInit+0x80>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	; (8001cf0 <HAL_ADC_MspInit+0x80>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <HAL_ADC_MspInit+0x80>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin|NTC_Pin|POT_Pin;
 8001cca:	2313      	movs	r3, #19
 8001ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	f107 0314 	add.w	r3, r7, #20
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4805      	ldr	r0, [pc, #20]	; (8001cf4 <HAL_ADC_MspInit+0x84>)
 8001cde:	f001 fcf7 	bl	80036d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ce2:	bf00      	nop
 8001ce4:	3728      	adds	r7, #40	; 0x28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40012000 	.word	0x40012000
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	; 0x30
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a78      	ldr	r2, [pc, #480]	; (8001ef8 <HAL_UART_MspInit+0x200>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	f040 808a 	bne.w	8001e30 <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61bb      	str	r3, [r7, #24]
 8001d20:	4b76      	ldr	r3, [pc, #472]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d24:	4a75      	ldr	r2, [pc, #468]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001d26:	f043 0310 	orr.w	r3, r3, #16
 8001d2a:	6453      	str	r3, [r2, #68]	; 0x44
 8001d2c:	4b73      	ldr	r3, [pc, #460]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d30:	f003 0310 	and.w	r3, r3, #16
 8001d34:	61bb      	str	r3, [r7, #24]
 8001d36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	4b6f      	ldr	r3, [pc, #444]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d40:	4a6e      	ldr	r2, [pc, #440]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001d42:	f043 0301 	orr.w	r3, r3, #1
 8001d46:	6313      	str	r3, [r2, #48]	; 0x30
 8001d48:	4b6c      	ldr	r3, [pc, #432]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d54:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d66:	2307      	movs	r3, #7
 8001d68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4863      	ldr	r0, [pc, #396]	; (8001f00 <HAL_UART_MspInit+0x208>)
 8001d72:	f001 fcad 	bl	80036d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001d76:	4b63      	ldr	r3, [pc, #396]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001d78:	4a63      	ldr	r2, [pc, #396]	; (8001f08 <HAL_UART_MspInit+0x210>)
 8001d7a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001d7c:	4b61      	ldr	r3, [pc, #388]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001d7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d82:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d84:	4b5f      	ldr	r3, [pc, #380]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d8a:	4b5e      	ldr	r3, [pc, #376]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d90:	4b5c      	ldr	r3, [pc, #368]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001d92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d96:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d98:	4b5a      	ldr	r3, [pc, #360]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d9e:	4b59      	ldr	r3, [pc, #356]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001da4:	4b57      	ldr	r3, [pc, #348]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001daa:	4b56      	ldr	r3, [pc, #344]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001db0:	4b54      	ldr	r3, [pc, #336]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001db6:	4853      	ldr	r0, [pc, #332]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001db8:	f001 f8aa 	bl	8002f10 <HAL_DMA_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001dc2:	f7ff ff23 	bl	8001c0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a4e      	ldr	r2, [pc, #312]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001dca:	639a      	str	r2, [r3, #56]	; 0x38
 8001dcc:	4a4d      	ldr	r2, [pc, #308]	; (8001f04 <HAL_UART_MspInit+0x20c>)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001dd2:	4b4e      	ldr	r3, [pc, #312]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001dd4:	4a4e      	ldr	r2, [pc, #312]	; (8001f10 <HAL_UART_MspInit+0x218>)
 8001dd6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001dd8:	4b4c      	ldr	r3, [pc, #304]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001dda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dde:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001de0:	4b4a      	ldr	r3, [pc, #296]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001de2:	2240      	movs	r2, #64	; 0x40
 8001de4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001de6:	4b49      	ldr	r3, [pc, #292]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dec:	4b47      	ldr	r3, [pc, #284]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001dee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001df2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001df4:	4b45      	ldr	r3, [pc, #276]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dfa:	4b44      	ldr	r3, [pc, #272]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001e00:	4b42      	ldr	r3, [pc, #264]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e06:	4b41      	ldr	r3, [pc, #260]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e0c:	4b3f      	ldr	r3, [pc, #252]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001e12:	483e      	ldr	r0, [pc, #248]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001e14:	f001 f87c 	bl	8002f10 <HAL_DMA_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001e1e:	f7ff fef5 	bl	8001c0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a39      	ldr	r2, [pc, #228]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001e26:	635a      	str	r2, [r3, #52]	; 0x34
 8001e28:	4a38      	ldr	r2, [pc, #224]	; (8001f0c <HAL_UART_MspInit+0x214>)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e2e:	e05e      	b.n	8001eee <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART2)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a37      	ldr	r2, [pc, #220]	; (8001f14 <HAL_UART_MspInit+0x21c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d159      	bne.n	8001eee <HAL_UART_MspInit+0x1f6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
 8001e3e:	4b2f      	ldr	r3, [pc, #188]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	4a2e      	ldr	r2, [pc, #184]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e48:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4a:	4b2c      	ldr	r3, [pc, #176]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	4b28      	ldr	r3, [pc, #160]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4a27      	ldr	r2, [pc, #156]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6313      	str	r3, [r2, #48]	; 0x30
 8001e66:	4b25      	ldr	r3, [pc, #148]	; (8001efc <HAL_UART_MspInit+0x204>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e72:	230c      	movs	r3, #12
 8001e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e82:	2307      	movs	r3, #7
 8001e84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e86:	f107 031c 	add.w	r3, r7, #28
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	481c      	ldr	r0, [pc, #112]	; (8001f00 <HAL_UART_MspInit+0x208>)
 8001e8e:	f001 fc1f 	bl	80036d0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e92:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001e94:	4a21      	ldr	r2, [pc, #132]	; (8001f1c <HAL_UART_MspInit+0x224>)
 8001e96:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e98:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001e9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e9e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ea0:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001eac:	4b1a      	ldr	r3, [pc, #104]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001eae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eb2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001eb4:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001eba:	4b17      	ldr	r3, [pc, #92]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001ec0:	4b15      	ldr	r3, [pc, #84]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ecc:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001ed2:	4811      	ldr	r0, [pc, #68]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ed4:	f001 f81c 	bl	8002f10 <HAL_DMA_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_UART_MspInit+0x1ea>
      Error_Handler();
 8001ede:	f7ff fe95 	bl	8001c0c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a0c      	ldr	r2, [pc, #48]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001ee6:	639a      	str	r2, [r3, #56]	; 0x38
 8001ee8:	4a0b      	ldr	r2, [pc, #44]	; (8001f18 <HAL_UART_MspInit+0x220>)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001eee:	bf00      	nop
 8001ef0:	3730      	adds	r7, #48	; 0x30
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40011000 	.word	0x40011000
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020000 	.word	0x40020000
 8001f04:	200002cc 	.word	0x200002cc
 8001f08:	40026440 	.word	0x40026440
 8001f0c:	2000032c 	.word	0x2000032c
 8001f10:	400264b8 	.word	0x400264b8
 8001f14:	40004400 	.word	0x40004400
 8001f18:	2000038c 	.word	0x2000038c
 8001f1c:	40026088 	.word	0x40026088

08001f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f24:	e7fe      	b.n	8001f24 <NMI_Handler+0x4>

08001f26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f26:	b480      	push	{r7}
 8001f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f2a:	e7fe      	b.n	8001f2a <HardFault_Handler+0x4>

08001f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f30:	e7fe      	b.n	8001f30 <MemManage_Handler+0x4>

08001f32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f36:	e7fe      	b.n	8001f36 <BusFault_Handler+0x4>

08001f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f3c:	e7fe      	b.n	8001f3c <UsageFault_Handler+0x4>

08001f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f50:	f000 faee 	bl	8002530 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f54:	f004 fd7c 	bl	8006a50 <xTaskGetSchedulerState>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d001      	beq.n	8001f62 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001f5e:	f005 fb63 	bl	8007628 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001f6c:	4802      	ldr	r0, [pc, #8]	; (8001f78 <DMA1_Stream5_IRQHandler+0x10>)
 8001f6e:	f001 f945 	bl	80031fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000038c 	.word	0x2000038c

08001f7c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f80:	4802      	ldr	r0, [pc, #8]	; (8001f8c <DMA2_Stream2_IRQHandler+0x10>)
 8001f82:	f001 f93b 	bl	80031fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	200002cc 	.word	0x200002cc

08001f90 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001f94:	4802      	ldr	r0, [pc, #8]	; (8001fa0 <DMA2_Stream7_IRQHandler+0x10>)
 8001f96:	f001 f931 	bl	80031fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	2000032c 	.word	0x2000032c

08001fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
	return 1;
 8001fa8:	2301      	movs	r3, #1
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <_kill>:

int _kill(int pid, int sig)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fbe:	f005 fdaf 	bl	8007b20 <__errno>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2216      	movs	r2, #22
 8001fc6:	601a      	str	r2, [r3, #0]
	return -1;
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <_exit>:

void _exit (int status)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ffe7 	bl	8001fb4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fe6:	e7fe      	b.n	8001fe6 <_exit+0x12>

08001fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e00a      	b.n	8002010 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ffa:	f3af 8000 	nop.w
 8001ffe:	4601      	mov	r1, r0
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	1c5a      	adds	r2, r3, #1
 8002004:	60ba      	str	r2, [r7, #8]
 8002006:	b2ca      	uxtb	r2, r1
 8002008:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	3301      	adds	r3, #1
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	429a      	cmp	r2, r3
 8002016:	dbf0      	blt.n	8001ffa <_read+0x12>
	}

return len;
 8002018:	687b      	ldr	r3, [r7, #4]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002022:	b480      	push	{r7}
 8002024:	b083      	sub	sp, #12
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
	return -1;
 800202a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800202e:	4618      	mov	r0, r3
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800204a:	605a      	str	r2, [r3, #4]
	return 0;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <_isatty>:

int _isatty(int file)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
	return 1;
 8002062:	2301      	movs	r3, #1
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
	return 0;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002094:	4a14      	ldr	r2, [pc, #80]	; (80020e8 <_sbrk+0x5c>)
 8002096:	4b15      	ldr	r3, [pc, #84]	; (80020ec <_sbrk+0x60>)
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a0:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <_sbrk+0x64>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d102      	bne.n	80020ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <_sbrk+0x64>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <_sbrk+0x68>)
 80020ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <_sbrk+0x64>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d207      	bcs.n	80020cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020bc:	f005 fd30 	bl	8007b20 <__errno>
 80020c0:	4603      	mov	r3, r0
 80020c2:	220c      	movs	r2, #12
 80020c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ca:	e009      	b.n	80020e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020cc:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <_sbrk+0x64>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020d2:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	4a05      	ldr	r2, [pc, #20]	; (80020f0 <_sbrk+0x64>)
 80020dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020de:	68fb      	ldr	r3, [r7, #12]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20020000 	.word	0x20020000
 80020ec:	00000400 	.word	0x00000400
 80020f0:	20000bec 	.word	0x20000bec
 80020f4:	20015298 	.word	0x20015298

080020f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020fc:	4b06      	ldr	r3, [pc, #24]	; (8002118 <SystemInit+0x20>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002102:	4a05      	ldr	r2, [pc, #20]	; (8002118 <SystemInit+0x20>)
 8002104:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002108:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <WIFI_RESET>:
 uint8_t aux_buff_WIFI[2048];
 uint8_t buff_WIFI_response[2048];



void WIFI_RESET(void){
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
	// RESET
	unsigned int ct;
	 HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 8002122:	2200      	movs	r2, #0
 8002124:	2102      	movs	r1, #2
 8002126:	481e      	ldr	r0, [pc, #120]	; (80021a0 <WIFI_RESET+0x84>)
 8002128:	f001 fc6e 	bl	8003a08 <HAL_GPIO_WritePin>
	 for (ct=0;ct<1000000;ct++);
 800212c:	2300      	movs	r3, #0
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	e002      	b.n	8002138 <WIFI_RESET+0x1c>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3301      	adds	r3, #1
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a1a      	ldr	r2, [pc, #104]	; (80021a4 <WIFI_RESET+0x88>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d9f8      	bls.n	8002132 <WIFI_RESET+0x16>
	 HAL_UART_Init(&huart1);
 8002140:	4819      	ldr	r0, [pc, #100]	; (80021a8 <WIFI_RESET+0x8c>)
 8002142:	f002 f913 	bl	800436c <HAL_UART_Init>
	 for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002146:	2300      	movs	r3, #0
 8002148:	607b      	str	r3, [r7, #4]
 800214a:	e007      	b.n	800215c <WIFI_RESET+0x40>
 800214c:	4a17      	ldr	r2, [pc, #92]	; (80021ac <WIFI_RESET+0x90>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	2200      	movs	r2, #0
 8002154:	701a      	strb	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3301      	adds	r3, #1
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002162:	d3f3      	bcc.n	800214c <WIFI_RESET+0x30>
	 HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002164:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002168:	4910      	ldr	r1, [pc, #64]	; (80021ac <WIFI_RESET+0x90>)
 800216a:	480f      	ldr	r0, [pc, #60]	; (80021a8 <WIFI_RESET+0x8c>)
 800216c:	f002 f9dd 	bl	800452a <HAL_UART_Receive_DMA>

	 HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_SET);
 8002170:	2201      	movs	r2, #1
 8002172:	2102      	movs	r1, #2
 8002174:	480a      	ldr	r0, [pc, #40]	; (80021a0 <WIFI_RESET+0x84>)
 8002176:	f001 fc47 	bl	8003a08 <HAL_GPIO_WritePin>

	 vTaskDelay(1000/portTICK_RATE_MS );
 800217a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800217e:	f003 ffd7 	bl	8006130 <vTaskDelay>
   	 HAL_UART_DMAStop(&huart1);
 8002182:	4809      	ldr	r0, [pc, #36]	; (80021a8 <WIFI_RESET+0x8c>)
 8002184:	f002 fa01 	bl	800458a <HAL_UART_DMAStop>
	 printf("XXXXX %s",buff_recv);
 8002188:	4908      	ldr	r1, [pc, #32]	; (80021ac <WIFI_RESET+0x90>)
 800218a:	4809      	ldr	r0, [pc, #36]	; (80021b0 <WIFI_RESET+0x94>)
 800218c:	f006 fc20 	bl	80089d0 <iprintf>
	 printf("XXXXX\r\n\n\n\n");
 8002190:	4808      	ldr	r0, [pc, #32]	; (80021b4 <WIFI_RESET+0x98>)
 8002192:	f006 fca3 	bl	8008adc <puts>
}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40020800 	.word	0x40020800
 80021a4:	000f423f 	.word	0x000f423f
 80021a8:	20000244 	.word	0x20000244
 80021ac:	200003ec 	.word	0x200003ec
 80021b0:	0800a8c4 	.word	0x0800a8c4
 80021b4:	0800a8d0 	.word	0x0800a8d0

080021b8 <WIFI_Boot>:


void WIFI_Boot(void)

{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
	unsigned int ct;

 	printf("Reseting...\r\n");
 80021be:	4840      	ldr	r0, [pc, #256]	; (80022c0 <WIFI_Boot+0x108>)
 80021c0:	f006 fc8c 	bl	8008adc <puts>

 	WIFI_RESET();
 80021c4:	f7ff ffaa 	bl	800211c <WIFI_RESET>
 	printf("Init...\r\n");
 80021c8:	483e      	ldr	r0, [pc, #248]	; (80022c4 <WIFI_Boot+0x10c>)
 80021ca:	f006 fc87 	bl	8008adc <puts>

 	HAL_UART_Init(&huart1);
 80021ce:	483e      	ldr	r0, [pc, #248]	; (80022c8 <WIFI_Boot+0x110>)
 80021d0:	f002 f8cc 	bl	800436c <HAL_UART_Init>

 	// version
 	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	e007      	b.n	80021ea <WIFI_Boot+0x32>
 80021da:	4a3c      	ldr	r2, [pc, #240]	; (80022cc <WIFI_Boot+0x114>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4413      	add	r3, r2
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3301      	adds	r3, #1
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021f0:	d3f3      	bcc.n	80021da <WIFI_Boot+0x22>
 	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 80021f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021f6:	4935      	ldr	r1, [pc, #212]	; (80022cc <WIFI_Boot+0x114>)
 80021f8:	4833      	ldr	r0, [pc, #204]	; (80022c8 <WIFI_Boot+0x110>)
 80021fa:	f002 f996 	bl	800452a <HAL_UART_Receive_DMA>
 	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT\r\n",strlen("AT\r\n"),10000);
 80021fe:	f242 7310 	movw	r3, #10000	; 0x2710
 8002202:	2204      	movs	r2, #4
 8002204:	4932      	ldr	r1, [pc, #200]	; (80022d0 <WIFI_Boot+0x118>)
 8002206:	4830      	ldr	r0, [pc, #192]	; (80022c8 <WIFI_Boot+0x110>)
 8002208:	f002 f8fd 	bl	8004406 <HAL_UART_Transmit>
	 vTaskDelay(100/portTICK_RATE_MS );
 800220c:	2064      	movs	r0, #100	; 0x64
 800220e:	f003 ff8f 	bl	8006130 <vTaskDelay>
 	HAL_UART_DMAStop(&huart1);
 8002212:	482d      	ldr	r0, [pc, #180]	; (80022c8 <WIFI_Boot+0x110>)
 8002214:	f002 f9b9 	bl	800458a <HAL_UART_DMAStop>
	printf("1: %s",buff_recv);
 8002218:	492c      	ldr	r1, [pc, #176]	; (80022cc <WIFI_Boot+0x114>)
 800221a:	482e      	ldr	r0, [pc, #184]	; (80022d4 <WIFI_Boot+0x11c>)
 800221c:	f006 fbd8 	bl	80089d0 <iprintf>

	printf("2: %s",buff_recv);
*/

	// Pon en modo station=1,  station+access_point=3
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002220:	2300      	movs	r3, #0
 8002222:	607b      	str	r3, [r7, #4]
 8002224:	e007      	b.n	8002236 <WIFI_Boot+0x7e>
 8002226:	4a29      	ldr	r2, [pc, #164]	; (80022cc <WIFI_Boot+0x114>)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4413      	add	r3, r2
 800222c:	2200      	movs	r2, #0
 800222e:	701a      	strb	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3301      	adds	r3, #1
 8002234:	607b      	str	r3, [r7, #4]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800223c:	d3f3      	bcc.n	8002226 <WIFI_Boot+0x6e>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 800223e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002242:	4922      	ldr	r1, [pc, #136]	; (80022cc <WIFI_Boot+0x114>)
 8002244:	4820      	ldr	r0, [pc, #128]	; (80022c8 <WIFI_Boot+0x110>)
 8002246:	f002 f970 	bl	800452a <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1, ( unsigned char *) "AT+CWMODE=1\r\n",strlen("AT+CWMODE=1\r\n"),100000);
 800224a:	4b23      	ldr	r3, [pc, #140]	; (80022d8 <WIFI_Boot+0x120>)
 800224c:	220d      	movs	r2, #13
 800224e:	4923      	ldr	r1, [pc, #140]	; (80022dc <WIFI_Boot+0x124>)
 8002250:	481d      	ldr	r0, [pc, #116]	; (80022c8 <WIFI_Boot+0x110>)
 8002252:	f002 f8d8 	bl	8004406 <HAL_UART_Transmit>
	 vTaskDelay(100/portTICK_RATE_MS );
 8002256:	2064      	movs	r0, #100	; 0x64
 8002258:	f003 ff6a 	bl	8006130 <vTaskDelay>
	HAL_UART_DMAStop(&huart1);
 800225c:	481a      	ldr	r0, [pc, #104]	; (80022c8 <WIFI_Boot+0x110>)
 800225e:	f002 f994 	bl	800458a <HAL_UART_DMAStop>
	printf("3: %s",buff_recv);
 8002262:	491a      	ldr	r1, [pc, #104]	; (80022cc <WIFI_Boot+0x114>)
 8002264:	481e      	ldr	r0, [pc, #120]	; (80022e0 <WIFI_Boot+0x128>)
 8002266:	f006 fbb3 	bl	80089d0 <iprintf>

	// Programa la contrasea del access-point
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 800226a:	2300      	movs	r3, #0
 800226c:	607b      	str	r3, [r7, #4]
 800226e:	e007      	b.n	8002280 <WIFI_Boot+0xc8>
 8002270:	4a16      	ldr	r2, [pc, #88]	; (80022cc <WIFI_Boot+0x114>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4413      	add	r3, r2
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3301      	adds	r3, #1
 800227e:	607b      	str	r3, [r7, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002286:	d3f3      	bcc.n	8002270 <WIFI_Boot+0xb8>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002288:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800228c:	490f      	ldr	r1, [pc, #60]	; (80022cc <WIFI_Boot+0x114>)
 800228e:	480e      	ldr	r0, [pc, #56]	; (80022c8 <WIFI_Boot+0x110>)
 8002290:	f002 f94b 	bl	800452a <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1,( unsigned char *) "AT+CWJAP=\"" SSID "\",\"" SSID_PASS "\"\r\n",strlen("AT+CWJAP=\"" SSID "\",\"" SSID_PASS "\"\r\n"),10000);
 8002294:	f242 7310 	movw	r3, #10000	; 0x2710
 8002298:	2221      	movs	r2, #33	; 0x21
 800229a:	4912      	ldr	r1, [pc, #72]	; (80022e4 <WIFI_Boot+0x12c>)
 800229c:	480a      	ldr	r0, [pc, #40]	; (80022c8 <WIFI_Boot+0x110>)
 800229e:	f002 f8b2 	bl	8004406 <HAL_UART_Transmit>
	vTaskDelay(5000/portTICK_RATE_MS );
 80022a2:	f241 3088 	movw	r0, #5000	; 0x1388
 80022a6:	f003 ff43 	bl	8006130 <vTaskDelay>
	HAL_UART_DMAStop(&huart1);
 80022aa:	4807      	ldr	r0, [pc, #28]	; (80022c8 <WIFI_Boot+0x110>)
 80022ac:	f002 f96d 	bl	800458a <HAL_UART_DMAStop>
	printf("4: %s",buff_recv);
 80022b0:	4906      	ldr	r1, [pc, #24]	; (80022cc <WIFI_Boot+0x114>)
 80022b2:	480d      	ldr	r0, [pc, #52]	; (80022e8 <WIFI_Boot+0x130>)
 80022b4:	f006 fb8c 	bl	80089d0 <iprintf>
	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT+CIFSR\r\n",strlen("AT+CIFSR\r\n"),10000);
	vTaskDelay(5000/portTICK_RATE_MS );
	HAL_UART_DMAStop(&huart1);
	printf("5: %s",buff_recv);*/

}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	0800a8dc 	.word	0x0800a8dc
 80022c4:	0800a8ec 	.word	0x0800a8ec
 80022c8:	20000244 	.word	0x20000244
 80022cc:	200003ec 	.word	0x200003ec
 80022d0:	0800a8f8 	.word	0x0800a8f8
 80022d4:	0800a900 	.word	0x0800a900
 80022d8:	000186a0 	.word	0x000186a0
 80022dc:	0800a908 	.word	0x0800a908
 80022e0:	0800a918 	.word	0x0800a918
 80022e4:	0800a920 	.word	0x0800a920
 80022e8:	0800a944 	.word	0x0800a944

080022ec <checkWIFI>:

int checkWIFI() {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
	int ct;
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	e007      	b.n	8002308 <checkWIFI+0x1c>
 80022f8:	4a17      	ldr	r2, [pc, #92]	; (8002358 <checkWIFI+0x6c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3301      	adds	r3, #1
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800230e:	dbf3      	blt.n	80022f8 <checkWIFI+0xc>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002310:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002314:	4910      	ldr	r1, [pc, #64]	; (8002358 <checkWIFI+0x6c>)
 8002316:	4811      	ldr	r0, [pc, #68]	; (800235c <checkWIFI+0x70>)
 8002318:	f002 f907 	bl	800452a <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT+CIFSR\r\n",strlen("AT+CIFSR\r\n"),10000);
 800231c:	f242 7310 	movw	r3, #10000	; 0x2710
 8002320:	220a      	movs	r2, #10
 8002322:	490f      	ldr	r1, [pc, #60]	; (8002360 <checkWIFI+0x74>)
 8002324:	480d      	ldr	r0, [pc, #52]	; (800235c <checkWIFI+0x70>)
 8002326:	f002 f86e 	bl	8004406 <HAL_UART_Transmit>
	vTaskDelay(5000/portTICK_RATE_MS );
 800232a:	f241 3088 	movw	r0, #5000	; 0x1388
 800232e:	f003 feff 	bl	8006130 <vTaskDelay>
	HAL_UART_DMAStop(&huart1);
 8002332:	480a      	ldr	r0, [pc, #40]	; (800235c <checkWIFI+0x70>)
 8002334:	f002 f929 	bl	800458a <HAL_UART_DMAStop>
	printf("5: %s",buff_recv);
 8002338:	4907      	ldr	r1, [pc, #28]	; (8002358 <checkWIFI+0x6c>)
 800233a:	480a      	ldr	r0, [pc, #40]	; (8002364 <checkWIFI+0x78>)
 800233c:	f006 fb48 	bl	80089d0 <iprintf>

	if (buff_recv[0] != 0) {
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <checkWIFI+0x6c>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <checkWIFI+0x60>
		return 1;
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <checkWIFI+0x62>
	}
	return 0;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	200003ec 	.word	0x200003ec
 800235c:	20000244 	.word	0x20000244
 8002360:	0800a94c 	.word	0x0800a94c
 8002364:	0800a958 	.word	0x0800a958

08002368 <Task_HW>:

#include "tasks.h"
#include "HW.h"


void Task_HW( void *pvParameters ) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
	for(;;)
	  {
		runHW();
 8002370:	f7ff f826 	bl	80013c0 <runHW>
	    osDelay(1);
 8002374:	2001      	movs	r0, #1
 8002376:	f002 ff33 	bl	80051e0 <osDelay>
	  {
 800237a:	e7f9      	b.n	8002370 <Task_HW+0x8>

0800237c <Task_WIFI>:
	  }
}
void Task_WIFI( void *pvParameters ) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	WIFI_Boot();
 8002384:	f7ff ff18 	bl	80021b8 <WIFI_Boot>
	for(;;)
	  {
		printf("starting wifi");
 8002388:	480a      	ldr	r0, [pc, #40]	; (80023b4 <Task_WIFI+0x38>)
 800238a:	f006 fb21 	bl	80089d0 <iprintf>
		int wifi = checkWIFI();
 800238e:	f7ff ffad 	bl	80022ec <checkWIFI>
 8002392:	60f8      	str	r0, [r7, #12]
		printf("wifi int = %d\n\r", wifi);
 8002394:	68f9      	ldr	r1, [r7, #12]
 8002396:	4808      	ldr	r0, [pc, #32]	; (80023b8 <Task_WIFI+0x3c>)
 8002398:	f006 fb1a 	bl	80089d0 <iprintf>
		if(wifi = 0) {
 800239c:	2300      	movs	r3, #0
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <Task_WIFI+0x2e>
			WIFI_Boot();
 80023a6:	f7ff ff07 	bl	80021b8 <WIFI_Boot>
		}
		osDelay(1);
 80023aa:	2001      	movs	r0, #1
 80023ac:	f002 ff18 	bl	80051e0 <osDelay>
	  {
 80023b0:	e7ea      	b.n	8002388 <Task_WIFI+0xc>
 80023b2:	bf00      	nop
 80023b4:	0800a99c 	.word	0x0800a99c
 80023b8:	0800a9ac 	.word	0x0800a9ac

080023bc <CONFIGURACION_INICIAL>:
	  {
	    osDelay(1);
	  }
}

void CONFIGURACION_INICIAL(void){
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af02      	add	r7, sp, #8
 BaseType_t res_task;
 res_task=xTaskCreate(Task_HW,"HW",1024,NULL,NORMAL_PRIORITY,NULL);
 80023c2:	2300      	movs	r3, #0
 80023c4:	9301      	str	r3, [sp, #4]
 80023c6:	231b      	movs	r3, #27
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	2300      	movs	r3, #0
 80023cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023d0:	4914      	ldr	r1, [pc, #80]	; (8002424 <CONFIGURACION_INICIAL+0x68>)
 80023d2:	4815      	ldr	r0, [pc, #84]	; (8002428 <CONFIGURACION_INICIAL+0x6c>)
 80023d4:	f003 fd51 	bl	8005e7a <xTaskCreate>
 80023d8:	6078      	str	r0, [r7, #4]
 		if( res_task != pdPASS ){
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d006      	beq.n	80023ee <CONFIGURACION_INICIAL+0x32>
 				printf("PANIC: Error al crear Tarea Visualizador\r\n");
 80023e0:	4812      	ldr	r0, [pc, #72]	; (800242c <CONFIGURACION_INICIAL+0x70>)
 80023e2:	f006 fb7b 	bl	8008adc <puts>
 				fflush(NULL);
 80023e6:	2000      	movs	r0, #0
 80023e8:	f005 fc62 	bl	8007cb0 <fflush>
 				while(1);
 80023ec:	e7fe      	b.n	80023ec <CONFIGURACION_INICIAL+0x30>
 		}

 res_task=xTaskCreate(Task_WIFI,"WIFI",1024,NULL,NORMAL_PRIORITY ,NULL);
 80023ee:	2300      	movs	r3, #0
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	231b      	movs	r3, #27
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	2300      	movs	r3, #0
 80023f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023fc:	490c      	ldr	r1, [pc, #48]	; (8002430 <CONFIGURACION_INICIAL+0x74>)
 80023fe:	480d      	ldr	r0, [pc, #52]	; (8002434 <CONFIGURACION_INICIAL+0x78>)
 8002400:	f003 fd3b 	bl	8005e7a <xTaskCreate>
 8002404:	6078      	str	r0, [r7, #4]
 			if( res_task != pdPASS ){
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d006      	beq.n	800241a <CONFIGURACION_INICIAL+0x5e>
 					printf("PANIC: Error al crear Tarea Visualizador\r\n");
 800240c:	4807      	ldr	r0, [pc, #28]	; (800242c <CONFIGURACION_INICIAL+0x70>)
 800240e:	f006 fb65 	bl	8008adc <puts>
 					fflush(NULL);
 8002412:	2000      	movs	r0, #0
 8002414:	f005 fc4c 	bl	8007cb0 <fflush>
 					while(1);
 8002418:	e7fe      	b.n	8002418 <CONFIGURACION_INICIAL+0x5c>
 			}


}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	0800a9bc 	.word	0x0800a9bc
 8002428:	08002369 	.word	0x08002369
 800242c:	0800a9c0 	.word	0x0800a9c0
 8002430:	0800a9ec 	.word	0x0800a9ec
 8002434:	0800237d 	.word	0x0800237d

08002438 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002438:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002470 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800243c:	480d      	ldr	r0, [pc, #52]	; (8002474 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800243e:	490e      	ldr	r1, [pc, #56]	; (8002478 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002440:	4a0e      	ldr	r2, [pc, #56]	; (800247c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002444:	e002      	b.n	800244c <LoopCopyDataInit>

08002446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800244a:	3304      	adds	r3, #4

0800244c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800244c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800244e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002450:	d3f9      	bcc.n	8002446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002452:	4a0b      	ldr	r2, [pc, #44]	; (8002480 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002454:	4c0b      	ldr	r4, [pc, #44]	; (8002484 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002458:	e001      	b.n	800245e <LoopFillZerobss>

0800245a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800245a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800245c:	3204      	adds	r2, #4

0800245e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800245e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002460:	d3fb      	bcc.n	800245a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002462:	f7ff fe49 	bl	80020f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002466:	f005 fd2b 	bl	8007ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800246a:	f7ff f99f 	bl	80017ac <main>
  bx  lr    
 800246e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002470:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002478:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800247c:	0800ae14 	.word	0x0800ae14
  ldr r2, =_sbss
 8002480:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002484:	20015294 	.word	0x20015294

08002488 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002488:	e7fe      	b.n	8002488 <ADC_IRQHandler>
	...

0800248c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002490:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a0d      	ldr	r2, [pc, #52]	; (80024cc <HAL_Init+0x40>)
 8002496:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800249a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800249c:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <HAL_Init+0x40>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a0a      	ldr	r2, [pc, #40]	; (80024cc <HAL_Init+0x40>)
 80024a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <HAL_Init+0x40>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a07      	ldr	r2, [pc, #28]	; (80024cc <HAL_Init+0x40>)
 80024ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b4:	2003      	movs	r0, #3
 80024b6:	f000 fce9 	bl	8002e8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ba:	200f      	movs	r0, #15
 80024bc:	f000 f808 	bl	80024d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c0:	f7ff fbaa 	bl	8001c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40023c00 	.word	0x40023c00

080024d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_InitTick+0x54>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4b12      	ldr	r3, [pc, #72]	; (8002528 <HAL_InitTick+0x58>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fd01 	bl	8002ef6 <HAL_SYSTICK_Config>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00e      	b.n	800251c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d80a      	bhi.n	800251a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002504:	2200      	movs	r2, #0
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	f04f 30ff 	mov.w	r0, #4294967295
 800250c:	f000 fcc9 	bl	8002ea2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002510:	4a06      	ldr	r2, [pc, #24]	; (800252c <HAL_InitTick+0x5c>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000000 	.word	0x20000000
 8002528:	20000008 	.word	0x20000008
 800252c:	20000004 	.word	0x20000004

08002530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002534:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_IncTick+0x20>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_IncTick+0x24>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <HAL_IncTick+0x24>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	20000008 	.word	0x20000008
 8002554:	20000bf0 	.word	0x20000bf0

08002558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return uwTick;
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <HAL_GetTick+0x14>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000bf0 	.word	0x20000bf0

08002570 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002578:	2300      	movs	r3, #0
 800257a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e033      	b.n	80025ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff fb6e 	bl	8001c70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	f003 0310 	and.w	r3, r3, #16
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d118      	bne.n	80025e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025b6:	f023 0302 	bic.w	r3, r3, #2
 80025ba:	f043 0202 	orr.w	r2, r3, #2
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fa96 	bl	8002af4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	f023 0303 	bic.w	r3, r3, #3
 80025d6:	f043 0201 	orr.w	r2, r3, #1
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	641a      	str	r2, [r3, #64]	; 0x40
 80025de:	e001      	b.n	80025e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800260a:	2b01      	cmp	r3, #1
 800260c:	d101      	bne.n	8002612 <HAL_ADC_Start+0x1a>
 800260e:	2302      	movs	r3, #2
 8002610:	e097      	b.n	8002742 <HAL_ADC_Start+0x14a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b01      	cmp	r3, #1
 8002626:	d018      	beq.n	800265a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 0201 	orr.w	r2, r2, #1
 8002636:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002638:	4b45      	ldr	r3, [pc, #276]	; (8002750 <HAL_ADC_Start+0x158>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a45      	ldr	r2, [pc, #276]	; (8002754 <HAL_ADC_Start+0x15c>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	0c9a      	lsrs	r2, r3, #18
 8002644:	4613      	mov	r3, r2
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	4413      	add	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800264c:	e002      	b.n	8002654 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	3b01      	subs	r3, #1
 8002652:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f9      	bne.n	800264e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0301 	and.w	r3, r3, #1
 8002664:	2b01      	cmp	r3, #1
 8002666:	d15f      	bne.n	8002728 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002670:	f023 0301 	bic.w	r3, r3, #1
 8002674:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002692:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026a6:	d106      	bne.n	80026b6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ac:	f023 0206 	bic.w	r2, r3, #6
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	645a      	str	r2, [r3, #68]	; 0x44
 80026b4:	e002      	b.n	80026bc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026c4:	4b24      	ldr	r3, [pc, #144]	; (8002758 <HAL_ADC_Start+0x160>)
 80026c6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80026d0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10f      	bne.n	80026fe <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d129      	bne.n	8002740 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026fa:	609a      	str	r2, [r3, #8]
 80026fc:	e020      	b.n	8002740 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a16      	ldr	r2, [pc, #88]	; (800275c <HAL_ADC_Start+0x164>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d11b      	bne.n	8002740 <HAL_ADC_Start+0x148>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d114      	bne.n	8002740 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	e00b      	b.n	8002740 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	f043 0210 	orr.w	r2, r3, #16
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002738:	f043 0201 	orr.w	r2, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	20000000 	.word	0x20000000
 8002754:	431bde83 	.word	0x431bde83
 8002758:	40012300 	.word	0x40012300
 800275c:	40012000 	.word	0x40012000

08002760 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800277c:	d113      	bne.n	80027a6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002788:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800278c:	d10b      	bne.n	80027a6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f043 0220 	orr.w	r2, r3, #32
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e063      	b.n	800286e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80027a6:	f7ff fed7 	bl	8002558 <HAL_GetTick>
 80027aa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027ac:	e021      	b.n	80027f2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b4:	d01d      	beq.n	80027f2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d007      	beq.n	80027cc <HAL_ADC_PollForConversion+0x6c>
 80027bc:	f7ff fecc 	bl	8002558 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d212      	bcs.n	80027f2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d00b      	beq.n	80027f2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f043 0204 	orr.w	r2, r3, #4
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e03d      	b.n	800286e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d1d6      	bne.n	80027ae <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f06f 0212 	mvn.w	r2, #18
 8002808:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d123      	bne.n	800286c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002828:	2b00      	cmp	r3, #0
 800282a:	d11f      	bne.n	800286c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002832:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002844:	2b00      	cmp	r3, #0
 8002846:	d111      	bne.n	800286c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d105      	bne.n	800286c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	f043 0201 	orr.w	r2, r3, #1
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800289a:	2300      	movs	r3, #0
 800289c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_ADC_ConfigChannel+0x1c>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e113      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x244>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b09      	cmp	r3, #9
 80028ba:	d925      	bls.n	8002908 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68d9      	ldr	r1, [r3, #12]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	461a      	mov	r2, r3
 80028ca:	4613      	mov	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	4413      	add	r3, r2
 80028d0:	3b1e      	subs	r3, #30
 80028d2:	2207      	movs	r2, #7
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43da      	mvns	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	400a      	ands	r2, r1
 80028e0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68d9      	ldr	r1, [r3, #12]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	4618      	mov	r0, r3
 80028f4:	4603      	mov	r3, r0
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4403      	add	r3, r0
 80028fa:	3b1e      	subs	r3, #30
 80028fc:	409a      	lsls	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	e022      	b.n	800294e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6919      	ldr	r1, [r3, #16]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	b29b      	uxth	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	4613      	mov	r3, r2
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	4413      	add	r3, r2
 800291c:	2207      	movs	r2, #7
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	400a      	ands	r2, r1
 800292a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6919      	ldr	r1, [r3, #16]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	b29b      	uxth	r3, r3
 800293c:	4618      	mov	r0, r3
 800293e:	4603      	mov	r3, r0
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	4403      	add	r3, r0
 8002944:	409a      	lsls	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b06      	cmp	r3, #6
 8002954:	d824      	bhi.n	80029a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	4613      	mov	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	4413      	add	r3, r2
 8002966:	3b05      	subs	r3, #5
 8002968:	221f      	movs	r2, #31
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	400a      	ands	r2, r1
 8002976:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	b29b      	uxth	r3, r3
 8002984:	4618      	mov	r0, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685a      	ldr	r2, [r3, #4]
 800298a:	4613      	mov	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	4413      	add	r3, r2
 8002990:	3b05      	subs	r3, #5
 8002992:	fa00 f203 	lsl.w	r2, r0, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	635a      	str	r2, [r3, #52]	; 0x34
 800299e:	e04c      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b0c      	cmp	r3, #12
 80029a6:	d824      	bhi.n	80029f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	4613      	mov	r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	4413      	add	r3, r2
 80029b8:	3b23      	subs	r3, #35	; 0x23
 80029ba:	221f      	movs	r2, #31
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	43da      	mvns	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	400a      	ands	r2, r1
 80029c8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	4618      	mov	r0, r3
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	4413      	add	r3, r2
 80029e2:	3b23      	subs	r3, #35	; 0x23
 80029e4:	fa00 f203 	lsl.w	r2, r0, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	631a      	str	r2, [r3, #48]	; 0x30
 80029f0:	e023      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	4413      	add	r3, r2
 8002a02:	3b41      	subs	r3, #65	; 0x41
 8002a04:	221f      	movs	r2, #31
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	43da      	mvns	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	400a      	ands	r2, r1
 8002a12:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	4618      	mov	r0, r3
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3b41      	subs	r3, #65	; 0x41
 8002a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a3a:	4b29      	ldr	r3, [pc, #164]	; (8002ae0 <HAL_ADC_ConfigChannel+0x250>)
 8002a3c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a28      	ldr	r2, [pc, #160]	; (8002ae4 <HAL_ADC_ConfigChannel+0x254>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d10f      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x1d8>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b12      	cmp	r3, #18
 8002a4e:	d10b      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a1d      	ldr	r2, [pc, #116]	; (8002ae4 <HAL_ADC_ConfigChannel+0x254>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d12b      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x23a>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a1c      	ldr	r2, [pc, #112]	; (8002ae8 <HAL_ADC_ConfigChannel+0x258>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d003      	beq.n	8002a84 <HAL_ADC_ConfigChannel+0x1f4>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b11      	cmp	r3, #17
 8002a82:	d122      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a11      	ldr	r2, [pc, #68]	; (8002ae8 <HAL_ADC_ConfigChannel+0x258>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d111      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa6:	4b11      	ldr	r3, [pc, #68]	; (8002aec <HAL_ADC_ConfigChannel+0x25c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a11      	ldr	r2, [pc, #68]	; (8002af0 <HAL_ADC_ConfigChannel+0x260>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	0c9a      	lsrs	r2, r3, #18
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	4413      	add	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002abc:	e002      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f9      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	40012300 	.word	0x40012300
 8002ae4:	40012000 	.word	0x40012000
 8002ae8:	10000012 	.word	0x10000012
 8002aec:	20000000 	.word	0x20000000
 8002af0:	431bde83 	.word	0x431bde83

08002af4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002afc:	4b79      	ldr	r3, [pc, #484]	; (8002ce4 <ADC_Init+0x1f0>)
 8002afe:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	431a      	orrs	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6859      	ldr	r1, [r3, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	021a      	lsls	r2, r3, #8
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	430a      	orrs	r2, r1
 8002b3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6859      	ldr	r1, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689a      	ldr	r2, [r3, #8]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6899      	ldr	r1, [r3, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b86:	4a58      	ldr	r2, [pc, #352]	; (8002ce8 <ADC_Init+0x1f4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d022      	beq.n	8002bd2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b9a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6899      	ldr	r1, [r3, #8]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bbc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6899      	ldr	r1, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	609a      	str	r2, [r3, #8]
 8002bd0:	e00f      	b.n	8002bf2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002be0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bf0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0202 	bic.w	r2, r2, #2
 8002c00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6899      	ldr	r1, [r3, #8]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	7e1b      	ldrb	r3, [r3, #24]
 8002c0c:	005a      	lsls	r2, r3, #1
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	430a      	orrs	r2, r1
 8002c14:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d01b      	beq.n	8002c58 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c2e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c3e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6859      	ldr	r1, [r3, #4]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	035a      	lsls	r2, r3, #13
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	e007      	b.n	8002c68 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c66:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	051a      	lsls	r2, r3, #20
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6899      	ldr	r1, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002caa:	025a      	lsls	r2, r3, #9
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6899      	ldr	r1, [r3, #8]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	029a      	lsls	r2, r3, #10
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	609a      	str	r2, [r3, #8]
}
 8002cd8:	bf00      	nop
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	40012300 	.word	0x40012300
 8002ce8:	0f000001 	.word	0x0f000001

08002cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	; (8002d30 <__NVIC_SetPriorityGrouping+0x44>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d08:	4013      	ands	r3, r2
 8002d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d1e:	4a04      	ldr	r2, [pc, #16]	; (8002d30 <__NVIC_SetPriorityGrouping+0x44>)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	60d3      	str	r3, [r2, #12]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d38:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <__NVIC_GetPriorityGrouping+0x18>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	0a1b      	lsrs	r3, r3, #8
 8002d3e:	f003 0307 	and.w	r3, r3, #7
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	db0b      	blt.n	8002d7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	f003 021f 	and.w	r2, r3, #31
 8002d68:	4907      	ldr	r1, [pc, #28]	; (8002d88 <__NVIC_EnableIRQ+0x38>)
 8002d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6e:	095b      	lsrs	r3, r3, #5
 8002d70:	2001      	movs	r0, #1
 8002d72:	fa00 f202 	lsl.w	r2, r0, r2
 8002d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	e000e100 	.word	0xe000e100

08002d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	6039      	str	r1, [r7, #0]
 8002d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	db0a      	blt.n	8002db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	490c      	ldr	r1, [pc, #48]	; (8002dd8 <__NVIC_SetPriority+0x4c>)
 8002da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002daa:	0112      	lsls	r2, r2, #4
 8002dac:	b2d2      	uxtb	r2, r2
 8002dae:	440b      	add	r3, r1
 8002db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002db4:	e00a      	b.n	8002dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	4908      	ldr	r1, [pc, #32]	; (8002ddc <__NVIC_SetPriority+0x50>)
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	3b04      	subs	r3, #4
 8002dc4:	0112      	lsls	r2, r2, #4
 8002dc6:	b2d2      	uxtb	r2, r2
 8002dc8:	440b      	add	r3, r1
 8002dca:	761a      	strb	r2, [r3, #24]
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	e000e100 	.word	0xe000e100
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b089      	sub	sp, #36	; 0x24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	f1c3 0307 	rsb	r3, r3, #7
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	bf28      	it	cs
 8002dfe:	2304      	movcs	r3, #4
 8002e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	3304      	adds	r3, #4
 8002e06:	2b06      	cmp	r3, #6
 8002e08:	d902      	bls.n	8002e10 <NVIC_EncodePriority+0x30>
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3b03      	subs	r3, #3
 8002e0e:	e000      	b.n	8002e12 <NVIC_EncodePriority+0x32>
 8002e10:	2300      	movs	r3, #0
 8002e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e14:	f04f 32ff 	mov.w	r2, #4294967295
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43da      	mvns	r2, r3
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	401a      	ands	r2, r3
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e28:	f04f 31ff 	mov.w	r1, #4294967295
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e32:	43d9      	mvns	r1, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e38:	4313      	orrs	r3, r2
         );
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3724      	adds	r7, #36	; 0x24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
	...

08002e48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e58:	d301      	bcc.n	8002e5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e00f      	b.n	8002e7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e5e:	4a0a      	ldr	r2, [pc, #40]	; (8002e88 <SysTick_Config+0x40>)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e66:	210f      	movs	r1, #15
 8002e68:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6c:	f7ff ff8e 	bl	8002d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e70:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <SysTick_Config+0x40>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e76:	4b04      	ldr	r3, [pc, #16]	; (8002e88 <SysTick_Config+0x40>)
 8002e78:	2207      	movs	r2, #7
 8002e7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	e000e010 	.word	0xe000e010

08002e8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f7ff ff29 	bl	8002cec <__NVIC_SetPriorityGrouping>
}
 8002e9a:	bf00      	nop
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b086      	sub	sp, #24
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	607a      	str	r2, [r7, #4]
 8002eae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002eb4:	f7ff ff3e 	bl	8002d34 <__NVIC_GetPriorityGrouping>
 8002eb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	68b9      	ldr	r1, [r7, #8]
 8002ebe:	6978      	ldr	r0, [r7, #20]
 8002ec0:	f7ff ff8e 	bl	8002de0 <NVIC_EncodePriority>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eca:	4611      	mov	r1, r2
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff ff5d 	bl	8002d8c <__NVIC_SetPriority>
}
 8002ed2:	bf00      	nop
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ff31 	bl	8002d50 <__NVIC_EnableIRQ>
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b082      	sub	sp, #8
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff ffa2 	bl	8002e48 <SysTick_Config>
 8002f04:	4603      	mov	r3, r0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
	...

08002f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7ff fb1c 	bl	8002558 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d101      	bne.n	8002f2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e099      	b.n	8003060 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0201 	bic.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f4c:	e00f      	b.n	8002f6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f4e:	f7ff fb03 	bl	8002558 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b05      	cmp	r3, #5
 8002f5a:	d908      	bls.n	8002f6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2203      	movs	r2, #3
 8002f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e078      	b.n	8003060 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1e8      	bne.n	8002f4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	4b38      	ldr	r3, [pc, #224]	; (8003068 <HAL_DMA_Init+0x158>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d107      	bne.n	8002fd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f023 0307 	bic.w	r3, r3, #7
 8002fee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d117      	bne.n	8003032 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	4313      	orrs	r3, r2
 800300a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00e      	beq.n	8003032 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 fadf 	bl	80035d8 <DMA_CheckFifoParam>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2240      	movs	r2, #64	; 0x40
 8003024:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800302e:	2301      	movs	r3, #1
 8003030:	e016      	b.n	8003060 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 fa96 	bl	800356c <DMA_CalcBaseAndBitshift>
 8003040:	4603      	mov	r3, r0
 8003042:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003048:	223f      	movs	r2, #63	; 0x3f
 800304a:	409a      	lsls	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	f010803f 	.word	0xf010803f

0800306c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
 8003078:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800307a:	2300      	movs	r3, #0
 800307c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003082:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800308a:	2b01      	cmp	r3, #1
 800308c:	d101      	bne.n	8003092 <HAL_DMA_Start_IT+0x26>
 800308e:	2302      	movs	r3, #2
 8003090:	e040      	b.n	8003114 <HAL_DMA_Start_IT+0xa8>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d12f      	bne.n	8003106 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2202      	movs	r2, #2
 80030aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 fa28 	bl	8003510 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c4:	223f      	movs	r2, #63	; 0x3f
 80030c6:	409a      	lsls	r2, r3
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0216 	orr.w	r2, r2, #22
 80030da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d007      	beq.n	80030f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0208 	orr.w	r2, r2, #8
 80030f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	e005      	b.n	8003112 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800310e:	2302      	movs	r3, #2
 8003110:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003112:	7dfb      	ldrb	r3, [r7, #23]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3718      	adds	r7, #24
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003128:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800312a:	f7ff fa15 	bl	8002558 <HAL_GetTick>
 800312e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d008      	beq.n	800314e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2280      	movs	r2, #128	; 0x80
 8003140:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e052      	b.n	80031f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0216 	bic.w	r2, r2, #22
 800315c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695a      	ldr	r2, [r3, #20]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800316c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	2b00      	cmp	r3, #0
 8003174:	d103      	bne.n	800317e <HAL_DMA_Abort+0x62>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800317a:	2b00      	cmp	r3, #0
 800317c:	d007      	beq.n	800318e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0208 	bic.w	r2, r2, #8
 800318c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0201 	bic.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800319e:	e013      	b.n	80031c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031a0:	f7ff f9da 	bl	8002558 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b05      	cmp	r3, #5
 80031ac:	d90c      	bls.n	80031c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2220      	movs	r2, #32
 80031b2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2203      	movs	r2, #3
 80031b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e015      	b.n	80031f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1e4      	bne.n	80031a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031da:	223f      	movs	r2, #63	; 0x3f
 80031dc:	409a      	lsls	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003208:	4b8e      	ldr	r3, [pc, #568]	; (8003444 <HAL_DMA_IRQHandler+0x248>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a8e      	ldr	r2, [pc, #568]	; (8003448 <HAL_DMA_IRQHandler+0x24c>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	0a9b      	lsrs	r3, r3, #10
 8003214:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003226:	2208      	movs	r2, #8
 8003228:	409a      	lsls	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4013      	ands	r3, r2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d01a      	beq.n	8003268 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0204 	bic.w	r2, r2, #4
 800324e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003254:	2208      	movs	r2, #8
 8003256:	409a      	lsls	r2, r3
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326c:	2201      	movs	r2, #1
 800326e:	409a      	lsls	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4013      	ands	r3, r2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d012      	beq.n	800329e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00b      	beq.n	800329e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800328a:	2201      	movs	r2, #1
 800328c:	409a      	lsls	r2, r3
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003296:	f043 0202 	orr.w	r2, r3, #2
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a2:	2204      	movs	r2, #4
 80032a4:	409a      	lsls	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d012      	beq.n	80032d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00b      	beq.n	80032d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c0:	2204      	movs	r2, #4
 80032c2:	409a      	lsls	r2, r3
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032cc:	f043 0204 	orr.w	r2, r3, #4
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d8:	2210      	movs	r2, #16
 80032da:	409a      	lsls	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4013      	ands	r3, r2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d043      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d03c      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f6:	2210      	movs	r2, #16
 80032f8:	409a      	lsls	r2, r3
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d018      	beq.n	800333e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d108      	bne.n	800332c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	2b00      	cmp	r3, #0
 8003320:	d024      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	4798      	blx	r3
 800332a:	e01f      	b.n	800336c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003330:	2b00      	cmp	r3, #0
 8003332:	d01b      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4798      	blx	r3
 800333c:	e016      	b.n	800336c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003348:	2b00      	cmp	r3, #0
 800334a:	d107      	bne.n	800335c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 0208 	bic.w	r2, r2, #8
 800335a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003370:	2220      	movs	r2, #32
 8003372:	409a      	lsls	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 808f 	beq.w	800349c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 8087 	beq.w	800349c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003392:	2220      	movs	r2, #32
 8003394:	409a      	lsls	r2, r3
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b05      	cmp	r3, #5
 80033a4:	d136      	bne.n	8003414 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0216 	bic.w	r2, r2, #22
 80033b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d103      	bne.n	80033d6 <HAL_DMA_IRQHandler+0x1da>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d007      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0208 	bic.w	r2, r2, #8
 80033e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ea:	223f      	movs	r2, #63	; 0x3f
 80033ec:	409a      	lsls	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003406:	2b00      	cmp	r3, #0
 8003408:	d07e      	beq.n	8003508 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4798      	blx	r3
        }
        return;
 8003412:	e079      	b.n	8003508 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d01d      	beq.n	800345e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10d      	bne.n	800344c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003434:	2b00      	cmp	r3, #0
 8003436:	d031      	beq.n	800349c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	4798      	blx	r3
 8003440:	e02c      	b.n	800349c <HAL_DMA_IRQHandler+0x2a0>
 8003442:	bf00      	nop
 8003444:	20000000 	.word	0x20000000
 8003448:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003450:	2b00      	cmp	r3, #0
 8003452:	d023      	beq.n	800349c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	4798      	blx	r3
 800345c:	e01e      	b.n	800349c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10f      	bne.n	800348c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0210 	bic.w	r2, r2, #16
 800347a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d032      	beq.n	800350a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d022      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2205      	movs	r2, #5
 80034b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	3301      	adds	r3, #1
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d307      	bcc.n	80034e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f2      	bne.n	80034c8 <HAL_DMA_IRQHandler+0x2cc>
 80034e2:	e000      	b.n	80034e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80034e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	4798      	blx	r3
 8003506:	e000      	b.n	800350a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003508:	bf00      	nop
    }
  }
}
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800352c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b40      	cmp	r3, #64	; 0x40
 800353c:	d108      	bne.n	8003550 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800354e:	e007      	b.n	8003560 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	60da      	str	r2, [r3, #12]
}
 8003560:	bf00      	nop
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	3b10      	subs	r3, #16
 800357c:	4a14      	ldr	r2, [pc, #80]	; (80035d0 <DMA_CalcBaseAndBitshift+0x64>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	091b      	lsrs	r3, r3, #4
 8003584:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003586:	4a13      	ldr	r2, [pc, #76]	; (80035d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4413      	add	r3, r2
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	461a      	mov	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b03      	cmp	r3, #3
 8003598:	d909      	bls.n	80035ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035a2:	f023 0303 	bic.w	r3, r3, #3
 80035a6:	1d1a      	adds	r2, r3, #4
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	659a      	str	r2, [r3, #88]	; 0x58
 80035ac:	e007      	b.n	80035be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035b6:	f023 0303 	bic.w	r3, r3, #3
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	aaaaaaab 	.word	0xaaaaaaab
 80035d4:	0800aa24 	.word	0x0800aa24

080035d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035e0:	2300      	movs	r3, #0
 80035e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d11f      	bne.n	8003632 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b03      	cmp	r3, #3
 80035f6:	d856      	bhi.n	80036a6 <DMA_CheckFifoParam+0xce>
 80035f8:	a201      	add	r2, pc, #4	; (adr r2, 8003600 <DMA_CheckFifoParam+0x28>)
 80035fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fe:	bf00      	nop
 8003600:	08003611 	.word	0x08003611
 8003604:	08003623 	.word	0x08003623
 8003608:	08003611 	.word	0x08003611
 800360c:	080036a7 	.word	0x080036a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d046      	beq.n	80036aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003620:	e043      	b.n	80036aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800362a:	d140      	bne.n	80036ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003630:	e03d      	b.n	80036ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800363a:	d121      	bne.n	8003680 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d837      	bhi.n	80036b2 <DMA_CheckFifoParam+0xda>
 8003642:	a201      	add	r2, pc, #4	; (adr r2, 8003648 <DMA_CheckFifoParam+0x70>)
 8003644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003648:	08003659 	.word	0x08003659
 800364c:	0800365f 	.word	0x0800365f
 8003650:	08003659 	.word	0x08003659
 8003654:	08003671 	.word	0x08003671
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
      break;
 800365c:	e030      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003662:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d025      	beq.n	80036b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800366e:	e022      	b.n	80036b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003674:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003678:	d11f      	bne.n	80036ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800367e:	e01c      	b.n	80036ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b02      	cmp	r3, #2
 8003684:	d903      	bls.n	800368e <DMA_CheckFifoParam+0xb6>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	2b03      	cmp	r3, #3
 800368a:	d003      	beq.n	8003694 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800368c:	e018      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	73fb      	strb	r3, [r7, #15]
      break;
 8003692:	e015      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003698:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00e      	beq.n	80036be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
      break;
 80036a4:	e00b      	b.n	80036be <DMA_CheckFifoParam+0xe6>
      break;
 80036a6:	bf00      	nop
 80036a8:	e00a      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036aa:	bf00      	nop
 80036ac:	e008      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036ae:	bf00      	nop
 80036b0:	e006      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036b2:	bf00      	nop
 80036b4:	e004      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036b6:	bf00      	nop
 80036b8:	e002      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80036ba:	bf00      	nop
 80036bc:	e000      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036be:	bf00      	nop
    }
  } 
  
  return status; 
 80036c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop

080036d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b089      	sub	sp, #36	; 0x24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	e159      	b.n	80039a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036ec:	2201      	movs	r2, #1
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4013      	ands	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	429a      	cmp	r2, r3
 8003706:	f040 8148 	bne.w	800399a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 0303 	and.w	r3, r3, #3
 8003712:	2b01      	cmp	r3, #1
 8003714:	d005      	beq.n	8003722 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800371e:	2b02      	cmp	r3, #2
 8003720:	d130      	bne.n	8003784 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	2203      	movs	r2, #3
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003758:	2201      	movs	r2, #1
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4013      	ands	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	091b      	lsrs	r3, r3, #4
 800376e:	f003 0201 	and.w	r2, r3, #1
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f003 0303 	and.w	r3, r3, #3
 800378c:	2b03      	cmp	r3, #3
 800378e:	d017      	beq.n	80037c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	2203      	movs	r2, #3
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4013      	ands	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d123      	bne.n	8003814 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	08da      	lsrs	r2, r3, #3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3208      	adds	r2, #8
 80037d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	220f      	movs	r2, #15
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4313      	orrs	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	08da      	lsrs	r2, r3, #3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	3208      	adds	r2, #8
 800380e:	69b9      	ldr	r1, [r7, #24]
 8003810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	2203      	movs	r2, #3
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f003 0203 	and.w	r2, r3, #3
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4313      	orrs	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003850:	2b00      	cmp	r3, #0
 8003852:	f000 80a2 	beq.w	800399a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003856:	2300      	movs	r3, #0
 8003858:	60fb      	str	r3, [r7, #12]
 800385a:	4b57      	ldr	r3, [pc, #348]	; (80039b8 <HAL_GPIO_Init+0x2e8>)
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	4a56      	ldr	r2, [pc, #344]	; (80039b8 <HAL_GPIO_Init+0x2e8>)
 8003860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003864:	6453      	str	r3, [r2, #68]	; 0x44
 8003866:	4b54      	ldr	r3, [pc, #336]	; (80039b8 <HAL_GPIO_Init+0x2e8>)
 8003868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003872:	4a52      	ldr	r2, [pc, #328]	; (80039bc <HAL_GPIO_Init+0x2ec>)
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	089b      	lsrs	r3, r3, #2
 8003878:	3302      	adds	r3, #2
 800387a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	220f      	movs	r2, #15
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a49      	ldr	r2, [pc, #292]	; (80039c0 <HAL_GPIO_Init+0x2f0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d019      	beq.n	80038d2 <HAL_GPIO_Init+0x202>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a48      	ldr	r2, [pc, #288]	; (80039c4 <HAL_GPIO_Init+0x2f4>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d013      	beq.n	80038ce <HAL_GPIO_Init+0x1fe>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a47      	ldr	r2, [pc, #284]	; (80039c8 <HAL_GPIO_Init+0x2f8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d00d      	beq.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a46      	ldr	r2, [pc, #280]	; (80039cc <HAL_GPIO_Init+0x2fc>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d007      	beq.n	80038c6 <HAL_GPIO_Init+0x1f6>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a45      	ldr	r2, [pc, #276]	; (80039d0 <HAL_GPIO_Init+0x300>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d101      	bne.n	80038c2 <HAL_GPIO_Init+0x1f2>
 80038be:	2304      	movs	r3, #4
 80038c0:	e008      	b.n	80038d4 <HAL_GPIO_Init+0x204>
 80038c2:	2307      	movs	r3, #7
 80038c4:	e006      	b.n	80038d4 <HAL_GPIO_Init+0x204>
 80038c6:	2303      	movs	r3, #3
 80038c8:	e004      	b.n	80038d4 <HAL_GPIO_Init+0x204>
 80038ca:	2302      	movs	r3, #2
 80038cc:	e002      	b.n	80038d4 <HAL_GPIO_Init+0x204>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <HAL_GPIO_Init+0x204>
 80038d2:	2300      	movs	r3, #0
 80038d4:	69fa      	ldr	r2, [r7, #28]
 80038d6:	f002 0203 	and.w	r2, r2, #3
 80038da:	0092      	lsls	r2, r2, #2
 80038dc:	4093      	lsls	r3, r2
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038e4:	4935      	ldr	r1, [pc, #212]	; (80039bc <HAL_GPIO_Init+0x2ec>)
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	089b      	lsrs	r3, r3, #2
 80038ea:	3302      	adds	r3, #2
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038f2:	4b38      	ldr	r3, [pc, #224]	; (80039d4 <HAL_GPIO_Init+0x304>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	43db      	mvns	r3, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4013      	ands	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d003      	beq.n	8003916 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003916:	4a2f      	ldr	r2, [pc, #188]	; (80039d4 <HAL_GPIO_Init+0x304>)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800391c:	4b2d      	ldr	r3, [pc, #180]	; (80039d4 <HAL_GPIO_Init+0x304>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	43db      	mvns	r3, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003940:	4a24      	ldr	r2, [pc, #144]	; (80039d4 <HAL_GPIO_Init+0x304>)
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003946:	4b23      	ldr	r3, [pc, #140]	; (80039d4 <HAL_GPIO_Init+0x304>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800396a:	4a1a      	ldr	r2, [pc, #104]	; (80039d4 <HAL_GPIO_Init+0x304>)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003970:	4b18      	ldr	r3, [pc, #96]	; (80039d4 <HAL_GPIO_Init+0x304>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003994:	4a0f      	ldr	r2, [pc, #60]	; (80039d4 <HAL_GPIO_Init+0x304>)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3301      	adds	r3, #1
 800399e:	61fb      	str	r3, [r7, #28]
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	2b0f      	cmp	r3, #15
 80039a4:	f67f aea2 	bls.w	80036ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039a8:	bf00      	nop
 80039aa:	bf00      	nop
 80039ac:	3724      	adds	r7, #36	; 0x24
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	40023800 	.word	0x40023800
 80039bc:	40013800 	.word	0x40013800
 80039c0:	40020000 	.word	0x40020000
 80039c4:	40020400 	.word	0x40020400
 80039c8:	40020800 	.word	0x40020800
 80039cc:	40020c00 	.word	0x40020c00
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40013c00 	.word	0x40013c00

080039d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	460b      	mov	r3, r1
 80039e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691a      	ldr	r2, [r3, #16]
 80039e8:	887b      	ldrh	r3, [r7, #2]
 80039ea:	4013      	ands	r3, r2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039f0:	2301      	movs	r3, #1
 80039f2:	73fb      	strb	r3, [r7, #15]
 80039f4:	e001      	b.n	80039fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039f6:	2300      	movs	r3, #0
 80039f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	807b      	strh	r3, [r7, #2]
 8003a14:	4613      	mov	r3, r2
 8003a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a18:	787b      	ldrb	r3, [r7, #1]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a1e:	887a      	ldrh	r2, [r7, #2]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a24:	e003      	b.n	8003a2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a26:	887b      	ldrh	r3, [r7, #2]
 8003a28:	041a      	lsls	r2, r3, #16
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	619a      	str	r2, [r3, #24]
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
	...

08003a3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e267      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d075      	beq.n	8003b46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a5a:	4b88      	ldr	r3, [pc, #544]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	d00c      	beq.n	8003a80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a66:	4b85      	ldr	r3, [pc, #532]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d112      	bne.n	8003a98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a72:	4b82      	ldr	r3, [pc, #520]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a7e:	d10b      	bne.n	8003a98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a80:	4b7e      	ldr	r3, [pc, #504]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d05b      	beq.n	8003b44 <HAL_RCC_OscConfig+0x108>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d157      	bne.n	8003b44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e242      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa0:	d106      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x74>
 8003aa2:	4b76      	ldr	r3, [pc, #472]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a75      	ldr	r2, [pc, #468]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e01d      	b.n	8003aec <HAL_RCC_OscConfig+0xb0>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x98>
 8003aba:	4b70      	ldr	r3, [pc, #448]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a6f      	ldr	r2, [pc, #444]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003ac0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	4b6d      	ldr	r3, [pc, #436]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a6c      	ldr	r2, [pc, #432]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ad0:	6013      	str	r3, [r2, #0]
 8003ad2:	e00b      	b.n	8003aec <HAL_RCC_OscConfig+0xb0>
 8003ad4:	4b69      	ldr	r3, [pc, #420]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a68      	ldr	r2, [pc, #416]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	4b66      	ldr	r3, [pc, #408]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a65      	ldr	r2, [pc, #404]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d013      	beq.n	8003b1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af4:	f7fe fd30 	bl	8002558 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003afc:	f7fe fd2c 	bl	8002558 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b64      	cmp	r3, #100	; 0x64
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e207      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0e:	4b5b      	ldr	r3, [pc, #364]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0f0      	beq.n	8003afc <HAL_RCC_OscConfig+0xc0>
 8003b1a:	e014      	b.n	8003b46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1c:	f7fe fd1c 	bl	8002558 <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b24:	f7fe fd18 	bl	8002558 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b64      	cmp	r3, #100	; 0x64
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e1f3      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b36:	4b51      	ldr	r3, [pc, #324]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f0      	bne.n	8003b24 <HAL_RCC_OscConfig+0xe8>
 8003b42:	e000      	b.n	8003b46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d063      	beq.n	8003c1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b52:	4b4a      	ldr	r3, [pc, #296]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00b      	beq.n	8003b76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b5e:	4b47      	ldr	r3, [pc, #284]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d11c      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b6a:	4b44      	ldr	r3, [pc, #272]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d116      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b76:	4b41      	ldr	r3, [pc, #260]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d005      	beq.n	8003b8e <HAL_RCC_OscConfig+0x152>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d001      	beq.n	8003b8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e1c7      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8e:	4b3b      	ldr	r3, [pc, #236]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4937      	ldr	r1, [pc, #220]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba2:	e03a      	b.n	8003c1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d020      	beq.n	8003bee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bac:	4b34      	ldr	r3, [pc, #208]	; (8003c80 <HAL_RCC_OscConfig+0x244>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb2:	f7fe fcd1 	bl	8002558 <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb8:	e008      	b.n	8003bcc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bba:	f7fe fccd 	bl	8002558 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d901      	bls.n	8003bcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e1a8      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bcc:	4b2b      	ldr	r3, [pc, #172]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0f0      	beq.n	8003bba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd8:	4b28      	ldr	r3, [pc, #160]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	00db      	lsls	r3, r3, #3
 8003be6:	4925      	ldr	r1, [pc, #148]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	600b      	str	r3, [r1, #0]
 8003bec:	e015      	b.n	8003c1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bee:	4b24      	ldr	r3, [pc, #144]	; (8003c80 <HAL_RCC_OscConfig+0x244>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf4:	f7fe fcb0 	bl	8002558 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bfc:	f7fe fcac 	bl	8002558 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e187      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c0e:	4b1b      	ldr	r3, [pc, #108]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d036      	beq.n	8003c94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d016      	beq.n	8003c5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c2e:	4b15      	ldr	r3, [pc, #84]	; (8003c84 <HAL_RCC_OscConfig+0x248>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c34:	f7fe fc90 	bl	8002558 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c3c:	f7fe fc8c 	bl	8002558 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e167      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c4e:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <HAL_RCC_OscConfig+0x240>)
 8003c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x200>
 8003c5a:	e01b      	b.n	8003c94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c5c:	4b09      	ldr	r3, [pc, #36]	; (8003c84 <HAL_RCC_OscConfig+0x248>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c62:	f7fe fc79 	bl	8002558 <HAL_GetTick>
 8003c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c68:	e00e      	b.n	8003c88 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c6a:	f7fe fc75 	bl	8002558 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d907      	bls.n	8003c88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e150      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	42470000 	.word	0x42470000
 8003c84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c88:	4b88      	ldr	r3, [pc, #544]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003c8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1ea      	bne.n	8003c6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 8097 	beq.w	8003dd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca6:	4b81      	ldr	r3, [pc, #516]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10f      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	60bb      	str	r3, [r7, #8]
 8003cb6:	4b7d      	ldr	r3, [pc, #500]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cba:	4a7c      	ldr	r2, [pc, #496]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc2:	4b7a      	ldr	r3, [pc, #488]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd2:	4b77      	ldr	r3, [pc, #476]	; (8003eb0 <HAL_RCC_OscConfig+0x474>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d118      	bne.n	8003d10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cde:	4b74      	ldr	r3, [pc, #464]	; (8003eb0 <HAL_RCC_OscConfig+0x474>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a73      	ldr	r2, [pc, #460]	; (8003eb0 <HAL_RCC_OscConfig+0x474>)
 8003ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cea:	f7fe fc35 	bl	8002558 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf2:	f7fe fc31 	bl	8002558 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e10c      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d04:	4b6a      	ldr	r3, [pc, #424]	; (8003eb0 <HAL_RCC_OscConfig+0x474>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0f0      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d106      	bne.n	8003d26 <HAL_RCC_OscConfig+0x2ea>
 8003d18:	4b64      	ldr	r3, [pc, #400]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1c:	4a63      	ldr	r2, [pc, #396]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d1e:	f043 0301 	orr.w	r3, r3, #1
 8003d22:	6713      	str	r3, [r2, #112]	; 0x70
 8003d24:	e01c      	b.n	8003d60 <HAL_RCC_OscConfig+0x324>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	2b05      	cmp	r3, #5
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCC_OscConfig+0x30c>
 8003d2e:	4b5f      	ldr	r3, [pc, #380]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d32:	4a5e      	ldr	r2, [pc, #376]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d34:	f043 0304 	orr.w	r3, r3, #4
 8003d38:	6713      	str	r3, [r2, #112]	; 0x70
 8003d3a:	4b5c      	ldr	r3, [pc, #368]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3e:	4a5b      	ldr	r2, [pc, #364]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	6713      	str	r3, [r2, #112]	; 0x70
 8003d46:	e00b      	b.n	8003d60 <HAL_RCC_OscConfig+0x324>
 8003d48:	4b58      	ldr	r3, [pc, #352]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4c:	4a57      	ldr	r2, [pc, #348]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d4e:	f023 0301 	bic.w	r3, r3, #1
 8003d52:	6713      	str	r3, [r2, #112]	; 0x70
 8003d54:	4b55      	ldr	r3, [pc, #340]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d58:	4a54      	ldr	r2, [pc, #336]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d5a:	f023 0304 	bic.w	r3, r3, #4
 8003d5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d015      	beq.n	8003d94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d68:	f7fe fbf6 	bl	8002558 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6e:	e00a      	b.n	8003d86 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d70:	f7fe fbf2 	bl	8002558 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e0cb      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d86:	4b49      	ldr	r3, [pc, #292]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0ee      	beq.n	8003d70 <HAL_RCC_OscConfig+0x334>
 8003d92:	e014      	b.n	8003dbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d94:	f7fe fbe0 	bl	8002558 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d9a:	e00a      	b.n	8003db2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d9c:	f7fe fbdc 	bl	8002558 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e0b5      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db2:	4b3e      	ldr	r3, [pc, #248]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1ee      	bne.n	8003d9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dbe:	7dfb      	ldrb	r3, [r7, #23]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d105      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc4:	4b39      	ldr	r3, [pc, #228]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc8:	4a38      	ldr	r2, [pc, #224]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003dca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 80a1 	beq.w	8003f1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dda:	4b34      	ldr	r3, [pc, #208]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f003 030c 	and.w	r3, r3, #12
 8003de2:	2b08      	cmp	r3, #8
 8003de4:	d05c      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d141      	bne.n	8003e72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dee:	4b31      	ldr	r3, [pc, #196]	; (8003eb4 <HAL_RCC_OscConfig+0x478>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df4:	f7fe fbb0 	bl	8002558 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dfc:	f7fe fbac 	bl	8002558 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e087      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e0e:	4b27      	ldr	r3, [pc, #156]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1f0      	bne.n	8003dfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69da      	ldr	r2, [r3, #28]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	019b      	lsls	r3, r3, #6
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e30:	085b      	lsrs	r3, r3, #1
 8003e32:	3b01      	subs	r3, #1
 8003e34:	041b      	lsls	r3, r3, #16
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3c:	061b      	lsls	r3, r3, #24
 8003e3e:	491b      	ldr	r1, [pc, #108]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e44:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <HAL_RCC_OscConfig+0x478>)
 8003e46:	2201      	movs	r2, #1
 8003e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4a:	f7fe fb85 	bl	8002558 <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e52:	f7fe fb81 	bl	8002558 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e05c      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e64:	4b11      	ldr	r3, [pc, #68]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0f0      	beq.n	8003e52 <HAL_RCC_OscConfig+0x416>
 8003e70:	e054      	b.n	8003f1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e72:	4b10      	ldr	r3, [pc, #64]	; (8003eb4 <HAL_RCC_OscConfig+0x478>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e78:	f7fe fb6e 	bl	8002558 <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e80:	f7fe fb6a 	bl	8002558 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e045      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e92:	4b06      	ldr	r3, [pc, #24]	; (8003eac <HAL_RCC_OscConfig+0x470>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1f0      	bne.n	8003e80 <HAL_RCC_OscConfig+0x444>
 8003e9e:	e03d      	b.n	8003f1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d107      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e038      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
 8003eac:	40023800 	.word	0x40023800
 8003eb0:	40007000 	.word	0x40007000
 8003eb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003eb8:	4b1b      	ldr	r3, [pc, #108]	; (8003f28 <HAL_RCC_OscConfig+0x4ec>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d028      	beq.n	8003f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d121      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d11a      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ee8:	4013      	ands	r3, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003eee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d111      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efe:	085b      	lsrs	r3, r3, #1
 8003f00:	3b01      	subs	r3, #1
 8003f02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d107      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d001      	beq.n	8003f1c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3718      	adds	r7, #24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	40023800 	.word	0x40023800

08003f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0cc      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f40:	4b68      	ldr	r3, [pc, #416]	; (80040e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0307 	and.w	r3, r3, #7
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d90c      	bls.n	8003f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4e:	4b65      	ldr	r3, [pc, #404]	; (80040e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	b2d2      	uxtb	r2, r2
 8003f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f56:	4b63      	ldr	r3, [pc, #396]	; (80040e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d001      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e0b8      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d020      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d005      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f80:	4b59      	ldr	r3, [pc, #356]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	4a58      	ldr	r2, [pc, #352]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0308 	and.w	r3, r3, #8
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d005      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f98:	4b53      	ldr	r3, [pc, #332]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	4a52      	ldr	r2, [pc, #328]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fa4:	4b50      	ldr	r3, [pc, #320]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	494d      	ldr	r1, [pc, #308]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d044      	beq.n	800404c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d107      	bne.n	8003fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fca:	4b47      	ldr	r3, [pc, #284]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d119      	bne.n	800400a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e07f      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d003      	beq.n	8003fea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fe6:	2b03      	cmp	r3, #3
 8003fe8:	d107      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fea:	4b3f      	ldr	r3, [pc, #252]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d109      	bne.n	800400a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e06f      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ffa:	4b3b      	ldr	r3, [pc, #236]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e067      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800400a:	4b37      	ldr	r3, [pc, #220]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f023 0203 	bic.w	r2, r3, #3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	4934      	ldr	r1, [pc, #208]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004018:	4313      	orrs	r3, r2
 800401a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800401c:	f7fe fa9c 	bl	8002558 <HAL_GetTick>
 8004020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004022:	e00a      	b.n	800403a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004024:	f7fe fa98 	bl	8002558 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004032:	4293      	cmp	r3, r2
 8004034:	d901      	bls.n	800403a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e04f      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403a:	4b2b      	ldr	r3, [pc, #172]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 020c 	and.w	r2, r3, #12
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	429a      	cmp	r2, r3
 800404a:	d1eb      	bne.n	8004024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800404c:	4b25      	ldr	r3, [pc, #148]	; (80040e4 <HAL_RCC_ClockConfig+0x1b8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d20c      	bcs.n	8004074 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405a:	4b22      	ldr	r3, [pc, #136]	; (80040e4 <HAL_RCC_ClockConfig+0x1b8>)
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	b2d2      	uxtb	r2, r2
 8004060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004062:	4b20      	ldr	r3, [pc, #128]	; (80040e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0307 	and.w	r3, r3, #7
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	429a      	cmp	r2, r3
 800406e:	d001      	beq.n	8004074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e032      	b.n	80040da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d008      	beq.n	8004092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004080:	4b19      	ldr	r3, [pc, #100]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	4916      	ldr	r1, [pc, #88]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	4313      	orrs	r3, r2
 8004090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0308 	and.w	r3, r3, #8
 800409a:	2b00      	cmp	r3, #0
 800409c:	d009      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800409e:	4b12      	ldr	r3, [pc, #72]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	490e      	ldr	r1, [pc, #56]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040b2:	f000 f821 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 80040b6:	4602      	mov	r2, r0
 80040b8:	4b0b      	ldr	r3, [pc, #44]	; (80040e8 <HAL_RCC_ClockConfig+0x1bc>)
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	091b      	lsrs	r3, r3, #4
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	490a      	ldr	r1, [pc, #40]	; (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 80040c4:	5ccb      	ldrb	r3, [r1, r3]
 80040c6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ca:	4a09      	ldr	r2, [pc, #36]	; (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 80040cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040ce:	4b09      	ldr	r3, [pc, #36]	; (80040f4 <HAL_RCC_ClockConfig+0x1c8>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fe f9fc 	bl	80024d0 <HAL_InitTick>

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40023c00 	.word	0x40023c00
 80040e8:	40023800 	.word	0x40023800
 80040ec:	0800aa0c 	.word	0x0800aa0c
 80040f0:	20000000 	.word	0x20000000
 80040f4:	20000004 	.word	0x20000004

080040f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040fc:	b094      	sub	sp, #80	; 0x50
 80040fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	647b      	str	r3, [r7, #68]	; 0x44
 8004104:	2300      	movs	r3, #0
 8004106:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004108:	2300      	movs	r3, #0
 800410a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800410c:	2300      	movs	r3, #0
 800410e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004110:	4b79      	ldr	r3, [pc, #484]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 030c 	and.w	r3, r3, #12
 8004118:	2b08      	cmp	r3, #8
 800411a:	d00d      	beq.n	8004138 <HAL_RCC_GetSysClockFreq+0x40>
 800411c:	2b08      	cmp	r3, #8
 800411e:	f200 80e1 	bhi.w	80042e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004122:	2b00      	cmp	r3, #0
 8004124:	d002      	beq.n	800412c <HAL_RCC_GetSysClockFreq+0x34>
 8004126:	2b04      	cmp	r3, #4
 8004128:	d003      	beq.n	8004132 <HAL_RCC_GetSysClockFreq+0x3a>
 800412a:	e0db      	b.n	80042e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800412c:	4b73      	ldr	r3, [pc, #460]	; (80042fc <HAL_RCC_GetSysClockFreq+0x204>)
 800412e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004130:	e0db      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004132:	4b73      	ldr	r3, [pc, #460]	; (8004300 <HAL_RCC_GetSysClockFreq+0x208>)
 8004134:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004136:	e0d8      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004138:	4b6f      	ldr	r3, [pc, #444]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004140:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004142:	4b6d      	ldr	r3, [pc, #436]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d063      	beq.n	8004216 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800414e:	4b6a      	ldr	r3, [pc, #424]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	099b      	lsrs	r3, r3, #6
 8004154:	2200      	movs	r2, #0
 8004156:	63bb      	str	r3, [r7, #56]	; 0x38
 8004158:	63fa      	str	r2, [r7, #60]	; 0x3c
 800415a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800415c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004160:	633b      	str	r3, [r7, #48]	; 0x30
 8004162:	2300      	movs	r3, #0
 8004164:	637b      	str	r3, [r7, #52]	; 0x34
 8004166:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800416a:	4622      	mov	r2, r4
 800416c:	462b      	mov	r3, r5
 800416e:	f04f 0000 	mov.w	r0, #0
 8004172:	f04f 0100 	mov.w	r1, #0
 8004176:	0159      	lsls	r1, r3, #5
 8004178:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800417c:	0150      	lsls	r0, r2, #5
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4621      	mov	r1, r4
 8004184:	1a51      	subs	r1, r2, r1
 8004186:	6139      	str	r1, [r7, #16]
 8004188:	4629      	mov	r1, r5
 800418a:	eb63 0301 	sbc.w	r3, r3, r1
 800418e:	617b      	str	r3, [r7, #20]
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800419c:	4659      	mov	r1, fp
 800419e:	018b      	lsls	r3, r1, #6
 80041a0:	4651      	mov	r1, sl
 80041a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80041a6:	4651      	mov	r1, sl
 80041a8:	018a      	lsls	r2, r1, #6
 80041aa:	4651      	mov	r1, sl
 80041ac:	ebb2 0801 	subs.w	r8, r2, r1
 80041b0:	4659      	mov	r1, fp
 80041b2:	eb63 0901 	sbc.w	r9, r3, r1
 80041b6:	f04f 0200 	mov.w	r2, #0
 80041ba:	f04f 0300 	mov.w	r3, #0
 80041be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041ca:	4690      	mov	r8, r2
 80041cc:	4699      	mov	r9, r3
 80041ce:	4623      	mov	r3, r4
 80041d0:	eb18 0303 	adds.w	r3, r8, r3
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	462b      	mov	r3, r5
 80041d8:	eb49 0303 	adc.w	r3, r9, r3
 80041dc:	60fb      	str	r3, [r7, #12]
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	f04f 0300 	mov.w	r3, #0
 80041e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041ea:	4629      	mov	r1, r5
 80041ec:	024b      	lsls	r3, r1, #9
 80041ee:	4621      	mov	r1, r4
 80041f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041f4:	4621      	mov	r1, r4
 80041f6:	024a      	lsls	r2, r1, #9
 80041f8:	4610      	mov	r0, r2
 80041fa:	4619      	mov	r1, r3
 80041fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041fe:	2200      	movs	r2, #0
 8004200:	62bb      	str	r3, [r7, #40]	; 0x28
 8004202:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004204:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004208:	f7fc fd26 	bl	8000c58 <__aeabi_uldivmod>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	4613      	mov	r3, r2
 8004212:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004214:	e058      	b.n	80042c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004216:	4b38      	ldr	r3, [pc, #224]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	099b      	lsrs	r3, r3, #6
 800421c:	2200      	movs	r2, #0
 800421e:	4618      	mov	r0, r3
 8004220:	4611      	mov	r1, r2
 8004222:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004226:	623b      	str	r3, [r7, #32]
 8004228:	2300      	movs	r3, #0
 800422a:	627b      	str	r3, [r7, #36]	; 0x24
 800422c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004230:	4642      	mov	r2, r8
 8004232:	464b      	mov	r3, r9
 8004234:	f04f 0000 	mov.w	r0, #0
 8004238:	f04f 0100 	mov.w	r1, #0
 800423c:	0159      	lsls	r1, r3, #5
 800423e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004242:	0150      	lsls	r0, r2, #5
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4641      	mov	r1, r8
 800424a:	ebb2 0a01 	subs.w	sl, r2, r1
 800424e:	4649      	mov	r1, r9
 8004250:	eb63 0b01 	sbc.w	fp, r3, r1
 8004254:	f04f 0200 	mov.w	r2, #0
 8004258:	f04f 0300 	mov.w	r3, #0
 800425c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004260:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004264:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004268:	ebb2 040a 	subs.w	r4, r2, sl
 800426c:	eb63 050b 	sbc.w	r5, r3, fp
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	f04f 0300 	mov.w	r3, #0
 8004278:	00eb      	lsls	r3, r5, #3
 800427a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800427e:	00e2      	lsls	r2, r4, #3
 8004280:	4614      	mov	r4, r2
 8004282:	461d      	mov	r5, r3
 8004284:	4643      	mov	r3, r8
 8004286:	18e3      	adds	r3, r4, r3
 8004288:	603b      	str	r3, [r7, #0]
 800428a:	464b      	mov	r3, r9
 800428c:	eb45 0303 	adc.w	r3, r5, r3
 8004290:	607b      	str	r3, [r7, #4]
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	f04f 0300 	mov.w	r3, #0
 800429a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800429e:	4629      	mov	r1, r5
 80042a0:	028b      	lsls	r3, r1, #10
 80042a2:	4621      	mov	r1, r4
 80042a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042a8:	4621      	mov	r1, r4
 80042aa:	028a      	lsls	r2, r1, #10
 80042ac:	4610      	mov	r0, r2
 80042ae:	4619      	mov	r1, r3
 80042b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042b2:	2200      	movs	r2, #0
 80042b4:	61bb      	str	r3, [r7, #24]
 80042b6:	61fa      	str	r2, [r7, #28]
 80042b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042bc:	f7fc fccc 	bl	8000c58 <__aeabi_uldivmod>
 80042c0:	4602      	mov	r2, r0
 80042c2:	460b      	mov	r3, r1
 80042c4:	4613      	mov	r3, r2
 80042c6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042c8:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	0c1b      	lsrs	r3, r3, #16
 80042ce:	f003 0303 	and.w	r3, r3, #3
 80042d2:	3301      	adds	r3, #1
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80042d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042e2:	e002      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042e4:	4b05      	ldr	r3, [pc, #20]	; (80042fc <HAL_RCC_GetSysClockFreq+0x204>)
 80042e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3750      	adds	r7, #80	; 0x50
 80042f0:	46bd      	mov	sp, r7
 80042f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042f6:	bf00      	nop
 80042f8:	40023800 	.word	0x40023800
 80042fc:	00f42400 	.word	0x00f42400
 8004300:	007a1200 	.word	0x007a1200

08004304 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004308:	4b03      	ldr	r3, [pc, #12]	; (8004318 <HAL_RCC_GetHCLKFreq+0x14>)
 800430a:	681b      	ldr	r3, [r3, #0]
}
 800430c:	4618      	mov	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	20000000 	.word	0x20000000

0800431c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004320:	f7ff fff0 	bl	8004304 <HAL_RCC_GetHCLKFreq>
 8004324:	4602      	mov	r2, r0
 8004326:	4b05      	ldr	r3, [pc, #20]	; (800433c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	0a9b      	lsrs	r3, r3, #10
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	4903      	ldr	r1, [pc, #12]	; (8004340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004332:	5ccb      	ldrb	r3, [r1, r3]
 8004334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004338:	4618      	mov	r0, r3
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40023800 	.word	0x40023800
 8004340:	0800aa1c 	.word	0x0800aa1c

08004344 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004348:	f7ff ffdc 	bl	8004304 <HAL_RCC_GetHCLKFreq>
 800434c:	4602      	mov	r2, r0
 800434e:	4b05      	ldr	r3, [pc, #20]	; (8004364 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	0b5b      	lsrs	r3, r3, #13
 8004354:	f003 0307 	and.w	r3, r3, #7
 8004358:	4903      	ldr	r1, [pc, #12]	; (8004368 <HAL_RCC_GetPCLK2Freq+0x24>)
 800435a:	5ccb      	ldrb	r3, [r1, r3]
 800435c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004360:	4618      	mov	r0, r3
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40023800 	.word	0x40023800
 8004368:	0800aa1c 	.word	0x0800aa1c

0800436c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e03f      	b.n	80043fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d106      	bne.n	8004398 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7fd fcb0 	bl	8001cf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2224      	movs	r2, #36	; 0x24
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68da      	ldr	r2, [r3, #12]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 fc23 	bl	8004bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695a      	ldr	r2, [r3, #20]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2220      	movs	r2, #32
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b08a      	sub	sp, #40	; 0x28
 800440a:	af02      	add	r7, sp, #8
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	603b      	str	r3, [r7, #0]
 8004412:	4613      	mov	r3, r2
 8004414:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004416:	2300      	movs	r3, #0
 8004418:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b20      	cmp	r3, #32
 8004424:	d17c      	bne.n	8004520 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <HAL_UART_Transmit+0x2c>
 800442c:	88fb      	ldrh	r3, [r7, #6]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e075      	b.n	8004522 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_UART_Transmit+0x3e>
 8004440:	2302      	movs	r3, #2
 8004442:	e06e      	b.n	8004522 <HAL_UART_Transmit+0x11c>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2221      	movs	r2, #33	; 0x21
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800445a:	f7fe f87d 	bl	8002558 <HAL_GetTick>
 800445e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	88fa      	ldrh	r2, [r7, #6]
 8004464:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	88fa      	ldrh	r2, [r7, #6]
 800446a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004474:	d108      	bne.n	8004488 <HAL_UART_Transmit+0x82>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d104      	bne.n	8004488 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800447e:	2300      	movs	r3, #0
 8004480:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	61bb      	str	r3, [r7, #24]
 8004486:	e003      	b.n	8004490 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800448c:	2300      	movs	r3, #0
 800448e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004498:	e02a      	b.n	80044f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2200      	movs	r2, #0
 80044a2:	2180      	movs	r1, #128	; 0x80
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f000 fa11 	bl	80048cc <UART_WaitOnFlagUntilTimeout>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e036      	b.n	8004522 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10b      	bne.n	80044d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	881b      	ldrh	r3, [r3, #0]
 80044be:	461a      	mov	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	3302      	adds	r3, #2
 80044ce:	61bb      	str	r3, [r7, #24]
 80044d0:	e007      	b.n	80044e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	781a      	ldrb	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	3301      	adds	r3, #1
 80044e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1cf      	bne.n	800449a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	2200      	movs	r2, #0
 8004502:	2140      	movs	r1, #64	; 0x40
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 f9e1 	bl	80048cc <UART_WaitOnFlagUntilTimeout>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e006      	b.n	8004522 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	e000      	b.n	8004522 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004520:	2302      	movs	r3, #2
  }
}
 8004522:	4618      	mov	r0, r3
 8004524:	3720      	adds	r7, #32
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b084      	sub	sp, #16
 800452e:	af00      	add	r7, sp, #0
 8004530:	60f8      	str	r0, [r7, #12]
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	4613      	mov	r3, r2
 8004536:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b20      	cmp	r3, #32
 8004542:	d11d      	bne.n	8004580 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <HAL_UART_Receive_DMA+0x26>
 800454a:	88fb      	ldrh	r3, [r7, #6]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e016      	b.n	8004582 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_UART_Receive_DMA+0x38>
 800455e:	2302      	movs	r3, #2
 8004560:	e00f      	b.n	8004582 <HAL_UART_Receive_DMA+0x58>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004570:	88fb      	ldrh	r3, [r7, #6]
 8004572:	461a      	mov	r2, r3
 8004574:	68b9      	ldr	r1, [r7, #8]
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 fa16 	bl	80049a8 <UART_Start_Receive_DMA>
 800457c:	4603      	mov	r3, r0
 800457e:	e000      	b.n	8004582 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004580:	2302      	movs	r3, #2
  }
}
 8004582:	4618      	mov	r0, r3
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b090      	sub	sp, #64	; 0x40
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004592:	2300      	movs	r3, #0
 8004594:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a0:	2b80      	cmp	r3, #128	; 0x80
 80045a2:	bf0c      	ite	eq
 80045a4:	2301      	moveq	r3, #1
 80045a6:	2300      	movne	r3, #0
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b21      	cmp	r3, #33	; 0x21
 80045b6:	d128      	bne.n	800460a <HAL_UART_DMAStop+0x80>
 80045b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d025      	beq.n	800460a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3314      	adds	r3, #20
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	e853 3f00 	ldrex	r3, [r3]
 80045cc:	623b      	str	r3, [r7, #32]
   return(result);
 80045ce:	6a3b      	ldr	r3, [r7, #32]
 80045d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	3314      	adds	r3, #20
 80045dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045de:	633a      	str	r2, [r7, #48]	; 0x30
 80045e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045e6:	e841 2300 	strex	r3, r2, [r1]
 80045ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80045ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1e5      	bne.n	80045be <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d004      	beq.n	8004604 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fe:	4618      	mov	r0, r3
 8004600:	f7fe fd8c 	bl	800311c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 fa6d 	bl	8004ae4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004614:	2b40      	cmp	r3, #64	; 0x40
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b22      	cmp	r3, #34	; 0x22
 800462a:	d128      	bne.n	800467e <HAL_UART_DMAStop+0xf4>
 800462c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800462e:	2b00      	cmp	r3, #0
 8004630:	d025      	beq.n	800467e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3314      	adds	r3, #20
 8004638:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	e853 3f00 	ldrex	r3, [r3]
 8004640:	60fb      	str	r3, [r7, #12]
   return(result);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004648:	637b      	str	r3, [r7, #52]	; 0x34
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3314      	adds	r3, #20
 8004650:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004652:	61fa      	str	r2, [r7, #28]
 8004654:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004656:	69b9      	ldr	r1, [r7, #24]
 8004658:	69fa      	ldr	r2, [r7, #28]
 800465a:	e841 2300 	strex	r3, r2, [r1]
 800465e:	617b      	str	r3, [r7, #20]
   return(result);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1e5      	bne.n	8004632 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004672:	4618      	mov	r0, r3
 8004674:	f7fe fd52 	bl	800311c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 fa5b 	bl	8004b34 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3740      	adds	r7, #64	; 0x40
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b09c      	sub	sp, #112	; 0x70
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d172      	bne.n	80047de <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80046f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046fa:	2200      	movs	r2, #0
 80046fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	330c      	adds	r3, #12
 8004704:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004706:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004708:	e853 3f00 	ldrex	r3, [r3]
 800470c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800470e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004714:	66bb      	str	r3, [r7, #104]	; 0x68
 8004716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	330c      	adds	r3, #12
 800471c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800471e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004720:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004722:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004724:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004726:	e841 2300 	strex	r3, r2, [r1]
 800472a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800472c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1e5      	bne.n	80046fe <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	3314      	adds	r3, #20
 8004738:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004744:	f023 0301 	bic.w	r3, r3, #1
 8004748:	667b      	str	r3, [r7, #100]	; 0x64
 800474a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	3314      	adds	r3, #20
 8004750:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004752:	647a      	str	r2, [r7, #68]	; 0x44
 8004754:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004758:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800475a:	e841 2300 	strex	r3, r2, [r1]
 800475e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1e5      	bne.n	8004732 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3314      	adds	r3, #20
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	623b      	str	r3, [r7, #32]
   return(result);
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800477c:	663b      	str	r3, [r7, #96]	; 0x60
 800477e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3314      	adds	r3, #20
 8004784:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004786:	633a      	str	r2, [r7, #48]	; 0x30
 8004788:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800478c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e5      	bne.n	8004766 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800479a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d119      	bne.n	80047de <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	330c      	adds	r3, #12
 80047b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	e853 3f00 	ldrex	r3, [r3]
 80047b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f023 0310 	bic.w	r3, r3, #16
 80047c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80047c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	330c      	adds	r3, #12
 80047c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80047ca:	61fa      	str	r2, [r7, #28]
 80047cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ce:	69b9      	ldr	r1, [r7, #24]
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	e841 2300 	strex	r3, r2, [r1]
 80047d6:	617b      	str	r3, [r7, #20]
   return(result);
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1e5      	bne.n	80047aa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d106      	bne.n	80047f4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047ea:	4619      	mov	r1, r3
 80047ec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80047ee:	f7ff ff69 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80047f2:	e002      	b.n	80047fa <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80047f4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80047f6:	f7ff ff47 	bl	8004688 <HAL_UART_RxCpltCallback>
}
 80047fa:	bf00      	nop
 80047fc:	3770      	adds	r7, #112	; 0x70
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004814:	2b01      	cmp	r3, #1
 8004816:	d108      	bne.n	800482a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800481c:	085b      	lsrs	r3, r3, #1
 800481e:	b29b      	uxth	r3, r3
 8004820:	4619      	mov	r1, r3
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f7ff ff4e 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004828:	e002      	b.n	8004830 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f7ff ff36 	bl	800469c <HAL_UART_RxHalfCpltCallback>
}
 8004830:	bf00      	nop
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004848:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004854:	2b80      	cmp	r3, #128	; 0x80
 8004856:	bf0c      	ite	eq
 8004858:	2301      	moveq	r3, #1
 800485a:	2300      	movne	r3, #0
 800485c:	b2db      	uxtb	r3, r3
 800485e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b21      	cmp	r3, #33	; 0x21
 800486a:	d108      	bne.n	800487e <UART_DMAError+0x46>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d005      	beq.n	800487e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2200      	movs	r2, #0
 8004876:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004878:	68b8      	ldr	r0, [r7, #8]
 800487a:	f000 f933 	bl	8004ae4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004888:	2b40      	cmp	r3, #64	; 0x40
 800488a:	bf0c      	ite	eq
 800488c:	2301      	moveq	r3, #1
 800488e:	2300      	movne	r3, #0
 8004890:	b2db      	uxtb	r3, r3
 8004892:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b22      	cmp	r3, #34	; 0x22
 800489e:	d108      	bne.n	80048b2 <UART_DMAError+0x7a>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2200      	movs	r2, #0
 80048aa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80048ac:	68b8      	ldr	r0, [r7, #8]
 80048ae:	f000 f941 	bl	8004b34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f043 0210 	orr.w	r2, r3, #16
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048be:	68b8      	ldr	r0, [r7, #8]
 80048c0:	f7ff fef6 	bl	80046b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048c4:	bf00      	nop
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b090      	sub	sp, #64	; 0x40
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	603b      	str	r3, [r7, #0]
 80048d8:	4613      	mov	r3, r2
 80048da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048dc:	e050      	b.n	8004980 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e4:	d04c      	beq.n	8004980 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d007      	beq.n	80048fc <UART_WaitOnFlagUntilTimeout+0x30>
 80048ec:	f7fd fe34 	bl	8002558 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d241      	bcs.n	8004980 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	330c      	adds	r3, #12
 8004902:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004906:	e853 3f00 	ldrex	r3, [r3]
 800490a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800490c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	330c      	adds	r3, #12
 800491a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800491c:	637a      	str	r2, [r7, #52]	; 0x34
 800491e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004920:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004922:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004924:	e841 2300 	strex	r3, r2, [r1]
 8004928:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800492a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1e5      	bne.n	80048fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	3314      	adds	r3, #20
 8004936:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	e853 3f00 	ldrex	r3, [r3]
 800493e:	613b      	str	r3, [r7, #16]
   return(result);
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	f023 0301 	bic.w	r3, r3, #1
 8004946:	63bb      	str	r3, [r7, #56]	; 0x38
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3314      	adds	r3, #20
 800494e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004950:	623a      	str	r2, [r7, #32]
 8004952:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004954:	69f9      	ldr	r1, [r7, #28]
 8004956:	6a3a      	ldr	r2, [r7, #32]
 8004958:	e841 2300 	strex	r3, r2, [r1]
 800495c:	61bb      	str	r3, [r7, #24]
   return(result);
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1e5      	bne.n	8004930 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2220      	movs	r2, #32
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e00f      	b.n	80049a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	4013      	ands	r3, r2
 800498a:	68ba      	ldr	r2, [r7, #8]
 800498c:	429a      	cmp	r2, r3
 800498e:	bf0c      	ite	eq
 8004990:	2301      	moveq	r3, #1
 8004992:	2300      	movne	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	461a      	mov	r2, r3
 8004998:	79fb      	ldrb	r3, [r7, #7]
 800499a:	429a      	cmp	r2, r3
 800499c:	d09f      	beq.n	80048de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3740      	adds	r7, #64	; 0x40
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b098      	sub	sp, #96	; 0x60
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	4613      	mov	r3, r2
 80049b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	88fa      	ldrh	r2, [r7, #6]
 80049c0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2222      	movs	r2, #34	; 0x22
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d4:	4a40      	ldr	r2, [pc, #256]	; (8004ad8 <UART_Start_Receive_DMA+0x130>)
 80049d6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049dc:	4a3f      	ldr	r2, [pc, #252]	; (8004adc <UART_Start_Receive_DMA+0x134>)
 80049de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e4:	4a3e      	ldr	r2, [pc, #248]	; (8004ae0 <UART_Start_Receive_DMA+0x138>)
 80049e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ec:	2200      	movs	r2, #0
 80049ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80049f0:	f107 0308 	add.w	r3, r7, #8
 80049f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3304      	adds	r3, #4
 8004a00:	4619      	mov	r1, r3
 8004a02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	88fb      	ldrh	r3, [r7, #6]
 8004a08:	f7fe fb30 	bl	800306c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	613b      	str	r3, [r7, #16]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	613b      	str	r3, [r7, #16]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	613b      	str	r3, [r7, #16]
 8004a20:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d019      	beq.n	8004a66 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	330c      	adds	r3, #12
 8004a38:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a3c:	e853 3f00 	ldrex	r3, [r3]
 8004a40:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a48:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	330c      	adds	r3, #12
 8004a50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a52:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004a54:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a56:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004a58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a5a:	e841 2300 	strex	r3, r2, [r1]
 8004a5e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004a60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1e5      	bne.n	8004a32 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3314      	adds	r3, #20
 8004a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a78:	f043 0301 	orr.w	r3, r3, #1
 8004a7c:	657b      	str	r3, [r7, #84]	; 0x54
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3314      	adds	r3, #20
 8004a84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a86:	63ba      	str	r2, [r7, #56]	; 0x38
 8004a88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004a8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a8e:	e841 2300 	strex	r3, r2, [r1]
 8004a92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1e5      	bne.n	8004a66 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	3314      	adds	r3, #20
 8004aa0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	e853 3f00 	ldrex	r3, [r3]
 8004aa8:	617b      	str	r3, [r7, #20]
   return(result);
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ab0:	653b      	str	r3, [r7, #80]	; 0x50
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3314      	adds	r3, #20
 8004ab8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004aba:	627a      	str	r2, [r7, #36]	; 0x24
 8004abc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004abe:	6a39      	ldr	r1, [r7, #32]
 8004ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ac2:	e841 2300 	strex	r3, r2, [r1]
 8004ac6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1e5      	bne.n	8004a9a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3760      	adds	r7, #96	; 0x60
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	080046dd 	.word	0x080046dd
 8004adc:	08004803 	.word	0x08004803
 8004ae0:	08004839 	.word	0x08004839

08004ae4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b089      	sub	sp, #36	; 0x24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	330c      	adds	r3, #12
 8004af2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004b02:	61fb      	str	r3, [r7, #28]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	69fa      	ldr	r2, [r7, #28]
 8004b0c:	61ba      	str	r2, [r7, #24]
 8004b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	6979      	ldr	r1, [r7, #20]
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	613b      	str	r3, [r7, #16]
   return(result);
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e5      	bne.n	8004aec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004b28:	bf00      	nop
 8004b2a:	3724      	adds	r7, #36	; 0x24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b095      	sub	sp, #84	; 0x54
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	330c      	adds	r3, #12
 8004b42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b46:	e853 3f00 	ldrex	r3, [r3]
 8004b4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	330c      	adds	r3, #12
 8004b5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b5c:	643a      	str	r2, [r7, #64]	; 0x40
 8004b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b64:	e841 2300 	strex	r3, r2, [r1]
 8004b68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1e5      	bne.n	8004b3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	3314      	adds	r3, #20
 8004b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b78:	6a3b      	ldr	r3, [r7, #32]
 8004b7a:	e853 3f00 	ldrex	r3, [r3]
 8004b7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f023 0301 	bic.w	r3, r3, #1
 8004b86:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3314      	adds	r3, #20
 8004b8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b98:	e841 2300 	strex	r3, r2, [r1]
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e5      	bne.n	8004b70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d119      	bne.n	8004be0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	330c      	adds	r3, #12
 8004bb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	e853 3f00 	ldrex	r3, [r3]
 8004bba:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f023 0310 	bic.w	r3, r3, #16
 8004bc2:	647b      	str	r3, [r7, #68]	; 0x44
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	330c      	adds	r3, #12
 8004bca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bcc:	61ba      	str	r2, [r7, #24]
 8004bce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd0:	6979      	ldr	r1, [r7, #20]
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	e841 2300 	strex	r3, r2, [r1]
 8004bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1e5      	bne.n	8004bac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004bee:	bf00      	nop
 8004bf0:	3754      	adds	r7, #84	; 0x54
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
	...

08004bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c00:	b0c0      	sub	sp, #256	; 0x100
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c18:	68d9      	ldr	r1, [r3, #12]
 8004c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	ea40 0301 	orr.w	r3, r0, r1
 8004c24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2a:	689a      	ldr	r2, [r3, #8]
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	431a      	orrs	r2, r3
 8004c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c54:	f021 010c 	bic.w	r1, r1, #12
 8004c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c62:	430b      	orrs	r3, r1
 8004c64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c76:	6999      	ldr	r1, [r3, #24]
 8004c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	ea40 0301 	orr.w	r3, r0, r1
 8004c82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	4b8f      	ldr	r3, [pc, #572]	; (8004ec8 <UART_SetConfig+0x2cc>)
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d005      	beq.n	8004c9c <UART_SetConfig+0xa0>
 8004c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	4b8d      	ldr	r3, [pc, #564]	; (8004ecc <UART_SetConfig+0x2d0>)
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d104      	bne.n	8004ca6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c9c:	f7ff fb52 	bl	8004344 <HAL_RCC_GetPCLK2Freq>
 8004ca0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004ca4:	e003      	b.n	8004cae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ca6:	f7ff fb39 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8004caa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb2:	69db      	ldr	r3, [r3, #28]
 8004cb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb8:	f040 810c 	bne.w	8004ed4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004cc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004cca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004cce:	4622      	mov	r2, r4
 8004cd0:	462b      	mov	r3, r5
 8004cd2:	1891      	adds	r1, r2, r2
 8004cd4:	65b9      	str	r1, [r7, #88]	; 0x58
 8004cd6:	415b      	adcs	r3, r3
 8004cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004cde:	4621      	mov	r1, r4
 8004ce0:	eb12 0801 	adds.w	r8, r2, r1
 8004ce4:	4629      	mov	r1, r5
 8004ce6:	eb43 0901 	adc.w	r9, r3, r1
 8004cea:	f04f 0200 	mov.w	r2, #0
 8004cee:	f04f 0300 	mov.w	r3, #0
 8004cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cfe:	4690      	mov	r8, r2
 8004d00:	4699      	mov	r9, r3
 8004d02:	4623      	mov	r3, r4
 8004d04:	eb18 0303 	adds.w	r3, r8, r3
 8004d08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d0c:	462b      	mov	r3, r5
 8004d0e:	eb49 0303 	adc.w	r3, r9, r3
 8004d12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	18db      	adds	r3, r3, r3
 8004d2e:	653b      	str	r3, [r7, #80]	; 0x50
 8004d30:	4613      	mov	r3, r2
 8004d32:	eb42 0303 	adc.w	r3, r2, r3
 8004d36:	657b      	str	r3, [r7, #84]	; 0x54
 8004d38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004d40:	f7fb ff8a 	bl	8000c58 <__aeabi_uldivmod>
 8004d44:	4602      	mov	r2, r0
 8004d46:	460b      	mov	r3, r1
 8004d48:	4b61      	ldr	r3, [pc, #388]	; (8004ed0 <UART_SetConfig+0x2d4>)
 8004d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	011c      	lsls	r4, r3, #4
 8004d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d56:	2200      	movs	r2, #0
 8004d58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d64:	4642      	mov	r2, r8
 8004d66:	464b      	mov	r3, r9
 8004d68:	1891      	adds	r1, r2, r2
 8004d6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004d6c:	415b      	adcs	r3, r3
 8004d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004d74:	4641      	mov	r1, r8
 8004d76:	eb12 0a01 	adds.w	sl, r2, r1
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	eb43 0b01 	adc.w	fp, r3, r1
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d94:	4692      	mov	sl, r2
 8004d96:	469b      	mov	fp, r3
 8004d98:	4643      	mov	r3, r8
 8004d9a:	eb1a 0303 	adds.w	r3, sl, r3
 8004d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004da2:	464b      	mov	r3, r9
 8004da4:	eb4b 0303 	adc.w	r3, fp, r3
 8004da8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004db8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004dbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	18db      	adds	r3, r3, r3
 8004dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	eb42 0303 	adc.w	r3, r2, r3
 8004dcc:	647b      	str	r3, [r7, #68]	; 0x44
 8004dce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004dd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004dd6:	f7fb ff3f 	bl	8000c58 <__aeabi_uldivmod>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	460b      	mov	r3, r1
 8004dde:	4611      	mov	r1, r2
 8004de0:	4b3b      	ldr	r3, [pc, #236]	; (8004ed0 <UART_SetConfig+0x2d4>)
 8004de2:	fba3 2301 	umull	r2, r3, r3, r1
 8004de6:	095b      	lsrs	r3, r3, #5
 8004de8:	2264      	movs	r2, #100	; 0x64
 8004dea:	fb02 f303 	mul.w	r3, r2, r3
 8004dee:	1acb      	subs	r3, r1, r3
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004df6:	4b36      	ldr	r3, [pc, #216]	; (8004ed0 <UART_SetConfig+0x2d4>)
 8004df8:	fba3 2302 	umull	r2, r3, r3, r2
 8004dfc:	095b      	lsrs	r3, r3, #5
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e04:	441c      	add	r4, r3
 8004e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004e18:	4642      	mov	r2, r8
 8004e1a:	464b      	mov	r3, r9
 8004e1c:	1891      	adds	r1, r2, r2
 8004e1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e20:	415b      	adcs	r3, r3
 8004e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e28:	4641      	mov	r1, r8
 8004e2a:	1851      	adds	r1, r2, r1
 8004e2c:	6339      	str	r1, [r7, #48]	; 0x30
 8004e2e:	4649      	mov	r1, r9
 8004e30:	414b      	adcs	r3, r1
 8004e32:	637b      	str	r3, [r7, #52]	; 0x34
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e40:	4659      	mov	r1, fp
 8004e42:	00cb      	lsls	r3, r1, #3
 8004e44:	4651      	mov	r1, sl
 8004e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e4a:	4651      	mov	r1, sl
 8004e4c:	00ca      	lsls	r2, r1, #3
 8004e4e:	4610      	mov	r0, r2
 8004e50:	4619      	mov	r1, r3
 8004e52:	4603      	mov	r3, r0
 8004e54:	4642      	mov	r2, r8
 8004e56:	189b      	adds	r3, r3, r2
 8004e58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e5c:	464b      	mov	r3, r9
 8004e5e:	460a      	mov	r2, r1
 8004e60:	eb42 0303 	adc.w	r3, r2, r3
 8004e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004e74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	18db      	adds	r3, r3, r3
 8004e80:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e82:	4613      	mov	r3, r2
 8004e84:	eb42 0303 	adc.w	r3, r2, r3
 8004e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e92:	f7fb fee1 	bl	8000c58 <__aeabi_uldivmod>
 8004e96:	4602      	mov	r2, r0
 8004e98:	460b      	mov	r3, r1
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	; (8004ed0 <UART_SetConfig+0x2d4>)
 8004e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8004ea0:	095b      	lsrs	r3, r3, #5
 8004ea2:	2164      	movs	r1, #100	; 0x64
 8004ea4:	fb01 f303 	mul.w	r3, r1, r3
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	3332      	adds	r3, #50	; 0x32
 8004eae:	4a08      	ldr	r2, [pc, #32]	; (8004ed0 <UART_SetConfig+0x2d4>)
 8004eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb4:	095b      	lsrs	r3, r3, #5
 8004eb6:	f003 0207 	and.w	r2, r3, #7
 8004eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4422      	add	r2, r4
 8004ec2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ec4:	e105      	b.n	80050d2 <UART_SetConfig+0x4d6>
 8004ec6:	bf00      	nop
 8004ec8:	40011000 	.word	0x40011000
 8004ecc:	40011400 	.word	0x40011400
 8004ed0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004ede:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004ee2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004ee6:	4642      	mov	r2, r8
 8004ee8:	464b      	mov	r3, r9
 8004eea:	1891      	adds	r1, r2, r2
 8004eec:	6239      	str	r1, [r7, #32]
 8004eee:	415b      	adcs	r3, r3
 8004ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ef2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ef6:	4641      	mov	r1, r8
 8004ef8:	1854      	adds	r4, r2, r1
 8004efa:	4649      	mov	r1, r9
 8004efc:	eb43 0501 	adc.w	r5, r3, r1
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	00eb      	lsls	r3, r5, #3
 8004f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f0e:	00e2      	lsls	r2, r4, #3
 8004f10:	4614      	mov	r4, r2
 8004f12:	461d      	mov	r5, r3
 8004f14:	4643      	mov	r3, r8
 8004f16:	18e3      	adds	r3, r4, r3
 8004f18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f1c:	464b      	mov	r3, r9
 8004f1e:	eb45 0303 	adc.w	r3, r5, r3
 8004f22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f36:	f04f 0200 	mov.w	r2, #0
 8004f3a:	f04f 0300 	mov.w	r3, #0
 8004f3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004f42:	4629      	mov	r1, r5
 8004f44:	008b      	lsls	r3, r1, #2
 8004f46:	4621      	mov	r1, r4
 8004f48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f4c:	4621      	mov	r1, r4
 8004f4e:	008a      	lsls	r2, r1, #2
 8004f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f54:	f7fb fe80 	bl	8000c58 <__aeabi_uldivmod>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	4b60      	ldr	r3, [pc, #384]	; (80050e0 <UART_SetConfig+0x4e4>)
 8004f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8004f62:	095b      	lsrs	r3, r3, #5
 8004f64:	011c      	lsls	r4, r3, #4
 8004f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f78:	4642      	mov	r2, r8
 8004f7a:	464b      	mov	r3, r9
 8004f7c:	1891      	adds	r1, r2, r2
 8004f7e:	61b9      	str	r1, [r7, #24]
 8004f80:	415b      	adcs	r3, r3
 8004f82:	61fb      	str	r3, [r7, #28]
 8004f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f88:	4641      	mov	r1, r8
 8004f8a:	1851      	adds	r1, r2, r1
 8004f8c:	6139      	str	r1, [r7, #16]
 8004f8e:	4649      	mov	r1, r9
 8004f90:	414b      	adcs	r3, r1
 8004f92:	617b      	str	r3, [r7, #20]
 8004f94:	f04f 0200 	mov.w	r2, #0
 8004f98:	f04f 0300 	mov.w	r3, #0
 8004f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fa0:	4659      	mov	r1, fp
 8004fa2:	00cb      	lsls	r3, r1, #3
 8004fa4:	4651      	mov	r1, sl
 8004fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004faa:	4651      	mov	r1, sl
 8004fac:	00ca      	lsls	r2, r1, #3
 8004fae:	4610      	mov	r0, r2
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	189b      	adds	r3, r3, r2
 8004fb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004fbc:	464b      	mov	r3, r9
 8004fbe:	460a      	mov	r2, r1
 8004fc0:	eb42 0303 	adc.w	r3, r2, r3
 8004fc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8004fd2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004fd4:	f04f 0200 	mov.w	r2, #0
 8004fd8:	f04f 0300 	mov.w	r3, #0
 8004fdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004fe0:	4649      	mov	r1, r9
 8004fe2:	008b      	lsls	r3, r1, #2
 8004fe4:	4641      	mov	r1, r8
 8004fe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fea:	4641      	mov	r1, r8
 8004fec:	008a      	lsls	r2, r1, #2
 8004fee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004ff2:	f7fb fe31 	bl	8000c58 <__aeabi_uldivmod>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	4b39      	ldr	r3, [pc, #228]	; (80050e0 <UART_SetConfig+0x4e4>)
 8004ffc:	fba3 1302 	umull	r1, r3, r3, r2
 8005000:	095b      	lsrs	r3, r3, #5
 8005002:	2164      	movs	r1, #100	; 0x64
 8005004:	fb01 f303 	mul.w	r3, r1, r3
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	3332      	adds	r3, #50	; 0x32
 800500e:	4a34      	ldr	r2, [pc, #208]	; (80050e0 <UART_SetConfig+0x4e4>)
 8005010:	fba2 2303 	umull	r2, r3, r2, r3
 8005014:	095b      	lsrs	r3, r3, #5
 8005016:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800501a:	441c      	add	r4, r3
 800501c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005020:	2200      	movs	r2, #0
 8005022:	673b      	str	r3, [r7, #112]	; 0x70
 8005024:	677a      	str	r2, [r7, #116]	; 0x74
 8005026:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800502a:	4642      	mov	r2, r8
 800502c:	464b      	mov	r3, r9
 800502e:	1891      	adds	r1, r2, r2
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	415b      	adcs	r3, r3
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800503a:	4641      	mov	r1, r8
 800503c:	1851      	adds	r1, r2, r1
 800503e:	6039      	str	r1, [r7, #0]
 8005040:	4649      	mov	r1, r9
 8005042:	414b      	adcs	r3, r1
 8005044:	607b      	str	r3, [r7, #4]
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	f04f 0300 	mov.w	r3, #0
 800504e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005052:	4659      	mov	r1, fp
 8005054:	00cb      	lsls	r3, r1, #3
 8005056:	4651      	mov	r1, sl
 8005058:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800505c:	4651      	mov	r1, sl
 800505e:	00ca      	lsls	r2, r1, #3
 8005060:	4610      	mov	r0, r2
 8005062:	4619      	mov	r1, r3
 8005064:	4603      	mov	r3, r0
 8005066:	4642      	mov	r2, r8
 8005068:	189b      	adds	r3, r3, r2
 800506a:	66bb      	str	r3, [r7, #104]	; 0x68
 800506c:	464b      	mov	r3, r9
 800506e:	460a      	mov	r2, r1
 8005070:	eb42 0303 	adc.w	r3, r2, r3
 8005074:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	663b      	str	r3, [r7, #96]	; 0x60
 8005080:	667a      	str	r2, [r7, #100]	; 0x64
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	f04f 0300 	mov.w	r3, #0
 800508a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800508e:	4649      	mov	r1, r9
 8005090:	008b      	lsls	r3, r1, #2
 8005092:	4641      	mov	r1, r8
 8005094:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005098:	4641      	mov	r1, r8
 800509a:	008a      	lsls	r2, r1, #2
 800509c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80050a0:	f7fb fdda 	bl	8000c58 <__aeabi_uldivmod>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4b0d      	ldr	r3, [pc, #52]	; (80050e0 <UART_SetConfig+0x4e4>)
 80050aa:	fba3 1302 	umull	r1, r3, r3, r2
 80050ae:	095b      	lsrs	r3, r3, #5
 80050b0:	2164      	movs	r1, #100	; 0x64
 80050b2:	fb01 f303 	mul.w	r3, r1, r3
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	3332      	adds	r3, #50	; 0x32
 80050bc:	4a08      	ldr	r2, [pc, #32]	; (80050e0 <UART_SetConfig+0x4e4>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	f003 020f 	and.w	r2, r3, #15
 80050c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4422      	add	r2, r4
 80050d0:	609a      	str	r2, [r3, #8]
}
 80050d2:	bf00      	nop
 80050d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80050d8:	46bd      	mov	sp, r7
 80050da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050de:	bf00      	nop
 80050e0:	51eb851f 	.word	0x51eb851f

080050e4 <__NVIC_SetPriority>:
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	6039      	str	r1, [r7, #0]
 80050ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	db0a      	blt.n	800510e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	490c      	ldr	r1, [pc, #48]	; (8005130 <__NVIC_SetPriority+0x4c>)
 80050fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005102:	0112      	lsls	r2, r2, #4
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	440b      	add	r3, r1
 8005108:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800510c:	e00a      	b.n	8005124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	b2da      	uxtb	r2, r3
 8005112:	4908      	ldr	r1, [pc, #32]	; (8005134 <__NVIC_SetPriority+0x50>)
 8005114:	79fb      	ldrb	r3, [r7, #7]
 8005116:	f003 030f 	and.w	r3, r3, #15
 800511a:	3b04      	subs	r3, #4
 800511c:	0112      	lsls	r2, r2, #4
 800511e:	b2d2      	uxtb	r2, r2
 8005120:	440b      	add	r3, r1
 8005122:	761a      	strb	r2, [r3, #24]
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	e000e100 	.word	0xe000e100
 8005134:	e000ed00 	.word	0xe000ed00

08005138 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800513c:	2100      	movs	r1, #0
 800513e:	f06f 0004 	mvn.w	r0, #4
 8005142:	f7ff ffcf 	bl	80050e4 <__NVIC_SetPriority>
#endif
}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
	...

0800514c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005152:	f3ef 8305 	mrs	r3, IPSR
 8005156:	603b      	str	r3, [r7, #0]
  return(result);
 8005158:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800515e:	f06f 0305 	mvn.w	r3, #5
 8005162:	607b      	str	r3, [r7, #4]
 8005164:	e00c      	b.n	8005180 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005166:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <osKernelInitialize+0x44>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d105      	bne.n	800517a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800516e:	4b08      	ldr	r3, [pc, #32]	; (8005190 <osKernelInitialize+0x44>)
 8005170:	2201      	movs	r2, #1
 8005172:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005174:	2300      	movs	r3, #0
 8005176:	607b      	str	r3, [r7, #4]
 8005178:	e002      	b.n	8005180 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800517a:	f04f 33ff 	mov.w	r3, #4294967295
 800517e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005180:	687b      	ldr	r3, [r7, #4]
}
 8005182:	4618      	mov	r0, r3
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20000bf4 	.word	0x20000bf4

08005194 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800519a:	f3ef 8305 	mrs	r3, IPSR
 800519e:	603b      	str	r3, [r7, #0]
  return(result);
 80051a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <osKernelStart+0x1a>
    stat = osErrorISR;
 80051a6:	f06f 0305 	mvn.w	r3, #5
 80051aa:	607b      	str	r3, [r7, #4]
 80051ac:	e010      	b.n	80051d0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80051ae:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <osKernelStart+0x48>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d109      	bne.n	80051ca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80051b6:	f7ff ffbf 	bl	8005138 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80051ba:	4b08      	ldr	r3, [pc, #32]	; (80051dc <osKernelStart+0x48>)
 80051bc:	2202      	movs	r2, #2
 80051be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80051c0:	f000 ffea 	bl	8006198 <vTaskStartScheduler>
      stat = osOK;
 80051c4:	2300      	movs	r3, #0
 80051c6:	607b      	str	r3, [r7, #4]
 80051c8:	e002      	b.n	80051d0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80051ca:	f04f 33ff 	mov.w	r3, #4294967295
 80051ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80051d0:	687b      	ldr	r3, [r7, #4]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	20000bf4 	.word	0x20000bf4

080051e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051e8:	f3ef 8305 	mrs	r3, IPSR
 80051ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80051ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <osDelay+0x1c>
    stat = osErrorISR;
 80051f4:	f06f 0305 	mvn.w	r3, #5
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e007      	b.n	800520c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 ff92 	bl	8006130 <vTaskDelay>
    }
  }

  return (stat);
 800520c:	68fb      	ldr	r3, [r7, #12]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4a07      	ldr	r2, [pc, #28]	; (8005244 <vApplicationGetIdleTaskMemory+0x2c>)
 8005228:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	4a06      	ldr	r2, [pc, #24]	; (8005248 <vApplicationGetIdleTaskMemory+0x30>)
 800522e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2280      	movs	r2, #128	; 0x80
 8005234:	601a      	str	r2, [r3, #0]
}
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	20000bf8 	.word	0x20000bf8
 8005248:	20000cb4 	.word	0x20000cb4

0800524c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a07      	ldr	r2, [pc, #28]	; (8005278 <vApplicationGetTimerTaskMemory+0x2c>)
 800525c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	4a06      	ldr	r2, [pc, #24]	; (800527c <vApplicationGetTimerTaskMemory+0x30>)
 8005262:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f44f 7280 	mov.w	r2, #256	; 0x100
 800526a:	601a      	str	r2, [r3, #0]
}
 800526c:	bf00      	nop
 800526e:	3714      	adds	r7, #20
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	20000eb4 	.word	0x20000eb4
 800527c:	20000f70 	.word	0x20000f70

08005280 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f103 0208 	add.w	r2, r3, #8
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f04f 32ff 	mov.w	r2, #4294967295
 8005298:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f103 0208 	add.w	r2, r3, #8
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f103 0208 	add.w	r2, r3, #8
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052da:	b480      	push	{r7}
 80052dc:	b085      	sub	sp, #20
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	601a      	str	r2, [r3, #0]
}
 8005316:	bf00      	nop
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005322:	b480      	push	{r7}
 8005324:	b085      	sub	sp, #20
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005338:	d103      	bne.n	8005342 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	e00c      	b.n	800535c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	3308      	adds	r3, #8
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	e002      	b.n	8005350 <vListInsert+0x2e>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	60fb      	str	r3, [r7, #12]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	429a      	cmp	r2, r3
 800535a:	d2f6      	bcs.n	800534a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	601a      	str	r2, [r3, #0]
}
 8005388:	bf00      	nop
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6892      	ldr	r2, [r2, #8]
 80053aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6852      	ldr	r2, [r2, #4]
 80053b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d103      	bne.n	80053c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689a      	ldr	r2, [r3, #8]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	1e5a      	subs	r2, r3, #1
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3714      	adds	r7, #20
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10a      	bne.n	8005412 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800540e:	bf00      	nop
 8005410:	e7fe      	b.n	8005410 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005412:	f002 f877 	bl	8007504 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541e:	68f9      	ldr	r1, [r7, #12]
 8005420:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005422:	fb01 f303 	mul.w	r3, r1, r3
 8005426:	441a      	add	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005442:	3b01      	subs	r3, #1
 8005444:	68f9      	ldr	r1, [r7, #12]
 8005446:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005448:	fb01 f303 	mul.w	r3, r1, r3
 800544c:	441a      	add	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	22ff      	movs	r2, #255	; 0xff
 8005456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	22ff      	movs	r2, #255	; 0xff
 800545e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d114      	bne.n	8005492 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d01a      	beq.n	80054a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	3310      	adds	r3, #16
 8005474:	4618      	mov	r0, r3
 8005476:	f001 f929 	bl	80066cc <xTaskRemoveFromEventList>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d012      	beq.n	80054a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005480:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <xQueueGenericReset+0xcc>)
 8005482:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	e009      	b.n	80054a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3310      	adds	r3, #16
 8005496:	4618      	mov	r0, r3
 8005498:	f7ff fef2 	bl	8005280 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	3324      	adds	r3, #36	; 0x24
 80054a0:	4618      	mov	r0, r3
 80054a2:	f7ff feed 	bl	8005280 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054a6:	f002 f85d 	bl	8007564 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054aa:	2301      	movs	r3, #1
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	e000ed04 	.word	0xe000ed04

080054b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b08e      	sub	sp, #56	; 0x38
 80054bc:	af02      	add	r7, sp, #8
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
 80054c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10a      	bne.n	80054e2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80054de:	bf00      	nop
 80054e0:	e7fe      	b.n	80054e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d10a      	bne.n	80054fe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80054e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ec:	f383 8811 	msr	BASEPRI, r3
 80054f0:	f3bf 8f6f 	isb	sy
 80054f4:	f3bf 8f4f 	dsb	sy
 80054f8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80054fa:	bf00      	nop
 80054fc:	e7fe      	b.n	80054fc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <xQueueGenericCreateStatic+0x52>
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <xQueueGenericCreateStatic+0x56>
 800550a:	2301      	movs	r3, #1
 800550c:	e000      	b.n	8005510 <xQueueGenericCreateStatic+0x58>
 800550e:	2300      	movs	r3, #0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10a      	bne.n	800552a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	623b      	str	r3, [r7, #32]
}
 8005526:	bf00      	nop
 8005528:	e7fe      	b.n	8005528 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d102      	bne.n	8005536 <xQueueGenericCreateStatic+0x7e>
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d101      	bne.n	800553a <xQueueGenericCreateStatic+0x82>
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <xQueueGenericCreateStatic+0x84>
 800553a:	2300      	movs	r3, #0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d10a      	bne.n	8005556 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	61fb      	str	r3, [r7, #28]
}
 8005552:	bf00      	nop
 8005554:	e7fe      	b.n	8005554 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005556:	2350      	movs	r3, #80	; 0x50
 8005558:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b50      	cmp	r3, #80	; 0x50
 800555e:	d00a      	beq.n	8005576 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	61bb      	str	r3, [r7, #24]
}
 8005572:	bf00      	nop
 8005574:	e7fe      	b.n	8005574 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005576:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800557c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00d      	beq.n	800559e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800558a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800558e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	4613      	mov	r3, r2
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	68b9      	ldr	r1, [r7, #8]
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f000 f805 	bl	80055a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800559e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3730      	adds	r7, #48	; 0x30
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
 80055b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d103      	bne.n	80055c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	69ba      	ldr	r2, [r7, #24]
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e002      	b.n	80055ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055d6:	2101      	movs	r1, #1
 80055d8:	69b8      	ldr	r0, [r7, #24]
 80055da:	f7ff ff05 	bl	80053e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	78fa      	ldrb	r2, [r7, #3]
 80055e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80055e6:	bf00      	nop
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
	...

080055f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b08e      	sub	sp, #56	; 0x38
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
 80055fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80055fe:	2300      	movs	r3, #0
 8005600:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10a      	bne.n	8005622 <xQueueGenericSend+0x32>
	__asm volatile
 800560c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005610:	f383 8811 	msr	BASEPRI, r3
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	f3bf 8f4f 	dsb	sy
 800561c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800561e:	bf00      	nop
 8005620:	e7fe      	b.n	8005620 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d103      	bne.n	8005630 <xQueueGenericSend+0x40>
 8005628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800562a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <xQueueGenericSend+0x44>
 8005630:	2301      	movs	r3, #1
 8005632:	e000      	b.n	8005636 <xQueueGenericSend+0x46>
 8005634:	2300      	movs	r3, #0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10a      	bne.n	8005650 <xQueueGenericSend+0x60>
	__asm volatile
 800563a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563e:	f383 8811 	msr	BASEPRI, r3
 8005642:	f3bf 8f6f 	isb	sy
 8005646:	f3bf 8f4f 	dsb	sy
 800564a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800564c:	bf00      	nop
 800564e:	e7fe      	b.n	800564e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	2b02      	cmp	r3, #2
 8005654:	d103      	bne.n	800565e <xQueueGenericSend+0x6e>
 8005656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800565a:	2b01      	cmp	r3, #1
 800565c:	d101      	bne.n	8005662 <xQueueGenericSend+0x72>
 800565e:	2301      	movs	r3, #1
 8005660:	e000      	b.n	8005664 <xQueueGenericSend+0x74>
 8005662:	2300      	movs	r3, #0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10a      	bne.n	800567e <xQueueGenericSend+0x8e>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	623b      	str	r3, [r7, #32]
}
 800567a:	bf00      	nop
 800567c:	e7fe      	b.n	800567c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800567e:	f001 f9e7 	bl	8006a50 <xTaskGetSchedulerState>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d102      	bne.n	800568e <xQueueGenericSend+0x9e>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <xQueueGenericSend+0xa2>
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <xQueueGenericSend+0xa4>
 8005692:	2300      	movs	r3, #0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10a      	bne.n	80056ae <xQueueGenericSend+0xbe>
	__asm volatile
 8005698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	61fb      	str	r3, [r7, #28]
}
 80056aa:	bf00      	nop
 80056ac:	e7fe      	b.n	80056ac <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056ae:	f001 ff29 	bl	8007504 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d302      	bcc.n	80056c4 <xQueueGenericSend+0xd4>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d129      	bne.n	8005718 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	68b9      	ldr	r1, [r7, #8]
 80056c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056ca:	f000 fa0b 	bl	8005ae4 <prvCopyDataToQueue>
 80056ce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d010      	beq.n	80056fa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056da:	3324      	adds	r3, #36	; 0x24
 80056dc:	4618      	mov	r0, r3
 80056de:	f000 fff5 	bl	80066cc <xTaskRemoveFromEventList>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d013      	beq.n	8005710 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80056e8:	4b3f      	ldr	r3, [pc, #252]	; (80057e8 <xQueueGenericSend+0x1f8>)
 80056ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	f3bf 8f4f 	dsb	sy
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	e00a      	b.n	8005710 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80056fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d007      	beq.n	8005710 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005700:	4b39      	ldr	r3, [pc, #228]	; (80057e8 <xQueueGenericSend+0x1f8>)
 8005702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	f3bf 8f4f 	dsb	sy
 800570c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005710:	f001 ff28 	bl	8007564 <vPortExitCritical>
				return pdPASS;
 8005714:	2301      	movs	r3, #1
 8005716:	e063      	b.n	80057e0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d103      	bne.n	8005726 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800571e:	f001 ff21 	bl	8007564 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005722:	2300      	movs	r3, #0
 8005724:	e05c      	b.n	80057e0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005728:	2b00      	cmp	r3, #0
 800572a:	d106      	bne.n	800573a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800572c:	f107 0314 	add.w	r3, r7, #20
 8005730:	4618      	mov	r0, r3
 8005732:	f001 f82f 	bl	8006794 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005736:	2301      	movs	r3, #1
 8005738:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800573a:	f001 ff13 	bl	8007564 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800573e:	f000 fd9b 	bl	8006278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005742:	f001 fedf 	bl	8007504 <vPortEnterCritical>
 8005746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005748:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800574c:	b25b      	sxtb	r3, r3
 800574e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005752:	d103      	bne.n	800575c <xQueueGenericSend+0x16c>
 8005754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800575c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005762:	b25b      	sxtb	r3, r3
 8005764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005768:	d103      	bne.n	8005772 <xQueueGenericSend+0x182>
 800576a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005772:	f001 fef7 	bl	8007564 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005776:	1d3a      	adds	r2, r7, #4
 8005778:	f107 0314 	add.w	r3, r7, #20
 800577c:	4611      	mov	r1, r2
 800577e:	4618      	mov	r0, r3
 8005780:	f001 f81e 	bl	80067c0 <xTaskCheckForTimeOut>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d124      	bne.n	80057d4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800578a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800578c:	f000 faa2 	bl	8005cd4 <prvIsQueueFull>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d018      	beq.n	80057c8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005798:	3310      	adds	r3, #16
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	4611      	mov	r1, r2
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 ff44 	bl	800662c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80057a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057a6:	f000 fa2d 	bl	8005c04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80057aa:	f000 fd73 	bl	8006294 <xTaskResumeAll>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f47f af7c 	bne.w	80056ae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80057b6:	4b0c      	ldr	r3, [pc, #48]	; (80057e8 <xQueueGenericSend+0x1f8>)
 80057b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	f3bf 8f4f 	dsb	sy
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	e772      	b.n	80056ae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80057c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057ca:	f000 fa1b 	bl	8005c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057ce:	f000 fd61 	bl	8006294 <xTaskResumeAll>
 80057d2:	e76c      	b.n	80056ae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80057d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057d6:	f000 fa15 	bl	8005c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057da:	f000 fd5b 	bl	8006294 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80057de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3738      	adds	r7, #56	; 0x38
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	e000ed04 	.word	0xe000ed04

080057ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b090      	sub	sp, #64	; 0x40
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80057fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10a      	bne.n	800581a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005808:	f383 8811 	msr	BASEPRI, r3
 800580c:	f3bf 8f6f 	isb	sy
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005816:	bf00      	nop
 8005818:	e7fe      	b.n	8005818 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d103      	bne.n	8005828 <xQueueGenericSendFromISR+0x3c>
 8005820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005824:	2b00      	cmp	r3, #0
 8005826:	d101      	bne.n	800582c <xQueueGenericSendFromISR+0x40>
 8005828:	2301      	movs	r3, #1
 800582a:	e000      	b.n	800582e <xQueueGenericSendFromISR+0x42>
 800582c:	2300      	movs	r3, #0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10a      	bne.n	8005848 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005836:	f383 8811 	msr	BASEPRI, r3
 800583a:	f3bf 8f6f 	isb	sy
 800583e:	f3bf 8f4f 	dsb	sy
 8005842:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005844:	bf00      	nop
 8005846:	e7fe      	b.n	8005846 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	2b02      	cmp	r3, #2
 800584c:	d103      	bne.n	8005856 <xQueueGenericSendFromISR+0x6a>
 800584e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005852:	2b01      	cmp	r3, #1
 8005854:	d101      	bne.n	800585a <xQueueGenericSendFromISR+0x6e>
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <xQueueGenericSendFromISR+0x70>
 800585a:	2300      	movs	r3, #0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10a      	bne.n	8005876 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	623b      	str	r3, [r7, #32]
}
 8005872:	bf00      	nop
 8005874:	e7fe      	b.n	8005874 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005876:	f001 ff27 	bl	80076c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800587a:	f3ef 8211 	mrs	r2, BASEPRI
 800587e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005882:	f383 8811 	msr	BASEPRI, r3
 8005886:	f3bf 8f6f 	isb	sy
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	61fa      	str	r2, [r7, #28]
 8005890:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005892:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005894:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800589a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800589c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800589e:	429a      	cmp	r2, r3
 80058a0:	d302      	bcc.n	80058a8 <xQueueGenericSendFromISR+0xbc>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d12f      	bne.n	8005908 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80058a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058b8:	683a      	ldr	r2, [r7, #0]
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80058be:	f000 f911 	bl	8005ae4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80058c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d112      	bne.n	80058f2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d016      	beq.n	8005902 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d6:	3324      	adds	r3, #36	; 0x24
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fef7 	bl	80066cc <xTaskRemoveFromEventList>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00e      	beq.n	8005902 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00b      	beq.n	8005902 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	e007      	b.n	8005902 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80058f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80058f6:	3301      	adds	r3, #1
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	b25a      	sxtb	r2, r3
 80058fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005902:	2301      	movs	r3, #1
 8005904:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005906:	e001      	b.n	800590c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005908:	2300      	movs	r3, #0
 800590a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800590c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800590e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005916:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005918:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800591a:	4618      	mov	r0, r3
 800591c:	3740      	adds	r7, #64	; 0x40
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
	...

08005924 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b08c      	sub	sp, #48	; 0x30
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005930:	2300      	movs	r3, #0
 8005932:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10a      	bne.n	8005954 <xQueueReceive+0x30>
	__asm volatile
 800593e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	623b      	str	r3, [r7, #32]
}
 8005950:	bf00      	nop
 8005952:	e7fe      	b.n	8005952 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d103      	bne.n	8005962 <xQueueReceive+0x3e>
 800595a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <xQueueReceive+0x42>
 8005962:	2301      	movs	r3, #1
 8005964:	e000      	b.n	8005968 <xQueueReceive+0x44>
 8005966:	2300      	movs	r3, #0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10a      	bne.n	8005982 <xQueueReceive+0x5e>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	61fb      	str	r3, [r7, #28]
}
 800597e:	bf00      	nop
 8005980:	e7fe      	b.n	8005980 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005982:	f001 f865 	bl	8006a50 <xTaskGetSchedulerState>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d102      	bne.n	8005992 <xQueueReceive+0x6e>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <xQueueReceive+0x72>
 8005992:	2301      	movs	r3, #1
 8005994:	e000      	b.n	8005998 <xQueueReceive+0x74>
 8005996:	2300      	movs	r3, #0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d10a      	bne.n	80059b2 <xQueueReceive+0x8e>
	__asm volatile
 800599c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a0:	f383 8811 	msr	BASEPRI, r3
 80059a4:	f3bf 8f6f 	isb	sy
 80059a8:	f3bf 8f4f 	dsb	sy
 80059ac:	61bb      	str	r3, [r7, #24]
}
 80059ae:	bf00      	nop
 80059b0:	e7fe      	b.n	80059b0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059b2:	f001 fda7 	bl	8007504 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d01f      	beq.n	8005a02 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059c2:	68b9      	ldr	r1, [r7, #8]
 80059c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059c6:	f000 f8f7 	bl	8005bb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	1e5a      	subs	r2, r3, #1
 80059ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00f      	beq.n	80059fa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059dc:	3310      	adds	r3, #16
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fe74 	bl	80066cc <xTaskRemoveFromEventList>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d007      	beq.n	80059fa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80059ea:	4b3d      	ldr	r3, [pc, #244]	; (8005ae0 <xQueueReceive+0x1bc>)
 80059ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059f0:	601a      	str	r2, [r3, #0]
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80059fa:	f001 fdb3 	bl	8007564 <vPortExitCritical>
				return pdPASS;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e069      	b.n	8005ad6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d103      	bne.n	8005a10 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a08:	f001 fdac 	bl	8007564 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	e062      	b.n	8005ad6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d106      	bne.n	8005a24 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a16:	f107 0310 	add.w	r3, r7, #16
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 feba 	bl	8006794 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a20:	2301      	movs	r3, #1
 8005a22:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a24:	f001 fd9e 	bl	8007564 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a28:	f000 fc26 	bl	8006278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a2c:	f001 fd6a 	bl	8007504 <vPortEnterCritical>
 8005a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a36:	b25b      	sxtb	r3, r3
 8005a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3c:	d103      	bne.n	8005a46 <xQueueReceive+0x122>
 8005a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a4c:	b25b      	sxtb	r3, r3
 8005a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a52:	d103      	bne.n	8005a5c <xQueueReceive+0x138>
 8005a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a5c:	f001 fd82 	bl	8007564 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a60:	1d3a      	adds	r2, r7, #4
 8005a62:	f107 0310 	add.w	r3, r7, #16
 8005a66:	4611      	mov	r1, r2
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 fea9 	bl	80067c0 <xTaskCheckForTimeOut>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d123      	bne.n	8005abc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a76:	f000 f917 	bl	8005ca8 <prvIsQueueEmpty>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d017      	beq.n	8005ab0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a82:	3324      	adds	r3, #36	; 0x24
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	4611      	mov	r1, r2
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f000 fdcf 	bl	800662c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a90:	f000 f8b8 	bl	8005c04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a94:	f000 fbfe 	bl	8006294 <xTaskResumeAll>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d189      	bne.n	80059b2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005a9e:	4b10      	ldr	r3, [pc, #64]	; (8005ae0 <xQueueReceive+0x1bc>)
 8005aa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	f3bf 8f4f 	dsb	sy
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	e780      	b.n	80059b2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ab0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ab2:	f000 f8a7 	bl	8005c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ab6:	f000 fbed 	bl	8006294 <xTaskResumeAll>
 8005aba:	e77a      	b.n	80059b2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005abc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005abe:	f000 f8a1 	bl	8005c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ac2:	f000 fbe7 	bl	8006294 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ac6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ac8:	f000 f8ee 	bl	8005ca8 <prvIsQueueEmpty>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f43f af6f 	beq.w	80059b2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005ad4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3730      	adds	r7, #48	; 0x30
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	e000ed04 	.word	0xe000ed04

08005ae4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005af0:	2300      	movs	r3, #0
 8005af2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10d      	bne.n	8005b1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d14d      	bne.n	8005ba6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 ffbc 	bl	8006a8c <xTaskPriorityDisinherit>
 8005b14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	609a      	str	r2, [r3, #8]
 8005b1c:	e043      	b.n	8005ba6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d119      	bne.n	8005b58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6858      	ldr	r0, [r3, #4]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	68b9      	ldr	r1, [r7, #8]
 8005b30:	f002 f9ed 	bl	8007f0e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	685a      	ldr	r2, [r3, #4]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3c:	441a      	add	r2, r3
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685a      	ldr	r2, [r3, #4]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d32b      	bcc.n	8005ba6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	605a      	str	r2, [r3, #4]
 8005b56:	e026      	b.n	8005ba6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	68d8      	ldr	r0, [r3, #12]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b60:	461a      	mov	r2, r3
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	f002 f9d3 	bl	8007f0e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	68da      	ldr	r2, [r3, #12]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b70:	425b      	negs	r3, r3
 8005b72:	441a      	add	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68da      	ldr	r2, [r3, #12]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d207      	bcs.n	8005b94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8c:	425b      	negs	r3, r3
 8005b8e:	441a      	add	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d105      	bne.n	8005ba6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1c5a      	adds	r2, r3, #1
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005bae:	697b      	ldr	r3, [r7, #20]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d018      	beq.n	8005bfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd2:	441a      	add	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68da      	ldr	r2, [r3, #12]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d303      	bcc.n	8005bec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68d9      	ldr	r1, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6838      	ldr	r0, [r7, #0]
 8005bf8:	f002 f989 	bl	8007f0e <memcpy>
	}
}
 8005bfc:	bf00      	nop
 8005bfe:	3708      	adds	r7, #8
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c0c:	f001 fc7a 	bl	8007504 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c18:	e011      	b.n	8005c3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d012      	beq.n	8005c48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	3324      	adds	r3, #36	; 0x24
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fd50 	bl	80066cc <xTaskRemoveFromEventList>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d001      	beq.n	8005c36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c32:	f000 fe27 	bl	8006884 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c36:	7bfb      	ldrb	r3, [r7, #15]
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	dce9      	bgt.n	8005c1a <prvUnlockQueue+0x16>
 8005c46:	e000      	b.n	8005c4a <prvUnlockQueue+0x46>
					break;
 8005c48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	22ff      	movs	r2, #255	; 0xff
 8005c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005c52:	f001 fc87 	bl	8007564 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c56:	f001 fc55 	bl	8007504 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c62:	e011      	b.n	8005c88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d012      	beq.n	8005c92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	3310      	adds	r3, #16
 8005c70:	4618      	mov	r0, r3
 8005c72:	f000 fd2b 	bl	80066cc <xTaskRemoveFromEventList>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c7c:	f000 fe02 	bl	8006884 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c80:	7bbb      	ldrb	r3, [r7, #14]
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	dce9      	bgt.n	8005c64 <prvUnlockQueue+0x60>
 8005c90:	e000      	b.n	8005c94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	22ff      	movs	r2, #255	; 0xff
 8005c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005c9c:	f001 fc62 	bl	8007564 <vPortExitCritical>
}
 8005ca0:	bf00      	nop
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cb0:	f001 fc28 	bl	8007504 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d102      	bne.n	8005cc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	60fb      	str	r3, [r7, #12]
 8005cc0:	e001      	b.n	8005cc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cc6:	f001 fc4d 	bl	8007564 <vPortExitCritical>

	return xReturn;
 8005cca:	68fb      	ldr	r3, [r7, #12]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cdc:	f001 fc12 	bl	8007504 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d102      	bne.n	8005cf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005cec:	2301      	movs	r3, #1
 8005cee:	60fb      	str	r3, [r7, #12]
 8005cf0:	e001      	b.n	8005cf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cf6:	f001 fc35 	bl	8007564 <vPortExitCritical>

	return xReturn;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	e014      	b.n	8005d3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d14:	4a0f      	ldr	r2, [pc, #60]	; (8005d54 <vQueueAddToRegistry+0x50>)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10b      	bne.n	8005d38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d20:	490c      	ldr	r1, [pc, #48]	; (8005d54 <vQueueAddToRegistry+0x50>)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	683a      	ldr	r2, [r7, #0]
 8005d26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d2a:	4a0a      	ldr	r2, [pc, #40]	; (8005d54 <vQueueAddToRegistry+0x50>)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	4413      	add	r3, r2
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d36:	e006      	b.n	8005d46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	60fb      	str	r3, [r7, #12]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2b07      	cmp	r3, #7
 8005d42:	d9e7      	bls.n	8005d14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d44:	bf00      	nop
 8005d46:	bf00      	nop
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	20001370 	.word	0x20001370

08005d58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b086      	sub	sp, #24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d68:	f001 fbcc 	bl	8007504 <vPortEnterCritical>
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d72:	b25b      	sxtb	r3, r3
 8005d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d78:	d103      	bne.n	8005d82 <vQueueWaitForMessageRestricted+0x2a>
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d88:	b25b      	sxtb	r3, r3
 8005d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8e:	d103      	bne.n	8005d98 <vQueueWaitForMessageRestricted+0x40>
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d98:	f001 fbe4 	bl	8007564 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d106      	bne.n	8005db2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	3324      	adds	r3, #36	; 0x24
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	68b9      	ldr	r1, [r7, #8]
 8005dac:	4618      	mov	r0, r3
 8005dae:	f000 fc61 	bl	8006674 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005db2:	6978      	ldr	r0, [r7, #20]
 8005db4:	f7ff ff26 	bl	8005c04 <prvUnlockQueue>
	}
 8005db8:	bf00      	nop
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08e      	sub	sp, #56	; 0x38
 8005dc4:	af04      	add	r7, sp, #16
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10a      	bne.n	8005dea <xTaskCreateStatic+0x2a>
	__asm volatile
 8005dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd8:	f383 8811 	msr	BASEPRI, r3
 8005ddc:	f3bf 8f6f 	isb	sy
 8005de0:	f3bf 8f4f 	dsb	sy
 8005de4:	623b      	str	r3, [r7, #32]
}
 8005de6:	bf00      	nop
 8005de8:	e7fe      	b.n	8005de8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10a      	bne.n	8005e06 <xTaskCreateStatic+0x46>
	__asm volatile
 8005df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df4:	f383 8811 	msr	BASEPRI, r3
 8005df8:	f3bf 8f6f 	isb	sy
 8005dfc:	f3bf 8f4f 	dsb	sy
 8005e00:	61fb      	str	r3, [r7, #28]
}
 8005e02:	bf00      	nop
 8005e04:	e7fe      	b.n	8005e04 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e06:	23bc      	movs	r3, #188	; 0xbc
 8005e08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	2bbc      	cmp	r3, #188	; 0xbc
 8005e0e:	d00a      	beq.n	8005e26 <xTaskCreateStatic+0x66>
	__asm volatile
 8005e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e14:	f383 8811 	msr	BASEPRI, r3
 8005e18:	f3bf 8f6f 	isb	sy
 8005e1c:	f3bf 8f4f 	dsb	sy
 8005e20:	61bb      	str	r3, [r7, #24]
}
 8005e22:	bf00      	nop
 8005e24:	e7fe      	b.n	8005e24 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e26:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d01e      	beq.n	8005e6c <xTaskCreateStatic+0xac>
 8005e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d01b      	beq.n	8005e6c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e3c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e40:	2202      	movs	r2, #2
 8005e42:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e46:	2300      	movs	r3, #0
 8005e48:	9303      	str	r3, [sp, #12]
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4c:	9302      	str	r3, [sp, #8]
 8005e4e:	f107 0314 	add.w	r3, r7, #20
 8005e52:	9301      	str	r3, [sp, #4]
 8005e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e56:	9300      	str	r3, [sp, #0]
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	68b9      	ldr	r1, [r7, #8]
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 f850 	bl	8005f04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e66:	f000 f8f3 	bl	8006050 <prvAddNewTaskToReadyList>
 8005e6a:	e001      	b.n	8005e70 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e70:	697b      	ldr	r3, [r7, #20]
	}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3728      	adds	r7, #40	; 0x28
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b08c      	sub	sp, #48	; 0x30
 8005e7e:	af04      	add	r7, sp, #16
 8005e80:	60f8      	str	r0, [r7, #12]
 8005e82:	60b9      	str	r1, [r7, #8]
 8005e84:	603b      	str	r3, [r7, #0]
 8005e86:	4613      	mov	r3, r2
 8005e88:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e8a:	88fb      	ldrh	r3, [r7, #6]
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f001 fc5a 	bl	8007748 <pvPortMalloc>
 8005e94:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00e      	beq.n	8005eba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e9c:	20bc      	movs	r0, #188	; 0xbc
 8005e9e:	f001 fc53 	bl	8007748 <pvPortMalloc>
 8005ea2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	631a      	str	r2, [r3, #48]	; 0x30
 8005eb0:	e005      	b.n	8005ebe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005eb2:	6978      	ldr	r0, [r7, #20]
 8005eb4:	f001 fd14 	bl	80078e0 <vPortFree>
 8005eb8:	e001      	b.n	8005ebe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d017      	beq.n	8005ef4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ecc:	88fa      	ldrh	r2, [r7, #6]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	9303      	str	r3, [sp, #12]
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	9302      	str	r3, [sp, #8]
 8005ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed8:	9301      	str	r3, [sp, #4]
 8005eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	68f8      	ldr	r0, [r7, #12]
 8005ee4:	f000 f80e 	bl	8005f04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ee8:	69f8      	ldr	r0, [r7, #28]
 8005eea:	f000 f8b1 	bl	8006050 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	61bb      	str	r3, [r7, #24]
 8005ef2:	e002      	b.n	8005efa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ef8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005efa:	69bb      	ldr	r3, [r7, #24]
	}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3720      	adds	r7, #32
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b088      	sub	sp, #32
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
 8005f10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f14:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	21a5      	movs	r1, #165	; 0xa5
 8005f1e:	f002 f804 	bl	8007f2a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	4413      	add	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	f023 0307 	bic.w	r3, r3, #7
 8005f3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	f003 0307 	and.w	r3, r3, #7
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00a      	beq.n	8005f5c <prvInitialiseNewTask+0x58>
	__asm volatile
 8005f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f4a:	f383 8811 	msr	BASEPRI, r3
 8005f4e:	f3bf 8f6f 	isb	sy
 8005f52:	f3bf 8f4f 	dsb	sy
 8005f56:	617b      	str	r3, [r7, #20]
}
 8005f58:	bf00      	nop
 8005f5a:	e7fe      	b.n	8005f5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d01f      	beq.n	8005fa2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f62:	2300      	movs	r3, #0
 8005f64:	61fb      	str	r3, [r7, #28]
 8005f66:	e012      	b.n	8005f8e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f68:	68ba      	ldr	r2, [r7, #8]
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	7819      	ldrb	r1, [r3, #0]
 8005f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	4413      	add	r3, r2
 8005f76:	3334      	adds	r3, #52	; 0x34
 8005f78:	460a      	mov	r2, r1
 8005f7a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	4413      	add	r3, r2
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d006      	beq.n	8005f96 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	61fb      	str	r3, [r7, #28]
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	2b0f      	cmp	r3, #15
 8005f92:	d9e9      	bls.n	8005f68 <prvInitialiseNewTask+0x64>
 8005f94:	e000      	b.n	8005f98 <prvInitialiseNewTask+0x94>
			{
				break;
 8005f96:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fa0:	e003      	b.n	8005faa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fac:	2b37      	cmp	r3, #55	; 0x37
 8005fae:	d901      	bls.n	8005fb4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005fb0:	2337      	movs	r3, #55	; 0x37
 8005fb2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fb8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fbe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc8:	3304      	adds	r3, #4
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7ff f978 	bl	80052c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd2:	3318      	adds	r3, #24
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7ff f973 	bl	80052c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fde:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006002:	3354      	adds	r3, #84	; 0x54
 8006004:	2260      	movs	r2, #96	; 0x60
 8006006:	2100      	movs	r1, #0
 8006008:	4618      	mov	r0, r3
 800600a:	f001 ff8e 	bl	8007f2a <memset>
 800600e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006010:	4a0c      	ldr	r2, [pc, #48]	; (8006044 <prvInitialiseNewTask+0x140>)
 8006012:	659a      	str	r2, [r3, #88]	; 0x58
 8006014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006016:	4a0c      	ldr	r2, [pc, #48]	; (8006048 <prvInitialiseNewTask+0x144>)
 8006018:	65da      	str	r2, [r3, #92]	; 0x5c
 800601a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800601c:	4a0b      	ldr	r2, [pc, #44]	; (800604c <prvInitialiseNewTask+0x148>)
 800601e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	68f9      	ldr	r1, [r7, #12]
 8006024:	69b8      	ldr	r0, [r7, #24]
 8006026:	f001 f941 	bl	80072ac <pxPortInitialiseStack>
 800602a:	4602      	mov	r2, r0
 800602c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006038:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800603a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800603c:	bf00      	nop
 800603e:	3720      	adds	r7, #32
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	0800aa4c 	.word	0x0800aa4c
 8006048:	0800aa6c 	.word	0x0800aa6c
 800604c:	0800aa2c 	.word	0x0800aa2c

08006050 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006058:	f001 fa54 	bl	8007504 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800605c:	4b2d      	ldr	r3, [pc, #180]	; (8006114 <prvAddNewTaskToReadyList+0xc4>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	3301      	adds	r3, #1
 8006062:	4a2c      	ldr	r2, [pc, #176]	; (8006114 <prvAddNewTaskToReadyList+0xc4>)
 8006064:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006066:	4b2c      	ldr	r3, [pc, #176]	; (8006118 <prvAddNewTaskToReadyList+0xc8>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d109      	bne.n	8006082 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800606e:	4a2a      	ldr	r2, [pc, #168]	; (8006118 <prvAddNewTaskToReadyList+0xc8>)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006074:	4b27      	ldr	r3, [pc, #156]	; (8006114 <prvAddNewTaskToReadyList+0xc4>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d110      	bne.n	800609e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800607c:	f000 fc26 	bl	80068cc <prvInitialiseTaskLists>
 8006080:	e00d      	b.n	800609e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006082:	4b26      	ldr	r3, [pc, #152]	; (800611c <prvAddNewTaskToReadyList+0xcc>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d109      	bne.n	800609e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800608a:	4b23      	ldr	r3, [pc, #140]	; (8006118 <prvAddNewTaskToReadyList+0xc8>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	429a      	cmp	r2, r3
 8006096:	d802      	bhi.n	800609e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006098:	4a1f      	ldr	r2, [pc, #124]	; (8006118 <prvAddNewTaskToReadyList+0xc8>)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800609e:	4b20      	ldr	r3, [pc, #128]	; (8006120 <prvAddNewTaskToReadyList+0xd0>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3301      	adds	r3, #1
 80060a4:	4a1e      	ldr	r2, [pc, #120]	; (8006120 <prvAddNewTaskToReadyList+0xd0>)
 80060a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80060a8:	4b1d      	ldr	r3, [pc, #116]	; (8006120 <prvAddNewTaskToReadyList+0xd0>)
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b4:	4b1b      	ldr	r3, [pc, #108]	; (8006124 <prvAddNewTaskToReadyList+0xd4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d903      	bls.n	80060c4 <prvAddNewTaskToReadyList+0x74>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	4a18      	ldr	r2, [pc, #96]	; (8006124 <prvAddNewTaskToReadyList+0xd4>)
 80060c2:	6013      	str	r3, [r2, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c8:	4613      	mov	r3, r2
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	4413      	add	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4a15      	ldr	r2, [pc, #84]	; (8006128 <prvAddNewTaskToReadyList+0xd8>)
 80060d2:	441a      	add	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	3304      	adds	r3, #4
 80060d8:	4619      	mov	r1, r3
 80060da:	4610      	mov	r0, r2
 80060dc:	f7ff f8fd 	bl	80052da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80060e0:	f001 fa40 	bl	8007564 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80060e4:	4b0d      	ldr	r3, [pc, #52]	; (800611c <prvAddNewTaskToReadyList+0xcc>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00e      	beq.n	800610a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80060ec:	4b0a      	ldr	r3, [pc, #40]	; (8006118 <prvAddNewTaskToReadyList+0xc8>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d207      	bcs.n	800610a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80060fa:	4b0c      	ldr	r3, [pc, #48]	; (800612c <prvAddNewTaskToReadyList+0xdc>)
 80060fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800610a:	bf00      	nop
 800610c:	3708      	adds	r7, #8
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	20001884 	.word	0x20001884
 8006118:	200013b0 	.word	0x200013b0
 800611c:	20001890 	.word	0x20001890
 8006120:	200018a0 	.word	0x200018a0
 8006124:	2000188c 	.word	0x2000188c
 8006128:	200013b4 	.word	0x200013b4
 800612c:	e000ed04 	.word	0xe000ed04

08006130 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d017      	beq.n	8006172 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006142:	4b13      	ldr	r3, [pc, #76]	; (8006190 <vTaskDelay+0x60>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <vTaskDelay+0x30>
	__asm volatile
 800614a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	60bb      	str	r3, [r7, #8]
}
 800615c:	bf00      	nop
 800615e:	e7fe      	b.n	800615e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006160:	f000 f88a 	bl	8006278 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006164:	2100      	movs	r1, #0
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 fcfe 	bl	8006b68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800616c:	f000 f892 	bl	8006294 <xTaskResumeAll>
 8006170:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d107      	bne.n	8006188 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006178:	4b06      	ldr	r3, [pc, #24]	; (8006194 <vTaskDelay+0x64>)
 800617a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800617e:	601a      	str	r2, [r3, #0]
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006188:	bf00      	nop
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	200018ac 	.word	0x200018ac
 8006194:	e000ed04 	.word	0xe000ed04

08006198 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b08a      	sub	sp, #40	; 0x28
 800619c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800619e:	2300      	movs	r3, #0
 80061a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061a6:	463a      	mov	r2, r7
 80061a8:	1d39      	adds	r1, r7, #4
 80061aa:	f107 0308 	add.w	r3, r7, #8
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7ff f832 	bl	8005218 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	9202      	str	r2, [sp, #8]
 80061bc:	9301      	str	r3, [sp, #4]
 80061be:	2300      	movs	r3, #0
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	2300      	movs	r3, #0
 80061c4:	460a      	mov	r2, r1
 80061c6:	4924      	ldr	r1, [pc, #144]	; (8006258 <vTaskStartScheduler+0xc0>)
 80061c8:	4824      	ldr	r0, [pc, #144]	; (800625c <vTaskStartScheduler+0xc4>)
 80061ca:	f7ff fdf9 	bl	8005dc0 <xTaskCreateStatic>
 80061ce:	4603      	mov	r3, r0
 80061d0:	4a23      	ldr	r2, [pc, #140]	; (8006260 <vTaskStartScheduler+0xc8>)
 80061d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061d4:	4b22      	ldr	r3, [pc, #136]	; (8006260 <vTaskStartScheduler+0xc8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d002      	beq.n	80061e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061dc:	2301      	movs	r3, #1
 80061de:	617b      	str	r3, [r7, #20]
 80061e0:	e001      	b.n	80061e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061e2:	2300      	movs	r3, #0
 80061e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d102      	bne.n	80061f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80061ec:	f000 fd10 	bl	8006c10 <xTimerCreateTimerTask>
 80061f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d11b      	bne.n	8006230 <vTaskStartScheduler+0x98>
	__asm volatile
 80061f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fc:	f383 8811 	msr	BASEPRI, r3
 8006200:	f3bf 8f6f 	isb	sy
 8006204:	f3bf 8f4f 	dsb	sy
 8006208:	613b      	str	r3, [r7, #16]
}
 800620a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800620c:	4b15      	ldr	r3, [pc, #84]	; (8006264 <vTaskStartScheduler+0xcc>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3354      	adds	r3, #84	; 0x54
 8006212:	4a15      	ldr	r2, [pc, #84]	; (8006268 <vTaskStartScheduler+0xd0>)
 8006214:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006216:	4b15      	ldr	r3, [pc, #84]	; (800626c <vTaskStartScheduler+0xd4>)
 8006218:	f04f 32ff 	mov.w	r2, #4294967295
 800621c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800621e:	4b14      	ldr	r3, [pc, #80]	; (8006270 <vTaskStartScheduler+0xd8>)
 8006220:	2201      	movs	r2, #1
 8006222:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006224:	4b13      	ldr	r3, [pc, #76]	; (8006274 <vTaskStartScheduler+0xdc>)
 8006226:	2200      	movs	r2, #0
 8006228:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800622a:	f001 f8c9 	bl	80073c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800622e:	e00e      	b.n	800624e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006236:	d10a      	bne.n	800624e <vTaskStartScheduler+0xb6>
	__asm volatile
 8006238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623c:	f383 8811 	msr	BASEPRI, r3
 8006240:	f3bf 8f6f 	isb	sy
 8006244:	f3bf 8f4f 	dsb	sy
 8006248:	60fb      	str	r3, [r7, #12]
}
 800624a:	bf00      	nop
 800624c:	e7fe      	b.n	800624c <vTaskStartScheduler+0xb4>
}
 800624e:	bf00      	nop
 8006250:	3718      	adds	r7, #24
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	0800a9f4 	.word	0x0800a9f4
 800625c:	0800689d 	.word	0x0800689d
 8006260:	200018a8 	.word	0x200018a8
 8006264:	200013b0 	.word	0x200013b0
 8006268:	20000010 	.word	0x20000010
 800626c:	200018a4 	.word	0x200018a4
 8006270:	20001890 	.word	0x20001890
 8006274:	20001888 	.word	0x20001888

08006278 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006278:	b480      	push	{r7}
 800627a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800627c:	4b04      	ldr	r3, [pc, #16]	; (8006290 <vTaskSuspendAll+0x18>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	3301      	adds	r3, #1
 8006282:	4a03      	ldr	r2, [pc, #12]	; (8006290 <vTaskSuspendAll+0x18>)
 8006284:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006286:	bf00      	nop
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	200018ac 	.word	0x200018ac

08006294 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800629a:	2300      	movs	r3, #0
 800629c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800629e:	2300      	movs	r3, #0
 80062a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80062a2:	4b42      	ldr	r3, [pc, #264]	; (80063ac <xTaskResumeAll+0x118>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10a      	bne.n	80062c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80062aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ae:	f383 8811 	msr	BASEPRI, r3
 80062b2:	f3bf 8f6f 	isb	sy
 80062b6:	f3bf 8f4f 	dsb	sy
 80062ba:	603b      	str	r3, [r7, #0]
}
 80062bc:	bf00      	nop
 80062be:	e7fe      	b.n	80062be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062c0:	f001 f920 	bl	8007504 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062c4:	4b39      	ldr	r3, [pc, #228]	; (80063ac <xTaskResumeAll+0x118>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3b01      	subs	r3, #1
 80062ca:	4a38      	ldr	r2, [pc, #224]	; (80063ac <xTaskResumeAll+0x118>)
 80062cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062ce:	4b37      	ldr	r3, [pc, #220]	; (80063ac <xTaskResumeAll+0x118>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d162      	bne.n	800639c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062d6:	4b36      	ldr	r3, [pc, #216]	; (80063b0 <xTaskResumeAll+0x11c>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d05e      	beq.n	800639c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062de:	e02f      	b.n	8006340 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e0:	4b34      	ldr	r3, [pc, #208]	; (80063b4 <xTaskResumeAll+0x120>)
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	3318      	adds	r3, #24
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7ff f851 	bl	8005394 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	3304      	adds	r3, #4
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7ff f84c 	bl	8005394 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006300:	4b2d      	ldr	r3, [pc, #180]	; (80063b8 <xTaskResumeAll+0x124>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	429a      	cmp	r2, r3
 8006306:	d903      	bls.n	8006310 <xTaskResumeAll+0x7c>
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800630c:	4a2a      	ldr	r2, [pc, #168]	; (80063b8 <xTaskResumeAll+0x124>)
 800630e:	6013      	str	r3, [r2, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006314:	4613      	mov	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4a27      	ldr	r2, [pc, #156]	; (80063bc <xTaskResumeAll+0x128>)
 800631e:	441a      	add	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3304      	adds	r3, #4
 8006324:	4619      	mov	r1, r3
 8006326:	4610      	mov	r0, r2
 8006328:	f7fe ffd7 	bl	80052da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006330:	4b23      	ldr	r3, [pc, #140]	; (80063c0 <xTaskResumeAll+0x12c>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006336:	429a      	cmp	r2, r3
 8006338:	d302      	bcc.n	8006340 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800633a:	4b22      	ldr	r3, [pc, #136]	; (80063c4 <xTaskResumeAll+0x130>)
 800633c:	2201      	movs	r2, #1
 800633e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006340:	4b1c      	ldr	r3, [pc, #112]	; (80063b4 <xTaskResumeAll+0x120>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1cb      	bne.n	80062e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800634e:	f000 fb5f 	bl	8006a10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006352:	4b1d      	ldr	r3, [pc, #116]	; (80063c8 <xTaskResumeAll+0x134>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d010      	beq.n	8006380 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800635e:	f000 f847 	bl	80063f0 <xTaskIncrementTick>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d002      	beq.n	800636e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006368:	4b16      	ldr	r3, [pc, #88]	; (80063c4 <xTaskResumeAll+0x130>)
 800636a:	2201      	movs	r2, #1
 800636c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3b01      	subs	r3, #1
 8006372:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1f1      	bne.n	800635e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800637a:	4b13      	ldr	r3, [pc, #76]	; (80063c8 <xTaskResumeAll+0x134>)
 800637c:	2200      	movs	r2, #0
 800637e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006380:	4b10      	ldr	r3, [pc, #64]	; (80063c4 <xTaskResumeAll+0x130>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d009      	beq.n	800639c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006388:	2301      	movs	r3, #1
 800638a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800638c:	4b0f      	ldr	r3, [pc, #60]	; (80063cc <xTaskResumeAll+0x138>)
 800638e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006392:	601a      	str	r2, [r3, #0]
 8006394:	f3bf 8f4f 	dsb	sy
 8006398:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800639c:	f001 f8e2 	bl	8007564 <vPortExitCritical>

	return xAlreadyYielded;
 80063a0:	68bb      	ldr	r3, [r7, #8]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	200018ac 	.word	0x200018ac
 80063b0:	20001884 	.word	0x20001884
 80063b4:	20001844 	.word	0x20001844
 80063b8:	2000188c 	.word	0x2000188c
 80063bc:	200013b4 	.word	0x200013b4
 80063c0:	200013b0 	.word	0x200013b0
 80063c4:	20001898 	.word	0x20001898
 80063c8:	20001894 	.word	0x20001894
 80063cc:	e000ed04 	.word	0xe000ed04

080063d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80063d6:	4b05      	ldr	r3, [pc, #20]	; (80063ec <xTaskGetTickCount+0x1c>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80063dc:	687b      	ldr	r3, [r7, #4]
}
 80063de:	4618      	mov	r0, r3
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	20001888 	.word	0x20001888

080063f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80063f6:	2300      	movs	r3, #0
 80063f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063fa:	4b4f      	ldr	r3, [pc, #316]	; (8006538 <xTaskIncrementTick+0x148>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f040 808f 	bne.w	8006522 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006404:	4b4d      	ldr	r3, [pc, #308]	; (800653c <xTaskIncrementTick+0x14c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	3301      	adds	r3, #1
 800640a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800640c:	4a4b      	ldr	r2, [pc, #300]	; (800653c <xTaskIncrementTick+0x14c>)
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d120      	bne.n	800645a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006418:	4b49      	ldr	r3, [pc, #292]	; (8006540 <xTaskIncrementTick+0x150>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00a      	beq.n	8006438 <xTaskIncrementTick+0x48>
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	603b      	str	r3, [r7, #0]
}
 8006434:	bf00      	nop
 8006436:	e7fe      	b.n	8006436 <xTaskIncrementTick+0x46>
 8006438:	4b41      	ldr	r3, [pc, #260]	; (8006540 <xTaskIncrementTick+0x150>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	60fb      	str	r3, [r7, #12]
 800643e:	4b41      	ldr	r3, [pc, #260]	; (8006544 <xTaskIncrementTick+0x154>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a3f      	ldr	r2, [pc, #252]	; (8006540 <xTaskIncrementTick+0x150>)
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	4a3f      	ldr	r2, [pc, #252]	; (8006544 <xTaskIncrementTick+0x154>)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6013      	str	r3, [r2, #0]
 800644c:	4b3e      	ldr	r3, [pc, #248]	; (8006548 <xTaskIncrementTick+0x158>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	3301      	adds	r3, #1
 8006452:	4a3d      	ldr	r2, [pc, #244]	; (8006548 <xTaskIncrementTick+0x158>)
 8006454:	6013      	str	r3, [r2, #0]
 8006456:	f000 fadb 	bl	8006a10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800645a:	4b3c      	ldr	r3, [pc, #240]	; (800654c <xTaskIncrementTick+0x15c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	429a      	cmp	r2, r3
 8006462:	d349      	bcc.n	80064f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006464:	4b36      	ldr	r3, [pc, #216]	; (8006540 <xTaskIncrementTick+0x150>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d104      	bne.n	8006478 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800646e:	4b37      	ldr	r3, [pc, #220]	; (800654c <xTaskIncrementTick+0x15c>)
 8006470:	f04f 32ff 	mov.w	r2, #4294967295
 8006474:	601a      	str	r2, [r3, #0]
					break;
 8006476:	e03f      	b.n	80064f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006478:	4b31      	ldr	r3, [pc, #196]	; (8006540 <xTaskIncrementTick+0x150>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	429a      	cmp	r2, r3
 800648e:	d203      	bcs.n	8006498 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006490:	4a2e      	ldr	r2, [pc, #184]	; (800654c <xTaskIncrementTick+0x15c>)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006496:	e02f      	b.n	80064f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	3304      	adds	r3, #4
 800649c:	4618      	mov	r0, r3
 800649e:	f7fe ff79 	bl	8005394 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d004      	beq.n	80064b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	3318      	adds	r3, #24
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7fe ff70 	bl	8005394 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064b8:	4b25      	ldr	r3, [pc, #148]	; (8006550 <xTaskIncrementTick+0x160>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d903      	bls.n	80064c8 <xTaskIncrementTick+0xd8>
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c4:	4a22      	ldr	r2, [pc, #136]	; (8006550 <xTaskIncrementTick+0x160>)
 80064c6:	6013      	str	r3, [r2, #0]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064cc:	4613      	mov	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4413      	add	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4a1f      	ldr	r2, [pc, #124]	; (8006554 <xTaskIncrementTick+0x164>)
 80064d6:	441a      	add	r2, r3
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	3304      	adds	r3, #4
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f7fe fefb 	bl	80052da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e8:	4b1b      	ldr	r3, [pc, #108]	; (8006558 <xTaskIncrementTick+0x168>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d3b8      	bcc.n	8006464 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80064f2:	2301      	movs	r3, #1
 80064f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064f6:	e7b5      	b.n	8006464 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80064f8:	4b17      	ldr	r3, [pc, #92]	; (8006558 <xTaskIncrementTick+0x168>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fe:	4915      	ldr	r1, [pc, #84]	; (8006554 <xTaskIncrementTick+0x164>)
 8006500:	4613      	mov	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4413      	add	r3, r2
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	440b      	add	r3, r1
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d901      	bls.n	8006514 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006510:	2301      	movs	r3, #1
 8006512:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006514:	4b11      	ldr	r3, [pc, #68]	; (800655c <xTaskIncrementTick+0x16c>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d007      	beq.n	800652c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800651c:	2301      	movs	r3, #1
 800651e:	617b      	str	r3, [r7, #20]
 8006520:	e004      	b.n	800652c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006522:	4b0f      	ldr	r3, [pc, #60]	; (8006560 <xTaskIncrementTick+0x170>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3301      	adds	r3, #1
 8006528:	4a0d      	ldr	r2, [pc, #52]	; (8006560 <xTaskIncrementTick+0x170>)
 800652a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800652c:	697b      	ldr	r3, [r7, #20]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3718      	adds	r7, #24
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	200018ac 	.word	0x200018ac
 800653c:	20001888 	.word	0x20001888
 8006540:	2000183c 	.word	0x2000183c
 8006544:	20001840 	.word	0x20001840
 8006548:	2000189c 	.word	0x2000189c
 800654c:	200018a4 	.word	0x200018a4
 8006550:	2000188c 	.word	0x2000188c
 8006554:	200013b4 	.word	0x200013b4
 8006558:	200013b0 	.word	0x200013b0
 800655c:	20001898 	.word	0x20001898
 8006560:	20001894 	.word	0x20001894

08006564 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800656a:	4b2a      	ldr	r3, [pc, #168]	; (8006614 <vTaskSwitchContext+0xb0>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d003      	beq.n	800657a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006572:	4b29      	ldr	r3, [pc, #164]	; (8006618 <vTaskSwitchContext+0xb4>)
 8006574:	2201      	movs	r2, #1
 8006576:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006578:	e046      	b.n	8006608 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800657a:	4b27      	ldr	r3, [pc, #156]	; (8006618 <vTaskSwitchContext+0xb4>)
 800657c:	2200      	movs	r2, #0
 800657e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006580:	4b26      	ldr	r3, [pc, #152]	; (800661c <vTaskSwitchContext+0xb8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	60fb      	str	r3, [r7, #12]
 8006586:	e010      	b.n	80065aa <vTaskSwitchContext+0x46>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10a      	bne.n	80065a4 <vTaskSwitchContext+0x40>
	__asm volatile
 800658e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006592:	f383 8811 	msr	BASEPRI, r3
 8006596:	f3bf 8f6f 	isb	sy
 800659a:	f3bf 8f4f 	dsb	sy
 800659e:	607b      	str	r3, [r7, #4]
}
 80065a0:	bf00      	nop
 80065a2:	e7fe      	b.n	80065a2 <vTaskSwitchContext+0x3e>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	3b01      	subs	r3, #1
 80065a8:	60fb      	str	r3, [r7, #12]
 80065aa:	491d      	ldr	r1, [pc, #116]	; (8006620 <vTaskSwitchContext+0xbc>)
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4613      	mov	r3, r2
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	4413      	add	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	440b      	add	r3, r1
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d0e4      	beq.n	8006588 <vTaskSwitchContext+0x24>
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	4613      	mov	r3, r2
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	4a15      	ldr	r2, [pc, #84]	; (8006620 <vTaskSwitchContext+0xbc>)
 80065ca:	4413      	add	r3, r2
 80065cc:	60bb      	str	r3, [r7, #8]
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	605a      	str	r2, [r3, #4]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	3308      	adds	r3, #8
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d104      	bne.n	80065ee <vTaskSwitchContext+0x8a>
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	605a      	str	r2, [r3, #4]
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	4a0b      	ldr	r2, [pc, #44]	; (8006624 <vTaskSwitchContext+0xc0>)
 80065f6:	6013      	str	r3, [r2, #0]
 80065f8:	4a08      	ldr	r2, [pc, #32]	; (800661c <vTaskSwitchContext+0xb8>)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065fe:	4b09      	ldr	r3, [pc, #36]	; (8006624 <vTaskSwitchContext+0xc0>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3354      	adds	r3, #84	; 0x54
 8006604:	4a08      	ldr	r2, [pc, #32]	; (8006628 <vTaskSwitchContext+0xc4>)
 8006606:	6013      	str	r3, [r2, #0]
}
 8006608:	bf00      	nop
 800660a:	3714      	adds	r7, #20
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr
 8006614:	200018ac 	.word	0x200018ac
 8006618:	20001898 	.word	0x20001898
 800661c:	2000188c 	.word	0x2000188c
 8006620:	200013b4 	.word	0x200013b4
 8006624:	200013b0 	.word	0x200013b0
 8006628:	20000010 	.word	0x20000010

0800662c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10a      	bne.n	8006652 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	60fb      	str	r3, [r7, #12]
}
 800664e:	bf00      	nop
 8006650:	e7fe      	b.n	8006650 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006652:	4b07      	ldr	r3, [pc, #28]	; (8006670 <vTaskPlaceOnEventList+0x44>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3318      	adds	r3, #24
 8006658:	4619      	mov	r1, r3
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f7fe fe61 	bl	8005322 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006660:	2101      	movs	r1, #1
 8006662:	6838      	ldr	r0, [r7, #0]
 8006664:	f000 fa80 	bl	8006b68 <prvAddCurrentTaskToDelayedList>
}
 8006668:	bf00      	nop
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	200013b0 	.word	0x200013b0

08006674 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006674:	b580      	push	{r7, lr}
 8006676:	b086      	sub	sp, #24
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10a      	bne.n	800669c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800668a:	f383 8811 	msr	BASEPRI, r3
 800668e:	f3bf 8f6f 	isb	sy
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	617b      	str	r3, [r7, #20]
}
 8006698:	bf00      	nop
 800669a:	e7fe      	b.n	800669a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800669c:	4b0a      	ldr	r3, [pc, #40]	; (80066c8 <vTaskPlaceOnEventListRestricted+0x54>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3318      	adds	r3, #24
 80066a2:	4619      	mov	r1, r3
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f7fe fe18 	bl	80052da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80066b0:	f04f 33ff 	mov.w	r3, #4294967295
 80066b4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80066b6:	6879      	ldr	r1, [r7, #4]
 80066b8:	68b8      	ldr	r0, [r7, #8]
 80066ba:	f000 fa55 	bl	8006b68 <prvAddCurrentTaskToDelayedList>
	}
 80066be:	bf00      	nop
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	200013b0 	.word	0x200013b0

080066cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b086      	sub	sp, #24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d10a      	bne.n	80066f8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80066e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e6:	f383 8811 	msr	BASEPRI, r3
 80066ea:	f3bf 8f6f 	isb	sy
 80066ee:	f3bf 8f4f 	dsb	sy
 80066f2:	60fb      	str	r3, [r7, #12]
}
 80066f4:	bf00      	nop
 80066f6:	e7fe      	b.n	80066f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	3318      	adds	r3, #24
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7fe fe49 	bl	8005394 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006702:	4b1e      	ldr	r3, [pc, #120]	; (800677c <xTaskRemoveFromEventList+0xb0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d11d      	bne.n	8006746 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	3304      	adds	r3, #4
 800670e:	4618      	mov	r0, r3
 8006710:	f7fe fe40 	bl	8005394 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006718:	4b19      	ldr	r3, [pc, #100]	; (8006780 <xTaskRemoveFromEventList+0xb4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	429a      	cmp	r2, r3
 800671e:	d903      	bls.n	8006728 <xTaskRemoveFromEventList+0x5c>
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006724:	4a16      	ldr	r2, [pc, #88]	; (8006780 <xTaskRemoveFromEventList+0xb4>)
 8006726:	6013      	str	r3, [r2, #0]
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800672c:	4613      	mov	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	4413      	add	r3, r2
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4a13      	ldr	r2, [pc, #76]	; (8006784 <xTaskRemoveFromEventList+0xb8>)
 8006736:	441a      	add	r2, r3
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	3304      	adds	r3, #4
 800673c:	4619      	mov	r1, r3
 800673e:	4610      	mov	r0, r2
 8006740:	f7fe fdcb 	bl	80052da <vListInsertEnd>
 8006744:	e005      	b.n	8006752 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	3318      	adds	r3, #24
 800674a:	4619      	mov	r1, r3
 800674c:	480e      	ldr	r0, [pc, #56]	; (8006788 <xTaskRemoveFromEventList+0xbc>)
 800674e:	f7fe fdc4 	bl	80052da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006756:	4b0d      	ldr	r3, [pc, #52]	; (800678c <xTaskRemoveFromEventList+0xc0>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800675c:	429a      	cmp	r2, r3
 800675e:	d905      	bls.n	800676c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006760:	2301      	movs	r3, #1
 8006762:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006764:	4b0a      	ldr	r3, [pc, #40]	; (8006790 <xTaskRemoveFromEventList+0xc4>)
 8006766:	2201      	movs	r2, #1
 8006768:	601a      	str	r2, [r3, #0]
 800676a:	e001      	b.n	8006770 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800676c:	2300      	movs	r3, #0
 800676e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006770:	697b      	ldr	r3, [r7, #20]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3718      	adds	r7, #24
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	200018ac 	.word	0x200018ac
 8006780:	2000188c 	.word	0x2000188c
 8006784:	200013b4 	.word	0x200013b4
 8006788:	20001844 	.word	0x20001844
 800678c:	200013b0 	.word	0x200013b0
 8006790:	20001898 	.word	0x20001898

08006794 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800679c:	4b06      	ldr	r3, [pc, #24]	; (80067b8 <vTaskInternalSetTimeOutState+0x24>)
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067a4:	4b05      	ldr	r3, [pc, #20]	; (80067bc <vTaskInternalSetTimeOutState+0x28>)
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	605a      	str	r2, [r3, #4]
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	2000189c 	.word	0x2000189c
 80067bc:	20001888 	.word	0x20001888

080067c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10a      	bne.n	80067e6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	613b      	str	r3, [r7, #16]
}
 80067e2:	bf00      	nop
 80067e4:	e7fe      	b.n	80067e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10a      	bne.n	8006802 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	60fb      	str	r3, [r7, #12]
}
 80067fe:	bf00      	nop
 8006800:	e7fe      	b.n	8006800 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006802:	f000 fe7f 	bl	8007504 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006806:	4b1d      	ldr	r3, [pc, #116]	; (800687c <xTaskCheckForTimeOut+0xbc>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681e:	d102      	bne.n	8006826 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006820:	2300      	movs	r3, #0
 8006822:	61fb      	str	r3, [r7, #28]
 8006824:	e023      	b.n	800686e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	4b15      	ldr	r3, [pc, #84]	; (8006880 <xTaskCheckForTimeOut+0xc0>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	429a      	cmp	r2, r3
 8006830:	d007      	beq.n	8006842 <xTaskCheckForTimeOut+0x82>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	69ba      	ldr	r2, [r7, #24]
 8006838:	429a      	cmp	r2, r3
 800683a:	d302      	bcc.n	8006842 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800683c:	2301      	movs	r3, #1
 800683e:	61fb      	str	r3, [r7, #28]
 8006840:	e015      	b.n	800686e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	697a      	ldr	r2, [r7, #20]
 8006848:	429a      	cmp	r2, r3
 800684a:	d20b      	bcs.n	8006864 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	1ad2      	subs	r2, r2, r3
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f7ff ff9b 	bl	8006794 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800685e:	2300      	movs	r3, #0
 8006860:	61fb      	str	r3, [r7, #28]
 8006862:	e004      	b.n	800686e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	2200      	movs	r2, #0
 8006868:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800686a:	2301      	movs	r3, #1
 800686c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800686e:	f000 fe79 	bl	8007564 <vPortExitCritical>

	return xReturn;
 8006872:	69fb      	ldr	r3, [r7, #28]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3720      	adds	r7, #32
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	20001888 	.word	0x20001888
 8006880:	2000189c 	.word	0x2000189c

08006884 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006884:	b480      	push	{r7}
 8006886:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006888:	4b03      	ldr	r3, [pc, #12]	; (8006898 <vTaskMissedYield+0x14>)
 800688a:	2201      	movs	r2, #1
 800688c:	601a      	str	r2, [r3, #0]
}
 800688e:	bf00      	nop
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr
 8006898:	20001898 	.word	0x20001898

0800689c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068a4:	f000 f852 	bl	800694c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068a8:	4b06      	ldr	r3, [pc, #24]	; (80068c4 <prvIdleTask+0x28>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d9f9      	bls.n	80068a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80068b0:	4b05      	ldr	r3, [pc, #20]	; (80068c8 <prvIdleTask+0x2c>)
 80068b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068b6:	601a      	str	r2, [r3, #0]
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80068c0:	e7f0      	b.n	80068a4 <prvIdleTask+0x8>
 80068c2:	bf00      	nop
 80068c4:	200013b4 	.word	0x200013b4
 80068c8:	e000ed04 	.word	0xe000ed04

080068cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068d2:	2300      	movs	r3, #0
 80068d4:	607b      	str	r3, [r7, #4]
 80068d6:	e00c      	b.n	80068f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	4613      	mov	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4413      	add	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4a12      	ldr	r2, [pc, #72]	; (800692c <prvInitialiseTaskLists+0x60>)
 80068e4:	4413      	add	r3, r2
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7fe fcca 	bl	8005280 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	3301      	adds	r3, #1
 80068f0:	607b      	str	r3, [r7, #4]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2b37      	cmp	r3, #55	; 0x37
 80068f6:	d9ef      	bls.n	80068d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80068f8:	480d      	ldr	r0, [pc, #52]	; (8006930 <prvInitialiseTaskLists+0x64>)
 80068fa:	f7fe fcc1 	bl	8005280 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80068fe:	480d      	ldr	r0, [pc, #52]	; (8006934 <prvInitialiseTaskLists+0x68>)
 8006900:	f7fe fcbe 	bl	8005280 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006904:	480c      	ldr	r0, [pc, #48]	; (8006938 <prvInitialiseTaskLists+0x6c>)
 8006906:	f7fe fcbb 	bl	8005280 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800690a:	480c      	ldr	r0, [pc, #48]	; (800693c <prvInitialiseTaskLists+0x70>)
 800690c:	f7fe fcb8 	bl	8005280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006910:	480b      	ldr	r0, [pc, #44]	; (8006940 <prvInitialiseTaskLists+0x74>)
 8006912:	f7fe fcb5 	bl	8005280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006916:	4b0b      	ldr	r3, [pc, #44]	; (8006944 <prvInitialiseTaskLists+0x78>)
 8006918:	4a05      	ldr	r2, [pc, #20]	; (8006930 <prvInitialiseTaskLists+0x64>)
 800691a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800691c:	4b0a      	ldr	r3, [pc, #40]	; (8006948 <prvInitialiseTaskLists+0x7c>)
 800691e:	4a05      	ldr	r2, [pc, #20]	; (8006934 <prvInitialiseTaskLists+0x68>)
 8006920:	601a      	str	r2, [r3, #0]
}
 8006922:	bf00      	nop
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	200013b4 	.word	0x200013b4
 8006930:	20001814 	.word	0x20001814
 8006934:	20001828 	.word	0x20001828
 8006938:	20001844 	.word	0x20001844
 800693c:	20001858 	.word	0x20001858
 8006940:	20001870 	.word	0x20001870
 8006944:	2000183c 	.word	0x2000183c
 8006948:	20001840 	.word	0x20001840

0800694c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006952:	e019      	b.n	8006988 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006954:	f000 fdd6 	bl	8007504 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006958:	4b10      	ldr	r3, [pc, #64]	; (800699c <prvCheckTasksWaitingTermination+0x50>)
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	3304      	adds	r3, #4
 8006964:	4618      	mov	r0, r3
 8006966:	f7fe fd15 	bl	8005394 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800696a:	4b0d      	ldr	r3, [pc, #52]	; (80069a0 <prvCheckTasksWaitingTermination+0x54>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	3b01      	subs	r3, #1
 8006970:	4a0b      	ldr	r2, [pc, #44]	; (80069a0 <prvCheckTasksWaitingTermination+0x54>)
 8006972:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006974:	4b0b      	ldr	r3, [pc, #44]	; (80069a4 <prvCheckTasksWaitingTermination+0x58>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3b01      	subs	r3, #1
 800697a:	4a0a      	ldr	r2, [pc, #40]	; (80069a4 <prvCheckTasksWaitingTermination+0x58>)
 800697c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800697e:	f000 fdf1 	bl	8007564 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f810 	bl	80069a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006988:	4b06      	ldr	r3, [pc, #24]	; (80069a4 <prvCheckTasksWaitingTermination+0x58>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1e1      	bne.n	8006954 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	3708      	adds	r7, #8
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	20001858 	.word	0x20001858
 80069a0:	20001884 	.word	0x20001884
 80069a4:	2000186c 	.word	0x2000186c

080069a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	3354      	adds	r3, #84	; 0x54
 80069b4:	4618      	mov	r0, r3
 80069b6:	f002 f8a7 	bl	8008b08 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d108      	bne.n	80069d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 ff89 	bl	80078e0 <vPortFree>
				vPortFree( pxTCB );
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 ff86 	bl	80078e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80069d4:	e018      	b.n	8006a08 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d103      	bne.n	80069e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 ff7d 	bl	80078e0 <vPortFree>
	}
 80069e6:	e00f      	b.n	8006a08 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d00a      	beq.n	8006a08 <prvDeleteTCB+0x60>
	__asm volatile
 80069f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f6:	f383 8811 	msr	BASEPRI, r3
 80069fa:	f3bf 8f6f 	isb	sy
 80069fe:	f3bf 8f4f 	dsb	sy
 8006a02:	60fb      	str	r3, [r7, #12]
}
 8006a04:	bf00      	nop
 8006a06:	e7fe      	b.n	8006a06 <prvDeleteTCB+0x5e>
	}
 8006a08:	bf00      	nop
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a16:	4b0c      	ldr	r3, [pc, #48]	; (8006a48 <prvResetNextTaskUnblockTime+0x38>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d104      	bne.n	8006a2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a20:	4b0a      	ldr	r3, [pc, #40]	; (8006a4c <prvResetNextTaskUnblockTime+0x3c>)
 8006a22:	f04f 32ff 	mov.w	r2, #4294967295
 8006a26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a28:	e008      	b.n	8006a3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a2a:	4b07      	ldr	r3, [pc, #28]	; (8006a48 <prvResetNextTaskUnblockTime+0x38>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	4a04      	ldr	r2, [pc, #16]	; (8006a4c <prvResetNextTaskUnblockTime+0x3c>)
 8006a3a:	6013      	str	r3, [r2, #0]
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr
 8006a48:	2000183c 	.word	0x2000183c
 8006a4c:	200018a4 	.word	0x200018a4

08006a50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a56:	4b0b      	ldr	r3, [pc, #44]	; (8006a84 <xTaskGetSchedulerState+0x34>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d102      	bne.n	8006a64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	607b      	str	r3, [r7, #4]
 8006a62:	e008      	b.n	8006a76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a64:	4b08      	ldr	r3, [pc, #32]	; (8006a88 <xTaskGetSchedulerState+0x38>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d102      	bne.n	8006a72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	607b      	str	r3, [r7, #4]
 8006a70:	e001      	b.n	8006a76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006a72:	2300      	movs	r3, #0
 8006a74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006a76:	687b      	ldr	r3, [r7, #4]
	}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	20001890 	.word	0x20001890
 8006a88:	200018ac 	.word	0x200018ac

08006a8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d056      	beq.n	8006b50 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006aa2:	4b2e      	ldr	r3, [pc, #184]	; (8006b5c <xTaskPriorityDisinherit+0xd0>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	693a      	ldr	r2, [r7, #16]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d00a      	beq.n	8006ac2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab0:	f383 8811 	msr	BASEPRI, r3
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	f3bf 8f4f 	dsb	sy
 8006abc:	60fb      	str	r3, [r7, #12]
}
 8006abe:	bf00      	nop
 8006ac0:	e7fe      	b.n	8006ac0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d10a      	bne.n	8006ae0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ace:	f383 8811 	msr	BASEPRI, r3
 8006ad2:	f3bf 8f6f 	isb	sy
 8006ad6:	f3bf 8f4f 	dsb	sy
 8006ada:	60bb      	str	r3, [r7, #8]
}
 8006adc:	bf00      	nop
 8006ade:	e7fe      	b.n	8006ade <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ae4:	1e5a      	subs	r2, r3, #1
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d02c      	beq.n	8006b50 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d128      	bne.n	8006b50 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	3304      	adds	r3, #4
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fc46 	bl	8005394 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b14:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b20:	4b0f      	ldr	r3, [pc, #60]	; (8006b60 <xTaskPriorityDisinherit+0xd4>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d903      	bls.n	8006b30 <xTaskPriorityDisinherit+0xa4>
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2c:	4a0c      	ldr	r2, [pc, #48]	; (8006b60 <xTaskPriorityDisinherit+0xd4>)
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4a09      	ldr	r2, [pc, #36]	; (8006b64 <xTaskPriorityDisinherit+0xd8>)
 8006b3e:	441a      	add	r2, r3
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	3304      	adds	r3, #4
 8006b44:	4619      	mov	r1, r3
 8006b46:	4610      	mov	r0, r2
 8006b48:	f7fe fbc7 	bl	80052da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b50:	697b      	ldr	r3, [r7, #20]
	}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	200013b0 	.word	0x200013b0
 8006b60:	2000188c 	.word	0x2000188c
 8006b64:	200013b4 	.word	0x200013b4

08006b68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b72:	4b21      	ldr	r3, [pc, #132]	; (8006bf8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b78:	4b20      	ldr	r3, [pc, #128]	; (8006bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	3304      	adds	r3, #4
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f7fe fc08 	bl	8005394 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8a:	d10a      	bne.n	8006ba2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d007      	beq.n	8006ba2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b92:	4b1a      	ldr	r3, [pc, #104]	; (8006bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3304      	adds	r3, #4
 8006b98:	4619      	mov	r1, r3
 8006b9a:	4819      	ldr	r0, [pc, #100]	; (8006c00 <prvAddCurrentTaskToDelayedList+0x98>)
 8006b9c:	f7fe fb9d 	bl	80052da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ba0:	e026      	b.n	8006bf0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006baa:	4b14      	ldr	r3, [pc, #80]	; (8006bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d209      	bcs.n	8006bce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bba:	4b12      	ldr	r3, [pc, #72]	; (8006c04 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	4b0f      	ldr	r3, [pc, #60]	; (8006bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3304      	adds	r3, #4
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	f7fe fbab 	bl	8005322 <vListInsert>
}
 8006bcc:	e010      	b.n	8006bf0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bce:	4b0e      	ldr	r3, [pc, #56]	; (8006c08 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	4b0a      	ldr	r3, [pc, #40]	; (8006bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3304      	adds	r3, #4
 8006bd8:	4619      	mov	r1, r3
 8006bda:	4610      	mov	r0, r2
 8006bdc:	f7fe fba1 	bl	8005322 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006be0:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d202      	bcs.n	8006bf0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006bea:	4a08      	ldr	r2, [pc, #32]	; (8006c0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	6013      	str	r3, [r2, #0]
}
 8006bf0:	bf00      	nop
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	20001888 	.word	0x20001888
 8006bfc:	200013b0 	.word	0x200013b0
 8006c00:	20001870 	.word	0x20001870
 8006c04:	20001840 	.word	0x20001840
 8006c08:	2000183c 	.word	0x2000183c
 8006c0c:	200018a4 	.word	0x200018a4

08006c10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b08a      	sub	sp, #40	; 0x28
 8006c14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006c16:	2300      	movs	r3, #0
 8006c18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006c1a:	f000 fb07 	bl	800722c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006c1e:	4b1c      	ldr	r3, [pc, #112]	; (8006c90 <xTimerCreateTimerTask+0x80>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d021      	beq.n	8006c6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c2e:	1d3a      	adds	r2, r7, #4
 8006c30:	f107 0108 	add.w	r1, r7, #8
 8006c34:	f107 030c 	add.w	r3, r7, #12
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fe fb07 	bl	800524c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c3e:	6879      	ldr	r1, [r7, #4]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	9202      	str	r2, [sp, #8]
 8006c46:	9301      	str	r3, [sp, #4]
 8006c48:	2302      	movs	r3, #2
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	460a      	mov	r2, r1
 8006c50:	4910      	ldr	r1, [pc, #64]	; (8006c94 <xTimerCreateTimerTask+0x84>)
 8006c52:	4811      	ldr	r0, [pc, #68]	; (8006c98 <xTimerCreateTimerTask+0x88>)
 8006c54:	f7ff f8b4 	bl	8005dc0 <xTaskCreateStatic>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	4a10      	ldr	r2, [pc, #64]	; (8006c9c <xTimerCreateTimerTask+0x8c>)
 8006c5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006c5e:	4b0f      	ldr	r3, [pc, #60]	; (8006c9c <xTimerCreateTimerTask+0x8c>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d001      	beq.n	8006c6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006c66:	2301      	movs	r3, #1
 8006c68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d10a      	bne.n	8006c86 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c74:	f383 8811 	msr	BASEPRI, r3
 8006c78:	f3bf 8f6f 	isb	sy
 8006c7c:	f3bf 8f4f 	dsb	sy
 8006c80:	613b      	str	r3, [r7, #16]
}
 8006c82:	bf00      	nop
 8006c84:	e7fe      	b.n	8006c84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006c86:	697b      	ldr	r3, [r7, #20]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	200018e0 	.word	0x200018e0
 8006c94:	0800a9fc 	.word	0x0800a9fc
 8006c98:	08006dd5 	.word	0x08006dd5
 8006c9c:	200018e4 	.word	0x200018e4

08006ca0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b08a      	sub	sp, #40	; 0x28
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
 8006cac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10a      	bne.n	8006cce <xTimerGenericCommand+0x2e>
	__asm volatile
 8006cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cbc:	f383 8811 	msr	BASEPRI, r3
 8006cc0:	f3bf 8f6f 	isb	sy
 8006cc4:	f3bf 8f4f 	dsb	sy
 8006cc8:	623b      	str	r3, [r7, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	e7fe      	b.n	8006ccc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006cce:	4b1a      	ldr	r3, [pc, #104]	; (8006d38 <xTimerGenericCommand+0x98>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d02a      	beq.n	8006d2c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	2b05      	cmp	r3, #5
 8006ce6:	dc18      	bgt.n	8006d1a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006ce8:	f7ff feb2 	bl	8006a50 <xTaskGetSchedulerState>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d109      	bne.n	8006d06 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006cf2:	4b11      	ldr	r3, [pc, #68]	; (8006d38 <xTimerGenericCommand+0x98>)
 8006cf4:	6818      	ldr	r0, [r3, #0]
 8006cf6:	f107 0110 	add.w	r1, r7, #16
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cfe:	f7fe fc77 	bl	80055f0 <xQueueGenericSend>
 8006d02:	6278      	str	r0, [r7, #36]	; 0x24
 8006d04:	e012      	b.n	8006d2c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d06:	4b0c      	ldr	r3, [pc, #48]	; (8006d38 <xTimerGenericCommand+0x98>)
 8006d08:	6818      	ldr	r0, [r3, #0]
 8006d0a:	f107 0110 	add.w	r1, r7, #16
 8006d0e:	2300      	movs	r3, #0
 8006d10:	2200      	movs	r2, #0
 8006d12:	f7fe fc6d 	bl	80055f0 <xQueueGenericSend>
 8006d16:	6278      	str	r0, [r7, #36]	; 0x24
 8006d18:	e008      	b.n	8006d2c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006d1a:	4b07      	ldr	r3, [pc, #28]	; (8006d38 <xTimerGenericCommand+0x98>)
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	f107 0110 	add.w	r1, r7, #16
 8006d22:	2300      	movs	r3, #0
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	f7fe fd61 	bl	80057ec <xQueueGenericSendFromISR>
 8006d2a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3728      	adds	r7, #40	; 0x28
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	200018e0 	.word	0x200018e0

08006d3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b088      	sub	sp, #32
 8006d40:	af02      	add	r7, sp, #8
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d46:	4b22      	ldr	r3, [pc, #136]	; (8006dd0 <prvProcessExpiredTimer+0x94>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	3304      	adds	r3, #4
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7fe fb1d 	bl	8005394 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d60:	f003 0304 	and.w	r3, r3, #4
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d022      	beq.n	8006dae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	699a      	ldr	r2, [r3, #24]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	18d1      	adds	r1, r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	6978      	ldr	r0, [r7, #20]
 8006d76:	f000 f8d1 	bl	8006f1c <prvInsertTimerInActiveList>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01f      	beq.n	8006dc0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d80:	2300      	movs	r3, #0
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	2300      	movs	r3, #0
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	2100      	movs	r1, #0
 8006d8a:	6978      	ldr	r0, [r7, #20]
 8006d8c:	f7ff ff88 	bl	8006ca0 <xTimerGenericCommand>
 8006d90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d113      	bne.n	8006dc0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9c:	f383 8811 	msr	BASEPRI, r3
 8006da0:	f3bf 8f6f 	isb	sy
 8006da4:	f3bf 8f4f 	dsb	sy
 8006da8:	60fb      	str	r3, [r7, #12]
}
 8006daa:	bf00      	nop
 8006dac:	e7fe      	b.n	8006dac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006db4:	f023 0301 	bic.w	r3, r3, #1
 8006db8:	b2da      	uxtb	r2, r3
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	6978      	ldr	r0, [r7, #20]
 8006dc6:	4798      	blx	r3
}
 8006dc8:	bf00      	nop
 8006dca:	3718      	adds	r7, #24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	200018d8 	.word	0x200018d8

08006dd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ddc:	f107 0308 	add.w	r3, r7, #8
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 f857 	bl	8006e94 <prvGetNextExpireTime>
 8006de6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	4619      	mov	r1, r3
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 f803 	bl	8006df8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006df2:	f000 f8d5 	bl	8006fa0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006df6:	e7f1      	b.n	8006ddc <prvTimerTask+0x8>

08006df8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e02:	f7ff fa39 	bl	8006278 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e06:	f107 0308 	add.w	r3, r7, #8
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f000 f866 	bl	8006edc <prvSampleTimeNow>
 8006e10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d130      	bne.n	8006e7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10a      	bne.n	8006e34 <prvProcessTimerOrBlockTask+0x3c>
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d806      	bhi.n	8006e34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006e26:	f7ff fa35 	bl	8006294 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006e2a:	68f9      	ldr	r1, [r7, #12]
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff ff85 	bl	8006d3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006e32:	e024      	b.n	8006e7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d008      	beq.n	8006e4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006e3a:	4b13      	ldr	r3, [pc, #76]	; (8006e88 <prvProcessTimerOrBlockTask+0x90>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <prvProcessTimerOrBlockTask+0x50>
 8006e44:	2301      	movs	r3, #1
 8006e46:	e000      	b.n	8006e4a <prvProcessTimerOrBlockTask+0x52>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006e4c:	4b0f      	ldr	r3, [pc, #60]	; (8006e8c <prvProcessTimerOrBlockTask+0x94>)
 8006e4e:	6818      	ldr	r0, [r3, #0]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	683a      	ldr	r2, [r7, #0]
 8006e58:	4619      	mov	r1, r3
 8006e5a:	f7fe ff7d 	bl	8005d58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006e5e:	f7ff fa19 	bl	8006294 <xTaskResumeAll>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10a      	bne.n	8006e7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006e68:	4b09      	ldr	r3, [pc, #36]	; (8006e90 <prvProcessTimerOrBlockTask+0x98>)
 8006e6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e6e:	601a      	str	r2, [r3, #0]
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	f3bf 8f6f 	isb	sy
}
 8006e78:	e001      	b.n	8006e7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e7a:	f7ff fa0b 	bl	8006294 <xTaskResumeAll>
}
 8006e7e:	bf00      	nop
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	200018dc 	.word	0x200018dc
 8006e8c:	200018e0 	.word	0x200018e0
 8006e90:	e000ed04 	.word	0xe000ed04

08006e94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e9c:	4b0e      	ldr	r3, [pc, #56]	; (8006ed8 <prvGetNextExpireTime+0x44>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <prvGetNextExpireTime+0x16>
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	e000      	b.n	8006eac <prvGetNextExpireTime+0x18>
 8006eaa:	2200      	movs	r2, #0
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d105      	bne.n	8006ec4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006eb8:	4b07      	ldr	r3, [pc, #28]	; (8006ed8 <prvGetNextExpireTime+0x44>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	e001      	b.n	8006ec8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3714      	adds	r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	200018d8 	.word	0x200018d8

08006edc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006ee4:	f7ff fa74 	bl	80063d0 <xTaskGetTickCount>
 8006ee8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006eea:	4b0b      	ldr	r3, [pc, #44]	; (8006f18 <prvSampleTimeNow+0x3c>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68fa      	ldr	r2, [r7, #12]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d205      	bcs.n	8006f00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006ef4:	f000 f936 	bl	8007164 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	e002      	b.n	8006f06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f06:	4a04      	ldr	r2, [pc, #16]	; (8006f18 <prvSampleTimeNow+0x3c>)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	200018e8 	.word	0x200018e8

08006f1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	607a      	str	r2, [r7, #4]
 8006f28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006f3a:	68ba      	ldr	r2, [r7, #8]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d812      	bhi.n	8006f68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	1ad2      	subs	r2, r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d302      	bcc.n	8006f56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006f50:	2301      	movs	r3, #1
 8006f52:	617b      	str	r3, [r7, #20]
 8006f54:	e01b      	b.n	8006f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006f56:	4b10      	ldr	r3, [pc, #64]	; (8006f98 <prvInsertTimerInActiveList+0x7c>)
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	3304      	adds	r3, #4
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4610      	mov	r0, r2
 8006f62:	f7fe f9de 	bl	8005322 <vListInsert>
 8006f66:	e012      	b.n	8006f8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d206      	bcs.n	8006f7e <prvInsertTimerInActiveList+0x62>
 8006f70:	68ba      	ldr	r2, [r7, #8]
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d302      	bcc.n	8006f7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	617b      	str	r3, [r7, #20]
 8006f7c:	e007      	b.n	8006f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f7e:	4b07      	ldr	r3, [pc, #28]	; (8006f9c <prvInsertTimerInActiveList+0x80>)
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	3304      	adds	r3, #4
 8006f86:	4619      	mov	r1, r3
 8006f88:	4610      	mov	r0, r2
 8006f8a:	f7fe f9ca 	bl	8005322 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f8e:	697b      	ldr	r3, [r7, #20]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	200018dc 	.word	0x200018dc
 8006f9c:	200018d8 	.word	0x200018d8

08006fa0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08e      	sub	sp, #56	; 0x38
 8006fa4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006fa6:	e0ca      	b.n	800713e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	da18      	bge.n	8006fe0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006fae:	1d3b      	adds	r3, r7, #4
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10a      	bne.n	8006fd0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	61fb      	str	r3, [r7, #28]
}
 8006fcc:	bf00      	nop
 8006fce:	e7fe      	b.n	8006fce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fd6:	6850      	ldr	r0, [r2, #4]
 8006fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fda:	6892      	ldr	r2, [r2, #8]
 8006fdc:	4611      	mov	r1, r2
 8006fde:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f2c0 80aa 	blt.w	800713c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fee:	695b      	ldr	r3, [r3, #20]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d004      	beq.n	8006ffe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7fe f9cb 	bl	8005394 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ffe:	463b      	mov	r3, r7
 8007000:	4618      	mov	r0, r3
 8007002:	f7ff ff6b 	bl	8006edc <prvSampleTimeNow>
 8007006:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b09      	cmp	r3, #9
 800700c:	f200 8097 	bhi.w	800713e <prvProcessReceivedCommands+0x19e>
 8007010:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <prvProcessReceivedCommands+0x78>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	08007041 	.word	0x08007041
 800701c:	08007041 	.word	0x08007041
 8007020:	08007041 	.word	0x08007041
 8007024:	080070b5 	.word	0x080070b5
 8007028:	080070c9 	.word	0x080070c9
 800702c:	08007113 	.word	0x08007113
 8007030:	08007041 	.word	0x08007041
 8007034:	08007041 	.word	0x08007041
 8007038:	080070b5 	.word	0x080070b5
 800703c:	080070c9 	.word	0x080070c9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007042:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007046:	f043 0301 	orr.w	r3, r3, #1
 800704a:	b2da      	uxtb	r2, r3
 800704c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800704e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	699b      	ldr	r3, [r3, #24]
 8007058:	18d1      	adds	r1, r2, r3
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800705e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007060:	f7ff ff5c 	bl	8006f1c <prvInsertTimerInActiveList>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d069      	beq.n	800713e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800706a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007070:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007074:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007078:	f003 0304 	and.w	r3, r3, #4
 800707c:	2b00      	cmp	r3, #0
 800707e:	d05e      	beq.n	800713e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	441a      	add	r2, r3
 8007088:	2300      	movs	r3, #0
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	2300      	movs	r3, #0
 800708e:	2100      	movs	r1, #0
 8007090:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007092:	f7ff fe05 	bl	8006ca0 <xTimerGenericCommand>
 8007096:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007098:	6a3b      	ldr	r3, [r7, #32]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d14f      	bne.n	800713e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800709e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	61bb      	str	r3, [r7, #24]
}
 80070b0:	bf00      	nop
 80070b2:	e7fe      	b.n	80070b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070ba:	f023 0301 	bic.w	r3, r3, #1
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80070c6:	e03a      	b.n	800713e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80070c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070ce:	f043 0301 	orr.w	r3, r3, #1
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80070e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d10a      	bne.n	80070fe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80070e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ec:	f383 8811 	msr	BASEPRI, r3
 80070f0:	f3bf 8f6f 	isb	sy
 80070f4:	f3bf 8f4f 	dsb	sy
 80070f8:	617b      	str	r3, [r7, #20]
}
 80070fa:	bf00      	nop
 80070fc:	e7fe      	b.n	80070fc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80070fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	18d1      	adds	r1, r2, r3
 8007106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800710a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800710c:	f7ff ff06 	bl	8006f1c <prvInsertTimerInActiveList>
					break;
 8007110:	e015      	b.n	800713e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007114:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007118:	f003 0302 	and.w	r3, r3, #2
 800711c:	2b00      	cmp	r3, #0
 800711e:	d103      	bne.n	8007128 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007122:	f000 fbdd 	bl	80078e0 <vPortFree>
 8007126:	e00a      	b.n	800713e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800712e:	f023 0301 	bic.w	r3, r3, #1
 8007132:	b2da      	uxtb	r2, r3
 8007134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007136:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800713a:	e000      	b.n	800713e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800713c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800713e:	4b08      	ldr	r3, [pc, #32]	; (8007160 <prvProcessReceivedCommands+0x1c0>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	1d39      	adds	r1, r7, #4
 8007144:	2200      	movs	r2, #0
 8007146:	4618      	mov	r0, r3
 8007148:	f7fe fbec 	bl	8005924 <xQueueReceive>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	f47f af2a 	bne.w	8006fa8 <prvProcessReceivedCommands+0x8>
	}
}
 8007154:	bf00      	nop
 8007156:	bf00      	nop
 8007158:	3730      	adds	r7, #48	; 0x30
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	200018e0 	.word	0x200018e0

08007164 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b088      	sub	sp, #32
 8007168:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800716a:	e048      	b.n	80071fe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800716c:	4b2d      	ldr	r3, [pc, #180]	; (8007224 <prvSwitchTimerLists+0xc0>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007176:	4b2b      	ldr	r3, [pc, #172]	; (8007224 <prvSwitchTimerLists+0xc0>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	3304      	adds	r3, #4
 8007184:	4618      	mov	r0, r3
 8007186:	f7fe f905 	bl	8005394 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007198:	f003 0304 	and.w	r3, r3, #4
 800719c:	2b00      	cmp	r3, #0
 800719e:	d02e      	beq.n	80071fe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	4413      	add	r3, r2
 80071a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d90e      	bls.n	80071d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80071be:	4b19      	ldr	r3, [pc, #100]	; (8007224 <prvSwitchTimerLists+0xc0>)
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	3304      	adds	r3, #4
 80071c6:	4619      	mov	r1, r3
 80071c8:	4610      	mov	r0, r2
 80071ca:	f7fe f8aa 	bl	8005322 <vListInsert>
 80071ce:	e016      	b.n	80071fe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071d0:	2300      	movs	r3, #0
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	2300      	movs	r3, #0
 80071d6:	693a      	ldr	r2, [r7, #16]
 80071d8:	2100      	movs	r1, #0
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f7ff fd60 	bl	8006ca0 <xTimerGenericCommand>
 80071e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10a      	bne.n	80071fe <prvSwitchTimerLists+0x9a>
	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ec:	f383 8811 	msr	BASEPRI, r3
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	f3bf 8f4f 	dsb	sy
 80071f8:	603b      	str	r3, [r7, #0]
}
 80071fa:	bf00      	nop
 80071fc:	e7fe      	b.n	80071fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071fe:	4b09      	ldr	r3, [pc, #36]	; (8007224 <prvSwitchTimerLists+0xc0>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d1b1      	bne.n	800716c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007208:	4b06      	ldr	r3, [pc, #24]	; (8007224 <prvSwitchTimerLists+0xc0>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800720e:	4b06      	ldr	r3, [pc, #24]	; (8007228 <prvSwitchTimerLists+0xc4>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a04      	ldr	r2, [pc, #16]	; (8007224 <prvSwitchTimerLists+0xc0>)
 8007214:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007216:	4a04      	ldr	r2, [pc, #16]	; (8007228 <prvSwitchTimerLists+0xc4>)
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	6013      	str	r3, [r2, #0]
}
 800721c:	bf00      	nop
 800721e:	3718      	adds	r7, #24
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}
 8007224:	200018d8 	.word	0x200018d8
 8007228:	200018dc 	.word	0x200018dc

0800722c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b082      	sub	sp, #8
 8007230:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007232:	f000 f967 	bl	8007504 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007236:	4b15      	ldr	r3, [pc, #84]	; (800728c <prvCheckForValidListAndQueue+0x60>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d120      	bne.n	8007280 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800723e:	4814      	ldr	r0, [pc, #80]	; (8007290 <prvCheckForValidListAndQueue+0x64>)
 8007240:	f7fe f81e 	bl	8005280 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007244:	4813      	ldr	r0, [pc, #76]	; (8007294 <prvCheckForValidListAndQueue+0x68>)
 8007246:	f7fe f81b 	bl	8005280 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800724a:	4b13      	ldr	r3, [pc, #76]	; (8007298 <prvCheckForValidListAndQueue+0x6c>)
 800724c:	4a10      	ldr	r2, [pc, #64]	; (8007290 <prvCheckForValidListAndQueue+0x64>)
 800724e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007250:	4b12      	ldr	r3, [pc, #72]	; (800729c <prvCheckForValidListAndQueue+0x70>)
 8007252:	4a10      	ldr	r2, [pc, #64]	; (8007294 <prvCheckForValidListAndQueue+0x68>)
 8007254:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007256:	2300      	movs	r3, #0
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	4b11      	ldr	r3, [pc, #68]	; (80072a0 <prvCheckForValidListAndQueue+0x74>)
 800725c:	4a11      	ldr	r2, [pc, #68]	; (80072a4 <prvCheckForValidListAndQueue+0x78>)
 800725e:	2110      	movs	r1, #16
 8007260:	200a      	movs	r0, #10
 8007262:	f7fe f929 	bl	80054b8 <xQueueGenericCreateStatic>
 8007266:	4603      	mov	r3, r0
 8007268:	4a08      	ldr	r2, [pc, #32]	; (800728c <prvCheckForValidListAndQueue+0x60>)
 800726a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800726c:	4b07      	ldr	r3, [pc, #28]	; (800728c <prvCheckForValidListAndQueue+0x60>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007274:	4b05      	ldr	r3, [pc, #20]	; (800728c <prvCheckForValidListAndQueue+0x60>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	490b      	ldr	r1, [pc, #44]	; (80072a8 <prvCheckForValidListAndQueue+0x7c>)
 800727a:	4618      	mov	r0, r3
 800727c:	f7fe fd42 	bl	8005d04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007280:	f000 f970 	bl	8007564 <vPortExitCritical>
}
 8007284:	bf00      	nop
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	200018e0 	.word	0x200018e0
 8007290:	200018b0 	.word	0x200018b0
 8007294:	200018c4 	.word	0x200018c4
 8007298:	200018d8 	.word	0x200018d8
 800729c:	200018dc 	.word	0x200018dc
 80072a0:	2000198c 	.word	0x2000198c
 80072a4:	200018ec 	.word	0x200018ec
 80072a8:	0800aa04 	.word	0x0800aa04

080072ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072ac:	b480      	push	{r7}
 80072ae:	b085      	sub	sp, #20
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	3b04      	subs	r3, #4
 80072bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80072c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3b04      	subs	r3, #4
 80072ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f023 0201 	bic.w	r2, r3, #1
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	3b04      	subs	r3, #4
 80072da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80072dc:	4a0c      	ldr	r2, [pc, #48]	; (8007310 <pxPortInitialiseStack+0x64>)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	3b14      	subs	r3, #20
 80072e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	3b04      	subs	r3, #4
 80072f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f06f 0202 	mvn.w	r2, #2
 80072fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	3b20      	subs	r3, #32
 8007300:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007302:	68fb      	ldr	r3, [r7, #12]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	08007315 	.word	0x08007315

08007314 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007314:	b480      	push	{r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800731a:	2300      	movs	r3, #0
 800731c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800731e:	4b12      	ldr	r3, [pc, #72]	; (8007368 <prvTaskExitError+0x54>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007326:	d00a      	beq.n	800733e <prvTaskExitError+0x2a>
	__asm volatile
 8007328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800732c:	f383 8811 	msr	BASEPRI, r3
 8007330:	f3bf 8f6f 	isb	sy
 8007334:	f3bf 8f4f 	dsb	sy
 8007338:	60fb      	str	r3, [r7, #12]
}
 800733a:	bf00      	nop
 800733c:	e7fe      	b.n	800733c <prvTaskExitError+0x28>
	__asm volatile
 800733e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007342:	f383 8811 	msr	BASEPRI, r3
 8007346:	f3bf 8f6f 	isb	sy
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	60bb      	str	r3, [r7, #8]
}
 8007350:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007352:	bf00      	nop
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d0fc      	beq.n	8007354 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	3714      	adds	r7, #20
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr
 8007368:	2000000c 	.word	0x2000000c
 800736c:	00000000 	.word	0x00000000

08007370 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007370:	4b07      	ldr	r3, [pc, #28]	; (8007390 <pxCurrentTCBConst2>)
 8007372:	6819      	ldr	r1, [r3, #0]
 8007374:	6808      	ldr	r0, [r1, #0]
 8007376:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737a:	f380 8809 	msr	PSP, r0
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f04f 0000 	mov.w	r0, #0
 8007386:	f380 8811 	msr	BASEPRI, r0
 800738a:	4770      	bx	lr
 800738c:	f3af 8000 	nop.w

08007390 <pxCurrentTCBConst2>:
 8007390:	200013b0 	.word	0x200013b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop

08007398 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007398:	4808      	ldr	r0, [pc, #32]	; (80073bc <prvPortStartFirstTask+0x24>)
 800739a:	6800      	ldr	r0, [r0, #0]
 800739c:	6800      	ldr	r0, [r0, #0]
 800739e:	f380 8808 	msr	MSP, r0
 80073a2:	f04f 0000 	mov.w	r0, #0
 80073a6:	f380 8814 	msr	CONTROL, r0
 80073aa:	b662      	cpsie	i
 80073ac:	b661      	cpsie	f
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	df00      	svc	0
 80073b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073ba:	bf00      	nop
 80073bc:	e000ed08 	.word	0xe000ed08

080073c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80073c6:	4b46      	ldr	r3, [pc, #280]	; (80074e0 <xPortStartScheduler+0x120>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a46      	ldr	r2, [pc, #280]	; (80074e4 <xPortStartScheduler+0x124>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d10a      	bne.n	80073e6 <xPortStartScheduler+0x26>
	__asm volatile
 80073d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d4:	f383 8811 	msr	BASEPRI, r3
 80073d8:	f3bf 8f6f 	isb	sy
 80073dc:	f3bf 8f4f 	dsb	sy
 80073e0:	613b      	str	r3, [r7, #16]
}
 80073e2:	bf00      	nop
 80073e4:	e7fe      	b.n	80073e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80073e6:	4b3e      	ldr	r3, [pc, #248]	; (80074e0 <xPortStartScheduler+0x120>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a3f      	ldr	r2, [pc, #252]	; (80074e8 <xPortStartScheduler+0x128>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d10a      	bne.n	8007406 <xPortStartScheduler+0x46>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	60fb      	str	r3, [r7, #12]
}
 8007402:	bf00      	nop
 8007404:	e7fe      	b.n	8007404 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007406:	4b39      	ldr	r3, [pc, #228]	; (80074ec <xPortStartScheduler+0x12c>)
 8007408:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	b2db      	uxtb	r3, r3
 8007410:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	22ff      	movs	r2, #255	; 0xff
 8007416:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	b2db      	uxtb	r3, r3
 800741e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007420:	78fb      	ldrb	r3, [r7, #3]
 8007422:	b2db      	uxtb	r3, r3
 8007424:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007428:	b2da      	uxtb	r2, r3
 800742a:	4b31      	ldr	r3, [pc, #196]	; (80074f0 <xPortStartScheduler+0x130>)
 800742c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800742e:	4b31      	ldr	r3, [pc, #196]	; (80074f4 <xPortStartScheduler+0x134>)
 8007430:	2207      	movs	r2, #7
 8007432:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007434:	e009      	b.n	800744a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007436:	4b2f      	ldr	r3, [pc, #188]	; (80074f4 <xPortStartScheduler+0x134>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3b01      	subs	r3, #1
 800743c:	4a2d      	ldr	r2, [pc, #180]	; (80074f4 <xPortStartScheduler+0x134>)
 800743e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	b2db      	uxtb	r3, r3
 8007444:	005b      	lsls	r3, r3, #1
 8007446:	b2db      	uxtb	r3, r3
 8007448:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800744a:	78fb      	ldrb	r3, [r7, #3]
 800744c:	b2db      	uxtb	r3, r3
 800744e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007452:	2b80      	cmp	r3, #128	; 0x80
 8007454:	d0ef      	beq.n	8007436 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007456:	4b27      	ldr	r3, [pc, #156]	; (80074f4 <xPortStartScheduler+0x134>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f1c3 0307 	rsb	r3, r3, #7
 800745e:	2b04      	cmp	r3, #4
 8007460:	d00a      	beq.n	8007478 <xPortStartScheduler+0xb8>
	__asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	60bb      	str	r3, [r7, #8]
}
 8007474:	bf00      	nop
 8007476:	e7fe      	b.n	8007476 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007478:	4b1e      	ldr	r3, [pc, #120]	; (80074f4 <xPortStartScheduler+0x134>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	021b      	lsls	r3, r3, #8
 800747e:	4a1d      	ldr	r2, [pc, #116]	; (80074f4 <xPortStartScheduler+0x134>)
 8007480:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007482:	4b1c      	ldr	r3, [pc, #112]	; (80074f4 <xPortStartScheduler+0x134>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800748a:	4a1a      	ldr	r2, [pc, #104]	; (80074f4 <xPortStartScheduler+0x134>)
 800748c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	b2da      	uxtb	r2, r3
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007496:	4b18      	ldr	r3, [pc, #96]	; (80074f8 <xPortStartScheduler+0x138>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a17      	ldr	r2, [pc, #92]	; (80074f8 <xPortStartScheduler+0x138>)
 800749c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80074a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074a2:	4b15      	ldr	r3, [pc, #84]	; (80074f8 <xPortStartScheduler+0x138>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a14      	ldr	r2, [pc, #80]	; (80074f8 <xPortStartScheduler+0x138>)
 80074a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80074ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074ae:	f000 f8dd 	bl	800766c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074b2:	4b12      	ldr	r3, [pc, #72]	; (80074fc <xPortStartScheduler+0x13c>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80074b8:	f000 f8fc 	bl	80076b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80074bc:	4b10      	ldr	r3, [pc, #64]	; (8007500 <xPortStartScheduler+0x140>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a0f      	ldr	r2, [pc, #60]	; (8007500 <xPortStartScheduler+0x140>)
 80074c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80074c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074c8:	f7ff ff66 	bl	8007398 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80074cc:	f7ff f84a 	bl	8006564 <vTaskSwitchContext>
	prvTaskExitError();
 80074d0:	f7ff ff20 	bl	8007314 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3718      	adds	r7, #24
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	e000ed00 	.word	0xe000ed00
 80074e4:	410fc271 	.word	0x410fc271
 80074e8:	410fc270 	.word	0x410fc270
 80074ec:	e000e400 	.word	0xe000e400
 80074f0:	200019dc 	.word	0x200019dc
 80074f4:	200019e0 	.word	0x200019e0
 80074f8:	e000ed20 	.word	0xe000ed20
 80074fc:	2000000c 	.word	0x2000000c
 8007500:	e000ef34 	.word	0xe000ef34

08007504 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
	__asm volatile
 800750a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800750e:	f383 8811 	msr	BASEPRI, r3
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	607b      	str	r3, [r7, #4]
}
 800751c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800751e:	4b0f      	ldr	r3, [pc, #60]	; (800755c <vPortEnterCritical+0x58>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3301      	adds	r3, #1
 8007524:	4a0d      	ldr	r2, [pc, #52]	; (800755c <vPortEnterCritical+0x58>)
 8007526:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007528:	4b0c      	ldr	r3, [pc, #48]	; (800755c <vPortEnterCritical+0x58>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2b01      	cmp	r3, #1
 800752e:	d10f      	bne.n	8007550 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007530:	4b0b      	ldr	r3, [pc, #44]	; (8007560 <vPortEnterCritical+0x5c>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	b2db      	uxtb	r3, r3
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00a      	beq.n	8007550 <vPortEnterCritical+0x4c>
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753e:	f383 8811 	msr	BASEPRI, r3
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	603b      	str	r3, [r7, #0]
}
 800754c:	bf00      	nop
 800754e:	e7fe      	b.n	800754e <vPortEnterCritical+0x4a>
	}
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	2000000c 	.word	0x2000000c
 8007560:	e000ed04 	.word	0xe000ed04

08007564 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800756a:	4b12      	ldr	r3, [pc, #72]	; (80075b4 <vPortExitCritical+0x50>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d10a      	bne.n	8007588 <vPortExitCritical+0x24>
	__asm volatile
 8007572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007576:	f383 8811 	msr	BASEPRI, r3
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	607b      	str	r3, [r7, #4]
}
 8007584:	bf00      	nop
 8007586:	e7fe      	b.n	8007586 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007588:	4b0a      	ldr	r3, [pc, #40]	; (80075b4 <vPortExitCritical+0x50>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	3b01      	subs	r3, #1
 800758e:	4a09      	ldr	r2, [pc, #36]	; (80075b4 <vPortExitCritical+0x50>)
 8007590:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007592:	4b08      	ldr	r3, [pc, #32]	; (80075b4 <vPortExitCritical+0x50>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d105      	bne.n	80075a6 <vPortExitCritical+0x42>
 800759a:	2300      	movs	r3, #0
 800759c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	f383 8811 	msr	BASEPRI, r3
}
 80075a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	2000000c 	.word	0x2000000c
	...

080075c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075c0:	f3ef 8009 	mrs	r0, PSP
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	4b15      	ldr	r3, [pc, #84]	; (8007620 <pxCurrentTCBConst>)
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	f01e 0f10 	tst.w	lr, #16
 80075d0:	bf08      	it	eq
 80075d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80075d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075da:	6010      	str	r0, [r2, #0]
 80075dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80075e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80075e4:	f380 8811 	msr	BASEPRI, r0
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f7fe ffb8 	bl	8006564 <vTaskSwitchContext>
 80075f4:	f04f 0000 	mov.w	r0, #0
 80075f8:	f380 8811 	msr	BASEPRI, r0
 80075fc:	bc09      	pop	{r0, r3}
 80075fe:	6819      	ldr	r1, [r3, #0]
 8007600:	6808      	ldr	r0, [r1, #0]
 8007602:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007606:	f01e 0f10 	tst.w	lr, #16
 800760a:	bf08      	it	eq
 800760c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007610:	f380 8809 	msr	PSP, r0
 8007614:	f3bf 8f6f 	isb	sy
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	f3af 8000 	nop.w

08007620 <pxCurrentTCBConst>:
 8007620:	200013b0 	.word	0x200013b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007624:	bf00      	nop
 8007626:	bf00      	nop

08007628 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
	__asm volatile
 800762e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007632:	f383 8811 	msr	BASEPRI, r3
 8007636:	f3bf 8f6f 	isb	sy
 800763a:	f3bf 8f4f 	dsb	sy
 800763e:	607b      	str	r3, [r7, #4]
}
 8007640:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007642:	f7fe fed5 	bl	80063f0 <xTaskIncrementTick>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d003      	beq.n	8007654 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800764c:	4b06      	ldr	r3, [pc, #24]	; (8007668 <xPortSysTickHandler+0x40>)
 800764e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	2300      	movs	r3, #0
 8007656:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	f383 8811 	msr	BASEPRI, r3
}
 800765e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007660:	bf00      	nop
 8007662:	3708      	adds	r7, #8
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800766c:	b480      	push	{r7}
 800766e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007670:	4b0b      	ldr	r3, [pc, #44]	; (80076a0 <vPortSetupTimerInterrupt+0x34>)
 8007672:	2200      	movs	r2, #0
 8007674:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007676:	4b0b      	ldr	r3, [pc, #44]	; (80076a4 <vPortSetupTimerInterrupt+0x38>)
 8007678:	2200      	movs	r2, #0
 800767a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800767c:	4b0a      	ldr	r3, [pc, #40]	; (80076a8 <vPortSetupTimerInterrupt+0x3c>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a0a      	ldr	r2, [pc, #40]	; (80076ac <vPortSetupTimerInterrupt+0x40>)
 8007682:	fba2 2303 	umull	r2, r3, r2, r3
 8007686:	099b      	lsrs	r3, r3, #6
 8007688:	4a09      	ldr	r2, [pc, #36]	; (80076b0 <vPortSetupTimerInterrupt+0x44>)
 800768a:	3b01      	subs	r3, #1
 800768c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800768e:	4b04      	ldr	r3, [pc, #16]	; (80076a0 <vPortSetupTimerInterrupt+0x34>)
 8007690:	2207      	movs	r2, #7
 8007692:	601a      	str	r2, [r3, #0]
}
 8007694:	bf00      	nop
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	e000e010 	.word	0xe000e010
 80076a4:	e000e018 	.word	0xe000e018
 80076a8:	20000000 	.word	0x20000000
 80076ac:	10624dd3 	.word	0x10624dd3
 80076b0:	e000e014 	.word	0xe000e014

080076b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80076b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80076c4 <vPortEnableVFP+0x10>
 80076b8:	6801      	ldr	r1, [r0, #0]
 80076ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80076be:	6001      	str	r1, [r0, #0]
 80076c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80076c2:	bf00      	nop
 80076c4:	e000ed88 	.word	0xe000ed88

080076c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80076c8:	b480      	push	{r7}
 80076ca:	b085      	sub	sp, #20
 80076cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80076ce:	f3ef 8305 	mrs	r3, IPSR
 80076d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2b0f      	cmp	r3, #15
 80076d8:	d914      	bls.n	8007704 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80076da:	4a17      	ldr	r2, [pc, #92]	; (8007738 <vPortValidateInterruptPriority+0x70>)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	4413      	add	r3, r2
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80076e4:	4b15      	ldr	r3, [pc, #84]	; (800773c <vPortValidateInterruptPriority+0x74>)
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	7afa      	ldrb	r2, [r7, #11]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d20a      	bcs.n	8007704 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80076ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076f2:	f383 8811 	msr	BASEPRI, r3
 80076f6:	f3bf 8f6f 	isb	sy
 80076fa:	f3bf 8f4f 	dsb	sy
 80076fe:	607b      	str	r3, [r7, #4]
}
 8007700:	bf00      	nop
 8007702:	e7fe      	b.n	8007702 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007704:	4b0e      	ldr	r3, [pc, #56]	; (8007740 <vPortValidateInterruptPriority+0x78>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800770c:	4b0d      	ldr	r3, [pc, #52]	; (8007744 <vPortValidateInterruptPriority+0x7c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	429a      	cmp	r2, r3
 8007712:	d90a      	bls.n	800772a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007718:	f383 8811 	msr	BASEPRI, r3
 800771c:	f3bf 8f6f 	isb	sy
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	603b      	str	r3, [r7, #0]
}
 8007726:	bf00      	nop
 8007728:	e7fe      	b.n	8007728 <vPortValidateInterruptPriority+0x60>
	}
 800772a:	bf00      	nop
 800772c:	3714      	adds	r7, #20
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	e000e3f0 	.word	0xe000e3f0
 800773c:	200019dc 	.word	0x200019dc
 8007740:	e000ed0c 	.word	0xe000ed0c
 8007744:	200019e0 	.word	0x200019e0

08007748 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b08a      	sub	sp, #40	; 0x28
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007750:	2300      	movs	r3, #0
 8007752:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007754:	f7fe fd90 	bl	8006278 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007758:	4b5b      	ldr	r3, [pc, #364]	; (80078c8 <pvPortMalloc+0x180>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007760:	f000 f920 	bl	80079a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007764:	4b59      	ldr	r3, [pc, #356]	; (80078cc <pvPortMalloc+0x184>)
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4013      	ands	r3, r2
 800776c:	2b00      	cmp	r3, #0
 800776e:	f040 8093 	bne.w	8007898 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d01d      	beq.n	80077b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007778:	2208      	movs	r2, #8
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4413      	add	r3, r2
 800777e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f003 0307 	and.w	r3, r3, #7
 8007786:	2b00      	cmp	r3, #0
 8007788:	d014      	beq.n	80077b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f023 0307 	bic.w	r3, r3, #7
 8007790:	3308      	adds	r3, #8
 8007792:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f003 0307 	and.w	r3, r3, #7
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00a      	beq.n	80077b4 <pvPortMalloc+0x6c>
	__asm volatile
 800779e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a2:	f383 8811 	msr	BASEPRI, r3
 80077a6:	f3bf 8f6f 	isb	sy
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	617b      	str	r3, [r7, #20]
}
 80077b0:	bf00      	nop
 80077b2:	e7fe      	b.n	80077b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d06e      	beq.n	8007898 <pvPortMalloc+0x150>
 80077ba:	4b45      	ldr	r3, [pc, #276]	; (80078d0 <pvPortMalloc+0x188>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d869      	bhi.n	8007898 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80077c4:	4b43      	ldr	r3, [pc, #268]	; (80078d4 <pvPortMalloc+0x18c>)
 80077c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80077c8:	4b42      	ldr	r3, [pc, #264]	; (80078d4 <pvPortMalloc+0x18c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077ce:	e004      	b.n	80077da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80077d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d903      	bls.n	80077ec <pvPortMalloc+0xa4>
 80077e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d1f1      	bne.n	80077d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80077ec:	4b36      	ldr	r3, [pc, #216]	; (80078c8 <pvPortMalloc+0x180>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d050      	beq.n	8007898 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80077f6:	6a3b      	ldr	r3, [r7, #32]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2208      	movs	r2, #8
 80077fc:	4413      	add	r3, r2
 80077fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780a:	685a      	ldr	r2, [r3, #4]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	1ad2      	subs	r2, r2, r3
 8007810:	2308      	movs	r3, #8
 8007812:	005b      	lsls	r3, r3, #1
 8007814:	429a      	cmp	r2, r3
 8007816:	d91f      	bls.n	8007858 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4413      	add	r3, r2
 800781e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	f003 0307 	and.w	r3, r3, #7
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00a      	beq.n	8007840 <pvPortMalloc+0xf8>
	__asm volatile
 800782a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800782e:	f383 8811 	msr	BASEPRI, r3
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	613b      	str	r3, [r7, #16]
}
 800783c:	bf00      	nop
 800783e:	e7fe      	b.n	800783e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007842:	685a      	ldr	r2, [r3, #4]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	1ad2      	subs	r2, r2, r3
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800784c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007852:	69b8      	ldr	r0, [r7, #24]
 8007854:	f000 f90a 	bl	8007a6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007858:	4b1d      	ldr	r3, [pc, #116]	; (80078d0 <pvPortMalloc+0x188>)
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	4a1b      	ldr	r2, [pc, #108]	; (80078d0 <pvPortMalloc+0x188>)
 8007864:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007866:	4b1a      	ldr	r3, [pc, #104]	; (80078d0 <pvPortMalloc+0x188>)
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	4b1b      	ldr	r3, [pc, #108]	; (80078d8 <pvPortMalloc+0x190>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	429a      	cmp	r2, r3
 8007870:	d203      	bcs.n	800787a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007872:	4b17      	ldr	r3, [pc, #92]	; (80078d0 <pvPortMalloc+0x188>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a18      	ldr	r2, [pc, #96]	; (80078d8 <pvPortMalloc+0x190>)
 8007878:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787c:	685a      	ldr	r2, [r3, #4]
 800787e:	4b13      	ldr	r3, [pc, #76]	; (80078cc <pvPortMalloc+0x184>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	431a      	orrs	r2, r3
 8007884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007886:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	2200      	movs	r2, #0
 800788c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800788e:	4b13      	ldr	r3, [pc, #76]	; (80078dc <pvPortMalloc+0x194>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3301      	adds	r3, #1
 8007894:	4a11      	ldr	r2, [pc, #68]	; (80078dc <pvPortMalloc+0x194>)
 8007896:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007898:	f7fe fcfc 	bl	8006294 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	f003 0307 	and.w	r3, r3, #7
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d00a      	beq.n	80078bc <pvPortMalloc+0x174>
	__asm volatile
 80078a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078aa:	f383 8811 	msr	BASEPRI, r3
 80078ae:	f3bf 8f6f 	isb	sy
 80078b2:	f3bf 8f4f 	dsb	sy
 80078b6:	60fb      	str	r3, [r7, #12]
}
 80078b8:	bf00      	nop
 80078ba:	e7fe      	b.n	80078ba <pvPortMalloc+0x172>
	return pvReturn;
 80078bc:	69fb      	ldr	r3, [r7, #28]
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3728      	adds	r7, #40	; 0x28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	2001526c 	.word	0x2001526c
 80078cc:	20015280 	.word	0x20015280
 80078d0:	20015270 	.word	0x20015270
 80078d4:	20015264 	.word	0x20015264
 80078d8:	20015274 	.word	0x20015274
 80078dc:	20015278 	.word	0x20015278

080078e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d04d      	beq.n	800798e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80078f2:	2308      	movs	r3, #8
 80078f4:	425b      	negs	r3, r3
 80078f6:	697a      	ldr	r2, [r7, #20]
 80078f8:	4413      	add	r3, r2
 80078fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	4b24      	ldr	r3, [pc, #144]	; (8007998 <vPortFree+0xb8>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4013      	ands	r3, r2
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10a      	bne.n	8007924 <vPortFree+0x44>
	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	60fb      	str	r3, [r7, #12]
}
 8007920:	bf00      	nop
 8007922:	e7fe      	b.n	8007922 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <vPortFree+0x62>
	__asm volatile
 800792c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	60bb      	str	r3, [r7, #8]
}
 800793e:	bf00      	nop
 8007940:	e7fe      	b.n	8007940 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	685a      	ldr	r2, [r3, #4]
 8007946:	4b14      	ldr	r3, [pc, #80]	; (8007998 <vPortFree+0xb8>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4013      	ands	r3, r2
 800794c:	2b00      	cmp	r3, #0
 800794e:	d01e      	beq.n	800798e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d11a      	bne.n	800798e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	4b0e      	ldr	r3, [pc, #56]	; (8007998 <vPortFree+0xb8>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	43db      	mvns	r3, r3
 8007962:	401a      	ands	r2, r3
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007968:	f7fe fc86 	bl	8006278 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	685a      	ldr	r2, [r3, #4]
 8007970:	4b0a      	ldr	r3, [pc, #40]	; (800799c <vPortFree+0xbc>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4413      	add	r3, r2
 8007976:	4a09      	ldr	r2, [pc, #36]	; (800799c <vPortFree+0xbc>)
 8007978:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800797a:	6938      	ldr	r0, [r7, #16]
 800797c:	f000 f876 	bl	8007a6c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007980:	4b07      	ldr	r3, [pc, #28]	; (80079a0 <vPortFree+0xc0>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	3301      	adds	r3, #1
 8007986:	4a06      	ldr	r2, [pc, #24]	; (80079a0 <vPortFree+0xc0>)
 8007988:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800798a:	f7fe fc83 	bl	8006294 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800798e:	bf00      	nop
 8007990:	3718      	adds	r7, #24
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	20015280 	.word	0x20015280
 800799c:	20015270 	.word	0x20015270
 80079a0:	2001527c 	.word	0x2001527c

080079a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80079a4:	b480      	push	{r7}
 80079a6:	b085      	sub	sp, #20
 80079a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80079aa:	4b29      	ldr	r3, [pc, #164]	; (8007a50 <prvHeapInit+0xac>)
 80079ac:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80079ae:	4b29      	ldr	r3, [pc, #164]	; (8007a54 <prvHeapInit+0xb0>)
 80079b0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	f003 0307 	and.w	r3, r3, #7
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00c      	beq.n	80079d6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	3307      	adds	r3, #7
 80079c0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f023 0307 	bic.w	r3, r3, #7
 80079c8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80079ca:	68ba      	ldr	r2, [r7, #8]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	1ad3      	subs	r3, r2, r3
 80079d0:	4a20      	ldr	r2, [pc, #128]	; (8007a54 <prvHeapInit+0xb0>)
 80079d2:	4413      	add	r3, r2
 80079d4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80079da:	4a1f      	ldr	r2, [pc, #124]	; (8007a58 <prvHeapInit+0xb4>)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80079e0:	4b1d      	ldr	r3, [pc, #116]	; (8007a58 <prvHeapInit+0xb4>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	68ba      	ldr	r2, [r7, #8]
 80079ea:	4413      	add	r3, r2
 80079ec:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80079ee:	2208      	movs	r2, #8
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	1a9b      	subs	r3, r3, r2
 80079f4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f023 0307 	bic.w	r3, r3, #7
 80079fc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	4a16      	ldr	r2, [pc, #88]	; (8007a5c <prvHeapInit+0xb8>)
 8007a02:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a04:	4b15      	ldr	r3, [pc, #84]	; (8007a5c <prvHeapInit+0xb8>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a0c:	4b13      	ldr	r3, [pc, #76]	; (8007a5c <prvHeapInit+0xb8>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2200      	movs	r2, #0
 8007a12:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	1ad2      	subs	r2, r2, r3
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a22:	4b0e      	ldr	r3, [pc, #56]	; (8007a5c <prvHeapInit+0xb8>)
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	4a0c      	ldr	r2, [pc, #48]	; (8007a60 <prvHeapInit+0xbc>)
 8007a30:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	4a0b      	ldr	r2, [pc, #44]	; (8007a64 <prvHeapInit+0xc0>)
 8007a38:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a3a:	4b0b      	ldr	r3, [pc, #44]	; (8007a68 <prvHeapInit+0xc4>)
 8007a3c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007a40:	601a      	str	r2, [r3, #0]
}
 8007a42:	bf00      	nop
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	00013880 	.word	0x00013880
 8007a54:	200019e4 	.word	0x200019e4
 8007a58:	20015264 	.word	0x20015264
 8007a5c:	2001526c 	.word	0x2001526c
 8007a60:	20015274 	.word	0x20015274
 8007a64:	20015270 	.word	0x20015270
 8007a68:	20015280 	.word	0x20015280

08007a6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a74:	4b28      	ldr	r3, [pc, #160]	; (8007b18 <prvInsertBlockIntoFreeList+0xac>)
 8007a76:	60fb      	str	r3, [r7, #12]
 8007a78:	e002      	b.n	8007a80 <prvInsertBlockIntoFreeList+0x14>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d8f7      	bhi.n	8007a7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	4413      	add	r3, r2
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d108      	bne.n	8007aae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	441a      	add	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	441a      	add	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d118      	bne.n	8007af4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	4b15      	ldr	r3, [pc, #84]	; (8007b1c <prvInsertBlockIntoFreeList+0xb0>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d00d      	beq.n	8007aea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	685a      	ldr	r2, [r3, #4]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	441a      	add	r2, r3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	e008      	b.n	8007afc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007aea:	4b0c      	ldr	r3, [pc, #48]	; (8007b1c <prvInsertBlockIntoFreeList+0xb0>)
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	e003      	b.n	8007afc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d002      	beq.n	8007b0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	687a      	ldr	r2, [r7, #4]
 8007b08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b0a:	bf00      	nop
 8007b0c:	3714      	adds	r7, #20
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	20015264 	.word	0x20015264
 8007b1c:	2001526c 	.word	0x2001526c

08007b20 <__errno>:
 8007b20:	4b01      	ldr	r3, [pc, #4]	; (8007b28 <__errno+0x8>)
 8007b22:	6818      	ldr	r0, [r3, #0]
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	20000010 	.word	0x20000010

08007b2c <__sflush_r>:
 8007b2c:	898a      	ldrh	r2, [r1, #12]
 8007b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b32:	4605      	mov	r5, r0
 8007b34:	0710      	lsls	r0, r2, #28
 8007b36:	460c      	mov	r4, r1
 8007b38:	d458      	bmi.n	8007bec <__sflush_r+0xc0>
 8007b3a:	684b      	ldr	r3, [r1, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	dc05      	bgt.n	8007b4c <__sflush_r+0x20>
 8007b40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	dc02      	bgt.n	8007b4c <__sflush_r+0x20>
 8007b46:	2000      	movs	r0, #0
 8007b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b4e:	2e00      	cmp	r6, #0
 8007b50:	d0f9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007b52:	2300      	movs	r3, #0
 8007b54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b58:	682f      	ldr	r7, [r5, #0]
 8007b5a:	602b      	str	r3, [r5, #0]
 8007b5c:	d032      	beq.n	8007bc4 <__sflush_r+0x98>
 8007b5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	075a      	lsls	r2, r3, #29
 8007b64:	d505      	bpl.n	8007b72 <__sflush_r+0x46>
 8007b66:	6863      	ldr	r3, [r4, #4]
 8007b68:	1ac0      	subs	r0, r0, r3
 8007b6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b6c:	b10b      	cbz	r3, 8007b72 <__sflush_r+0x46>
 8007b6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b70:	1ac0      	subs	r0, r0, r3
 8007b72:	2300      	movs	r3, #0
 8007b74:	4602      	mov	r2, r0
 8007b76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b78:	6a21      	ldr	r1, [r4, #32]
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	47b0      	blx	r6
 8007b7e:	1c43      	adds	r3, r0, #1
 8007b80:	89a3      	ldrh	r3, [r4, #12]
 8007b82:	d106      	bne.n	8007b92 <__sflush_r+0x66>
 8007b84:	6829      	ldr	r1, [r5, #0]
 8007b86:	291d      	cmp	r1, #29
 8007b88:	d82c      	bhi.n	8007be4 <__sflush_r+0xb8>
 8007b8a:	4a2a      	ldr	r2, [pc, #168]	; (8007c34 <__sflush_r+0x108>)
 8007b8c:	40ca      	lsrs	r2, r1
 8007b8e:	07d6      	lsls	r6, r2, #31
 8007b90:	d528      	bpl.n	8007be4 <__sflush_r+0xb8>
 8007b92:	2200      	movs	r2, #0
 8007b94:	6062      	str	r2, [r4, #4]
 8007b96:	04d9      	lsls	r1, r3, #19
 8007b98:	6922      	ldr	r2, [r4, #16]
 8007b9a:	6022      	str	r2, [r4, #0]
 8007b9c:	d504      	bpl.n	8007ba8 <__sflush_r+0x7c>
 8007b9e:	1c42      	adds	r2, r0, #1
 8007ba0:	d101      	bne.n	8007ba6 <__sflush_r+0x7a>
 8007ba2:	682b      	ldr	r3, [r5, #0]
 8007ba4:	b903      	cbnz	r3, 8007ba8 <__sflush_r+0x7c>
 8007ba6:	6560      	str	r0, [r4, #84]	; 0x54
 8007ba8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007baa:	602f      	str	r7, [r5, #0]
 8007bac:	2900      	cmp	r1, #0
 8007bae:	d0ca      	beq.n	8007b46 <__sflush_r+0x1a>
 8007bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bb4:	4299      	cmp	r1, r3
 8007bb6:	d002      	beq.n	8007bbe <__sflush_r+0x92>
 8007bb8:	4628      	mov	r0, r5
 8007bba:	f000 f9bf 	bl	8007f3c <_free_r>
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	6360      	str	r0, [r4, #52]	; 0x34
 8007bc2:	e7c1      	b.n	8007b48 <__sflush_r+0x1c>
 8007bc4:	6a21      	ldr	r1, [r4, #32]
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	4628      	mov	r0, r5
 8007bca:	47b0      	blx	r6
 8007bcc:	1c41      	adds	r1, r0, #1
 8007bce:	d1c7      	bne.n	8007b60 <__sflush_r+0x34>
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0c4      	beq.n	8007b60 <__sflush_r+0x34>
 8007bd6:	2b1d      	cmp	r3, #29
 8007bd8:	d001      	beq.n	8007bde <__sflush_r+0xb2>
 8007bda:	2b16      	cmp	r3, #22
 8007bdc:	d101      	bne.n	8007be2 <__sflush_r+0xb6>
 8007bde:	602f      	str	r7, [r5, #0]
 8007be0:	e7b1      	b.n	8007b46 <__sflush_r+0x1a>
 8007be2:	89a3      	ldrh	r3, [r4, #12]
 8007be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be8:	81a3      	strh	r3, [r4, #12]
 8007bea:	e7ad      	b.n	8007b48 <__sflush_r+0x1c>
 8007bec:	690f      	ldr	r7, [r1, #16]
 8007bee:	2f00      	cmp	r7, #0
 8007bf0:	d0a9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007bf2:	0793      	lsls	r3, r2, #30
 8007bf4:	680e      	ldr	r6, [r1, #0]
 8007bf6:	bf08      	it	eq
 8007bf8:	694b      	ldreq	r3, [r1, #20]
 8007bfa:	600f      	str	r7, [r1, #0]
 8007bfc:	bf18      	it	ne
 8007bfe:	2300      	movne	r3, #0
 8007c00:	eba6 0807 	sub.w	r8, r6, r7
 8007c04:	608b      	str	r3, [r1, #8]
 8007c06:	f1b8 0f00 	cmp.w	r8, #0
 8007c0a:	dd9c      	ble.n	8007b46 <__sflush_r+0x1a>
 8007c0c:	6a21      	ldr	r1, [r4, #32]
 8007c0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c10:	4643      	mov	r3, r8
 8007c12:	463a      	mov	r2, r7
 8007c14:	4628      	mov	r0, r5
 8007c16:	47b0      	blx	r6
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	dc06      	bgt.n	8007c2a <__sflush_r+0xfe>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c22:	81a3      	strh	r3, [r4, #12]
 8007c24:	f04f 30ff 	mov.w	r0, #4294967295
 8007c28:	e78e      	b.n	8007b48 <__sflush_r+0x1c>
 8007c2a:	4407      	add	r7, r0
 8007c2c:	eba8 0800 	sub.w	r8, r8, r0
 8007c30:	e7e9      	b.n	8007c06 <__sflush_r+0xda>
 8007c32:	bf00      	nop
 8007c34:	20400001 	.word	0x20400001

08007c38 <_fflush_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	690b      	ldr	r3, [r1, #16]
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	b913      	cbnz	r3, 8007c48 <_fflush_r+0x10>
 8007c42:	2500      	movs	r5, #0
 8007c44:	4628      	mov	r0, r5
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	b118      	cbz	r0, 8007c52 <_fflush_r+0x1a>
 8007c4a:	6983      	ldr	r3, [r0, #24]
 8007c4c:	b90b      	cbnz	r3, 8007c52 <_fflush_r+0x1a>
 8007c4e:	f000 f899 	bl	8007d84 <__sinit>
 8007c52:	4b14      	ldr	r3, [pc, #80]	; (8007ca4 <_fflush_r+0x6c>)
 8007c54:	429c      	cmp	r4, r3
 8007c56:	d11b      	bne.n	8007c90 <_fflush_r+0x58>
 8007c58:	686c      	ldr	r4, [r5, #4]
 8007c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d0ef      	beq.n	8007c42 <_fflush_r+0xa>
 8007c62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c64:	07d0      	lsls	r0, r2, #31
 8007c66:	d404      	bmi.n	8007c72 <_fflush_r+0x3a>
 8007c68:	0599      	lsls	r1, r3, #22
 8007c6a:	d402      	bmi.n	8007c72 <_fflush_r+0x3a>
 8007c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c6e:	f000 f94c 	bl	8007f0a <__retarget_lock_acquire_recursive>
 8007c72:	4628      	mov	r0, r5
 8007c74:	4621      	mov	r1, r4
 8007c76:	f7ff ff59 	bl	8007b2c <__sflush_r>
 8007c7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c7c:	07da      	lsls	r2, r3, #31
 8007c7e:	4605      	mov	r5, r0
 8007c80:	d4e0      	bmi.n	8007c44 <_fflush_r+0xc>
 8007c82:	89a3      	ldrh	r3, [r4, #12]
 8007c84:	059b      	lsls	r3, r3, #22
 8007c86:	d4dd      	bmi.n	8007c44 <_fflush_r+0xc>
 8007c88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c8a:	f000 f93f 	bl	8007f0c <__retarget_lock_release_recursive>
 8007c8e:	e7d9      	b.n	8007c44 <_fflush_r+0xc>
 8007c90:	4b05      	ldr	r3, [pc, #20]	; (8007ca8 <_fflush_r+0x70>)
 8007c92:	429c      	cmp	r4, r3
 8007c94:	d101      	bne.n	8007c9a <_fflush_r+0x62>
 8007c96:	68ac      	ldr	r4, [r5, #8]
 8007c98:	e7df      	b.n	8007c5a <_fflush_r+0x22>
 8007c9a:	4b04      	ldr	r3, [pc, #16]	; (8007cac <_fflush_r+0x74>)
 8007c9c:	429c      	cmp	r4, r3
 8007c9e:	bf08      	it	eq
 8007ca0:	68ec      	ldreq	r4, [r5, #12]
 8007ca2:	e7da      	b.n	8007c5a <_fflush_r+0x22>
 8007ca4:	0800aa4c 	.word	0x0800aa4c
 8007ca8:	0800aa6c 	.word	0x0800aa6c
 8007cac:	0800aa2c 	.word	0x0800aa2c

08007cb0 <fflush>:
 8007cb0:	4601      	mov	r1, r0
 8007cb2:	b920      	cbnz	r0, 8007cbe <fflush+0xe>
 8007cb4:	4b04      	ldr	r3, [pc, #16]	; (8007cc8 <fflush+0x18>)
 8007cb6:	4905      	ldr	r1, [pc, #20]	; (8007ccc <fflush+0x1c>)
 8007cb8:	6818      	ldr	r0, [r3, #0]
 8007cba:	f000 b8e1 	b.w	8007e80 <_fwalk_reent>
 8007cbe:	4b04      	ldr	r3, [pc, #16]	; (8007cd0 <fflush+0x20>)
 8007cc0:	6818      	ldr	r0, [r3, #0]
 8007cc2:	f7ff bfb9 	b.w	8007c38 <_fflush_r>
 8007cc6:	bf00      	nop
 8007cc8:	0800aa8c 	.word	0x0800aa8c
 8007ccc:	08007c39 	.word	0x08007c39
 8007cd0:	20000010 	.word	0x20000010

08007cd4 <std>:
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	b510      	push	{r4, lr}
 8007cd8:	4604      	mov	r4, r0
 8007cda:	e9c0 3300 	strd	r3, r3, [r0]
 8007cde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ce2:	6083      	str	r3, [r0, #8]
 8007ce4:	8181      	strh	r1, [r0, #12]
 8007ce6:	6643      	str	r3, [r0, #100]	; 0x64
 8007ce8:	81c2      	strh	r2, [r0, #14]
 8007cea:	6183      	str	r3, [r0, #24]
 8007cec:	4619      	mov	r1, r3
 8007cee:	2208      	movs	r2, #8
 8007cf0:	305c      	adds	r0, #92	; 0x5c
 8007cf2:	f000 f91a 	bl	8007f2a <memset>
 8007cf6:	4b05      	ldr	r3, [pc, #20]	; (8007d0c <std+0x38>)
 8007cf8:	6263      	str	r3, [r4, #36]	; 0x24
 8007cfa:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <std+0x3c>)
 8007cfc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007cfe:	4b05      	ldr	r3, [pc, #20]	; (8007d14 <std+0x40>)
 8007d00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d02:	4b05      	ldr	r3, [pc, #20]	; (8007d18 <std+0x44>)
 8007d04:	6224      	str	r4, [r4, #32]
 8007d06:	6323      	str	r3, [r4, #48]	; 0x30
 8007d08:	bd10      	pop	{r4, pc}
 8007d0a:	bf00      	nop
 8007d0c:	08008be1 	.word	0x08008be1
 8007d10:	08008c03 	.word	0x08008c03
 8007d14:	08008c3b 	.word	0x08008c3b
 8007d18:	08008c5f 	.word	0x08008c5f

08007d1c <_cleanup_r>:
 8007d1c:	4901      	ldr	r1, [pc, #4]	; (8007d24 <_cleanup_r+0x8>)
 8007d1e:	f000 b8af 	b.w	8007e80 <_fwalk_reent>
 8007d22:	bf00      	nop
 8007d24:	08007c39 	.word	0x08007c39

08007d28 <__sfmoreglue>:
 8007d28:	b570      	push	{r4, r5, r6, lr}
 8007d2a:	2268      	movs	r2, #104	; 0x68
 8007d2c:	1e4d      	subs	r5, r1, #1
 8007d2e:	4355      	muls	r5, r2
 8007d30:	460e      	mov	r6, r1
 8007d32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d36:	f000 f96d 	bl	8008014 <_malloc_r>
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	b140      	cbz	r0, 8007d50 <__sfmoreglue+0x28>
 8007d3e:	2100      	movs	r1, #0
 8007d40:	e9c0 1600 	strd	r1, r6, [r0]
 8007d44:	300c      	adds	r0, #12
 8007d46:	60a0      	str	r0, [r4, #8]
 8007d48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d4c:	f000 f8ed 	bl	8007f2a <memset>
 8007d50:	4620      	mov	r0, r4
 8007d52:	bd70      	pop	{r4, r5, r6, pc}

08007d54 <__sfp_lock_acquire>:
 8007d54:	4801      	ldr	r0, [pc, #4]	; (8007d5c <__sfp_lock_acquire+0x8>)
 8007d56:	f000 b8d8 	b.w	8007f0a <__retarget_lock_acquire_recursive>
 8007d5a:	bf00      	nop
 8007d5c:	20015285 	.word	0x20015285

08007d60 <__sfp_lock_release>:
 8007d60:	4801      	ldr	r0, [pc, #4]	; (8007d68 <__sfp_lock_release+0x8>)
 8007d62:	f000 b8d3 	b.w	8007f0c <__retarget_lock_release_recursive>
 8007d66:	bf00      	nop
 8007d68:	20015285 	.word	0x20015285

08007d6c <__sinit_lock_acquire>:
 8007d6c:	4801      	ldr	r0, [pc, #4]	; (8007d74 <__sinit_lock_acquire+0x8>)
 8007d6e:	f000 b8cc 	b.w	8007f0a <__retarget_lock_acquire_recursive>
 8007d72:	bf00      	nop
 8007d74:	20015286 	.word	0x20015286

08007d78 <__sinit_lock_release>:
 8007d78:	4801      	ldr	r0, [pc, #4]	; (8007d80 <__sinit_lock_release+0x8>)
 8007d7a:	f000 b8c7 	b.w	8007f0c <__retarget_lock_release_recursive>
 8007d7e:	bf00      	nop
 8007d80:	20015286 	.word	0x20015286

08007d84 <__sinit>:
 8007d84:	b510      	push	{r4, lr}
 8007d86:	4604      	mov	r4, r0
 8007d88:	f7ff fff0 	bl	8007d6c <__sinit_lock_acquire>
 8007d8c:	69a3      	ldr	r3, [r4, #24]
 8007d8e:	b11b      	cbz	r3, 8007d98 <__sinit+0x14>
 8007d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d94:	f7ff bff0 	b.w	8007d78 <__sinit_lock_release>
 8007d98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007d9c:	6523      	str	r3, [r4, #80]	; 0x50
 8007d9e:	4b13      	ldr	r3, [pc, #76]	; (8007dec <__sinit+0x68>)
 8007da0:	4a13      	ldr	r2, [pc, #76]	; (8007df0 <__sinit+0x6c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007da6:	42a3      	cmp	r3, r4
 8007da8:	bf04      	itt	eq
 8007daa:	2301      	moveq	r3, #1
 8007dac:	61a3      	streq	r3, [r4, #24]
 8007dae:	4620      	mov	r0, r4
 8007db0:	f000 f820 	bl	8007df4 <__sfp>
 8007db4:	6060      	str	r0, [r4, #4]
 8007db6:	4620      	mov	r0, r4
 8007db8:	f000 f81c 	bl	8007df4 <__sfp>
 8007dbc:	60a0      	str	r0, [r4, #8]
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f000 f818 	bl	8007df4 <__sfp>
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	60e0      	str	r0, [r4, #12]
 8007dc8:	2104      	movs	r1, #4
 8007dca:	6860      	ldr	r0, [r4, #4]
 8007dcc:	f7ff ff82 	bl	8007cd4 <std>
 8007dd0:	68a0      	ldr	r0, [r4, #8]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	2109      	movs	r1, #9
 8007dd6:	f7ff ff7d 	bl	8007cd4 <std>
 8007dda:	68e0      	ldr	r0, [r4, #12]
 8007ddc:	2202      	movs	r2, #2
 8007dde:	2112      	movs	r1, #18
 8007de0:	f7ff ff78 	bl	8007cd4 <std>
 8007de4:	2301      	movs	r3, #1
 8007de6:	61a3      	str	r3, [r4, #24]
 8007de8:	e7d2      	b.n	8007d90 <__sinit+0xc>
 8007dea:	bf00      	nop
 8007dec:	0800aa8c 	.word	0x0800aa8c
 8007df0:	08007d1d 	.word	0x08007d1d

08007df4 <__sfp>:
 8007df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007df6:	4607      	mov	r7, r0
 8007df8:	f7ff ffac 	bl	8007d54 <__sfp_lock_acquire>
 8007dfc:	4b1e      	ldr	r3, [pc, #120]	; (8007e78 <__sfp+0x84>)
 8007dfe:	681e      	ldr	r6, [r3, #0]
 8007e00:	69b3      	ldr	r3, [r6, #24]
 8007e02:	b913      	cbnz	r3, 8007e0a <__sfp+0x16>
 8007e04:	4630      	mov	r0, r6
 8007e06:	f7ff ffbd 	bl	8007d84 <__sinit>
 8007e0a:	3648      	adds	r6, #72	; 0x48
 8007e0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	d503      	bpl.n	8007e1c <__sfp+0x28>
 8007e14:	6833      	ldr	r3, [r6, #0]
 8007e16:	b30b      	cbz	r3, 8007e5c <__sfp+0x68>
 8007e18:	6836      	ldr	r6, [r6, #0]
 8007e1a:	e7f7      	b.n	8007e0c <__sfp+0x18>
 8007e1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e20:	b9d5      	cbnz	r5, 8007e58 <__sfp+0x64>
 8007e22:	4b16      	ldr	r3, [pc, #88]	; (8007e7c <__sfp+0x88>)
 8007e24:	60e3      	str	r3, [r4, #12]
 8007e26:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e2a:	6665      	str	r5, [r4, #100]	; 0x64
 8007e2c:	f000 f86c 	bl	8007f08 <__retarget_lock_init_recursive>
 8007e30:	f7ff ff96 	bl	8007d60 <__sfp_lock_release>
 8007e34:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e38:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e3c:	6025      	str	r5, [r4, #0]
 8007e3e:	61a5      	str	r5, [r4, #24]
 8007e40:	2208      	movs	r2, #8
 8007e42:	4629      	mov	r1, r5
 8007e44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e48:	f000 f86f 	bl	8007f2a <memset>
 8007e4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e54:	4620      	mov	r0, r4
 8007e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e58:	3468      	adds	r4, #104	; 0x68
 8007e5a:	e7d9      	b.n	8007e10 <__sfp+0x1c>
 8007e5c:	2104      	movs	r1, #4
 8007e5e:	4638      	mov	r0, r7
 8007e60:	f7ff ff62 	bl	8007d28 <__sfmoreglue>
 8007e64:	4604      	mov	r4, r0
 8007e66:	6030      	str	r0, [r6, #0]
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d1d5      	bne.n	8007e18 <__sfp+0x24>
 8007e6c:	f7ff ff78 	bl	8007d60 <__sfp_lock_release>
 8007e70:	230c      	movs	r3, #12
 8007e72:	603b      	str	r3, [r7, #0]
 8007e74:	e7ee      	b.n	8007e54 <__sfp+0x60>
 8007e76:	bf00      	nop
 8007e78:	0800aa8c 	.word	0x0800aa8c
 8007e7c:	ffff0001 	.word	0xffff0001

08007e80 <_fwalk_reent>:
 8007e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e84:	4606      	mov	r6, r0
 8007e86:	4688      	mov	r8, r1
 8007e88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007e8c:	2700      	movs	r7, #0
 8007e8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e92:	f1b9 0901 	subs.w	r9, r9, #1
 8007e96:	d505      	bpl.n	8007ea4 <_fwalk_reent+0x24>
 8007e98:	6824      	ldr	r4, [r4, #0]
 8007e9a:	2c00      	cmp	r4, #0
 8007e9c:	d1f7      	bne.n	8007e8e <_fwalk_reent+0xe>
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ea4:	89ab      	ldrh	r3, [r5, #12]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d907      	bls.n	8007eba <_fwalk_reent+0x3a>
 8007eaa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	d003      	beq.n	8007eba <_fwalk_reent+0x3a>
 8007eb2:	4629      	mov	r1, r5
 8007eb4:	4630      	mov	r0, r6
 8007eb6:	47c0      	blx	r8
 8007eb8:	4307      	orrs	r7, r0
 8007eba:	3568      	adds	r5, #104	; 0x68
 8007ebc:	e7e9      	b.n	8007e92 <_fwalk_reent+0x12>
	...

08007ec0 <__libc_init_array>:
 8007ec0:	b570      	push	{r4, r5, r6, lr}
 8007ec2:	4d0d      	ldr	r5, [pc, #52]	; (8007ef8 <__libc_init_array+0x38>)
 8007ec4:	4c0d      	ldr	r4, [pc, #52]	; (8007efc <__libc_init_array+0x3c>)
 8007ec6:	1b64      	subs	r4, r4, r5
 8007ec8:	10a4      	asrs	r4, r4, #2
 8007eca:	2600      	movs	r6, #0
 8007ecc:	42a6      	cmp	r6, r4
 8007ece:	d109      	bne.n	8007ee4 <__libc_init_array+0x24>
 8007ed0:	4d0b      	ldr	r5, [pc, #44]	; (8007f00 <__libc_init_array+0x40>)
 8007ed2:	4c0c      	ldr	r4, [pc, #48]	; (8007f04 <__libc_init_array+0x44>)
 8007ed4:	f002 fc78 	bl	800a7c8 <_init>
 8007ed8:	1b64      	subs	r4, r4, r5
 8007eda:	10a4      	asrs	r4, r4, #2
 8007edc:	2600      	movs	r6, #0
 8007ede:	42a6      	cmp	r6, r4
 8007ee0:	d105      	bne.n	8007eee <__libc_init_array+0x2e>
 8007ee2:	bd70      	pop	{r4, r5, r6, pc}
 8007ee4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ee8:	4798      	blx	r3
 8007eea:	3601      	adds	r6, #1
 8007eec:	e7ee      	b.n	8007ecc <__libc_init_array+0xc>
 8007eee:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ef2:	4798      	blx	r3
 8007ef4:	3601      	adds	r6, #1
 8007ef6:	e7f2      	b.n	8007ede <__libc_init_array+0x1e>
 8007ef8:	0800ae0c 	.word	0x0800ae0c
 8007efc:	0800ae0c 	.word	0x0800ae0c
 8007f00:	0800ae0c 	.word	0x0800ae0c
 8007f04:	0800ae10 	.word	0x0800ae10

08007f08 <__retarget_lock_init_recursive>:
 8007f08:	4770      	bx	lr

08007f0a <__retarget_lock_acquire_recursive>:
 8007f0a:	4770      	bx	lr

08007f0c <__retarget_lock_release_recursive>:
 8007f0c:	4770      	bx	lr

08007f0e <memcpy>:
 8007f0e:	440a      	add	r2, r1
 8007f10:	4291      	cmp	r1, r2
 8007f12:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f16:	d100      	bne.n	8007f1a <memcpy+0xc>
 8007f18:	4770      	bx	lr
 8007f1a:	b510      	push	{r4, lr}
 8007f1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f24:	4291      	cmp	r1, r2
 8007f26:	d1f9      	bne.n	8007f1c <memcpy+0xe>
 8007f28:	bd10      	pop	{r4, pc}

08007f2a <memset>:
 8007f2a:	4402      	add	r2, r0
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d100      	bne.n	8007f34 <memset+0xa>
 8007f32:	4770      	bx	lr
 8007f34:	f803 1b01 	strb.w	r1, [r3], #1
 8007f38:	e7f9      	b.n	8007f2e <memset+0x4>
	...

08007f3c <_free_r>:
 8007f3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f3e:	2900      	cmp	r1, #0
 8007f40:	d044      	beq.n	8007fcc <_free_r+0x90>
 8007f42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f46:	9001      	str	r0, [sp, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f1a1 0404 	sub.w	r4, r1, #4
 8007f4e:	bfb8      	it	lt
 8007f50:	18e4      	addlt	r4, r4, r3
 8007f52:	f001 fe6b 	bl	8009c2c <__malloc_lock>
 8007f56:	4a1e      	ldr	r2, [pc, #120]	; (8007fd0 <_free_r+0x94>)
 8007f58:	9801      	ldr	r0, [sp, #4]
 8007f5a:	6813      	ldr	r3, [r2, #0]
 8007f5c:	b933      	cbnz	r3, 8007f6c <_free_r+0x30>
 8007f5e:	6063      	str	r3, [r4, #4]
 8007f60:	6014      	str	r4, [r2, #0]
 8007f62:	b003      	add	sp, #12
 8007f64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f68:	f001 be66 	b.w	8009c38 <__malloc_unlock>
 8007f6c:	42a3      	cmp	r3, r4
 8007f6e:	d908      	bls.n	8007f82 <_free_r+0x46>
 8007f70:	6825      	ldr	r5, [r4, #0]
 8007f72:	1961      	adds	r1, r4, r5
 8007f74:	428b      	cmp	r3, r1
 8007f76:	bf01      	itttt	eq
 8007f78:	6819      	ldreq	r1, [r3, #0]
 8007f7a:	685b      	ldreq	r3, [r3, #4]
 8007f7c:	1949      	addeq	r1, r1, r5
 8007f7e:	6021      	streq	r1, [r4, #0]
 8007f80:	e7ed      	b.n	8007f5e <_free_r+0x22>
 8007f82:	461a      	mov	r2, r3
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	b10b      	cbz	r3, 8007f8c <_free_r+0x50>
 8007f88:	42a3      	cmp	r3, r4
 8007f8a:	d9fa      	bls.n	8007f82 <_free_r+0x46>
 8007f8c:	6811      	ldr	r1, [r2, #0]
 8007f8e:	1855      	adds	r5, r2, r1
 8007f90:	42a5      	cmp	r5, r4
 8007f92:	d10b      	bne.n	8007fac <_free_r+0x70>
 8007f94:	6824      	ldr	r4, [r4, #0]
 8007f96:	4421      	add	r1, r4
 8007f98:	1854      	adds	r4, r2, r1
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	6011      	str	r1, [r2, #0]
 8007f9e:	d1e0      	bne.n	8007f62 <_free_r+0x26>
 8007fa0:	681c      	ldr	r4, [r3, #0]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	6053      	str	r3, [r2, #4]
 8007fa6:	4421      	add	r1, r4
 8007fa8:	6011      	str	r1, [r2, #0]
 8007faa:	e7da      	b.n	8007f62 <_free_r+0x26>
 8007fac:	d902      	bls.n	8007fb4 <_free_r+0x78>
 8007fae:	230c      	movs	r3, #12
 8007fb0:	6003      	str	r3, [r0, #0]
 8007fb2:	e7d6      	b.n	8007f62 <_free_r+0x26>
 8007fb4:	6825      	ldr	r5, [r4, #0]
 8007fb6:	1961      	adds	r1, r4, r5
 8007fb8:	428b      	cmp	r3, r1
 8007fba:	bf04      	itt	eq
 8007fbc:	6819      	ldreq	r1, [r3, #0]
 8007fbe:	685b      	ldreq	r3, [r3, #4]
 8007fc0:	6063      	str	r3, [r4, #4]
 8007fc2:	bf04      	itt	eq
 8007fc4:	1949      	addeq	r1, r1, r5
 8007fc6:	6021      	streq	r1, [r4, #0]
 8007fc8:	6054      	str	r4, [r2, #4]
 8007fca:	e7ca      	b.n	8007f62 <_free_r+0x26>
 8007fcc:	b003      	add	sp, #12
 8007fce:	bd30      	pop	{r4, r5, pc}
 8007fd0:	20015288 	.word	0x20015288

08007fd4 <sbrk_aligned>:
 8007fd4:	b570      	push	{r4, r5, r6, lr}
 8007fd6:	4e0e      	ldr	r6, [pc, #56]	; (8008010 <sbrk_aligned+0x3c>)
 8007fd8:	460c      	mov	r4, r1
 8007fda:	6831      	ldr	r1, [r6, #0]
 8007fdc:	4605      	mov	r5, r0
 8007fde:	b911      	cbnz	r1, 8007fe6 <sbrk_aligned+0x12>
 8007fe0:	f000 fdee 	bl	8008bc0 <_sbrk_r>
 8007fe4:	6030      	str	r0, [r6, #0]
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	4628      	mov	r0, r5
 8007fea:	f000 fde9 	bl	8008bc0 <_sbrk_r>
 8007fee:	1c43      	adds	r3, r0, #1
 8007ff0:	d00a      	beq.n	8008008 <sbrk_aligned+0x34>
 8007ff2:	1cc4      	adds	r4, r0, #3
 8007ff4:	f024 0403 	bic.w	r4, r4, #3
 8007ff8:	42a0      	cmp	r0, r4
 8007ffa:	d007      	beq.n	800800c <sbrk_aligned+0x38>
 8007ffc:	1a21      	subs	r1, r4, r0
 8007ffe:	4628      	mov	r0, r5
 8008000:	f000 fdde 	bl	8008bc0 <_sbrk_r>
 8008004:	3001      	adds	r0, #1
 8008006:	d101      	bne.n	800800c <sbrk_aligned+0x38>
 8008008:	f04f 34ff 	mov.w	r4, #4294967295
 800800c:	4620      	mov	r0, r4
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	2001528c 	.word	0x2001528c

08008014 <_malloc_r>:
 8008014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008018:	1ccd      	adds	r5, r1, #3
 800801a:	f025 0503 	bic.w	r5, r5, #3
 800801e:	3508      	adds	r5, #8
 8008020:	2d0c      	cmp	r5, #12
 8008022:	bf38      	it	cc
 8008024:	250c      	movcc	r5, #12
 8008026:	2d00      	cmp	r5, #0
 8008028:	4607      	mov	r7, r0
 800802a:	db01      	blt.n	8008030 <_malloc_r+0x1c>
 800802c:	42a9      	cmp	r1, r5
 800802e:	d905      	bls.n	800803c <_malloc_r+0x28>
 8008030:	230c      	movs	r3, #12
 8008032:	603b      	str	r3, [r7, #0]
 8008034:	2600      	movs	r6, #0
 8008036:	4630      	mov	r0, r6
 8008038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800803c:	4e2e      	ldr	r6, [pc, #184]	; (80080f8 <_malloc_r+0xe4>)
 800803e:	f001 fdf5 	bl	8009c2c <__malloc_lock>
 8008042:	6833      	ldr	r3, [r6, #0]
 8008044:	461c      	mov	r4, r3
 8008046:	bb34      	cbnz	r4, 8008096 <_malloc_r+0x82>
 8008048:	4629      	mov	r1, r5
 800804a:	4638      	mov	r0, r7
 800804c:	f7ff ffc2 	bl	8007fd4 <sbrk_aligned>
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	4604      	mov	r4, r0
 8008054:	d14d      	bne.n	80080f2 <_malloc_r+0xde>
 8008056:	6834      	ldr	r4, [r6, #0]
 8008058:	4626      	mov	r6, r4
 800805a:	2e00      	cmp	r6, #0
 800805c:	d140      	bne.n	80080e0 <_malloc_r+0xcc>
 800805e:	6823      	ldr	r3, [r4, #0]
 8008060:	4631      	mov	r1, r6
 8008062:	4638      	mov	r0, r7
 8008064:	eb04 0803 	add.w	r8, r4, r3
 8008068:	f000 fdaa 	bl	8008bc0 <_sbrk_r>
 800806c:	4580      	cmp	r8, r0
 800806e:	d13a      	bne.n	80080e6 <_malloc_r+0xd2>
 8008070:	6821      	ldr	r1, [r4, #0]
 8008072:	3503      	adds	r5, #3
 8008074:	1a6d      	subs	r5, r5, r1
 8008076:	f025 0503 	bic.w	r5, r5, #3
 800807a:	3508      	adds	r5, #8
 800807c:	2d0c      	cmp	r5, #12
 800807e:	bf38      	it	cc
 8008080:	250c      	movcc	r5, #12
 8008082:	4629      	mov	r1, r5
 8008084:	4638      	mov	r0, r7
 8008086:	f7ff ffa5 	bl	8007fd4 <sbrk_aligned>
 800808a:	3001      	adds	r0, #1
 800808c:	d02b      	beq.n	80080e6 <_malloc_r+0xd2>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	442b      	add	r3, r5
 8008092:	6023      	str	r3, [r4, #0]
 8008094:	e00e      	b.n	80080b4 <_malloc_r+0xa0>
 8008096:	6822      	ldr	r2, [r4, #0]
 8008098:	1b52      	subs	r2, r2, r5
 800809a:	d41e      	bmi.n	80080da <_malloc_r+0xc6>
 800809c:	2a0b      	cmp	r2, #11
 800809e:	d916      	bls.n	80080ce <_malloc_r+0xba>
 80080a0:	1961      	adds	r1, r4, r5
 80080a2:	42a3      	cmp	r3, r4
 80080a4:	6025      	str	r5, [r4, #0]
 80080a6:	bf18      	it	ne
 80080a8:	6059      	strne	r1, [r3, #4]
 80080aa:	6863      	ldr	r3, [r4, #4]
 80080ac:	bf08      	it	eq
 80080ae:	6031      	streq	r1, [r6, #0]
 80080b0:	5162      	str	r2, [r4, r5]
 80080b2:	604b      	str	r3, [r1, #4]
 80080b4:	4638      	mov	r0, r7
 80080b6:	f104 060b 	add.w	r6, r4, #11
 80080ba:	f001 fdbd 	bl	8009c38 <__malloc_unlock>
 80080be:	f026 0607 	bic.w	r6, r6, #7
 80080c2:	1d23      	adds	r3, r4, #4
 80080c4:	1af2      	subs	r2, r6, r3
 80080c6:	d0b6      	beq.n	8008036 <_malloc_r+0x22>
 80080c8:	1b9b      	subs	r3, r3, r6
 80080ca:	50a3      	str	r3, [r4, r2]
 80080cc:	e7b3      	b.n	8008036 <_malloc_r+0x22>
 80080ce:	6862      	ldr	r2, [r4, #4]
 80080d0:	42a3      	cmp	r3, r4
 80080d2:	bf0c      	ite	eq
 80080d4:	6032      	streq	r2, [r6, #0]
 80080d6:	605a      	strne	r2, [r3, #4]
 80080d8:	e7ec      	b.n	80080b4 <_malloc_r+0xa0>
 80080da:	4623      	mov	r3, r4
 80080dc:	6864      	ldr	r4, [r4, #4]
 80080de:	e7b2      	b.n	8008046 <_malloc_r+0x32>
 80080e0:	4634      	mov	r4, r6
 80080e2:	6876      	ldr	r6, [r6, #4]
 80080e4:	e7b9      	b.n	800805a <_malloc_r+0x46>
 80080e6:	230c      	movs	r3, #12
 80080e8:	603b      	str	r3, [r7, #0]
 80080ea:	4638      	mov	r0, r7
 80080ec:	f001 fda4 	bl	8009c38 <__malloc_unlock>
 80080f0:	e7a1      	b.n	8008036 <_malloc_r+0x22>
 80080f2:	6025      	str	r5, [r4, #0]
 80080f4:	e7de      	b.n	80080b4 <_malloc_r+0xa0>
 80080f6:	bf00      	nop
 80080f8:	20015288 	.word	0x20015288

080080fc <__cvt>:
 80080fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008100:	ec55 4b10 	vmov	r4, r5, d0
 8008104:	2d00      	cmp	r5, #0
 8008106:	460e      	mov	r6, r1
 8008108:	4619      	mov	r1, r3
 800810a:	462b      	mov	r3, r5
 800810c:	bfbb      	ittet	lt
 800810e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008112:	461d      	movlt	r5, r3
 8008114:	2300      	movge	r3, #0
 8008116:	232d      	movlt	r3, #45	; 0x2d
 8008118:	700b      	strb	r3, [r1, #0]
 800811a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800811c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008120:	4691      	mov	r9, r2
 8008122:	f023 0820 	bic.w	r8, r3, #32
 8008126:	bfbc      	itt	lt
 8008128:	4622      	movlt	r2, r4
 800812a:	4614      	movlt	r4, r2
 800812c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008130:	d005      	beq.n	800813e <__cvt+0x42>
 8008132:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008136:	d100      	bne.n	800813a <__cvt+0x3e>
 8008138:	3601      	adds	r6, #1
 800813a:	2102      	movs	r1, #2
 800813c:	e000      	b.n	8008140 <__cvt+0x44>
 800813e:	2103      	movs	r1, #3
 8008140:	ab03      	add	r3, sp, #12
 8008142:	9301      	str	r3, [sp, #4]
 8008144:	ab02      	add	r3, sp, #8
 8008146:	9300      	str	r3, [sp, #0]
 8008148:	ec45 4b10 	vmov	d0, r4, r5
 800814c:	4653      	mov	r3, sl
 800814e:	4632      	mov	r2, r6
 8008150:	f000 fefa 	bl	8008f48 <_dtoa_r>
 8008154:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008158:	4607      	mov	r7, r0
 800815a:	d102      	bne.n	8008162 <__cvt+0x66>
 800815c:	f019 0f01 	tst.w	r9, #1
 8008160:	d022      	beq.n	80081a8 <__cvt+0xac>
 8008162:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008166:	eb07 0906 	add.w	r9, r7, r6
 800816a:	d110      	bne.n	800818e <__cvt+0x92>
 800816c:	783b      	ldrb	r3, [r7, #0]
 800816e:	2b30      	cmp	r3, #48	; 0x30
 8008170:	d10a      	bne.n	8008188 <__cvt+0x8c>
 8008172:	2200      	movs	r2, #0
 8008174:	2300      	movs	r3, #0
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f8 fcad 	bl	8000ad8 <__aeabi_dcmpeq>
 800817e:	b918      	cbnz	r0, 8008188 <__cvt+0x8c>
 8008180:	f1c6 0601 	rsb	r6, r6, #1
 8008184:	f8ca 6000 	str.w	r6, [sl]
 8008188:	f8da 3000 	ldr.w	r3, [sl]
 800818c:	4499      	add	r9, r3
 800818e:	2200      	movs	r2, #0
 8008190:	2300      	movs	r3, #0
 8008192:	4620      	mov	r0, r4
 8008194:	4629      	mov	r1, r5
 8008196:	f7f8 fc9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800819a:	b108      	cbz	r0, 80081a0 <__cvt+0xa4>
 800819c:	f8cd 900c 	str.w	r9, [sp, #12]
 80081a0:	2230      	movs	r2, #48	; 0x30
 80081a2:	9b03      	ldr	r3, [sp, #12]
 80081a4:	454b      	cmp	r3, r9
 80081a6:	d307      	bcc.n	80081b8 <__cvt+0xbc>
 80081a8:	9b03      	ldr	r3, [sp, #12]
 80081aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081ac:	1bdb      	subs	r3, r3, r7
 80081ae:	4638      	mov	r0, r7
 80081b0:	6013      	str	r3, [r2, #0]
 80081b2:	b004      	add	sp, #16
 80081b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081b8:	1c59      	adds	r1, r3, #1
 80081ba:	9103      	str	r1, [sp, #12]
 80081bc:	701a      	strb	r2, [r3, #0]
 80081be:	e7f0      	b.n	80081a2 <__cvt+0xa6>

080081c0 <__exponent>:
 80081c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081c2:	4603      	mov	r3, r0
 80081c4:	2900      	cmp	r1, #0
 80081c6:	bfb8      	it	lt
 80081c8:	4249      	neglt	r1, r1
 80081ca:	f803 2b02 	strb.w	r2, [r3], #2
 80081ce:	bfb4      	ite	lt
 80081d0:	222d      	movlt	r2, #45	; 0x2d
 80081d2:	222b      	movge	r2, #43	; 0x2b
 80081d4:	2909      	cmp	r1, #9
 80081d6:	7042      	strb	r2, [r0, #1]
 80081d8:	dd2a      	ble.n	8008230 <__exponent+0x70>
 80081da:	f10d 0407 	add.w	r4, sp, #7
 80081de:	46a4      	mov	ip, r4
 80081e0:	270a      	movs	r7, #10
 80081e2:	46a6      	mov	lr, r4
 80081e4:	460a      	mov	r2, r1
 80081e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80081ea:	fb07 1516 	mls	r5, r7, r6, r1
 80081ee:	3530      	adds	r5, #48	; 0x30
 80081f0:	2a63      	cmp	r2, #99	; 0x63
 80081f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80081f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80081fa:	4631      	mov	r1, r6
 80081fc:	dcf1      	bgt.n	80081e2 <__exponent+0x22>
 80081fe:	3130      	adds	r1, #48	; 0x30
 8008200:	f1ae 0502 	sub.w	r5, lr, #2
 8008204:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008208:	1c44      	adds	r4, r0, #1
 800820a:	4629      	mov	r1, r5
 800820c:	4561      	cmp	r1, ip
 800820e:	d30a      	bcc.n	8008226 <__exponent+0x66>
 8008210:	f10d 0209 	add.w	r2, sp, #9
 8008214:	eba2 020e 	sub.w	r2, r2, lr
 8008218:	4565      	cmp	r5, ip
 800821a:	bf88      	it	hi
 800821c:	2200      	movhi	r2, #0
 800821e:	4413      	add	r3, r2
 8008220:	1a18      	subs	r0, r3, r0
 8008222:	b003      	add	sp, #12
 8008224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800822a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800822e:	e7ed      	b.n	800820c <__exponent+0x4c>
 8008230:	2330      	movs	r3, #48	; 0x30
 8008232:	3130      	adds	r1, #48	; 0x30
 8008234:	7083      	strb	r3, [r0, #2]
 8008236:	70c1      	strb	r1, [r0, #3]
 8008238:	1d03      	adds	r3, r0, #4
 800823a:	e7f1      	b.n	8008220 <__exponent+0x60>

0800823c <_printf_float>:
 800823c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008240:	ed2d 8b02 	vpush	{d8}
 8008244:	b08d      	sub	sp, #52	; 0x34
 8008246:	460c      	mov	r4, r1
 8008248:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800824c:	4616      	mov	r6, r2
 800824e:	461f      	mov	r7, r3
 8008250:	4605      	mov	r5, r0
 8008252:	f001 fc67 	bl	8009b24 <_localeconv_r>
 8008256:	f8d0 a000 	ldr.w	sl, [r0]
 800825a:	4650      	mov	r0, sl
 800825c:	f7f7 ffc0 	bl	80001e0 <strlen>
 8008260:	2300      	movs	r3, #0
 8008262:	930a      	str	r3, [sp, #40]	; 0x28
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	9305      	str	r3, [sp, #20]
 8008268:	f8d8 3000 	ldr.w	r3, [r8]
 800826c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008270:	3307      	adds	r3, #7
 8008272:	f023 0307 	bic.w	r3, r3, #7
 8008276:	f103 0208 	add.w	r2, r3, #8
 800827a:	f8c8 2000 	str.w	r2, [r8]
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008286:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800828a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800828e:	9307      	str	r3, [sp, #28]
 8008290:	f8cd 8018 	str.w	r8, [sp, #24]
 8008294:	ee08 0a10 	vmov	s16, r0
 8008298:	4b9f      	ldr	r3, [pc, #636]	; (8008518 <_printf_float+0x2dc>)
 800829a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800829e:	f04f 32ff 	mov.w	r2, #4294967295
 80082a2:	f7f8 fc4b 	bl	8000b3c <__aeabi_dcmpun>
 80082a6:	bb88      	cbnz	r0, 800830c <_printf_float+0xd0>
 80082a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082ac:	4b9a      	ldr	r3, [pc, #616]	; (8008518 <_printf_float+0x2dc>)
 80082ae:	f04f 32ff 	mov.w	r2, #4294967295
 80082b2:	f7f8 fc25 	bl	8000b00 <__aeabi_dcmple>
 80082b6:	bb48      	cbnz	r0, 800830c <_printf_float+0xd0>
 80082b8:	2200      	movs	r2, #0
 80082ba:	2300      	movs	r3, #0
 80082bc:	4640      	mov	r0, r8
 80082be:	4649      	mov	r1, r9
 80082c0:	f7f8 fc14 	bl	8000aec <__aeabi_dcmplt>
 80082c4:	b110      	cbz	r0, 80082cc <_printf_float+0x90>
 80082c6:	232d      	movs	r3, #45	; 0x2d
 80082c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082cc:	4b93      	ldr	r3, [pc, #588]	; (800851c <_printf_float+0x2e0>)
 80082ce:	4894      	ldr	r0, [pc, #592]	; (8008520 <_printf_float+0x2e4>)
 80082d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80082d4:	bf94      	ite	ls
 80082d6:	4698      	movls	r8, r3
 80082d8:	4680      	movhi	r8, r0
 80082da:	2303      	movs	r3, #3
 80082dc:	6123      	str	r3, [r4, #16]
 80082de:	9b05      	ldr	r3, [sp, #20]
 80082e0:	f023 0204 	bic.w	r2, r3, #4
 80082e4:	6022      	str	r2, [r4, #0]
 80082e6:	f04f 0900 	mov.w	r9, #0
 80082ea:	9700      	str	r7, [sp, #0]
 80082ec:	4633      	mov	r3, r6
 80082ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80082f0:	4621      	mov	r1, r4
 80082f2:	4628      	mov	r0, r5
 80082f4:	f000 f9d8 	bl	80086a8 <_printf_common>
 80082f8:	3001      	adds	r0, #1
 80082fa:	f040 8090 	bne.w	800841e <_printf_float+0x1e2>
 80082fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008302:	b00d      	add	sp, #52	; 0x34
 8008304:	ecbd 8b02 	vpop	{d8}
 8008308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830c:	4642      	mov	r2, r8
 800830e:	464b      	mov	r3, r9
 8008310:	4640      	mov	r0, r8
 8008312:	4649      	mov	r1, r9
 8008314:	f7f8 fc12 	bl	8000b3c <__aeabi_dcmpun>
 8008318:	b140      	cbz	r0, 800832c <_printf_float+0xf0>
 800831a:	464b      	mov	r3, r9
 800831c:	2b00      	cmp	r3, #0
 800831e:	bfbc      	itt	lt
 8008320:	232d      	movlt	r3, #45	; 0x2d
 8008322:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008326:	487f      	ldr	r0, [pc, #508]	; (8008524 <_printf_float+0x2e8>)
 8008328:	4b7f      	ldr	r3, [pc, #508]	; (8008528 <_printf_float+0x2ec>)
 800832a:	e7d1      	b.n	80082d0 <_printf_float+0x94>
 800832c:	6863      	ldr	r3, [r4, #4]
 800832e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008332:	9206      	str	r2, [sp, #24]
 8008334:	1c5a      	adds	r2, r3, #1
 8008336:	d13f      	bne.n	80083b8 <_printf_float+0x17c>
 8008338:	2306      	movs	r3, #6
 800833a:	6063      	str	r3, [r4, #4]
 800833c:	9b05      	ldr	r3, [sp, #20]
 800833e:	6861      	ldr	r1, [r4, #4]
 8008340:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008344:	2300      	movs	r3, #0
 8008346:	9303      	str	r3, [sp, #12]
 8008348:	ab0a      	add	r3, sp, #40	; 0x28
 800834a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800834e:	ab09      	add	r3, sp, #36	; 0x24
 8008350:	ec49 8b10 	vmov	d0, r8, r9
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	6022      	str	r2, [r4, #0]
 8008358:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800835c:	4628      	mov	r0, r5
 800835e:	f7ff fecd 	bl	80080fc <__cvt>
 8008362:	9b06      	ldr	r3, [sp, #24]
 8008364:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008366:	2b47      	cmp	r3, #71	; 0x47
 8008368:	4680      	mov	r8, r0
 800836a:	d108      	bne.n	800837e <_printf_float+0x142>
 800836c:	1cc8      	adds	r0, r1, #3
 800836e:	db02      	blt.n	8008376 <_printf_float+0x13a>
 8008370:	6863      	ldr	r3, [r4, #4]
 8008372:	4299      	cmp	r1, r3
 8008374:	dd41      	ble.n	80083fa <_printf_float+0x1be>
 8008376:	f1ab 0b02 	sub.w	fp, fp, #2
 800837a:	fa5f fb8b 	uxtb.w	fp, fp
 800837e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008382:	d820      	bhi.n	80083c6 <_printf_float+0x18a>
 8008384:	3901      	subs	r1, #1
 8008386:	465a      	mov	r2, fp
 8008388:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800838c:	9109      	str	r1, [sp, #36]	; 0x24
 800838e:	f7ff ff17 	bl	80081c0 <__exponent>
 8008392:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008394:	1813      	adds	r3, r2, r0
 8008396:	2a01      	cmp	r2, #1
 8008398:	4681      	mov	r9, r0
 800839a:	6123      	str	r3, [r4, #16]
 800839c:	dc02      	bgt.n	80083a4 <_printf_float+0x168>
 800839e:	6822      	ldr	r2, [r4, #0]
 80083a0:	07d2      	lsls	r2, r2, #31
 80083a2:	d501      	bpl.n	80083a8 <_printf_float+0x16c>
 80083a4:	3301      	adds	r3, #1
 80083a6:	6123      	str	r3, [r4, #16]
 80083a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d09c      	beq.n	80082ea <_printf_float+0xae>
 80083b0:	232d      	movs	r3, #45	; 0x2d
 80083b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083b6:	e798      	b.n	80082ea <_printf_float+0xae>
 80083b8:	9a06      	ldr	r2, [sp, #24]
 80083ba:	2a47      	cmp	r2, #71	; 0x47
 80083bc:	d1be      	bne.n	800833c <_printf_float+0x100>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1bc      	bne.n	800833c <_printf_float+0x100>
 80083c2:	2301      	movs	r3, #1
 80083c4:	e7b9      	b.n	800833a <_printf_float+0xfe>
 80083c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80083ca:	d118      	bne.n	80083fe <_printf_float+0x1c2>
 80083cc:	2900      	cmp	r1, #0
 80083ce:	6863      	ldr	r3, [r4, #4]
 80083d0:	dd0b      	ble.n	80083ea <_printf_float+0x1ae>
 80083d2:	6121      	str	r1, [r4, #16]
 80083d4:	b913      	cbnz	r3, 80083dc <_printf_float+0x1a0>
 80083d6:	6822      	ldr	r2, [r4, #0]
 80083d8:	07d0      	lsls	r0, r2, #31
 80083da:	d502      	bpl.n	80083e2 <_printf_float+0x1a6>
 80083dc:	3301      	adds	r3, #1
 80083de:	440b      	add	r3, r1
 80083e0:	6123      	str	r3, [r4, #16]
 80083e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80083e4:	f04f 0900 	mov.w	r9, #0
 80083e8:	e7de      	b.n	80083a8 <_printf_float+0x16c>
 80083ea:	b913      	cbnz	r3, 80083f2 <_printf_float+0x1b6>
 80083ec:	6822      	ldr	r2, [r4, #0]
 80083ee:	07d2      	lsls	r2, r2, #31
 80083f0:	d501      	bpl.n	80083f6 <_printf_float+0x1ba>
 80083f2:	3302      	adds	r3, #2
 80083f4:	e7f4      	b.n	80083e0 <_printf_float+0x1a4>
 80083f6:	2301      	movs	r3, #1
 80083f8:	e7f2      	b.n	80083e0 <_printf_float+0x1a4>
 80083fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80083fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008400:	4299      	cmp	r1, r3
 8008402:	db05      	blt.n	8008410 <_printf_float+0x1d4>
 8008404:	6823      	ldr	r3, [r4, #0]
 8008406:	6121      	str	r1, [r4, #16]
 8008408:	07d8      	lsls	r0, r3, #31
 800840a:	d5ea      	bpl.n	80083e2 <_printf_float+0x1a6>
 800840c:	1c4b      	adds	r3, r1, #1
 800840e:	e7e7      	b.n	80083e0 <_printf_float+0x1a4>
 8008410:	2900      	cmp	r1, #0
 8008412:	bfd4      	ite	le
 8008414:	f1c1 0202 	rsble	r2, r1, #2
 8008418:	2201      	movgt	r2, #1
 800841a:	4413      	add	r3, r2
 800841c:	e7e0      	b.n	80083e0 <_printf_float+0x1a4>
 800841e:	6823      	ldr	r3, [r4, #0]
 8008420:	055a      	lsls	r2, r3, #21
 8008422:	d407      	bmi.n	8008434 <_printf_float+0x1f8>
 8008424:	6923      	ldr	r3, [r4, #16]
 8008426:	4642      	mov	r2, r8
 8008428:	4631      	mov	r1, r6
 800842a:	4628      	mov	r0, r5
 800842c:	47b8      	blx	r7
 800842e:	3001      	adds	r0, #1
 8008430:	d12c      	bne.n	800848c <_printf_float+0x250>
 8008432:	e764      	b.n	80082fe <_printf_float+0xc2>
 8008434:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008438:	f240 80e0 	bls.w	80085fc <_printf_float+0x3c0>
 800843c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008440:	2200      	movs	r2, #0
 8008442:	2300      	movs	r3, #0
 8008444:	f7f8 fb48 	bl	8000ad8 <__aeabi_dcmpeq>
 8008448:	2800      	cmp	r0, #0
 800844a:	d034      	beq.n	80084b6 <_printf_float+0x27a>
 800844c:	4a37      	ldr	r2, [pc, #220]	; (800852c <_printf_float+0x2f0>)
 800844e:	2301      	movs	r3, #1
 8008450:	4631      	mov	r1, r6
 8008452:	4628      	mov	r0, r5
 8008454:	47b8      	blx	r7
 8008456:	3001      	adds	r0, #1
 8008458:	f43f af51 	beq.w	80082fe <_printf_float+0xc2>
 800845c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008460:	429a      	cmp	r2, r3
 8008462:	db02      	blt.n	800846a <_printf_float+0x22e>
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	07d8      	lsls	r0, r3, #31
 8008468:	d510      	bpl.n	800848c <_printf_float+0x250>
 800846a:	ee18 3a10 	vmov	r3, s16
 800846e:	4652      	mov	r2, sl
 8008470:	4631      	mov	r1, r6
 8008472:	4628      	mov	r0, r5
 8008474:	47b8      	blx	r7
 8008476:	3001      	adds	r0, #1
 8008478:	f43f af41 	beq.w	80082fe <_printf_float+0xc2>
 800847c:	f04f 0800 	mov.w	r8, #0
 8008480:	f104 091a 	add.w	r9, r4, #26
 8008484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008486:	3b01      	subs	r3, #1
 8008488:	4543      	cmp	r3, r8
 800848a:	dc09      	bgt.n	80084a0 <_printf_float+0x264>
 800848c:	6823      	ldr	r3, [r4, #0]
 800848e:	079b      	lsls	r3, r3, #30
 8008490:	f100 8105 	bmi.w	800869e <_printf_float+0x462>
 8008494:	68e0      	ldr	r0, [r4, #12]
 8008496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008498:	4298      	cmp	r0, r3
 800849a:	bfb8      	it	lt
 800849c:	4618      	movlt	r0, r3
 800849e:	e730      	b.n	8008302 <_printf_float+0xc6>
 80084a0:	2301      	movs	r3, #1
 80084a2:	464a      	mov	r2, r9
 80084a4:	4631      	mov	r1, r6
 80084a6:	4628      	mov	r0, r5
 80084a8:	47b8      	blx	r7
 80084aa:	3001      	adds	r0, #1
 80084ac:	f43f af27 	beq.w	80082fe <_printf_float+0xc2>
 80084b0:	f108 0801 	add.w	r8, r8, #1
 80084b4:	e7e6      	b.n	8008484 <_printf_float+0x248>
 80084b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	dc39      	bgt.n	8008530 <_printf_float+0x2f4>
 80084bc:	4a1b      	ldr	r2, [pc, #108]	; (800852c <_printf_float+0x2f0>)
 80084be:	2301      	movs	r3, #1
 80084c0:	4631      	mov	r1, r6
 80084c2:	4628      	mov	r0, r5
 80084c4:	47b8      	blx	r7
 80084c6:	3001      	adds	r0, #1
 80084c8:	f43f af19 	beq.w	80082fe <_printf_float+0xc2>
 80084cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084d0:	4313      	orrs	r3, r2
 80084d2:	d102      	bne.n	80084da <_printf_float+0x29e>
 80084d4:	6823      	ldr	r3, [r4, #0]
 80084d6:	07d9      	lsls	r1, r3, #31
 80084d8:	d5d8      	bpl.n	800848c <_printf_float+0x250>
 80084da:	ee18 3a10 	vmov	r3, s16
 80084de:	4652      	mov	r2, sl
 80084e0:	4631      	mov	r1, r6
 80084e2:	4628      	mov	r0, r5
 80084e4:	47b8      	blx	r7
 80084e6:	3001      	adds	r0, #1
 80084e8:	f43f af09 	beq.w	80082fe <_printf_float+0xc2>
 80084ec:	f04f 0900 	mov.w	r9, #0
 80084f0:	f104 0a1a 	add.w	sl, r4, #26
 80084f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f6:	425b      	negs	r3, r3
 80084f8:	454b      	cmp	r3, r9
 80084fa:	dc01      	bgt.n	8008500 <_printf_float+0x2c4>
 80084fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084fe:	e792      	b.n	8008426 <_printf_float+0x1ea>
 8008500:	2301      	movs	r3, #1
 8008502:	4652      	mov	r2, sl
 8008504:	4631      	mov	r1, r6
 8008506:	4628      	mov	r0, r5
 8008508:	47b8      	blx	r7
 800850a:	3001      	adds	r0, #1
 800850c:	f43f aef7 	beq.w	80082fe <_printf_float+0xc2>
 8008510:	f109 0901 	add.w	r9, r9, #1
 8008514:	e7ee      	b.n	80084f4 <_printf_float+0x2b8>
 8008516:	bf00      	nop
 8008518:	7fefffff 	.word	0x7fefffff
 800851c:	0800aa90 	.word	0x0800aa90
 8008520:	0800aa94 	.word	0x0800aa94
 8008524:	0800aa9c 	.word	0x0800aa9c
 8008528:	0800aa98 	.word	0x0800aa98
 800852c:	0800aaa0 	.word	0x0800aaa0
 8008530:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008532:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008534:	429a      	cmp	r2, r3
 8008536:	bfa8      	it	ge
 8008538:	461a      	movge	r2, r3
 800853a:	2a00      	cmp	r2, #0
 800853c:	4691      	mov	r9, r2
 800853e:	dc37      	bgt.n	80085b0 <_printf_float+0x374>
 8008540:	f04f 0b00 	mov.w	fp, #0
 8008544:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008548:	f104 021a 	add.w	r2, r4, #26
 800854c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800854e:	9305      	str	r3, [sp, #20]
 8008550:	eba3 0309 	sub.w	r3, r3, r9
 8008554:	455b      	cmp	r3, fp
 8008556:	dc33      	bgt.n	80085c0 <_printf_float+0x384>
 8008558:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800855c:	429a      	cmp	r2, r3
 800855e:	db3b      	blt.n	80085d8 <_printf_float+0x39c>
 8008560:	6823      	ldr	r3, [r4, #0]
 8008562:	07da      	lsls	r2, r3, #31
 8008564:	d438      	bmi.n	80085d8 <_printf_float+0x39c>
 8008566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008568:	9a05      	ldr	r2, [sp, #20]
 800856a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800856c:	1a9a      	subs	r2, r3, r2
 800856e:	eba3 0901 	sub.w	r9, r3, r1
 8008572:	4591      	cmp	r9, r2
 8008574:	bfa8      	it	ge
 8008576:	4691      	movge	r9, r2
 8008578:	f1b9 0f00 	cmp.w	r9, #0
 800857c:	dc35      	bgt.n	80085ea <_printf_float+0x3ae>
 800857e:	f04f 0800 	mov.w	r8, #0
 8008582:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008586:	f104 0a1a 	add.w	sl, r4, #26
 800858a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800858e:	1a9b      	subs	r3, r3, r2
 8008590:	eba3 0309 	sub.w	r3, r3, r9
 8008594:	4543      	cmp	r3, r8
 8008596:	f77f af79 	ble.w	800848c <_printf_float+0x250>
 800859a:	2301      	movs	r3, #1
 800859c:	4652      	mov	r2, sl
 800859e:	4631      	mov	r1, r6
 80085a0:	4628      	mov	r0, r5
 80085a2:	47b8      	blx	r7
 80085a4:	3001      	adds	r0, #1
 80085a6:	f43f aeaa 	beq.w	80082fe <_printf_float+0xc2>
 80085aa:	f108 0801 	add.w	r8, r8, #1
 80085ae:	e7ec      	b.n	800858a <_printf_float+0x34e>
 80085b0:	4613      	mov	r3, r2
 80085b2:	4631      	mov	r1, r6
 80085b4:	4642      	mov	r2, r8
 80085b6:	4628      	mov	r0, r5
 80085b8:	47b8      	blx	r7
 80085ba:	3001      	adds	r0, #1
 80085bc:	d1c0      	bne.n	8008540 <_printf_float+0x304>
 80085be:	e69e      	b.n	80082fe <_printf_float+0xc2>
 80085c0:	2301      	movs	r3, #1
 80085c2:	4631      	mov	r1, r6
 80085c4:	4628      	mov	r0, r5
 80085c6:	9205      	str	r2, [sp, #20]
 80085c8:	47b8      	blx	r7
 80085ca:	3001      	adds	r0, #1
 80085cc:	f43f ae97 	beq.w	80082fe <_printf_float+0xc2>
 80085d0:	9a05      	ldr	r2, [sp, #20]
 80085d2:	f10b 0b01 	add.w	fp, fp, #1
 80085d6:	e7b9      	b.n	800854c <_printf_float+0x310>
 80085d8:	ee18 3a10 	vmov	r3, s16
 80085dc:	4652      	mov	r2, sl
 80085de:	4631      	mov	r1, r6
 80085e0:	4628      	mov	r0, r5
 80085e2:	47b8      	blx	r7
 80085e4:	3001      	adds	r0, #1
 80085e6:	d1be      	bne.n	8008566 <_printf_float+0x32a>
 80085e8:	e689      	b.n	80082fe <_printf_float+0xc2>
 80085ea:	9a05      	ldr	r2, [sp, #20]
 80085ec:	464b      	mov	r3, r9
 80085ee:	4442      	add	r2, r8
 80085f0:	4631      	mov	r1, r6
 80085f2:	4628      	mov	r0, r5
 80085f4:	47b8      	blx	r7
 80085f6:	3001      	adds	r0, #1
 80085f8:	d1c1      	bne.n	800857e <_printf_float+0x342>
 80085fa:	e680      	b.n	80082fe <_printf_float+0xc2>
 80085fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085fe:	2a01      	cmp	r2, #1
 8008600:	dc01      	bgt.n	8008606 <_printf_float+0x3ca>
 8008602:	07db      	lsls	r3, r3, #31
 8008604:	d538      	bpl.n	8008678 <_printf_float+0x43c>
 8008606:	2301      	movs	r3, #1
 8008608:	4642      	mov	r2, r8
 800860a:	4631      	mov	r1, r6
 800860c:	4628      	mov	r0, r5
 800860e:	47b8      	blx	r7
 8008610:	3001      	adds	r0, #1
 8008612:	f43f ae74 	beq.w	80082fe <_printf_float+0xc2>
 8008616:	ee18 3a10 	vmov	r3, s16
 800861a:	4652      	mov	r2, sl
 800861c:	4631      	mov	r1, r6
 800861e:	4628      	mov	r0, r5
 8008620:	47b8      	blx	r7
 8008622:	3001      	adds	r0, #1
 8008624:	f43f ae6b 	beq.w	80082fe <_printf_float+0xc2>
 8008628:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800862c:	2200      	movs	r2, #0
 800862e:	2300      	movs	r3, #0
 8008630:	f7f8 fa52 	bl	8000ad8 <__aeabi_dcmpeq>
 8008634:	b9d8      	cbnz	r0, 800866e <_printf_float+0x432>
 8008636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008638:	f108 0201 	add.w	r2, r8, #1
 800863c:	3b01      	subs	r3, #1
 800863e:	4631      	mov	r1, r6
 8008640:	4628      	mov	r0, r5
 8008642:	47b8      	blx	r7
 8008644:	3001      	adds	r0, #1
 8008646:	d10e      	bne.n	8008666 <_printf_float+0x42a>
 8008648:	e659      	b.n	80082fe <_printf_float+0xc2>
 800864a:	2301      	movs	r3, #1
 800864c:	4652      	mov	r2, sl
 800864e:	4631      	mov	r1, r6
 8008650:	4628      	mov	r0, r5
 8008652:	47b8      	blx	r7
 8008654:	3001      	adds	r0, #1
 8008656:	f43f ae52 	beq.w	80082fe <_printf_float+0xc2>
 800865a:	f108 0801 	add.w	r8, r8, #1
 800865e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008660:	3b01      	subs	r3, #1
 8008662:	4543      	cmp	r3, r8
 8008664:	dcf1      	bgt.n	800864a <_printf_float+0x40e>
 8008666:	464b      	mov	r3, r9
 8008668:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800866c:	e6dc      	b.n	8008428 <_printf_float+0x1ec>
 800866e:	f04f 0800 	mov.w	r8, #0
 8008672:	f104 0a1a 	add.w	sl, r4, #26
 8008676:	e7f2      	b.n	800865e <_printf_float+0x422>
 8008678:	2301      	movs	r3, #1
 800867a:	4642      	mov	r2, r8
 800867c:	e7df      	b.n	800863e <_printf_float+0x402>
 800867e:	2301      	movs	r3, #1
 8008680:	464a      	mov	r2, r9
 8008682:	4631      	mov	r1, r6
 8008684:	4628      	mov	r0, r5
 8008686:	47b8      	blx	r7
 8008688:	3001      	adds	r0, #1
 800868a:	f43f ae38 	beq.w	80082fe <_printf_float+0xc2>
 800868e:	f108 0801 	add.w	r8, r8, #1
 8008692:	68e3      	ldr	r3, [r4, #12]
 8008694:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008696:	1a5b      	subs	r3, r3, r1
 8008698:	4543      	cmp	r3, r8
 800869a:	dcf0      	bgt.n	800867e <_printf_float+0x442>
 800869c:	e6fa      	b.n	8008494 <_printf_float+0x258>
 800869e:	f04f 0800 	mov.w	r8, #0
 80086a2:	f104 0919 	add.w	r9, r4, #25
 80086a6:	e7f4      	b.n	8008692 <_printf_float+0x456>

080086a8 <_printf_common>:
 80086a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086ac:	4616      	mov	r6, r2
 80086ae:	4699      	mov	r9, r3
 80086b0:	688a      	ldr	r2, [r1, #8]
 80086b2:	690b      	ldr	r3, [r1, #16]
 80086b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086b8:	4293      	cmp	r3, r2
 80086ba:	bfb8      	it	lt
 80086bc:	4613      	movlt	r3, r2
 80086be:	6033      	str	r3, [r6, #0]
 80086c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086c4:	4607      	mov	r7, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	b10a      	cbz	r2, 80086ce <_printf_common+0x26>
 80086ca:	3301      	adds	r3, #1
 80086cc:	6033      	str	r3, [r6, #0]
 80086ce:	6823      	ldr	r3, [r4, #0]
 80086d0:	0699      	lsls	r1, r3, #26
 80086d2:	bf42      	ittt	mi
 80086d4:	6833      	ldrmi	r3, [r6, #0]
 80086d6:	3302      	addmi	r3, #2
 80086d8:	6033      	strmi	r3, [r6, #0]
 80086da:	6825      	ldr	r5, [r4, #0]
 80086dc:	f015 0506 	ands.w	r5, r5, #6
 80086e0:	d106      	bne.n	80086f0 <_printf_common+0x48>
 80086e2:	f104 0a19 	add.w	sl, r4, #25
 80086e6:	68e3      	ldr	r3, [r4, #12]
 80086e8:	6832      	ldr	r2, [r6, #0]
 80086ea:	1a9b      	subs	r3, r3, r2
 80086ec:	42ab      	cmp	r3, r5
 80086ee:	dc26      	bgt.n	800873e <_printf_common+0x96>
 80086f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086f4:	1e13      	subs	r3, r2, #0
 80086f6:	6822      	ldr	r2, [r4, #0]
 80086f8:	bf18      	it	ne
 80086fa:	2301      	movne	r3, #1
 80086fc:	0692      	lsls	r2, r2, #26
 80086fe:	d42b      	bmi.n	8008758 <_printf_common+0xb0>
 8008700:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008704:	4649      	mov	r1, r9
 8008706:	4638      	mov	r0, r7
 8008708:	47c0      	blx	r8
 800870a:	3001      	adds	r0, #1
 800870c:	d01e      	beq.n	800874c <_printf_common+0xa4>
 800870e:	6823      	ldr	r3, [r4, #0]
 8008710:	68e5      	ldr	r5, [r4, #12]
 8008712:	6832      	ldr	r2, [r6, #0]
 8008714:	f003 0306 	and.w	r3, r3, #6
 8008718:	2b04      	cmp	r3, #4
 800871a:	bf08      	it	eq
 800871c:	1aad      	subeq	r5, r5, r2
 800871e:	68a3      	ldr	r3, [r4, #8]
 8008720:	6922      	ldr	r2, [r4, #16]
 8008722:	bf0c      	ite	eq
 8008724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008728:	2500      	movne	r5, #0
 800872a:	4293      	cmp	r3, r2
 800872c:	bfc4      	itt	gt
 800872e:	1a9b      	subgt	r3, r3, r2
 8008730:	18ed      	addgt	r5, r5, r3
 8008732:	2600      	movs	r6, #0
 8008734:	341a      	adds	r4, #26
 8008736:	42b5      	cmp	r5, r6
 8008738:	d11a      	bne.n	8008770 <_printf_common+0xc8>
 800873a:	2000      	movs	r0, #0
 800873c:	e008      	b.n	8008750 <_printf_common+0xa8>
 800873e:	2301      	movs	r3, #1
 8008740:	4652      	mov	r2, sl
 8008742:	4649      	mov	r1, r9
 8008744:	4638      	mov	r0, r7
 8008746:	47c0      	blx	r8
 8008748:	3001      	adds	r0, #1
 800874a:	d103      	bne.n	8008754 <_printf_common+0xac>
 800874c:	f04f 30ff 	mov.w	r0, #4294967295
 8008750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008754:	3501      	adds	r5, #1
 8008756:	e7c6      	b.n	80086e6 <_printf_common+0x3e>
 8008758:	18e1      	adds	r1, r4, r3
 800875a:	1c5a      	adds	r2, r3, #1
 800875c:	2030      	movs	r0, #48	; 0x30
 800875e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008762:	4422      	add	r2, r4
 8008764:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008768:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800876c:	3302      	adds	r3, #2
 800876e:	e7c7      	b.n	8008700 <_printf_common+0x58>
 8008770:	2301      	movs	r3, #1
 8008772:	4622      	mov	r2, r4
 8008774:	4649      	mov	r1, r9
 8008776:	4638      	mov	r0, r7
 8008778:	47c0      	blx	r8
 800877a:	3001      	adds	r0, #1
 800877c:	d0e6      	beq.n	800874c <_printf_common+0xa4>
 800877e:	3601      	adds	r6, #1
 8008780:	e7d9      	b.n	8008736 <_printf_common+0x8e>
	...

08008784 <_printf_i>:
 8008784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008788:	7e0f      	ldrb	r7, [r1, #24]
 800878a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800878c:	2f78      	cmp	r7, #120	; 0x78
 800878e:	4691      	mov	r9, r2
 8008790:	4680      	mov	r8, r0
 8008792:	460c      	mov	r4, r1
 8008794:	469a      	mov	sl, r3
 8008796:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800879a:	d807      	bhi.n	80087ac <_printf_i+0x28>
 800879c:	2f62      	cmp	r7, #98	; 0x62
 800879e:	d80a      	bhi.n	80087b6 <_printf_i+0x32>
 80087a0:	2f00      	cmp	r7, #0
 80087a2:	f000 80d8 	beq.w	8008956 <_printf_i+0x1d2>
 80087a6:	2f58      	cmp	r7, #88	; 0x58
 80087a8:	f000 80a3 	beq.w	80088f2 <_printf_i+0x16e>
 80087ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087b4:	e03a      	b.n	800882c <_printf_i+0xa8>
 80087b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087ba:	2b15      	cmp	r3, #21
 80087bc:	d8f6      	bhi.n	80087ac <_printf_i+0x28>
 80087be:	a101      	add	r1, pc, #4	; (adr r1, 80087c4 <_printf_i+0x40>)
 80087c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087c4:	0800881d 	.word	0x0800881d
 80087c8:	08008831 	.word	0x08008831
 80087cc:	080087ad 	.word	0x080087ad
 80087d0:	080087ad 	.word	0x080087ad
 80087d4:	080087ad 	.word	0x080087ad
 80087d8:	080087ad 	.word	0x080087ad
 80087dc:	08008831 	.word	0x08008831
 80087e0:	080087ad 	.word	0x080087ad
 80087e4:	080087ad 	.word	0x080087ad
 80087e8:	080087ad 	.word	0x080087ad
 80087ec:	080087ad 	.word	0x080087ad
 80087f0:	0800893d 	.word	0x0800893d
 80087f4:	08008861 	.word	0x08008861
 80087f8:	0800891f 	.word	0x0800891f
 80087fc:	080087ad 	.word	0x080087ad
 8008800:	080087ad 	.word	0x080087ad
 8008804:	0800895f 	.word	0x0800895f
 8008808:	080087ad 	.word	0x080087ad
 800880c:	08008861 	.word	0x08008861
 8008810:	080087ad 	.word	0x080087ad
 8008814:	080087ad 	.word	0x080087ad
 8008818:	08008927 	.word	0x08008927
 800881c:	682b      	ldr	r3, [r5, #0]
 800881e:	1d1a      	adds	r2, r3, #4
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	602a      	str	r2, [r5, #0]
 8008824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008828:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800882c:	2301      	movs	r3, #1
 800882e:	e0a3      	b.n	8008978 <_printf_i+0x1f4>
 8008830:	6820      	ldr	r0, [r4, #0]
 8008832:	6829      	ldr	r1, [r5, #0]
 8008834:	0606      	lsls	r6, r0, #24
 8008836:	f101 0304 	add.w	r3, r1, #4
 800883a:	d50a      	bpl.n	8008852 <_printf_i+0xce>
 800883c:	680e      	ldr	r6, [r1, #0]
 800883e:	602b      	str	r3, [r5, #0]
 8008840:	2e00      	cmp	r6, #0
 8008842:	da03      	bge.n	800884c <_printf_i+0xc8>
 8008844:	232d      	movs	r3, #45	; 0x2d
 8008846:	4276      	negs	r6, r6
 8008848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800884c:	485e      	ldr	r0, [pc, #376]	; (80089c8 <_printf_i+0x244>)
 800884e:	230a      	movs	r3, #10
 8008850:	e019      	b.n	8008886 <_printf_i+0x102>
 8008852:	680e      	ldr	r6, [r1, #0]
 8008854:	602b      	str	r3, [r5, #0]
 8008856:	f010 0f40 	tst.w	r0, #64	; 0x40
 800885a:	bf18      	it	ne
 800885c:	b236      	sxthne	r6, r6
 800885e:	e7ef      	b.n	8008840 <_printf_i+0xbc>
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	6820      	ldr	r0, [r4, #0]
 8008864:	1d19      	adds	r1, r3, #4
 8008866:	6029      	str	r1, [r5, #0]
 8008868:	0601      	lsls	r1, r0, #24
 800886a:	d501      	bpl.n	8008870 <_printf_i+0xec>
 800886c:	681e      	ldr	r6, [r3, #0]
 800886e:	e002      	b.n	8008876 <_printf_i+0xf2>
 8008870:	0646      	lsls	r6, r0, #25
 8008872:	d5fb      	bpl.n	800886c <_printf_i+0xe8>
 8008874:	881e      	ldrh	r6, [r3, #0]
 8008876:	4854      	ldr	r0, [pc, #336]	; (80089c8 <_printf_i+0x244>)
 8008878:	2f6f      	cmp	r7, #111	; 0x6f
 800887a:	bf0c      	ite	eq
 800887c:	2308      	moveq	r3, #8
 800887e:	230a      	movne	r3, #10
 8008880:	2100      	movs	r1, #0
 8008882:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008886:	6865      	ldr	r5, [r4, #4]
 8008888:	60a5      	str	r5, [r4, #8]
 800888a:	2d00      	cmp	r5, #0
 800888c:	bfa2      	ittt	ge
 800888e:	6821      	ldrge	r1, [r4, #0]
 8008890:	f021 0104 	bicge.w	r1, r1, #4
 8008894:	6021      	strge	r1, [r4, #0]
 8008896:	b90e      	cbnz	r6, 800889c <_printf_i+0x118>
 8008898:	2d00      	cmp	r5, #0
 800889a:	d04d      	beq.n	8008938 <_printf_i+0x1b4>
 800889c:	4615      	mov	r5, r2
 800889e:	fbb6 f1f3 	udiv	r1, r6, r3
 80088a2:	fb03 6711 	mls	r7, r3, r1, r6
 80088a6:	5dc7      	ldrb	r7, [r0, r7]
 80088a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80088ac:	4637      	mov	r7, r6
 80088ae:	42bb      	cmp	r3, r7
 80088b0:	460e      	mov	r6, r1
 80088b2:	d9f4      	bls.n	800889e <_printf_i+0x11a>
 80088b4:	2b08      	cmp	r3, #8
 80088b6:	d10b      	bne.n	80088d0 <_printf_i+0x14c>
 80088b8:	6823      	ldr	r3, [r4, #0]
 80088ba:	07de      	lsls	r6, r3, #31
 80088bc:	d508      	bpl.n	80088d0 <_printf_i+0x14c>
 80088be:	6923      	ldr	r3, [r4, #16]
 80088c0:	6861      	ldr	r1, [r4, #4]
 80088c2:	4299      	cmp	r1, r3
 80088c4:	bfde      	ittt	le
 80088c6:	2330      	movle	r3, #48	; 0x30
 80088c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80088cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80088d0:	1b52      	subs	r2, r2, r5
 80088d2:	6122      	str	r2, [r4, #16]
 80088d4:	f8cd a000 	str.w	sl, [sp]
 80088d8:	464b      	mov	r3, r9
 80088da:	aa03      	add	r2, sp, #12
 80088dc:	4621      	mov	r1, r4
 80088de:	4640      	mov	r0, r8
 80088e0:	f7ff fee2 	bl	80086a8 <_printf_common>
 80088e4:	3001      	adds	r0, #1
 80088e6:	d14c      	bne.n	8008982 <_printf_i+0x1fe>
 80088e8:	f04f 30ff 	mov.w	r0, #4294967295
 80088ec:	b004      	add	sp, #16
 80088ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088f2:	4835      	ldr	r0, [pc, #212]	; (80089c8 <_printf_i+0x244>)
 80088f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80088f8:	6829      	ldr	r1, [r5, #0]
 80088fa:	6823      	ldr	r3, [r4, #0]
 80088fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008900:	6029      	str	r1, [r5, #0]
 8008902:	061d      	lsls	r5, r3, #24
 8008904:	d514      	bpl.n	8008930 <_printf_i+0x1ac>
 8008906:	07df      	lsls	r7, r3, #31
 8008908:	bf44      	itt	mi
 800890a:	f043 0320 	orrmi.w	r3, r3, #32
 800890e:	6023      	strmi	r3, [r4, #0]
 8008910:	b91e      	cbnz	r6, 800891a <_printf_i+0x196>
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	f023 0320 	bic.w	r3, r3, #32
 8008918:	6023      	str	r3, [r4, #0]
 800891a:	2310      	movs	r3, #16
 800891c:	e7b0      	b.n	8008880 <_printf_i+0xfc>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	f043 0320 	orr.w	r3, r3, #32
 8008924:	6023      	str	r3, [r4, #0]
 8008926:	2378      	movs	r3, #120	; 0x78
 8008928:	4828      	ldr	r0, [pc, #160]	; (80089cc <_printf_i+0x248>)
 800892a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800892e:	e7e3      	b.n	80088f8 <_printf_i+0x174>
 8008930:	0659      	lsls	r1, r3, #25
 8008932:	bf48      	it	mi
 8008934:	b2b6      	uxthmi	r6, r6
 8008936:	e7e6      	b.n	8008906 <_printf_i+0x182>
 8008938:	4615      	mov	r5, r2
 800893a:	e7bb      	b.n	80088b4 <_printf_i+0x130>
 800893c:	682b      	ldr	r3, [r5, #0]
 800893e:	6826      	ldr	r6, [r4, #0]
 8008940:	6961      	ldr	r1, [r4, #20]
 8008942:	1d18      	adds	r0, r3, #4
 8008944:	6028      	str	r0, [r5, #0]
 8008946:	0635      	lsls	r5, r6, #24
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	d501      	bpl.n	8008950 <_printf_i+0x1cc>
 800894c:	6019      	str	r1, [r3, #0]
 800894e:	e002      	b.n	8008956 <_printf_i+0x1d2>
 8008950:	0670      	lsls	r0, r6, #25
 8008952:	d5fb      	bpl.n	800894c <_printf_i+0x1c8>
 8008954:	8019      	strh	r1, [r3, #0]
 8008956:	2300      	movs	r3, #0
 8008958:	6123      	str	r3, [r4, #16]
 800895a:	4615      	mov	r5, r2
 800895c:	e7ba      	b.n	80088d4 <_printf_i+0x150>
 800895e:	682b      	ldr	r3, [r5, #0]
 8008960:	1d1a      	adds	r2, r3, #4
 8008962:	602a      	str	r2, [r5, #0]
 8008964:	681d      	ldr	r5, [r3, #0]
 8008966:	6862      	ldr	r2, [r4, #4]
 8008968:	2100      	movs	r1, #0
 800896a:	4628      	mov	r0, r5
 800896c:	f7f7 fc40 	bl	80001f0 <memchr>
 8008970:	b108      	cbz	r0, 8008976 <_printf_i+0x1f2>
 8008972:	1b40      	subs	r0, r0, r5
 8008974:	6060      	str	r0, [r4, #4]
 8008976:	6863      	ldr	r3, [r4, #4]
 8008978:	6123      	str	r3, [r4, #16]
 800897a:	2300      	movs	r3, #0
 800897c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008980:	e7a8      	b.n	80088d4 <_printf_i+0x150>
 8008982:	6923      	ldr	r3, [r4, #16]
 8008984:	462a      	mov	r2, r5
 8008986:	4649      	mov	r1, r9
 8008988:	4640      	mov	r0, r8
 800898a:	47d0      	blx	sl
 800898c:	3001      	adds	r0, #1
 800898e:	d0ab      	beq.n	80088e8 <_printf_i+0x164>
 8008990:	6823      	ldr	r3, [r4, #0]
 8008992:	079b      	lsls	r3, r3, #30
 8008994:	d413      	bmi.n	80089be <_printf_i+0x23a>
 8008996:	68e0      	ldr	r0, [r4, #12]
 8008998:	9b03      	ldr	r3, [sp, #12]
 800899a:	4298      	cmp	r0, r3
 800899c:	bfb8      	it	lt
 800899e:	4618      	movlt	r0, r3
 80089a0:	e7a4      	b.n	80088ec <_printf_i+0x168>
 80089a2:	2301      	movs	r3, #1
 80089a4:	4632      	mov	r2, r6
 80089a6:	4649      	mov	r1, r9
 80089a8:	4640      	mov	r0, r8
 80089aa:	47d0      	blx	sl
 80089ac:	3001      	adds	r0, #1
 80089ae:	d09b      	beq.n	80088e8 <_printf_i+0x164>
 80089b0:	3501      	adds	r5, #1
 80089b2:	68e3      	ldr	r3, [r4, #12]
 80089b4:	9903      	ldr	r1, [sp, #12]
 80089b6:	1a5b      	subs	r3, r3, r1
 80089b8:	42ab      	cmp	r3, r5
 80089ba:	dcf2      	bgt.n	80089a2 <_printf_i+0x21e>
 80089bc:	e7eb      	b.n	8008996 <_printf_i+0x212>
 80089be:	2500      	movs	r5, #0
 80089c0:	f104 0619 	add.w	r6, r4, #25
 80089c4:	e7f5      	b.n	80089b2 <_printf_i+0x22e>
 80089c6:	bf00      	nop
 80089c8:	0800aaa2 	.word	0x0800aaa2
 80089cc:	0800aab3 	.word	0x0800aab3

080089d0 <iprintf>:
 80089d0:	b40f      	push	{r0, r1, r2, r3}
 80089d2:	4b0a      	ldr	r3, [pc, #40]	; (80089fc <iprintf+0x2c>)
 80089d4:	b513      	push	{r0, r1, r4, lr}
 80089d6:	681c      	ldr	r4, [r3, #0]
 80089d8:	b124      	cbz	r4, 80089e4 <iprintf+0x14>
 80089da:	69a3      	ldr	r3, [r4, #24]
 80089dc:	b913      	cbnz	r3, 80089e4 <iprintf+0x14>
 80089de:	4620      	mov	r0, r4
 80089e0:	f7ff f9d0 	bl	8007d84 <__sinit>
 80089e4:	ab05      	add	r3, sp, #20
 80089e6:	9a04      	ldr	r2, [sp, #16]
 80089e8:	68a1      	ldr	r1, [r4, #8]
 80089ea:	9301      	str	r3, [sp, #4]
 80089ec:	4620      	mov	r0, r4
 80089ee:	f001 fced 	bl	800a3cc <_vfiprintf_r>
 80089f2:	b002      	add	sp, #8
 80089f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089f8:	b004      	add	sp, #16
 80089fa:	4770      	bx	lr
 80089fc:	20000010 	.word	0x20000010

08008a00 <_puts_r>:
 8008a00:	b570      	push	{r4, r5, r6, lr}
 8008a02:	460e      	mov	r6, r1
 8008a04:	4605      	mov	r5, r0
 8008a06:	b118      	cbz	r0, 8008a10 <_puts_r+0x10>
 8008a08:	6983      	ldr	r3, [r0, #24]
 8008a0a:	b90b      	cbnz	r3, 8008a10 <_puts_r+0x10>
 8008a0c:	f7ff f9ba 	bl	8007d84 <__sinit>
 8008a10:	69ab      	ldr	r3, [r5, #24]
 8008a12:	68ac      	ldr	r4, [r5, #8]
 8008a14:	b913      	cbnz	r3, 8008a1c <_puts_r+0x1c>
 8008a16:	4628      	mov	r0, r5
 8008a18:	f7ff f9b4 	bl	8007d84 <__sinit>
 8008a1c:	4b2c      	ldr	r3, [pc, #176]	; (8008ad0 <_puts_r+0xd0>)
 8008a1e:	429c      	cmp	r4, r3
 8008a20:	d120      	bne.n	8008a64 <_puts_r+0x64>
 8008a22:	686c      	ldr	r4, [r5, #4]
 8008a24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a26:	07db      	lsls	r3, r3, #31
 8008a28:	d405      	bmi.n	8008a36 <_puts_r+0x36>
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	0598      	lsls	r0, r3, #22
 8008a2e:	d402      	bmi.n	8008a36 <_puts_r+0x36>
 8008a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a32:	f7ff fa6a 	bl	8007f0a <__retarget_lock_acquire_recursive>
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	0719      	lsls	r1, r3, #28
 8008a3a:	d51d      	bpl.n	8008a78 <_puts_r+0x78>
 8008a3c:	6923      	ldr	r3, [r4, #16]
 8008a3e:	b1db      	cbz	r3, 8008a78 <_puts_r+0x78>
 8008a40:	3e01      	subs	r6, #1
 8008a42:	68a3      	ldr	r3, [r4, #8]
 8008a44:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	60a3      	str	r3, [r4, #8]
 8008a4c:	bb39      	cbnz	r1, 8008a9e <_puts_r+0x9e>
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	da38      	bge.n	8008ac4 <_puts_r+0xc4>
 8008a52:	4622      	mov	r2, r4
 8008a54:	210a      	movs	r1, #10
 8008a56:	4628      	mov	r0, r5
 8008a58:	f000 f906 	bl	8008c68 <__swbuf_r>
 8008a5c:	3001      	adds	r0, #1
 8008a5e:	d011      	beq.n	8008a84 <_puts_r+0x84>
 8008a60:	250a      	movs	r5, #10
 8008a62:	e011      	b.n	8008a88 <_puts_r+0x88>
 8008a64:	4b1b      	ldr	r3, [pc, #108]	; (8008ad4 <_puts_r+0xd4>)
 8008a66:	429c      	cmp	r4, r3
 8008a68:	d101      	bne.n	8008a6e <_puts_r+0x6e>
 8008a6a:	68ac      	ldr	r4, [r5, #8]
 8008a6c:	e7da      	b.n	8008a24 <_puts_r+0x24>
 8008a6e:	4b1a      	ldr	r3, [pc, #104]	; (8008ad8 <_puts_r+0xd8>)
 8008a70:	429c      	cmp	r4, r3
 8008a72:	bf08      	it	eq
 8008a74:	68ec      	ldreq	r4, [r5, #12]
 8008a76:	e7d5      	b.n	8008a24 <_puts_r+0x24>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	f000 f958 	bl	8008d30 <__swsetup_r>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d0dd      	beq.n	8008a40 <_puts_r+0x40>
 8008a84:	f04f 35ff 	mov.w	r5, #4294967295
 8008a88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a8a:	07da      	lsls	r2, r3, #31
 8008a8c:	d405      	bmi.n	8008a9a <_puts_r+0x9a>
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	059b      	lsls	r3, r3, #22
 8008a92:	d402      	bmi.n	8008a9a <_puts_r+0x9a>
 8008a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a96:	f7ff fa39 	bl	8007f0c <__retarget_lock_release_recursive>
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	da04      	bge.n	8008aac <_puts_r+0xac>
 8008aa2:	69a2      	ldr	r2, [r4, #24]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	dc06      	bgt.n	8008ab6 <_puts_r+0xb6>
 8008aa8:	290a      	cmp	r1, #10
 8008aaa:	d004      	beq.n	8008ab6 <_puts_r+0xb6>
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	6022      	str	r2, [r4, #0]
 8008ab2:	7019      	strb	r1, [r3, #0]
 8008ab4:	e7c5      	b.n	8008a42 <_puts_r+0x42>
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	4628      	mov	r0, r5
 8008aba:	f000 f8d5 	bl	8008c68 <__swbuf_r>
 8008abe:	3001      	adds	r0, #1
 8008ac0:	d1bf      	bne.n	8008a42 <_puts_r+0x42>
 8008ac2:	e7df      	b.n	8008a84 <_puts_r+0x84>
 8008ac4:	6823      	ldr	r3, [r4, #0]
 8008ac6:	250a      	movs	r5, #10
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	6022      	str	r2, [r4, #0]
 8008acc:	701d      	strb	r5, [r3, #0]
 8008ace:	e7db      	b.n	8008a88 <_puts_r+0x88>
 8008ad0:	0800aa4c 	.word	0x0800aa4c
 8008ad4:	0800aa6c 	.word	0x0800aa6c
 8008ad8:	0800aa2c 	.word	0x0800aa2c

08008adc <puts>:
 8008adc:	4b02      	ldr	r3, [pc, #8]	; (8008ae8 <puts+0xc>)
 8008ade:	4601      	mov	r1, r0
 8008ae0:	6818      	ldr	r0, [r3, #0]
 8008ae2:	f7ff bf8d 	b.w	8008a00 <_puts_r>
 8008ae6:	bf00      	nop
 8008ae8:	20000010 	.word	0x20000010

08008aec <cleanup_glue>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	460c      	mov	r4, r1
 8008af0:	6809      	ldr	r1, [r1, #0]
 8008af2:	4605      	mov	r5, r0
 8008af4:	b109      	cbz	r1, 8008afa <cleanup_glue+0xe>
 8008af6:	f7ff fff9 	bl	8008aec <cleanup_glue>
 8008afa:	4621      	mov	r1, r4
 8008afc:	4628      	mov	r0, r5
 8008afe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b02:	f7ff ba1b 	b.w	8007f3c <_free_r>
	...

08008b08 <_reclaim_reent>:
 8008b08:	4b2c      	ldr	r3, [pc, #176]	; (8008bbc <_reclaim_reent+0xb4>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4283      	cmp	r3, r0
 8008b0e:	b570      	push	{r4, r5, r6, lr}
 8008b10:	4604      	mov	r4, r0
 8008b12:	d051      	beq.n	8008bb8 <_reclaim_reent+0xb0>
 8008b14:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008b16:	b143      	cbz	r3, 8008b2a <_reclaim_reent+0x22>
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d14a      	bne.n	8008bb4 <_reclaim_reent+0xac>
 8008b1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b20:	6819      	ldr	r1, [r3, #0]
 8008b22:	b111      	cbz	r1, 8008b2a <_reclaim_reent+0x22>
 8008b24:	4620      	mov	r0, r4
 8008b26:	f7ff fa09 	bl	8007f3c <_free_r>
 8008b2a:	6961      	ldr	r1, [r4, #20]
 8008b2c:	b111      	cbz	r1, 8008b34 <_reclaim_reent+0x2c>
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f7ff fa04 	bl	8007f3c <_free_r>
 8008b34:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008b36:	b111      	cbz	r1, 8008b3e <_reclaim_reent+0x36>
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f7ff f9ff 	bl	8007f3c <_free_r>
 8008b3e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008b40:	b111      	cbz	r1, 8008b48 <_reclaim_reent+0x40>
 8008b42:	4620      	mov	r0, r4
 8008b44:	f7ff f9fa 	bl	8007f3c <_free_r>
 8008b48:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008b4a:	b111      	cbz	r1, 8008b52 <_reclaim_reent+0x4a>
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f7ff f9f5 	bl	8007f3c <_free_r>
 8008b52:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008b54:	b111      	cbz	r1, 8008b5c <_reclaim_reent+0x54>
 8008b56:	4620      	mov	r0, r4
 8008b58:	f7ff f9f0 	bl	8007f3c <_free_r>
 8008b5c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008b5e:	b111      	cbz	r1, 8008b66 <_reclaim_reent+0x5e>
 8008b60:	4620      	mov	r0, r4
 8008b62:	f7ff f9eb 	bl	8007f3c <_free_r>
 8008b66:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008b68:	b111      	cbz	r1, 8008b70 <_reclaim_reent+0x68>
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f7ff f9e6 	bl	8007f3c <_free_r>
 8008b70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b72:	b111      	cbz	r1, 8008b7a <_reclaim_reent+0x72>
 8008b74:	4620      	mov	r0, r4
 8008b76:	f7ff f9e1 	bl	8007f3c <_free_r>
 8008b7a:	69a3      	ldr	r3, [r4, #24]
 8008b7c:	b1e3      	cbz	r3, 8008bb8 <_reclaim_reent+0xb0>
 8008b7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008b80:	4620      	mov	r0, r4
 8008b82:	4798      	blx	r3
 8008b84:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008b86:	b1b9      	cbz	r1, 8008bb8 <_reclaim_reent+0xb0>
 8008b88:	4620      	mov	r0, r4
 8008b8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b8e:	f7ff bfad 	b.w	8008aec <cleanup_glue>
 8008b92:	5949      	ldr	r1, [r1, r5]
 8008b94:	b941      	cbnz	r1, 8008ba8 <_reclaim_reent+0xa0>
 8008b96:	3504      	adds	r5, #4
 8008b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b9a:	2d80      	cmp	r5, #128	; 0x80
 8008b9c:	68d9      	ldr	r1, [r3, #12]
 8008b9e:	d1f8      	bne.n	8008b92 <_reclaim_reent+0x8a>
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f7ff f9cb 	bl	8007f3c <_free_r>
 8008ba6:	e7ba      	b.n	8008b1e <_reclaim_reent+0x16>
 8008ba8:	680e      	ldr	r6, [r1, #0]
 8008baa:	4620      	mov	r0, r4
 8008bac:	f7ff f9c6 	bl	8007f3c <_free_r>
 8008bb0:	4631      	mov	r1, r6
 8008bb2:	e7ef      	b.n	8008b94 <_reclaim_reent+0x8c>
 8008bb4:	2500      	movs	r5, #0
 8008bb6:	e7ef      	b.n	8008b98 <_reclaim_reent+0x90>
 8008bb8:	bd70      	pop	{r4, r5, r6, pc}
 8008bba:	bf00      	nop
 8008bbc:	20000010 	.word	0x20000010

08008bc0 <_sbrk_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	4d06      	ldr	r5, [pc, #24]	; (8008bdc <_sbrk_r+0x1c>)
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	4608      	mov	r0, r1
 8008bca:	602b      	str	r3, [r5, #0]
 8008bcc:	f7f9 fa5e 	bl	800208c <_sbrk>
 8008bd0:	1c43      	adds	r3, r0, #1
 8008bd2:	d102      	bne.n	8008bda <_sbrk_r+0x1a>
 8008bd4:	682b      	ldr	r3, [r5, #0]
 8008bd6:	b103      	cbz	r3, 8008bda <_sbrk_r+0x1a>
 8008bd8:	6023      	str	r3, [r4, #0]
 8008bda:	bd38      	pop	{r3, r4, r5, pc}
 8008bdc:	20015290 	.word	0x20015290

08008be0 <__sread>:
 8008be0:	b510      	push	{r4, lr}
 8008be2:	460c      	mov	r4, r1
 8008be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be8:	f001 fd20 	bl	800a62c <_read_r>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	bfab      	itete	ge
 8008bf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bf2:	89a3      	ldrhlt	r3, [r4, #12]
 8008bf4:	181b      	addge	r3, r3, r0
 8008bf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bfa:	bfac      	ite	ge
 8008bfc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bfe:	81a3      	strhlt	r3, [r4, #12]
 8008c00:	bd10      	pop	{r4, pc}

08008c02 <__swrite>:
 8008c02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c06:	461f      	mov	r7, r3
 8008c08:	898b      	ldrh	r3, [r1, #12]
 8008c0a:	05db      	lsls	r3, r3, #23
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	460c      	mov	r4, r1
 8008c10:	4616      	mov	r6, r2
 8008c12:	d505      	bpl.n	8008c20 <__swrite+0x1e>
 8008c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c18:	2302      	movs	r3, #2
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f000 ff86 	bl	8009b2c <_lseek_r>
 8008c20:	89a3      	ldrh	r3, [r4, #12]
 8008c22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c2a:	81a3      	strh	r3, [r4, #12]
 8008c2c:	4632      	mov	r2, r6
 8008c2e:	463b      	mov	r3, r7
 8008c30:	4628      	mov	r0, r5
 8008c32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c36:	f000 b869 	b.w	8008d0c <_write_r>

08008c3a <__sseek>:
 8008c3a:	b510      	push	{r4, lr}
 8008c3c:	460c      	mov	r4, r1
 8008c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c42:	f000 ff73 	bl	8009b2c <_lseek_r>
 8008c46:	1c43      	adds	r3, r0, #1
 8008c48:	89a3      	ldrh	r3, [r4, #12]
 8008c4a:	bf15      	itete	ne
 8008c4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c56:	81a3      	strheq	r3, [r4, #12]
 8008c58:	bf18      	it	ne
 8008c5a:	81a3      	strhne	r3, [r4, #12]
 8008c5c:	bd10      	pop	{r4, pc}

08008c5e <__sclose>:
 8008c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c62:	f000 b8d3 	b.w	8008e0c <_close_r>
	...

08008c68 <__swbuf_r>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	460e      	mov	r6, r1
 8008c6c:	4614      	mov	r4, r2
 8008c6e:	4605      	mov	r5, r0
 8008c70:	b118      	cbz	r0, 8008c7a <__swbuf_r+0x12>
 8008c72:	6983      	ldr	r3, [r0, #24]
 8008c74:	b90b      	cbnz	r3, 8008c7a <__swbuf_r+0x12>
 8008c76:	f7ff f885 	bl	8007d84 <__sinit>
 8008c7a:	4b21      	ldr	r3, [pc, #132]	; (8008d00 <__swbuf_r+0x98>)
 8008c7c:	429c      	cmp	r4, r3
 8008c7e:	d12b      	bne.n	8008cd8 <__swbuf_r+0x70>
 8008c80:	686c      	ldr	r4, [r5, #4]
 8008c82:	69a3      	ldr	r3, [r4, #24]
 8008c84:	60a3      	str	r3, [r4, #8]
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	071a      	lsls	r2, r3, #28
 8008c8a:	d52f      	bpl.n	8008cec <__swbuf_r+0x84>
 8008c8c:	6923      	ldr	r3, [r4, #16]
 8008c8e:	b36b      	cbz	r3, 8008cec <__swbuf_r+0x84>
 8008c90:	6923      	ldr	r3, [r4, #16]
 8008c92:	6820      	ldr	r0, [r4, #0]
 8008c94:	1ac0      	subs	r0, r0, r3
 8008c96:	6963      	ldr	r3, [r4, #20]
 8008c98:	b2f6      	uxtb	r6, r6
 8008c9a:	4283      	cmp	r3, r0
 8008c9c:	4637      	mov	r7, r6
 8008c9e:	dc04      	bgt.n	8008caa <__swbuf_r+0x42>
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	f7fe ffc8 	bl	8007c38 <_fflush_r>
 8008ca8:	bb30      	cbnz	r0, 8008cf8 <__swbuf_r+0x90>
 8008caa:	68a3      	ldr	r3, [r4, #8]
 8008cac:	3b01      	subs	r3, #1
 8008cae:	60a3      	str	r3, [r4, #8]
 8008cb0:	6823      	ldr	r3, [r4, #0]
 8008cb2:	1c5a      	adds	r2, r3, #1
 8008cb4:	6022      	str	r2, [r4, #0]
 8008cb6:	701e      	strb	r6, [r3, #0]
 8008cb8:	6963      	ldr	r3, [r4, #20]
 8008cba:	3001      	adds	r0, #1
 8008cbc:	4283      	cmp	r3, r0
 8008cbe:	d004      	beq.n	8008cca <__swbuf_r+0x62>
 8008cc0:	89a3      	ldrh	r3, [r4, #12]
 8008cc2:	07db      	lsls	r3, r3, #31
 8008cc4:	d506      	bpl.n	8008cd4 <__swbuf_r+0x6c>
 8008cc6:	2e0a      	cmp	r6, #10
 8008cc8:	d104      	bne.n	8008cd4 <__swbuf_r+0x6c>
 8008cca:	4621      	mov	r1, r4
 8008ccc:	4628      	mov	r0, r5
 8008cce:	f7fe ffb3 	bl	8007c38 <_fflush_r>
 8008cd2:	b988      	cbnz	r0, 8008cf8 <__swbuf_r+0x90>
 8008cd4:	4638      	mov	r0, r7
 8008cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cd8:	4b0a      	ldr	r3, [pc, #40]	; (8008d04 <__swbuf_r+0x9c>)
 8008cda:	429c      	cmp	r4, r3
 8008cdc:	d101      	bne.n	8008ce2 <__swbuf_r+0x7a>
 8008cde:	68ac      	ldr	r4, [r5, #8]
 8008ce0:	e7cf      	b.n	8008c82 <__swbuf_r+0x1a>
 8008ce2:	4b09      	ldr	r3, [pc, #36]	; (8008d08 <__swbuf_r+0xa0>)
 8008ce4:	429c      	cmp	r4, r3
 8008ce6:	bf08      	it	eq
 8008ce8:	68ec      	ldreq	r4, [r5, #12]
 8008cea:	e7ca      	b.n	8008c82 <__swbuf_r+0x1a>
 8008cec:	4621      	mov	r1, r4
 8008cee:	4628      	mov	r0, r5
 8008cf0:	f000 f81e 	bl	8008d30 <__swsetup_r>
 8008cf4:	2800      	cmp	r0, #0
 8008cf6:	d0cb      	beq.n	8008c90 <__swbuf_r+0x28>
 8008cf8:	f04f 37ff 	mov.w	r7, #4294967295
 8008cfc:	e7ea      	b.n	8008cd4 <__swbuf_r+0x6c>
 8008cfe:	bf00      	nop
 8008d00:	0800aa4c 	.word	0x0800aa4c
 8008d04:	0800aa6c 	.word	0x0800aa6c
 8008d08:	0800aa2c 	.word	0x0800aa2c

08008d0c <_write_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	4d07      	ldr	r5, [pc, #28]	; (8008d2c <_write_r+0x20>)
 8008d10:	4604      	mov	r4, r0
 8008d12:	4608      	mov	r0, r1
 8008d14:	4611      	mov	r1, r2
 8008d16:	2200      	movs	r2, #0
 8008d18:	602a      	str	r2, [r5, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	f7f8 fd26 	bl	800176c <_write>
 8008d20:	1c43      	adds	r3, r0, #1
 8008d22:	d102      	bne.n	8008d2a <_write_r+0x1e>
 8008d24:	682b      	ldr	r3, [r5, #0]
 8008d26:	b103      	cbz	r3, 8008d2a <_write_r+0x1e>
 8008d28:	6023      	str	r3, [r4, #0]
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	20015290 	.word	0x20015290

08008d30 <__swsetup_r>:
 8008d30:	4b32      	ldr	r3, [pc, #200]	; (8008dfc <__swsetup_r+0xcc>)
 8008d32:	b570      	push	{r4, r5, r6, lr}
 8008d34:	681d      	ldr	r5, [r3, #0]
 8008d36:	4606      	mov	r6, r0
 8008d38:	460c      	mov	r4, r1
 8008d3a:	b125      	cbz	r5, 8008d46 <__swsetup_r+0x16>
 8008d3c:	69ab      	ldr	r3, [r5, #24]
 8008d3e:	b913      	cbnz	r3, 8008d46 <__swsetup_r+0x16>
 8008d40:	4628      	mov	r0, r5
 8008d42:	f7ff f81f 	bl	8007d84 <__sinit>
 8008d46:	4b2e      	ldr	r3, [pc, #184]	; (8008e00 <__swsetup_r+0xd0>)
 8008d48:	429c      	cmp	r4, r3
 8008d4a:	d10f      	bne.n	8008d6c <__swsetup_r+0x3c>
 8008d4c:	686c      	ldr	r4, [r5, #4]
 8008d4e:	89a3      	ldrh	r3, [r4, #12]
 8008d50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d54:	0719      	lsls	r1, r3, #28
 8008d56:	d42c      	bmi.n	8008db2 <__swsetup_r+0x82>
 8008d58:	06dd      	lsls	r5, r3, #27
 8008d5a:	d411      	bmi.n	8008d80 <__swsetup_r+0x50>
 8008d5c:	2309      	movs	r3, #9
 8008d5e:	6033      	str	r3, [r6, #0]
 8008d60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d64:	81a3      	strh	r3, [r4, #12]
 8008d66:	f04f 30ff 	mov.w	r0, #4294967295
 8008d6a:	e03e      	b.n	8008dea <__swsetup_r+0xba>
 8008d6c:	4b25      	ldr	r3, [pc, #148]	; (8008e04 <__swsetup_r+0xd4>)
 8008d6e:	429c      	cmp	r4, r3
 8008d70:	d101      	bne.n	8008d76 <__swsetup_r+0x46>
 8008d72:	68ac      	ldr	r4, [r5, #8]
 8008d74:	e7eb      	b.n	8008d4e <__swsetup_r+0x1e>
 8008d76:	4b24      	ldr	r3, [pc, #144]	; (8008e08 <__swsetup_r+0xd8>)
 8008d78:	429c      	cmp	r4, r3
 8008d7a:	bf08      	it	eq
 8008d7c:	68ec      	ldreq	r4, [r5, #12]
 8008d7e:	e7e6      	b.n	8008d4e <__swsetup_r+0x1e>
 8008d80:	0758      	lsls	r0, r3, #29
 8008d82:	d512      	bpl.n	8008daa <__swsetup_r+0x7a>
 8008d84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d86:	b141      	cbz	r1, 8008d9a <__swsetup_r+0x6a>
 8008d88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d8c:	4299      	cmp	r1, r3
 8008d8e:	d002      	beq.n	8008d96 <__swsetup_r+0x66>
 8008d90:	4630      	mov	r0, r6
 8008d92:	f7ff f8d3 	bl	8007f3c <_free_r>
 8008d96:	2300      	movs	r3, #0
 8008d98:	6363      	str	r3, [r4, #52]	; 0x34
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008da0:	81a3      	strh	r3, [r4, #12]
 8008da2:	2300      	movs	r3, #0
 8008da4:	6063      	str	r3, [r4, #4]
 8008da6:	6923      	ldr	r3, [r4, #16]
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	89a3      	ldrh	r3, [r4, #12]
 8008dac:	f043 0308 	orr.w	r3, r3, #8
 8008db0:	81a3      	strh	r3, [r4, #12]
 8008db2:	6923      	ldr	r3, [r4, #16]
 8008db4:	b94b      	cbnz	r3, 8008dca <__swsetup_r+0x9a>
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dc0:	d003      	beq.n	8008dca <__swsetup_r+0x9a>
 8008dc2:	4621      	mov	r1, r4
 8008dc4:	4630      	mov	r0, r6
 8008dc6:	f000 fee9 	bl	8009b9c <__smakebuf_r>
 8008dca:	89a0      	ldrh	r0, [r4, #12]
 8008dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dd0:	f010 0301 	ands.w	r3, r0, #1
 8008dd4:	d00a      	beq.n	8008dec <__swsetup_r+0xbc>
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60a3      	str	r3, [r4, #8]
 8008dda:	6963      	ldr	r3, [r4, #20]
 8008ddc:	425b      	negs	r3, r3
 8008dde:	61a3      	str	r3, [r4, #24]
 8008de0:	6923      	ldr	r3, [r4, #16]
 8008de2:	b943      	cbnz	r3, 8008df6 <__swsetup_r+0xc6>
 8008de4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008de8:	d1ba      	bne.n	8008d60 <__swsetup_r+0x30>
 8008dea:	bd70      	pop	{r4, r5, r6, pc}
 8008dec:	0781      	lsls	r1, r0, #30
 8008dee:	bf58      	it	pl
 8008df0:	6963      	ldrpl	r3, [r4, #20]
 8008df2:	60a3      	str	r3, [r4, #8]
 8008df4:	e7f4      	b.n	8008de0 <__swsetup_r+0xb0>
 8008df6:	2000      	movs	r0, #0
 8008df8:	e7f7      	b.n	8008dea <__swsetup_r+0xba>
 8008dfa:	bf00      	nop
 8008dfc:	20000010 	.word	0x20000010
 8008e00:	0800aa4c 	.word	0x0800aa4c
 8008e04:	0800aa6c 	.word	0x0800aa6c
 8008e08:	0800aa2c 	.word	0x0800aa2c

08008e0c <_close_r>:
 8008e0c:	b538      	push	{r3, r4, r5, lr}
 8008e0e:	4d06      	ldr	r5, [pc, #24]	; (8008e28 <_close_r+0x1c>)
 8008e10:	2300      	movs	r3, #0
 8008e12:	4604      	mov	r4, r0
 8008e14:	4608      	mov	r0, r1
 8008e16:	602b      	str	r3, [r5, #0]
 8008e18:	f7f9 f903 	bl	8002022 <_close>
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	d102      	bne.n	8008e26 <_close_r+0x1a>
 8008e20:	682b      	ldr	r3, [r5, #0]
 8008e22:	b103      	cbz	r3, 8008e26 <_close_r+0x1a>
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	bd38      	pop	{r3, r4, r5, pc}
 8008e28:	20015290 	.word	0x20015290

08008e2c <quorem>:
 8008e2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e30:	6903      	ldr	r3, [r0, #16]
 8008e32:	690c      	ldr	r4, [r1, #16]
 8008e34:	42a3      	cmp	r3, r4
 8008e36:	4607      	mov	r7, r0
 8008e38:	f2c0 8081 	blt.w	8008f3e <quorem+0x112>
 8008e3c:	3c01      	subs	r4, #1
 8008e3e:	f101 0814 	add.w	r8, r1, #20
 8008e42:	f100 0514 	add.w	r5, r0, #20
 8008e46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e4a:	9301      	str	r3, [sp, #4]
 8008e4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e54:	3301      	adds	r3, #1
 8008e56:	429a      	cmp	r2, r3
 8008e58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008e5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e60:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e64:	d331      	bcc.n	8008eca <quorem+0x9e>
 8008e66:	f04f 0e00 	mov.w	lr, #0
 8008e6a:	4640      	mov	r0, r8
 8008e6c:	46ac      	mov	ip, r5
 8008e6e:	46f2      	mov	sl, lr
 8008e70:	f850 2b04 	ldr.w	r2, [r0], #4
 8008e74:	b293      	uxth	r3, r2
 8008e76:	fb06 e303 	mla	r3, r6, r3, lr
 8008e7a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	ebaa 0303 	sub.w	r3, sl, r3
 8008e84:	f8dc a000 	ldr.w	sl, [ip]
 8008e88:	0c12      	lsrs	r2, r2, #16
 8008e8a:	fa13 f38a 	uxtah	r3, r3, sl
 8008e8e:	fb06 e202 	mla	r2, r6, r2, lr
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	9b00      	ldr	r3, [sp, #0]
 8008e96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008e9a:	b292      	uxth	r2, r2
 8008e9c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008ea0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ea4:	f8bd 3000 	ldrh.w	r3, [sp]
 8008ea8:	4581      	cmp	r9, r0
 8008eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eae:	f84c 3b04 	str.w	r3, [ip], #4
 8008eb2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008eb6:	d2db      	bcs.n	8008e70 <quorem+0x44>
 8008eb8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008ebc:	b92b      	cbnz	r3, 8008eca <quorem+0x9e>
 8008ebe:	9b01      	ldr	r3, [sp, #4]
 8008ec0:	3b04      	subs	r3, #4
 8008ec2:	429d      	cmp	r5, r3
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	d32e      	bcc.n	8008f26 <quorem+0xfa>
 8008ec8:	613c      	str	r4, [r7, #16]
 8008eca:	4638      	mov	r0, r7
 8008ecc:	f001 f93c 	bl	800a148 <__mcmp>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	db24      	blt.n	8008f1e <quorem+0xf2>
 8008ed4:	3601      	adds	r6, #1
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f04f 0c00 	mov.w	ip, #0
 8008edc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008ee0:	f8d0 e000 	ldr.w	lr, [r0]
 8008ee4:	b293      	uxth	r3, r2
 8008ee6:	ebac 0303 	sub.w	r3, ip, r3
 8008eea:	0c12      	lsrs	r2, r2, #16
 8008eec:	fa13 f38e 	uxtah	r3, r3, lr
 8008ef0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008ef4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008efe:	45c1      	cmp	r9, r8
 8008f00:	f840 3b04 	str.w	r3, [r0], #4
 8008f04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008f08:	d2e8      	bcs.n	8008edc <quorem+0xb0>
 8008f0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f12:	b922      	cbnz	r2, 8008f1e <quorem+0xf2>
 8008f14:	3b04      	subs	r3, #4
 8008f16:	429d      	cmp	r5, r3
 8008f18:	461a      	mov	r2, r3
 8008f1a:	d30a      	bcc.n	8008f32 <quorem+0x106>
 8008f1c:	613c      	str	r4, [r7, #16]
 8008f1e:	4630      	mov	r0, r6
 8008f20:	b003      	add	sp, #12
 8008f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f26:	6812      	ldr	r2, [r2, #0]
 8008f28:	3b04      	subs	r3, #4
 8008f2a:	2a00      	cmp	r2, #0
 8008f2c:	d1cc      	bne.n	8008ec8 <quorem+0x9c>
 8008f2e:	3c01      	subs	r4, #1
 8008f30:	e7c7      	b.n	8008ec2 <quorem+0x96>
 8008f32:	6812      	ldr	r2, [r2, #0]
 8008f34:	3b04      	subs	r3, #4
 8008f36:	2a00      	cmp	r2, #0
 8008f38:	d1f0      	bne.n	8008f1c <quorem+0xf0>
 8008f3a:	3c01      	subs	r4, #1
 8008f3c:	e7eb      	b.n	8008f16 <quorem+0xea>
 8008f3e:	2000      	movs	r0, #0
 8008f40:	e7ee      	b.n	8008f20 <quorem+0xf4>
 8008f42:	0000      	movs	r0, r0
 8008f44:	0000      	movs	r0, r0
	...

08008f48 <_dtoa_r>:
 8008f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f4c:	ed2d 8b04 	vpush	{d8-d9}
 8008f50:	ec57 6b10 	vmov	r6, r7, d0
 8008f54:	b093      	sub	sp, #76	; 0x4c
 8008f56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008f5c:	9106      	str	r1, [sp, #24]
 8008f5e:	ee10 aa10 	vmov	sl, s0
 8008f62:	4604      	mov	r4, r0
 8008f64:	9209      	str	r2, [sp, #36]	; 0x24
 8008f66:	930c      	str	r3, [sp, #48]	; 0x30
 8008f68:	46bb      	mov	fp, r7
 8008f6a:	b975      	cbnz	r5, 8008f8a <_dtoa_r+0x42>
 8008f6c:	2010      	movs	r0, #16
 8008f6e:	f000 fe55 	bl	8009c1c <malloc>
 8008f72:	4602      	mov	r2, r0
 8008f74:	6260      	str	r0, [r4, #36]	; 0x24
 8008f76:	b920      	cbnz	r0, 8008f82 <_dtoa_r+0x3a>
 8008f78:	4ba7      	ldr	r3, [pc, #668]	; (8009218 <_dtoa_r+0x2d0>)
 8008f7a:	21ea      	movs	r1, #234	; 0xea
 8008f7c:	48a7      	ldr	r0, [pc, #668]	; (800921c <_dtoa_r+0x2d4>)
 8008f7e:	f001 fb67 	bl	800a650 <__assert_func>
 8008f82:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008f86:	6005      	str	r5, [r0, #0]
 8008f88:	60c5      	str	r5, [r0, #12]
 8008f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f8c:	6819      	ldr	r1, [r3, #0]
 8008f8e:	b151      	cbz	r1, 8008fa6 <_dtoa_r+0x5e>
 8008f90:	685a      	ldr	r2, [r3, #4]
 8008f92:	604a      	str	r2, [r1, #4]
 8008f94:	2301      	movs	r3, #1
 8008f96:	4093      	lsls	r3, r2
 8008f98:	608b      	str	r3, [r1, #8]
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f000 fe92 	bl	8009cc4 <_Bfree>
 8008fa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	601a      	str	r2, [r3, #0]
 8008fa6:	1e3b      	subs	r3, r7, #0
 8008fa8:	bfaa      	itet	ge
 8008faa:	2300      	movge	r3, #0
 8008fac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008fb0:	f8c8 3000 	strge.w	r3, [r8]
 8008fb4:	4b9a      	ldr	r3, [pc, #616]	; (8009220 <_dtoa_r+0x2d8>)
 8008fb6:	bfbc      	itt	lt
 8008fb8:	2201      	movlt	r2, #1
 8008fba:	f8c8 2000 	strlt.w	r2, [r8]
 8008fbe:	ea33 030b 	bics.w	r3, r3, fp
 8008fc2:	d11b      	bne.n	8008ffc <_dtoa_r+0xb4>
 8008fc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008fc6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008fca:	6013      	str	r3, [r2, #0]
 8008fcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fd0:	4333      	orrs	r3, r6
 8008fd2:	f000 8592 	beq.w	8009afa <_dtoa_r+0xbb2>
 8008fd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fd8:	b963      	cbnz	r3, 8008ff4 <_dtoa_r+0xac>
 8008fda:	4b92      	ldr	r3, [pc, #584]	; (8009224 <_dtoa_r+0x2dc>)
 8008fdc:	e022      	b.n	8009024 <_dtoa_r+0xdc>
 8008fde:	4b92      	ldr	r3, [pc, #584]	; (8009228 <_dtoa_r+0x2e0>)
 8008fe0:	9301      	str	r3, [sp, #4]
 8008fe2:	3308      	adds	r3, #8
 8008fe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008fe6:	6013      	str	r3, [r2, #0]
 8008fe8:	9801      	ldr	r0, [sp, #4]
 8008fea:	b013      	add	sp, #76	; 0x4c
 8008fec:	ecbd 8b04 	vpop	{d8-d9}
 8008ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff4:	4b8b      	ldr	r3, [pc, #556]	; (8009224 <_dtoa_r+0x2dc>)
 8008ff6:	9301      	str	r3, [sp, #4]
 8008ff8:	3303      	adds	r3, #3
 8008ffa:	e7f3      	b.n	8008fe4 <_dtoa_r+0x9c>
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	2300      	movs	r3, #0
 8009000:	4650      	mov	r0, sl
 8009002:	4659      	mov	r1, fp
 8009004:	f7f7 fd68 	bl	8000ad8 <__aeabi_dcmpeq>
 8009008:	ec4b ab19 	vmov	d9, sl, fp
 800900c:	4680      	mov	r8, r0
 800900e:	b158      	cbz	r0, 8009028 <_dtoa_r+0xe0>
 8009010:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009012:	2301      	movs	r3, #1
 8009014:	6013      	str	r3, [r2, #0]
 8009016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009018:	2b00      	cmp	r3, #0
 800901a:	f000 856b 	beq.w	8009af4 <_dtoa_r+0xbac>
 800901e:	4883      	ldr	r0, [pc, #524]	; (800922c <_dtoa_r+0x2e4>)
 8009020:	6018      	str	r0, [r3, #0]
 8009022:	1e43      	subs	r3, r0, #1
 8009024:	9301      	str	r3, [sp, #4]
 8009026:	e7df      	b.n	8008fe8 <_dtoa_r+0xa0>
 8009028:	ec4b ab10 	vmov	d0, sl, fp
 800902c:	aa10      	add	r2, sp, #64	; 0x40
 800902e:	a911      	add	r1, sp, #68	; 0x44
 8009030:	4620      	mov	r0, r4
 8009032:	f001 f92f 	bl	800a294 <__d2b>
 8009036:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800903a:	ee08 0a10 	vmov	s16, r0
 800903e:	2d00      	cmp	r5, #0
 8009040:	f000 8084 	beq.w	800914c <_dtoa_r+0x204>
 8009044:	ee19 3a90 	vmov	r3, s19
 8009048:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800904c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009050:	4656      	mov	r6, sl
 8009052:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009056:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800905a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800905e:	4b74      	ldr	r3, [pc, #464]	; (8009230 <_dtoa_r+0x2e8>)
 8009060:	2200      	movs	r2, #0
 8009062:	4630      	mov	r0, r6
 8009064:	4639      	mov	r1, r7
 8009066:	f7f7 f917 	bl	8000298 <__aeabi_dsub>
 800906a:	a365      	add	r3, pc, #404	; (adr r3, 8009200 <_dtoa_r+0x2b8>)
 800906c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009070:	f7f7 faca 	bl	8000608 <__aeabi_dmul>
 8009074:	a364      	add	r3, pc, #400	; (adr r3, 8009208 <_dtoa_r+0x2c0>)
 8009076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907a:	f7f7 f90f 	bl	800029c <__adddf3>
 800907e:	4606      	mov	r6, r0
 8009080:	4628      	mov	r0, r5
 8009082:	460f      	mov	r7, r1
 8009084:	f7f7 fa56 	bl	8000534 <__aeabi_i2d>
 8009088:	a361      	add	r3, pc, #388	; (adr r3, 8009210 <_dtoa_r+0x2c8>)
 800908a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908e:	f7f7 fabb 	bl	8000608 <__aeabi_dmul>
 8009092:	4602      	mov	r2, r0
 8009094:	460b      	mov	r3, r1
 8009096:	4630      	mov	r0, r6
 8009098:	4639      	mov	r1, r7
 800909a:	f7f7 f8ff 	bl	800029c <__adddf3>
 800909e:	4606      	mov	r6, r0
 80090a0:	460f      	mov	r7, r1
 80090a2:	f7f7 fd61 	bl	8000b68 <__aeabi_d2iz>
 80090a6:	2200      	movs	r2, #0
 80090a8:	9000      	str	r0, [sp, #0]
 80090aa:	2300      	movs	r3, #0
 80090ac:	4630      	mov	r0, r6
 80090ae:	4639      	mov	r1, r7
 80090b0:	f7f7 fd1c 	bl	8000aec <__aeabi_dcmplt>
 80090b4:	b150      	cbz	r0, 80090cc <_dtoa_r+0x184>
 80090b6:	9800      	ldr	r0, [sp, #0]
 80090b8:	f7f7 fa3c 	bl	8000534 <__aeabi_i2d>
 80090bc:	4632      	mov	r2, r6
 80090be:	463b      	mov	r3, r7
 80090c0:	f7f7 fd0a 	bl	8000ad8 <__aeabi_dcmpeq>
 80090c4:	b910      	cbnz	r0, 80090cc <_dtoa_r+0x184>
 80090c6:	9b00      	ldr	r3, [sp, #0]
 80090c8:	3b01      	subs	r3, #1
 80090ca:	9300      	str	r3, [sp, #0]
 80090cc:	9b00      	ldr	r3, [sp, #0]
 80090ce:	2b16      	cmp	r3, #22
 80090d0:	d85a      	bhi.n	8009188 <_dtoa_r+0x240>
 80090d2:	9a00      	ldr	r2, [sp, #0]
 80090d4:	4b57      	ldr	r3, [pc, #348]	; (8009234 <_dtoa_r+0x2ec>)
 80090d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090de:	ec51 0b19 	vmov	r0, r1, d9
 80090e2:	f7f7 fd03 	bl	8000aec <__aeabi_dcmplt>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	d050      	beq.n	800918c <_dtoa_r+0x244>
 80090ea:	9b00      	ldr	r3, [sp, #0]
 80090ec:	3b01      	subs	r3, #1
 80090ee:	9300      	str	r3, [sp, #0]
 80090f0:	2300      	movs	r3, #0
 80090f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80090f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80090f6:	1b5d      	subs	r5, r3, r5
 80090f8:	1e6b      	subs	r3, r5, #1
 80090fa:	9305      	str	r3, [sp, #20]
 80090fc:	bf45      	ittet	mi
 80090fe:	f1c5 0301 	rsbmi	r3, r5, #1
 8009102:	9304      	strmi	r3, [sp, #16]
 8009104:	2300      	movpl	r3, #0
 8009106:	2300      	movmi	r3, #0
 8009108:	bf4c      	ite	mi
 800910a:	9305      	strmi	r3, [sp, #20]
 800910c:	9304      	strpl	r3, [sp, #16]
 800910e:	9b00      	ldr	r3, [sp, #0]
 8009110:	2b00      	cmp	r3, #0
 8009112:	db3d      	blt.n	8009190 <_dtoa_r+0x248>
 8009114:	9b05      	ldr	r3, [sp, #20]
 8009116:	9a00      	ldr	r2, [sp, #0]
 8009118:	920a      	str	r2, [sp, #40]	; 0x28
 800911a:	4413      	add	r3, r2
 800911c:	9305      	str	r3, [sp, #20]
 800911e:	2300      	movs	r3, #0
 8009120:	9307      	str	r3, [sp, #28]
 8009122:	9b06      	ldr	r3, [sp, #24]
 8009124:	2b09      	cmp	r3, #9
 8009126:	f200 8089 	bhi.w	800923c <_dtoa_r+0x2f4>
 800912a:	2b05      	cmp	r3, #5
 800912c:	bfc4      	itt	gt
 800912e:	3b04      	subgt	r3, #4
 8009130:	9306      	strgt	r3, [sp, #24]
 8009132:	9b06      	ldr	r3, [sp, #24]
 8009134:	f1a3 0302 	sub.w	r3, r3, #2
 8009138:	bfcc      	ite	gt
 800913a:	2500      	movgt	r5, #0
 800913c:	2501      	movle	r5, #1
 800913e:	2b03      	cmp	r3, #3
 8009140:	f200 8087 	bhi.w	8009252 <_dtoa_r+0x30a>
 8009144:	e8df f003 	tbb	[pc, r3]
 8009148:	59383a2d 	.word	0x59383a2d
 800914c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009150:	441d      	add	r5, r3
 8009152:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009156:	2b20      	cmp	r3, #32
 8009158:	bfc1      	itttt	gt
 800915a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800915e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009162:	fa0b f303 	lslgt.w	r3, fp, r3
 8009166:	fa26 f000 	lsrgt.w	r0, r6, r0
 800916a:	bfda      	itte	le
 800916c:	f1c3 0320 	rsble	r3, r3, #32
 8009170:	fa06 f003 	lslle.w	r0, r6, r3
 8009174:	4318      	orrgt	r0, r3
 8009176:	f7f7 f9cd 	bl	8000514 <__aeabi_ui2d>
 800917a:	2301      	movs	r3, #1
 800917c:	4606      	mov	r6, r0
 800917e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009182:	3d01      	subs	r5, #1
 8009184:	930e      	str	r3, [sp, #56]	; 0x38
 8009186:	e76a      	b.n	800905e <_dtoa_r+0x116>
 8009188:	2301      	movs	r3, #1
 800918a:	e7b2      	b.n	80090f2 <_dtoa_r+0x1aa>
 800918c:	900b      	str	r0, [sp, #44]	; 0x2c
 800918e:	e7b1      	b.n	80090f4 <_dtoa_r+0x1ac>
 8009190:	9b04      	ldr	r3, [sp, #16]
 8009192:	9a00      	ldr	r2, [sp, #0]
 8009194:	1a9b      	subs	r3, r3, r2
 8009196:	9304      	str	r3, [sp, #16]
 8009198:	4253      	negs	r3, r2
 800919a:	9307      	str	r3, [sp, #28]
 800919c:	2300      	movs	r3, #0
 800919e:	930a      	str	r3, [sp, #40]	; 0x28
 80091a0:	e7bf      	b.n	8009122 <_dtoa_r+0x1da>
 80091a2:	2300      	movs	r3, #0
 80091a4:	9308      	str	r3, [sp, #32]
 80091a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	dc55      	bgt.n	8009258 <_dtoa_r+0x310>
 80091ac:	2301      	movs	r3, #1
 80091ae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80091b2:	461a      	mov	r2, r3
 80091b4:	9209      	str	r2, [sp, #36]	; 0x24
 80091b6:	e00c      	b.n	80091d2 <_dtoa_r+0x28a>
 80091b8:	2301      	movs	r3, #1
 80091ba:	e7f3      	b.n	80091a4 <_dtoa_r+0x25c>
 80091bc:	2300      	movs	r3, #0
 80091be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091c0:	9308      	str	r3, [sp, #32]
 80091c2:	9b00      	ldr	r3, [sp, #0]
 80091c4:	4413      	add	r3, r2
 80091c6:	9302      	str	r3, [sp, #8]
 80091c8:	3301      	adds	r3, #1
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	9303      	str	r3, [sp, #12]
 80091ce:	bfb8      	it	lt
 80091d0:	2301      	movlt	r3, #1
 80091d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80091d4:	2200      	movs	r2, #0
 80091d6:	6042      	str	r2, [r0, #4]
 80091d8:	2204      	movs	r2, #4
 80091da:	f102 0614 	add.w	r6, r2, #20
 80091de:	429e      	cmp	r6, r3
 80091e0:	6841      	ldr	r1, [r0, #4]
 80091e2:	d93d      	bls.n	8009260 <_dtoa_r+0x318>
 80091e4:	4620      	mov	r0, r4
 80091e6:	f000 fd2d 	bl	8009c44 <_Balloc>
 80091ea:	9001      	str	r0, [sp, #4]
 80091ec:	2800      	cmp	r0, #0
 80091ee:	d13b      	bne.n	8009268 <_dtoa_r+0x320>
 80091f0:	4b11      	ldr	r3, [pc, #68]	; (8009238 <_dtoa_r+0x2f0>)
 80091f2:	4602      	mov	r2, r0
 80091f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80091f8:	e6c0      	b.n	8008f7c <_dtoa_r+0x34>
 80091fa:	2301      	movs	r3, #1
 80091fc:	e7df      	b.n	80091be <_dtoa_r+0x276>
 80091fe:	bf00      	nop
 8009200:	636f4361 	.word	0x636f4361
 8009204:	3fd287a7 	.word	0x3fd287a7
 8009208:	8b60c8b3 	.word	0x8b60c8b3
 800920c:	3fc68a28 	.word	0x3fc68a28
 8009210:	509f79fb 	.word	0x509f79fb
 8009214:	3fd34413 	.word	0x3fd34413
 8009218:	0800aad1 	.word	0x0800aad1
 800921c:	0800aae8 	.word	0x0800aae8
 8009220:	7ff00000 	.word	0x7ff00000
 8009224:	0800aacd 	.word	0x0800aacd
 8009228:	0800aac4 	.word	0x0800aac4
 800922c:	0800aaa1 	.word	0x0800aaa1
 8009230:	3ff80000 	.word	0x3ff80000
 8009234:	0800abd8 	.word	0x0800abd8
 8009238:	0800ab43 	.word	0x0800ab43
 800923c:	2501      	movs	r5, #1
 800923e:	2300      	movs	r3, #0
 8009240:	9306      	str	r3, [sp, #24]
 8009242:	9508      	str	r5, [sp, #32]
 8009244:	f04f 33ff 	mov.w	r3, #4294967295
 8009248:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800924c:	2200      	movs	r2, #0
 800924e:	2312      	movs	r3, #18
 8009250:	e7b0      	b.n	80091b4 <_dtoa_r+0x26c>
 8009252:	2301      	movs	r3, #1
 8009254:	9308      	str	r3, [sp, #32]
 8009256:	e7f5      	b.n	8009244 <_dtoa_r+0x2fc>
 8009258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800925a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800925e:	e7b8      	b.n	80091d2 <_dtoa_r+0x28a>
 8009260:	3101      	adds	r1, #1
 8009262:	6041      	str	r1, [r0, #4]
 8009264:	0052      	lsls	r2, r2, #1
 8009266:	e7b8      	b.n	80091da <_dtoa_r+0x292>
 8009268:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800926a:	9a01      	ldr	r2, [sp, #4]
 800926c:	601a      	str	r2, [r3, #0]
 800926e:	9b03      	ldr	r3, [sp, #12]
 8009270:	2b0e      	cmp	r3, #14
 8009272:	f200 809d 	bhi.w	80093b0 <_dtoa_r+0x468>
 8009276:	2d00      	cmp	r5, #0
 8009278:	f000 809a 	beq.w	80093b0 <_dtoa_r+0x468>
 800927c:	9b00      	ldr	r3, [sp, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	dd32      	ble.n	80092e8 <_dtoa_r+0x3a0>
 8009282:	4ab7      	ldr	r2, [pc, #732]	; (8009560 <_dtoa_r+0x618>)
 8009284:	f003 030f 	and.w	r3, r3, #15
 8009288:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800928c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009290:	9b00      	ldr	r3, [sp, #0]
 8009292:	05d8      	lsls	r0, r3, #23
 8009294:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009298:	d516      	bpl.n	80092c8 <_dtoa_r+0x380>
 800929a:	4bb2      	ldr	r3, [pc, #712]	; (8009564 <_dtoa_r+0x61c>)
 800929c:	ec51 0b19 	vmov	r0, r1, d9
 80092a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092a4:	f7f7 fada 	bl	800085c <__aeabi_ddiv>
 80092a8:	f007 070f 	and.w	r7, r7, #15
 80092ac:	4682      	mov	sl, r0
 80092ae:	468b      	mov	fp, r1
 80092b0:	2503      	movs	r5, #3
 80092b2:	4eac      	ldr	r6, [pc, #688]	; (8009564 <_dtoa_r+0x61c>)
 80092b4:	b957      	cbnz	r7, 80092cc <_dtoa_r+0x384>
 80092b6:	4642      	mov	r2, r8
 80092b8:	464b      	mov	r3, r9
 80092ba:	4650      	mov	r0, sl
 80092bc:	4659      	mov	r1, fp
 80092be:	f7f7 facd 	bl	800085c <__aeabi_ddiv>
 80092c2:	4682      	mov	sl, r0
 80092c4:	468b      	mov	fp, r1
 80092c6:	e028      	b.n	800931a <_dtoa_r+0x3d2>
 80092c8:	2502      	movs	r5, #2
 80092ca:	e7f2      	b.n	80092b2 <_dtoa_r+0x36a>
 80092cc:	07f9      	lsls	r1, r7, #31
 80092ce:	d508      	bpl.n	80092e2 <_dtoa_r+0x39a>
 80092d0:	4640      	mov	r0, r8
 80092d2:	4649      	mov	r1, r9
 80092d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092d8:	f7f7 f996 	bl	8000608 <__aeabi_dmul>
 80092dc:	3501      	adds	r5, #1
 80092de:	4680      	mov	r8, r0
 80092e0:	4689      	mov	r9, r1
 80092e2:	107f      	asrs	r7, r7, #1
 80092e4:	3608      	adds	r6, #8
 80092e6:	e7e5      	b.n	80092b4 <_dtoa_r+0x36c>
 80092e8:	f000 809b 	beq.w	8009422 <_dtoa_r+0x4da>
 80092ec:	9b00      	ldr	r3, [sp, #0]
 80092ee:	4f9d      	ldr	r7, [pc, #628]	; (8009564 <_dtoa_r+0x61c>)
 80092f0:	425e      	negs	r6, r3
 80092f2:	4b9b      	ldr	r3, [pc, #620]	; (8009560 <_dtoa_r+0x618>)
 80092f4:	f006 020f 	and.w	r2, r6, #15
 80092f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009300:	ec51 0b19 	vmov	r0, r1, d9
 8009304:	f7f7 f980 	bl	8000608 <__aeabi_dmul>
 8009308:	1136      	asrs	r6, r6, #4
 800930a:	4682      	mov	sl, r0
 800930c:	468b      	mov	fp, r1
 800930e:	2300      	movs	r3, #0
 8009310:	2502      	movs	r5, #2
 8009312:	2e00      	cmp	r6, #0
 8009314:	d17a      	bne.n	800940c <_dtoa_r+0x4c4>
 8009316:	2b00      	cmp	r3, #0
 8009318:	d1d3      	bne.n	80092c2 <_dtoa_r+0x37a>
 800931a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 8082 	beq.w	8009426 <_dtoa_r+0x4de>
 8009322:	4b91      	ldr	r3, [pc, #580]	; (8009568 <_dtoa_r+0x620>)
 8009324:	2200      	movs	r2, #0
 8009326:	4650      	mov	r0, sl
 8009328:	4659      	mov	r1, fp
 800932a:	f7f7 fbdf 	bl	8000aec <__aeabi_dcmplt>
 800932e:	2800      	cmp	r0, #0
 8009330:	d079      	beq.n	8009426 <_dtoa_r+0x4de>
 8009332:	9b03      	ldr	r3, [sp, #12]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d076      	beq.n	8009426 <_dtoa_r+0x4de>
 8009338:	9b02      	ldr	r3, [sp, #8]
 800933a:	2b00      	cmp	r3, #0
 800933c:	dd36      	ble.n	80093ac <_dtoa_r+0x464>
 800933e:	9b00      	ldr	r3, [sp, #0]
 8009340:	4650      	mov	r0, sl
 8009342:	4659      	mov	r1, fp
 8009344:	1e5f      	subs	r7, r3, #1
 8009346:	2200      	movs	r2, #0
 8009348:	4b88      	ldr	r3, [pc, #544]	; (800956c <_dtoa_r+0x624>)
 800934a:	f7f7 f95d 	bl	8000608 <__aeabi_dmul>
 800934e:	9e02      	ldr	r6, [sp, #8]
 8009350:	4682      	mov	sl, r0
 8009352:	468b      	mov	fp, r1
 8009354:	3501      	adds	r5, #1
 8009356:	4628      	mov	r0, r5
 8009358:	f7f7 f8ec 	bl	8000534 <__aeabi_i2d>
 800935c:	4652      	mov	r2, sl
 800935e:	465b      	mov	r3, fp
 8009360:	f7f7 f952 	bl	8000608 <__aeabi_dmul>
 8009364:	4b82      	ldr	r3, [pc, #520]	; (8009570 <_dtoa_r+0x628>)
 8009366:	2200      	movs	r2, #0
 8009368:	f7f6 ff98 	bl	800029c <__adddf3>
 800936c:	46d0      	mov	r8, sl
 800936e:	46d9      	mov	r9, fp
 8009370:	4682      	mov	sl, r0
 8009372:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009376:	2e00      	cmp	r6, #0
 8009378:	d158      	bne.n	800942c <_dtoa_r+0x4e4>
 800937a:	4b7e      	ldr	r3, [pc, #504]	; (8009574 <_dtoa_r+0x62c>)
 800937c:	2200      	movs	r2, #0
 800937e:	4640      	mov	r0, r8
 8009380:	4649      	mov	r1, r9
 8009382:	f7f6 ff89 	bl	8000298 <__aeabi_dsub>
 8009386:	4652      	mov	r2, sl
 8009388:	465b      	mov	r3, fp
 800938a:	4680      	mov	r8, r0
 800938c:	4689      	mov	r9, r1
 800938e:	f7f7 fbcb 	bl	8000b28 <__aeabi_dcmpgt>
 8009392:	2800      	cmp	r0, #0
 8009394:	f040 8295 	bne.w	80098c2 <_dtoa_r+0x97a>
 8009398:	4652      	mov	r2, sl
 800939a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800939e:	4640      	mov	r0, r8
 80093a0:	4649      	mov	r1, r9
 80093a2:	f7f7 fba3 	bl	8000aec <__aeabi_dcmplt>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	f040 8289 	bne.w	80098be <_dtoa_r+0x976>
 80093ac:	ec5b ab19 	vmov	sl, fp, d9
 80093b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f2c0 8148 	blt.w	8009648 <_dtoa_r+0x700>
 80093b8:	9a00      	ldr	r2, [sp, #0]
 80093ba:	2a0e      	cmp	r2, #14
 80093bc:	f300 8144 	bgt.w	8009648 <_dtoa_r+0x700>
 80093c0:	4b67      	ldr	r3, [pc, #412]	; (8009560 <_dtoa_r+0x618>)
 80093c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80093ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f280 80d5 	bge.w	800957c <_dtoa_r+0x634>
 80093d2:	9b03      	ldr	r3, [sp, #12]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f300 80d1 	bgt.w	800957c <_dtoa_r+0x634>
 80093da:	f040 826f 	bne.w	80098bc <_dtoa_r+0x974>
 80093de:	4b65      	ldr	r3, [pc, #404]	; (8009574 <_dtoa_r+0x62c>)
 80093e0:	2200      	movs	r2, #0
 80093e2:	4640      	mov	r0, r8
 80093e4:	4649      	mov	r1, r9
 80093e6:	f7f7 f90f 	bl	8000608 <__aeabi_dmul>
 80093ea:	4652      	mov	r2, sl
 80093ec:	465b      	mov	r3, fp
 80093ee:	f7f7 fb91 	bl	8000b14 <__aeabi_dcmpge>
 80093f2:	9e03      	ldr	r6, [sp, #12]
 80093f4:	4637      	mov	r7, r6
 80093f6:	2800      	cmp	r0, #0
 80093f8:	f040 8245 	bne.w	8009886 <_dtoa_r+0x93e>
 80093fc:	9d01      	ldr	r5, [sp, #4]
 80093fe:	2331      	movs	r3, #49	; 0x31
 8009400:	f805 3b01 	strb.w	r3, [r5], #1
 8009404:	9b00      	ldr	r3, [sp, #0]
 8009406:	3301      	adds	r3, #1
 8009408:	9300      	str	r3, [sp, #0]
 800940a:	e240      	b.n	800988e <_dtoa_r+0x946>
 800940c:	07f2      	lsls	r2, r6, #31
 800940e:	d505      	bpl.n	800941c <_dtoa_r+0x4d4>
 8009410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009414:	f7f7 f8f8 	bl	8000608 <__aeabi_dmul>
 8009418:	3501      	adds	r5, #1
 800941a:	2301      	movs	r3, #1
 800941c:	1076      	asrs	r6, r6, #1
 800941e:	3708      	adds	r7, #8
 8009420:	e777      	b.n	8009312 <_dtoa_r+0x3ca>
 8009422:	2502      	movs	r5, #2
 8009424:	e779      	b.n	800931a <_dtoa_r+0x3d2>
 8009426:	9f00      	ldr	r7, [sp, #0]
 8009428:	9e03      	ldr	r6, [sp, #12]
 800942a:	e794      	b.n	8009356 <_dtoa_r+0x40e>
 800942c:	9901      	ldr	r1, [sp, #4]
 800942e:	4b4c      	ldr	r3, [pc, #304]	; (8009560 <_dtoa_r+0x618>)
 8009430:	4431      	add	r1, r6
 8009432:	910d      	str	r1, [sp, #52]	; 0x34
 8009434:	9908      	ldr	r1, [sp, #32]
 8009436:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800943a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800943e:	2900      	cmp	r1, #0
 8009440:	d043      	beq.n	80094ca <_dtoa_r+0x582>
 8009442:	494d      	ldr	r1, [pc, #308]	; (8009578 <_dtoa_r+0x630>)
 8009444:	2000      	movs	r0, #0
 8009446:	f7f7 fa09 	bl	800085c <__aeabi_ddiv>
 800944a:	4652      	mov	r2, sl
 800944c:	465b      	mov	r3, fp
 800944e:	f7f6 ff23 	bl	8000298 <__aeabi_dsub>
 8009452:	9d01      	ldr	r5, [sp, #4]
 8009454:	4682      	mov	sl, r0
 8009456:	468b      	mov	fp, r1
 8009458:	4649      	mov	r1, r9
 800945a:	4640      	mov	r0, r8
 800945c:	f7f7 fb84 	bl	8000b68 <__aeabi_d2iz>
 8009460:	4606      	mov	r6, r0
 8009462:	f7f7 f867 	bl	8000534 <__aeabi_i2d>
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	4640      	mov	r0, r8
 800946c:	4649      	mov	r1, r9
 800946e:	f7f6 ff13 	bl	8000298 <__aeabi_dsub>
 8009472:	3630      	adds	r6, #48	; 0x30
 8009474:	f805 6b01 	strb.w	r6, [r5], #1
 8009478:	4652      	mov	r2, sl
 800947a:	465b      	mov	r3, fp
 800947c:	4680      	mov	r8, r0
 800947e:	4689      	mov	r9, r1
 8009480:	f7f7 fb34 	bl	8000aec <__aeabi_dcmplt>
 8009484:	2800      	cmp	r0, #0
 8009486:	d163      	bne.n	8009550 <_dtoa_r+0x608>
 8009488:	4642      	mov	r2, r8
 800948a:	464b      	mov	r3, r9
 800948c:	4936      	ldr	r1, [pc, #216]	; (8009568 <_dtoa_r+0x620>)
 800948e:	2000      	movs	r0, #0
 8009490:	f7f6 ff02 	bl	8000298 <__aeabi_dsub>
 8009494:	4652      	mov	r2, sl
 8009496:	465b      	mov	r3, fp
 8009498:	f7f7 fb28 	bl	8000aec <__aeabi_dcmplt>
 800949c:	2800      	cmp	r0, #0
 800949e:	f040 80b5 	bne.w	800960c <_dtoa_r+0x6c4>
 80094a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094a4:	429d      	cmp	r5, r3
 80094a6:	d081      	beq.n	80093ac <_dtoa_r+0x464>
 80094a8:	4b30      	ldr	r3, [pc, #192]	; (800956c <_dtoa_r+0x624>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	4650      	mov	r0, sl
 80094ae:	4659      	mov	r1, fp
 80094b0:	f7f7 f8aa 	bl	8000608 <__aeabi_dmul>
 80094b4:	4b2d      	ldr	r3, [pc, #180]	; (800956c <_dtoa_r+0x624>)
 80094b6:	4682      	mov	sl, r0
 80094b8:	468b      	mov	fp, r1
 80094ba:	4640      	mov	r0, r8
 80094bc:	4649      	mov	r1, r9
 80094be:	2200      	movs	r2, #0
 80094c0:	f7f7 f8a2 	bl	8000608 <__aeabi_dmul>
 80094c4:	4680      	mov	r8, r0
 80094c6:	4689      	mov	r9, r1
 80094c8:	e7c6      	b.n	8009458 <_dtoa_r+0x510>
 80094ca:	4650      	mov	r0, sl
 80094cc:	4659      	mov	r1, fp
 80094ce:	f7f7 f89b 	bl	8000608 <__aeabi_dmul>
 80094d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094d4:	9d01      	ldr	r5, [sp, #4]
 80094d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80094d8:	4682      	mov	sl, r0
 80094da:	468b      	mov	fp, r1
 80094dc:	4649      	mov	r1, r9
 80094de:	4640      	mov	r0, r8
 80094e0:	f7f7 fb42 	bl	8000b68 <__aeabi_d2iz>
 80094e4:	4606      	mov	r6, r0
 80094e6:	f7f7 f825 	bl	8000534 <__aeabi_i2d>
 80094ea:	3630      	adds	r6, #48	; 0x30
 80094ec:	4602      	mov	r2, r0
 80094ee:	460b      	mov	r3, r1
 80094f0:	4640      	mov	r0, r8
 80094f2:	4649      	mov	r1, r9
 80094f4:	f7f6 fed0 	bl	8000298 <__aeabi_dsub>
 80094f8:	f805 6b01 	strb.w	r6, [r5], #1
 80094fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094fe:	429d      	cmp	r5, r3
 8009500:	4680      	mov	r8, r0
 8009502:	4689      	mov	r9, r1
 8009504:	f04f 0200 	mov.w	r2, #0
 8009508:	d124      	bne.n	8009554 <_dtoa_r+0x60c>
 800950a:	4b1b      	ldr	r3, [pc, #108]	; (8009578 <_dtoa_r+0x630>)
 800950c:	4650      	mov	r0, sl
 800950e:	4659      	mov	r1, fp
 8009510:	f7f6 fec4 	bl	800029c <__adddf3>
 8009514:	4602      	mov	r2, r0
 8009516:	460b      	mov	r3, r1
 8009518:	4640      	mov	r0, r8
 800951a:	4649      	mov	r1, r9
 800951c:	f7f7 fb04 	bl	8000b28 <__aeabi_dcmpgt>
 8009520:	2800      	cmp	r0, #0
 8009522:	d173      	bne.n	800960c <_dtoa_r+0x6c4>
 8009524:	4652      	mov	r2, sl
 8009526:	465b      	mov	r3, fp
 8009528:	4913      	ldr	r1, [pc, #76]	; (8009578 <_dtoa_r+0x630>)
 800952a:	2000      	movs	r0, #0
 800952c:	f7f6 feb4 	bl	8000298 <__aeabi_dsub>
 8009530:	4602      	mov	r2, r0
 8009532:	460b      	mov	r3, r1
 8009534:	4640      	mov	r0, r8
 8009536:	4649      	mov	r1, r9
 8009538:	f7f7 fad8 	bl	8000aec <__aeabi_dcmplt>
 800953c:	2800      	cmp	r0, #0
 800953e:	f43f af35 	beq.w	80093ac <_dtoa_r+0x464>
 8009542:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009544:	1e6b      	subs	r3, r5, #1
 8009546:	930f      	str	r3, [sp, #60]	; 0x3c
 8009548:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800954c:	2b30      	cmp	r3, #48	; 0x30
 800954e:	d0f8      	beq.n	8009542 <_dtoa_r+0x5fa>
 8009550:	9700      	str	r7, [sp, #0]
 8009552:	e049      	b.n	80095e8 <_dtoa_r+0x6a0>
 8009554:	4b05      	ldr	r3, [pc, #20]	; (800956c <_dtoa_r+0x624>)
 8009556:	f7f7 f857 	bl	8000608 <__aeabi_dmul>
 800955a:	4680      	mov	r8, r0
 800955c:	4689      	mov	r9, r1
 800955e:	e7bd      	b.n	80094dc <_dtoa_r+0x594>
 8009560:	0800abd8 	.word	0x0800abd8
 8009564:	0800abb0 	.word	0x0800abb0
 8009568:	3ff00000 	.word	0x3ff00000
 800956c:	40240000 	.word	0x40240000
 8009570:	401c0000 	.word	0x401c0000
 8009574:	40140000 	.word	0x40140000
 8009578:	3fe00000 	.word	0x3fe00000
 800957c:	9d01      	ldr	r5, [sp, #4]
 800957e:	4656      	mov	r6, sl
 8009580:	465f      	mov	r7, fp
 8009582:	4642      	mov	r2, r8
 8009584:	464b      	mov	r3, r9
 8009586:	4630      	mov	r0, r6
 8009588:	4639      	mov	r1, r7
 800958a:	f7f7 f967 	bl	800085c <__aeabi_ddiv>
 800958e:	f7f7 faeb 	bl	8000b68 <__aeabi_d2iz>
 8009592:	4682      	mov	sl, r0
 8009594:	f7f6 ffce 	bl	8000534 <__aeabi_i2d>
 8009598:	4642      	mov	r2, r8
 800959a:	464b      	mov	r3, r9
 800959c:	f7f7 f834 	bl	8000608 <__aeabi_dmul>
 80095a0:	4602      	mov	r2, r0
 80095a2:	460b      	mov	r3, r1
 80095a4:	4630      	mov	r0, r6
 80095a6:	4639      	mov	r1, r7
 80095a8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80095ac:	f7f6 fe74 	bl	8000298 <__aeabi_dsub>
 80095b0:	f805 6b01 	strb.w	r6, [r5], #1
 80095b4:	9e01      	ldr	r6, [sp, #4]
 80095b6:	9f03      	ldr	r7, [sp, #12]
 80095b8:	1bae      	subs	r6, r5, r6
 80095ba:	42b7      	cmp	r7, r6
 80095bc:	4602      	mov	r2, r0
 80095be:	460b      	mov	r3, r1
 80095c0:	d135      	bne.n	800962e <_dtoa_r+0x6e6>
 80095c2:	f7f6 fe6b 	bl	800029c <__adddf3>
 80095c6:	4642      	mov	r2, r8
 80095c8:	464b      	mov	r3, r9
 80095ca:	4606      	mov	r6, r0
 80095cc:	460f      	mov	r7, r1
 80095ce:	f7f7 faab 	bl	8000b28 <__aeabi_dcmpgt>
 80095d2:	b9d0      	cbnz	r0, 800960a <_dtoa_r+0x6c2>
 80095d4:	4642      	mov	r2, r8
 80095d6:	464b      	mov	r3, r9
 80095d8:	4630      	mov	r0, r6
 80095da:	4639      	mov	r1, r7
 80095dc:	f7f7 fa7c 	bl	8000ad8 <__aeabi_dcmpeq>
 80095e0:	b110      	cbz	r0, 80095e8 <_dtoa_r+0x6a0>
 80095e2:	f01a 0f01 	tst.w	sl, #1
 80095e6:	d110      	bne.n	800960a <_dtoa_r+0x6c2>
 80095e8:	4620      	mov	r0, r4
 80095ea:	ee18 1a10 	vmov	r1, s16
 80095ee:	f000 fb69 	bl	8009cc4 <_Bfree>
 80095f2:	2300      	movs	r3, #0
 80095f4:	9800      	ldr	r0, [sp, #0]
 80095f6:	702b      	strb	r3, [r5, #0]
 80095f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095fa:	3001      	adds	r0, #1
 80095fc:	6018      	str	r0, [r3, #0]
 80095fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009600:	2b00      	cmp	r3, #0
 8009602:	f43f acf1 	beq.w	8008fe8 <_dtoa_r+0xa0>
 8009606:	601d      	str	r5, [r3, #0]
 8009608:	e4ee      	b.n	8008fe8 <_dtoa_r+0xa0>
 800960a:	9f00      	ldr	r7, [sp, #0]
 800960c:	462b      	mov	r3, r5
 800960e:	461d      	mov	r5, r3
 8009610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009614:	2a39      	cmp	r2, #57	; 0x39
 8009616:	d106      	bne.n	8009626 <_dtoa_r+0x6de>
 8009618:	9a01      	ldr	r2, [sp, #4]
 800961a:	429a      	cmp	r2, r3
 800961c:	d1f7      	bne.n	800960e <_dtoa_r+0x6c6>
 800961e:	9901      	ldr	r1, [sp, #4]
 8009620:	2230      	movs	r2, #48	; 0x30
 8009622:	3701      	adds	r7, #1
 8009624:	700a      	strb	r2, [r1, #0]
 8009626:	781a      	ldrb	r2, [r3, #0]
 8009628:	3201      	adds	r2, #1
 800962a:	701a      	strb	r2, [r3, #0]
 800962c:	e790      	b.n	8009550 <_dtoa_r+0x608>
 800962e:	4ba6      	ldr	r3, [pc, #664]	; (80098c8 <_dtoa_r+0x980>)
 8009630:	2200      	movs	r2, #0
 8009632:	f7f6 ffe9 	bl	8000608 <__aeabi_dmul>
 8009636:	2200      	movs	r2, #0
 8009638:	2300      	movs	r3, #0
 800963a:	4606      	mov	r6, r0
 800963c:	460f      	mov	r7, r1
 800963e:	f7f7 fa4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8009642:	2800      	cmp	r0, #0
 8009644:	d09d      	beq.n	8009582 <_dtoa_r+0x63a>
 8009646:	e7cf      	b.n	80095e8 <_dtoa_r+0x6a0>
 8009648:	9a08      	ldr	r2, [sp, #32]
 800964a:	2a00      	cmp	r2, #0
 800964c:	f000 80d7 	beq.w	80097fe <_dtoa_r+0x8b6>
 8009650:	9a06      	ldr	r2, [sp, #24]
 8009652:	2a01      	cmp	r2, #1
 8009654:	f300 80ba 	bgt.w	80097cc <_dtoa_r+0x884>
 8009658:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800965a:	2a00      	cmp	r2, #0
 800965c:	f000 80b2 	beq.w	80097c4 <_dtoa_r+0x87c>
 8009660:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009664:	9e07      	ldr	r6, [sp, #28]
 8009666:	9d04      	ldr	r5, [sp, #16]
 8009668:	9a04      	ldr	r2, [sp, #16]
 800966a:	441a      	add	r2, r3
 800966c:	9204      	str	r2, [sp, #16]
 800966e:	9a05      	ldr	r2, [sp, #20]
 8009670:	2101      	movs	r1, #1
 8009672:	441a      	add	r2, r3
 8009674:	4620      	mov	r0, r4
 8009676:	9205      	str	r2, [sp, #20]
 8009678:	f000 fbdc 	bl	8009e34 <__i2b>
 800967c:	4607      	mov	r7, r0
 800967e:	2d00      	cmp	r5, #0
 8009680:	dd0c      	ble.n	800969c <_dtoa_r+0x754>
 8009682:	9b05      	ldr	r3, [sp, #20]
 8009684:	2b00      	cmp	r3, #0
 8009686:	dd09      	ble.n	800969c <_dtoa_r+0x754>
 8009688:	42ab      	cmp	r3, r5
 800968a:	9a04      	ldr	r2, [sp, #16]
 800968c:	bfa8      	it	ge
 800968e:	462b      	movge	r3, r5
 8009690:	1ad2      	subs	r2, r2, r3
 8009692:	9204      	str	r2, [sp, #16]
 8009694:	9a05      	ldr	r2, [sp, #20]
 8009696:	1aed      	subs	r5, r5, r3
 8009698:	1ad3      	subs	r3, r2, r3
 800969a:	9305      	str	r3, [sp, #20]
 800969c:	9b07      	ldr	r3, [sp, #28]
 800969e:	b31b      	cbz	r3, 80096e8 <_dtoa_r+0x7a0>
 80096a0:	9b08      	ldr	r3, [sp, #32]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f000 80af 	beq.w	8009806 <_dtoa_r+0x8be>
 80096a8:	2e00      	cmp	r6, #0
 80096aa:	dd13      	ble.n	80096d4 <_dtoa_r+0x78c>
 80096ac:	4639      	mov	r1, r7
 80096ae:	4632      	mov	r2, r6
 80096b0:	4620      	mov	r0, r4
 80096b2:	f000 fc7f 	bl	8009fb4 <__pow5mult>
 80096b6:	ee18 2a10 	vmov	r2, s16
 80096ba:	4601      	mov	r1, r0
 80096bc:	4607      	mov	r7, r0
 80096be:	4620      	mov	r0, r4
 80096c0:	f000 fbce 	bl	8009e60 <__multiply>
 80096c4:	ee18 1a10 	vmov	r1, s16
 80096c8:	4680      	mov	r8, r0
 80096ca:	4620      	mov	r0, r4
 80096cc:	f000 fafa 	bl	8009cc4 <_Bfree>
 80096d0:	ee08 8a10 	vmov	s16, r8
 80096d4:	9b07      	ldr	r3, [sp, #28]
 80096d6:	1b9a      	subs	r2, r3, r6
 80096d8:	d006      	beq.n	80096e8 <_dtoa_r+0x7a0>
 80096da:	ee18 1a10 	vmov	r1, s16
 80096de:	4620      	mov	r0, r4
 80096e0:	f000 fc68 	bl	8009fb4 <__pow5mult>
 80096e4:	ee08 0a10 	vmov	s16, r0
 80096e8:	2101      	movs	r1, #1
 80096ea:	4620      	mov	r0, r4
 80096ec:	f000 fba2 	bl	8009e34 <__i2b>
 80096f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	4606      	mov	r6, r0
 80096f6:	f340 8088 	ble.w	800980a <_dtoa_r+0x8c2>
 80096fa:	461a      	mov	r2, r3
 80096fc:	4601      	mov	r1, r0
 80096fe:	4620      	mov	r0, r4
 8009700:	f000 fc58 	bl	8009fb4 <__pow5mult>
 8009704:	9b06      	ldr	r3, [sp, #24]
 8009706:	2b01      	cmp	r3, #1
 8009708:	4606      	mov	r6, r0
 800970a:	f340 8081 	ble.w	8009810 <_dtoa_r+0x8c8>
 800970e:	f04f 0800 	mov.w	r8, #0
 8009712:	6933      	ldr	r3, [r6, #16]
 8009714:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009718:	6918      	ldr	r0, [r3, #16]
 800971a:	f000 fb3b 	bl	8009d94 <__hi0bits>
 800971e:	f1c0 0020 	rsb	r0, r0, #32
 8009722:	9b05      	ldr	r3, [sp, #20]
 8009724:	4418      	add	r0, r3
 8009726:	f010 001f 	ands.w	r0, r0, #31
 800972a:	f000 8092 	beq.w	8009852 <_dtoa_r+0x90a>
 800972e:	f1c0 0320 	rsb	r3, r0, #32
 8009732:	2b04      	cmp	r3, #4
 8009734:	f340 808a 	ble.w	800984c <_dtoa_r+0x904>
 8009738:	f1c0 001c 	rsb	r0, r0, #28
 800973c:	9b04      	ldr	r3, [sp, #16]
 800973e:	4403      	add	r3, r0
 8009740:	9304      	str	r3, [sp, #16]
 8009742:	9b05      	ldr	r3, [sp, #20]
 8009744:	4403      	add	r3, r0
 8009746:	4405      	add	r5, r0
 8009748:	9305      	str	r3, [sp, #20]
 800974a:	9b04      	ldr	r3, [sp, #16]
 800974c:	2b00      	cmp	r3, #0
 800974e:	dd07      	ble.n	8009760 <_dtoa_r+0x818>
 8009750:	ee18 1a10 	vmov	r1, s16
 8009754:	461a      	mov	r2, r3
 8009756:	4620      	mov	r0, r4
 8009758:	f000 fc86 	bl	800a068 <__lshift>
 800975c:	ee08 0a10 	vmov	s16, r0
 8009760:	9b05      	ldr	r3, [sp, #20]
 8009762:	2b00      	cmp	r3, #0
 8009764:	dd05      	ble.n	8009772 <_dtoa_r+0x82a>
 8009766:	4631      	mov	r1, r6
 8009768:	461a      	mov	r2, r3
 800976a:	4620      	mov	r0, r4
 800976c:	f000 fc7c 	bl	800a068 <__lshift>
 8009770:	4606      	mov	r6, r0
 8009772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009774:	2b00      	cmp	r3, #0
 8009776:	d06e      	beq.n	8009856 <_dtoa_r+0x90e>
 8009778:	ee18 0a10 	vmov	r0, s16
 800977c:	4631      	mov	r1, r6
 800977e:	f000 fce3 	bl	800a148 <__mcmp>
 8009782:	2800      	cmp	r0, #0
 8009784:	da67      	bge.n	8009856 <_dtoa_r+0x90e>
 8009786:	9b00      	ldr	r3, [sp, #0]
 8009788:	3b01      	subs	r3, #1
 800978a:	ee18 1a10 	vmov	r1, s16
 800978e:	9300      	str	r3, [sp, #0]
 8009790:	220a      	movs	r2, #10
 8009792:	2300      	movs	r3, #0
 8009794:	4620      	mov	r0, r4
 8009796:	f000 fab7 	bl	8009d08 <__multadd>
 800979a:	9b08      	ldr	r3, [sp, #32]
 800979c:	ee08 0a10 	vmov	s16, r0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 81b1 	beq.w	8009b08 <_dtoa_r+0xbc0>
 80097a6:	2300      	movs	r3, #0
 80097a8:	4639      	mov	r1, r7
 80097aa:	220a      	movs	r2, #10
 80097ac:	4620      	mov	r0, r4
 80097ae:	f000 faab 	bl	8009d08 <__multadd>
 80097b2:	9b02      	ldr	r3, [sp, #8]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	4607      	mov	r7, r0
 80097b8:	f300 808e 	bgt.w	80098d8 <_dtoa_r+0x990>
 80097bc:	9b06      	ldr	r3, [sp, #24]
 80097be:	2b02      	cmp	r3, #2
 80097c0:	dc51      	bgt.n	8009866 <_dtoa_r+0x91e>
 80097c2:	e089      	b.n	80098d8 <_dtoa_r+0x990>
 80097c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097ca:	e74b      	b.n	8009664 <_dtoa_r+0x71c>
 80097cc:	9b03      	ldr	r3, [sp, #12]
 80097ce:	1e5e      	subs	r6, r3, #1
 80097d0:	9b07      	ldr	r3, [sp, #28]
 80097d2:	42b3      	cmp	r3, r6
 80097d4:	bfbf      	itttt	lt
 80097d6:	9b07      	ldrlt	r3, [sp, #28]
 80097d8:	9607      	strlt	r6, [sp, #28]
 80097da:	1af2      	sublt	r2, r6, r3
 80097dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80097de:	bfb6      	itet	lt
 80097e0:	189b      	addlt	r3, r3, r2
 80097e2:	1b9e      	subge	r6, r3, r6
 80097e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80097e6:	9b03      	ldr	r3, [sp, #12]
 80097e8:	bfb8      	it	lt
 80097ea:	2600      	movlt	r6, #0
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	bfb7      	itett	lt
 80097f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80097f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80097f8:	1a9d      	sublt	r5, r3, r2
 80097fa:	2300      	movlt	r3, #0
 80097fc:	e734      	b.n	8009668 <_dtoa_r+0x720>
 80097fe:	9e07      	ldr	r6, [sp, #28]
 8009800:	9d04      	ldr	r5, [sp, #16]
 8009802:	9f08      	ldr	r7, [sp, #32]
 8009804:	e73b      	b.n	800967e <_dtoa_r+0x736>
 8009806:	9a07      	ldr	r2, [sp, #28]
 8009808:	e767      	b.n	80096da <_dtoa_r+0x792>
 800980a:	9b06      	ldr	r3, [sp, #24]
 800980c:	2b01      	cmp	r3, #1
 800980e:	dc18      	bgt.n	8009842 <_dtoa_r+0x8fa>
 8009810:	f1ba 0f00 	cmp.w	sl, #0
 8009814:	d115      	bne.n	8009842 <_dtoa_r+0x8fa>
 8009816:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800981a:	b993      	cbnz	r3, 8009842 <_dtoa_r+0x8fa>
 800981c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009820:	0d1b      	lsrs	r3, r3, #20
 8009822:	051b      	lsls	r3, r3, #20
 8009824:	b183      	cbz	r3, 8009848 <_dtoa_r+0x900>
 8009826:	9b04      	ldr	r3, [sp, #16]
 8009828:	3301      	adds	r3, #1
 800982a:	9304      	str	r3, [sp, #16]
 800982c:	9b05      	ldr	r3, [sp, #20]
 800982e:	3301      	adds	r3, #1
 8009830:	9305      	str	r3, [sp, #20]
 8009832:	f04f 0801 	mov.w	r8, #1
 8009836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009838:	2b00      	cmp	r3, #0
 800983a:	f47f af6a 	bne.w	8009712 <_dtoa_r+0x7ca>
 800983e:	2001      	movs	r0, #1
 8009840:	e76f      	b.n	8009722 <_dtoa_r+0x7da>
 8009842:	f04f 0800 	mov.w	r8, #0
 8009846:	e7f6      	b.n	8009836 <_dtoa_r+0x8ee>
 8009848:	4698      	mov	r8, r3
 800984a:	e7f4      	b.n	8009836 <_dtoa_r+0x8ee>
 800984c:	f43f af7d 	beq.w	800974a <_dtoa_r+0x802>
 8009850:	4618      	mov	r0, r3
 8009852:	301c      	adds	r0, #28
 8009854:	e772      	b.n	800973c <_dtoa_r+0x7f4>
 8009856:	9b03      	ldr	r3, [sp, #12]
 8009858:	2b00      	cmp	r3, #0
 800985a:	dc37      	bgt.n	80098cc <_dtoa_r+0x984>
 800985c:	9b06      	ldr	r3, [sp, #24]
 800985e:	2b02      	cmp	r3, #2
 8009860:	dd34      	ble.n	80098cc <_dtoa_r+0x984>
 8009862:	9b03      	ldr	r3, [sp, #12]
 8009864:	9302      	str	r3, [sp, #8]
 8009866:	9b02      	ldr	r3, [sp, #8]
 8009868:	b96b      	cbnz	r3, 8009886 <_dtoa_r+0x93e>
 800986a:	4631      	mov	r1, r6
 800986c:	2205      	movs	r2, #5
 800986e:	4620      	mov	r0, r4
 8009870:	f000 fa4a 	bl	8009d08 <__multadd>
 8009874:	4601      	mov	r1, r0
 8009876:	4606      	mov	r6, r0
 8009878:	ee18 0a10 	vmov	r0, s16
 800987c:	f000 fc64 	bl	800a148 <__mcmp>
 8009880:	2800      	cmp	r0, #0
 8009882:	f73f adbb 	bgt.w	80093fc <_dtoa_r+0x4b4>
 8009886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009888:	9d01      	ldr	r5, [sp, #4]
 800988a:	43db      	mvns	r3, r3
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	f04f 0800 	mov.w	r8, #0
 8009892:	4631      	mov	r1, r6
 8009894:	4620      	mov	r0, r4
 8009896:	f000 fa15 	bl	8009cc4 <_Bfree>
 800989a:	2f00      	cmp	r7, #0
 800989c:	f43f aea4 	beq.w	80095e8 <_dtoa_r+0x6a0>
 80098a0:	f1b8 0f00 	cmp.w	r8, #0
 80098a4:	d005      	beq.n	80098b2 <_dtoa_r+0x96a>
 80098a6:	45b8      	cmp	r8, r7
 80098a8:	d003      	beq.n	80098b2 <_dtoa_r+0x96a>
 80098aa:	4641      	mov	r1, r8
 80098ac:	4620      	mov	r0, r4
 80098ae:	f000 fa09 	bl	8009cc4 <_Bfree>
 80098b2:	4639      	mov	r1, r7
 80098b4:	4620      	mov	r0, r4
 80098b6:	f000 fa05 	bl	8009cc4 <_Bfree>
 80098ba:	e695      	b.n	80095e8 <_dtoa_r+0x6a0>
 80098bc:	2600      	movs	r6, #0
 80098be:	4637      	mov	r7, r6
 80098c0:	e7e1      	b.n	8009886 <_dtoa_r+0x93e>
 80098c2:	9700      	str	r7, [sp, #0]
 80098c4:	4637      	mov	r7, r6
 80098c6:	e599      	b.n	80093fc <_dtoa_r+0x4b4>
 80098c8:	40240000 	.word	0x40240000
 80098cc:	9b08      	ldr	r3, [sp, #32]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	f000 80ca 	beq.w	8009a68 <_dtoa_r+0xb20>
 80098d4:	9b03      	ldr	r3, [sp, #12]
 80098d6:	9302      	str	r3, [sp, #8]
 80098d8:	2d00      	cmp	r5, #0
 80098da:	dd05      	ble.n	80098e8 <_dtoa_r+0x9a0>
 80098dc:	4639      	mov	r1, r7
 80098de:	462a      	mov	r2, r5
 80098e0:	4620      	mov	r0, r4
 80098e2:	f000 fbc1 	bl	800a068 <__lshift>
 80098e6:	4607      	mov	r7, r0
 80098e8:	f1b8 0f00 	cmp.w	r8, #0
 80098ec:	d05b      	beq.n	80099a6 <_dtoa_r+0xa5e>
 80098ee:	6879      	ldr	r1, [r7, #4]
 80098f0:	4620      	mov	r0, r4
 80098f2:	f000 f9a7 	bl	8009c44 <_Balloc>
 80098f6:	4605      	mov	r5, r0
 80098f8:	b928      	cbnz	r0, 8009906 <_dtoa_r+0x9be>
 80098fa:	4b87      	ldr	r3, [pc, #540]	; (8009b18 <_dtoa_r+0xbd0>)
 80098fc:	4602      	mov	r2, r0
 80098fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009902:	f7ff bb3b 	b.w	8008f7c <_dtoa_r+0x34>
 8009906:	693a      	ldr	r2, [r7, #16]
 8009908:	3202      	adds	r2, #2
 800990a:	0092      	lsls	r2, r2, #2
 800990c:	f107 010c 	add.w	r1, r7, #12
 8009910:	300c      	adds	r0, #12
 8009912:	f7fe fafc 	bl	8007f0e <memcpy>
 8009916:	2201      	movs	r2, #1
 8009918:	4629      	mov	r1, r5
 800991a:	4620      	mov	r0, r4
 800991c:	f000 fba4 	bl	800a068 <__lshift>
 8009920:	9b01      	ldr	r3, [sp, #4]
 8009922:	f103 0901 	add.w	r9, r3, #1
 8009926:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800992a:	4413      	add	r3, r2
 800992c:	9305      	str	r3, [sp, #20]
 800992e:	f00a 0301 	and.w	r3, sl, #1
 8009932:	46b8      	mov	r8, r7
 8009934:	9304      	str	r3, [sp, #16]
 8009936:	4607      	mov	r7, r0
 8009938:	4631      	mov	r1, r6
 800993a:	ee18 0a10 	vmov	r0, s16
 800993e:	f7ff fa75 	bl	8008e2c <quorem>
 8009942:	4641      	mov	r1, r8
 8009944:	9002      	str	r0, [sp, #8]
 8009946:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800994a:	ee18 0a10 	vmov	r0, s16
 800994e:	f000 fbfb 	bl	800a148 <__mcmp>
 8009952:	463a      	mov	r2, r7
 8009954:	9003      	str	r0, [sp, #12]
 8009956:	4631      	mov	r1, r6
 8009958:	4620      	mov	r0, r4
 800995a:	f000 fc11 	bl	800a180 <__mdiff>
 800995e:	68c2      	ldr	r2, [r0, #12]
 8009960:	f109 3bff 	add.w	fp, r9, #4294967295
 8009964:	4605      	mov	r5, r0
 8009966:	bb02      	cbnz	r2, 80099aa <_dtoa_r+0xa62>
 8009968:	4601      	mov	r1, r0
 800996a:	ee18 0a10 	vmov	r0, s16
 800996e:	f000 fbeb 	bl	800a148 <__mcmp>
 8009972:	4602      	mov	r2, r0
 8009974:	4629      	mov	r1, r5
 8009976:	4620      	mov	r0, r4
 8009978:	9207      	str	r2, [sp, #28]
 800997a:	f000 f9a3 	bl	8009cc4 <_Bfree>
 800997e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009982:	ea43 0102 	orr.w	r1, r3, r2
 8009986:	9b04      	ldr	r3, [sp, #16]
 8009988:	430b      	orrs	r3, r1
 800998a:	464d      	mov	r5, r9
 800998c:	d10f      	bne.n	80099ae <_dtoa_r+0xa66>
 800998e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009992:	d02a      	beq.n	80099ea <_dtoa_r+0xaa2>
 8009994:	9b03      	ldr	r3, [sp, #12]
 8009996:	2b00      	cmp	r3, #0
 8009998:	dd02      	ble.n	80099a0 <_dtoa_r+0xa58>
 800999a:	9b02      	ldr	r3, [sp, #8]
 800999c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80099a0:	f88b a000 	strb.w	sl, [fp]
 80099a4:	e775      	b.n	8009892 <_dtoa_r+0x94a>
 80099a6:	4638      	mov	r0, r7
 80099a8:	e7ba      	b.n	8009920 <_dtoa_r+0x9d8>
 80099aa:	2201      	movs	r2, #1
 80099ac:	e7e2      	b.n	8009974 <_dtoa_r+0xa2c>
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	db04      	blt.n	80099be <_dtoa_r+0xa76>
 80099b4:	9906      	ldr	r1, [sp, #24]
 80099b6:	430b      	orrs	r3, r1
 80099b8:	9904      	ldr	r1, [sp, #16]
 80099ba:	430b      	orrs	r3, r1
 80099bc:	d122      	bne.n	8009a04 <_dtoa_r+0xabc>
 80099be:	2a00      	cmp	r2, #0
 80099c0:	ddee      	ble.n	80099a0 <_dtoa_r+0xa58>
 80099c2:	ee18 1a10 	vmov	r1, s16
 80099c6:	2201      	movs	r2, #1
 80099c8:	4620      	mov	r0, r4
 80099ca:	f000 fb4d 	bl	800a068 <__lshift>
 80099ce:	4631      	mov	r1, r6
 80099d0:	ee08 0a10 	vmov	s16, r0
 80099d4:	f000 fbb8 	bl	800a148 <__mcmp>
 80099d8:	2800      	cmp	r0, #0
 80099da:	dc03      	bgt.n	80099e4 <_dtoa_r+0xa9c>
 80099dc:	d1e0      	bne.n	80099a0 <_dtoa_r+0xa58>
 80099de:	f01a 0f01 	tst.w	sl, #1
 80099e2:	d0dd      	beq.n	80099a0 <_dtoa_r+0xa58>
 80099e4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80099e8:	d1d7      	bne.n	800999a <_dtoa_r+0xa52>
 80099ea:	2339      	movs	r3, #57	; 0x39
 80099ec:	f88b 3000 	strb.w	r3, [fp]
 80099f0:	462b      	mov	r3, r5
 80099f2:	461d      	mov	r5, r3
 80099f4:	3b01      	subs	r3, #1
 80099f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80099fa:	2a39      	cmp	r2, #57	; 0x39
 80099fc:	d071      	beq.n	8009ae2 <_dtoa_r+0xb9a>
 80099fe:	3201      	adds	r2, #1
 8009a00:	701a      	strb	r2, [r3, #0]
 8009a02:	e746      	b.n	8009892 <_dtoa_r+0x94a>
 8009a04:	2a00      	cmp	r2, #0
 8009a06:	dd07      	ble.n	8009a18 <_dtoa_r+0xad0>
 8009a08:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009a0c:	d0ed      	beq.n	80099ea <_dtoa_r+0xaa2>
 8009a0e:	f10a 0301 	add.w	r3, sl, #1
 8009a12:	f88b 3000 	strb.w	r3, [fp]
 8009a16:	e73c      	b.n	8009892 <_dtoa_r+0x94a>
 8009a18:	9b05      	ldr	r3, [sp, #20]
 8009a1a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009a1e:	4599      	cmp	r9, r3
 8009a20:	d047      	beq.n	8009ab2 <_dtoa_r+0xb6a>
 8009a22:	ee18 1a10 	vmov	r1, s16
 8009a26:	2300      	movs	r3, #0
 8009a28:	220a      	movs	r2, #10
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f000 f96c 	bl	8009d08 <__multadd>
 8009a30:	45b8      	cmp	r8, r7
 8009a32:	ee08 0a10 	vmov	s16, r0
 8009a36:	f04f 0300 	mov.w	r3, #0
 8009a3a:	f04f 020a 	mov.w	r2, #10
 8009a3e:	4641      	mov	r1, r8
 8009a40:	4620      	mov	r0, r4
 8009a42:	d106      	bne.n	8009a52 <_dtoa_r+0xb0a>
 8009a44:	f000 f960 	bl	8009d08 <__multadd>
 8009a48:	4680      	mov	r8, r0
 8009a4a:	4607      	mov	r7, r0
 8009a4c:	f109 0901 	add.w	r9, r9, #1
 8009a50:	e772      	b.n	8009938 <_dtoa_r+0x9f0>
 8009a52:	f000 f959 	bl	8009d08 <__multadd>
 8009a56:	4639      	mov	r1, r7
 8009a58:	4680      	mov	r8, r0
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	220a      	movs	r2, #10
 8009a5e:	4620      	mov	r0, r4
 8009a60:	f000 f952 	bl	8009d08 <__multadd>
 8009a64:	4607      	mov	r7, r0
 8009a66:	e7f1      	b.n	8009a4c <_dtoa_r+0xb04>
 8009a68:	9b03      	ldr	r3, [sp, #12]
 8009a6a:	9302      	str	r3, [sp, #8]
 8009a6c:	9d01      	ldr	r5, [sp, #4]
 8009a6e:	ee18 0a10 	vmov	r0, s16
 8009a72:	4631      	mov	r1, r6
 8009a74:	f7ff f9da 	bl	8008e2c <quorem>
 8009a78:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009a7c:	9b01      	ldr	r3, [sp, #4]
 8009a7e:	f805 ab01 	strb.w	sl, [r5], #1
 8009a82:	1aea      	subs	r2, r5, r3
 8009a84:	9b02      	ldr	r3, [sp, #8]
 8009a86:	4293      	cmp	r3, r2
 8009a88:	dd09      	ble.n	8009a9e <_dtoa_r+0xb56>
 8009a8a:	ee18 1a10 	vmov	r1, s16
 8009a8e:	2300      	movs	r3, #0
 8009a90:	220a      	movs	r2, #10
 8009a92:	4620      	mov	r0, r4
 8009a94:	f000 f938 	bl	8009d08 <__multadd>
 8009a98:	ee08 0a10 	vmov	s16, r0
 8009a9c:	e7e7      	b.n	8009a6e <_dtoa_r+0xb26>
 8009a9e:	9b02      	ldr	r3, [sp, #8]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	bfc8      	it	gt
 8009aa4:	461d      	movgt	r5, r3
 8009aa6:	9b01      	ldr	r3, [sp, #4]
 8009aa8:	bfd8      	it	le
 8009aaa:	2501      	movle	r5, #1
 8009aac:	441d      	add	r5, r3
 8009aae:	f04f 0800 	mov.w	r8, #0
 8009ab2:	ee18 1a10 	vmov	r1, s16
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	4620      	mov	r0, r4
 8009aba:	f000 fad5 	bl	800a068 <__lshift>
 8009abe:	4631      	mov	r1, r6
 8009ac0:	ee08 0a10 	vmov	s16, r0
 8009ac4:	f000 fb40 	bl	800a148 <__mcmp>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	dc91      	bgt.n	80099f0 <_dtoa_r+0xaa8>
 8009acc:	d102      	bne.n	8009ad4 <_dtoa_r+0xb8c>
 8009ace:	f01a 0f01 	tst.w	sl, #1
 8009ad2:	d18d      	bne.n	80099f0 <_dtoa_r+0xaa8>
 8009ad4:	462b      	mov	r3, r5
 8009ad6:	461d      	mov	r5, r3
 8009ad8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009adc:	2a30      	cmp	r2, #48	; 0x30
 8009ade:	d0fa      	beq.n	8009ad6 <_dtoa_r+0xb8e>
 8009ae0:	e6d7      	b.n	8009892 <_dtoa_r+0x94a>
 8009ae2:	9a01      	ldr	r2, [sp, #4]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d184      	bne.n	80099f2 <_dtoa_r+0xaaa>
 8009ae8:	9b00      	ldr	r3, [sp, #0]
 8009aea:	3301      	adds	r3, #1
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	2331      	movs	r3, #49	; 0x31
 8009af0:	7013      	strb	r3, [r2, #0]
 8009af2:	e6ce      	b.n	8009892 <_dtoa_r+0x94a>
 8009af4:	4b09      	ldr	r3, [pc, #36]	; (8009b1c <_dtoa_r+0xbd4>)
 8009af6:	f7ff ba95 	b.w	8009024 <_dtoa_r+0xdc>
 8009afa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	f47f aa6e 	bne.w	8008fde <_dtoa_r+0x96>
 8009b02:	4b07      	ldr	r3, [pc, #28]	; (8009b20 <_dtoa_r+0xbd8>)
 8009b04:	f7ff ba8e 	b.w	8009024 <_dtoa_r+0xdc>
 8009b08:	9b02      	ldr	r3, [sp, #8]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	dcae      	bgt.n	8009a6c <_dtoa_r+0xb24>
 8009b0e:	9b06      	ldr	r3, [sp, #24]
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	f73f aea8 	bgt.w	8009866 <_dtoa_r+0x91e>
 8009b16:	e7a9      	b.n	8009a6c <_dtoa_r+0xb24>
 8009b18:	0800ab43 	.word	0x0800ab43
 8009b1c:	0800aaa0 	.word	0x0800aaa0
 8009b20:	0800aac4 	.word	0x0800aac4

08009b24 <_localeconv_r>:
 8009b24:	4800      	ldr	r0, [pc, #0]	; (8009b28 <_localeconv_r+0x4>)
 8009b26:	4770      	bx	lr
 8009b28:	20000164 	.word	0x20000164

08009b2c <_lseek_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	4d07      	ldr	r5, [pc, #28]	; (8009b4c <_lseek_r+0x20>)
 8009b30:	4604      	mov	r4, r0
 8009b32:	4608      	mov	r0, r1
 8009b34:	4611      	mov	r1, r2
 8009b36:	2200      	movs	r2, #0
 8009b38:	602a      	str	r2, [r5, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	f7f8 fa98 	bl	8002070 <_lseek>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	d102      	bne.n	8009b4a <_lseek_r+0x1e>
 8009b44:	682b      	ldr	r3, [r5, #0]
 8009b46:	b103      	cbz	r3, 8009b4a <_lseek_r+0x1e>
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	bd38      	pop	{r3, r4, r5, pc}
 8009b4c:	20015290 	.word	0x20015290

08009b50 <__swhatbuf_r>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	460e      	mov	r6, r1
 8009b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b58:	2900      	cmp	r1, #0
 8009b5a:	b096      	sub	sp, #88	; 0x58
 8009b5c:	4614      	mov	r4, r2
 8009b5e:	461d      	mov	r5, r3
 8009b60:	da08      	bge.n	8009b74 <__swhatbuf_r+0x24>
 8009b62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009b66:	2200      	movs	r2, #0
 8009b68:	602a      	str	r2, [r5, #0]
 8009b6a:	061a      	lsls	r2, r3, #24
 8009b6c:	d410      	bmi.n	8009b90 <__swhatbuf_r+0x40>
 8009b6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b72:	e00e      	b.n	8009b92 <__swhatbuf_r+0x42>
 8009b74:	466a      	mov	r2, sp
 8009b76:	f000 fd9b 	bl	800a6b0 <_fstat_r>
 8009b7a:	2800      	cmp	r0, #0
 8009b7c:	dbf1      	blt.n	8009b62 <__swhatbuf_r+0x12>
 8009b7e:	9a01      	ldr	r2, [sp, #4]
 8009b80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b88:	425a      	negs	r2, r3
 8009b8a:	415a      	adcs	r2, r3
 8009b8c:	602a      	str	r2, [r5, #0]
 8009b8e:	e7ee      	b.n	8009b6e <__swhatbuf_r+0x1e>
 8009b90:	2340      	movs	r3, #64	; 0x40
 8009b92:	2000      	movs	r0, #0
 8009b94:	6023      	str	r3, [r4, #0]
 8009b96:	b016      	add	sp, #88	; 0x58
 8009b98:	bd70      	pop	{r4, r5, r6, pc}
	...

08009b9c <__smakebuf_r>:
 8009b9c:	898b      	ldrh	r3, [r1, #12]
 8009b9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ba0:	079d      	lsls	r5, r3, #30
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	460c      	mov	r4, r1
 8009ba6:	d507      	bpl.n	8009bb8 <__smakebuf_r+0x1c>
 8009ba8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009bac:	6023      	str	r3, [r4, #0]
 8009bae:	6123      	str	r3, [r4, #16]
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	6163      	str	r3, [r4, #20]
 8009bb4:	b002      	add	sp, #8
 8009bb6:	bd70      	pop	{r4, r5, r6, pc}
 8009bb8:	ab01      	add	r3, sp, #4
 8009bba:	466a      	mov	r2, sp
 8009bbc:	f7ff ffc8 	bl	8009b50 <__swhatbuf_r>
 8009bc0:	9900      	ldr	r1, [sp, #0]
 8009bc2:	4605      	mov	r5, r0
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f7fe fa25 	bl	8008014 <_malloc_r>
 8009bca:	b948      	cbnz	r0, 8009be0 <__smakebuf_r+0x44>
 8009bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd0:	059a      	lsls	r2, r3, #22
 8009bd2:	d4ef      	bmi.n	8009bb4 <__smakebuf_r+0x18>
 8009bd4:	f023 0303 	bic.w	r3, r3, #3
 8009bd8:	f043 0302 	orr.w	r3, r3, #2
 8009bdc:	81a3      	strh	r3, [r4, #12]
 8009bde:	e7e3      	b.n	8009ba8 <__smakebuf_r+0xc>
 8009be0:	4b0d      	ldr	r3, [pc, #52]	; (8009c18 <__smakebuf_r+0x7c>)
 8009be2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009be4:	89a3      	ldrh	r3, [r4, #12]
 8009be6:	6020      	str	r0, [r4, #0]
 8009be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bec:	81a3      	strh	r3, [r4, #12]
 8009bee:	9b00      	ldr	r3, [sp, #0]
 8009bf0:	6163      	str	r3, [r4, #20]
 8009bf2:	9b01      	ldr	r3, [sp, #4]
 8009bf4:	6120      	str	r0, [r4, #16]
 8009bf6:	b15b      	cbz	r3, 8009c10 <__smakebuf_r+0x74>
 8009bf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f000 fd69 	bl	800a6d4 <_isatty_r>
 8009c02:	b128      	cbz	r0, 8009c10 <__smakebuf_r+0x74>
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	f023 0303 	bic.w	r3, r3, #3
 8009c0a:	f043 0301 	orr.w	r3, r3, #1
 8009c0e:	81a3      	strh	r3, [r4, #12]
 8009c10:	89a0      	ldrh	r0, [r4, #12]
 8009c12:	4305      	orrs	r5, r0
 8009c14:	81a5      	strh	r5, [r4, #12]
 8009c16:	e7cd      	b.n	8009bb4 <__smakebuf_r+0x18>
 8009c18:	08007d1d 	.word	0x08007d1d

08009c1c <malloc>:
 8009c1c:	4b02      	ldr	r3, [pc, #8]	; (8009c28 <malloc+0xc>)
 8009c1e:	4601      	mov	r1, r0
 8009c20:	6818      	ldr	r0, [r3, #0]
 8009c22:	f7fe b9f7 	b.w	8008014 <_malloc_r>
 8009c26:	bf00      	nop
 8009c28:	20000010 	.word	0x20000010

08009c2c <__malloc_lock>:
 8009c2c:	4801      	ldr	r0, [pc, #4]	; (8009c34 <__malloc_lock+0x8>)
 8009c2e:	f7fe b96c 	b.w	8007f0a <__retarget_lock_acquire_recursive>
 8009c32:	bf00      	nop
 8009c34:	20015284 	.word	0x20015284

08009c38 <__malloc_unlock>:
 8009c38:	4801      	ldr	r0, [pc, #4]	; (8009c40 <__malloc_unlock+0x8>)
 8009c3a:	f7fe b967 	b.w	8007f0c <__retarget_lock_release_recursive>
 8009c3e:	bf00      	nop
 8009c40:	20015284 	.word	0x20015284

08009c44 <_Balloc>:
 8009c44:	b570      	push	{r4, r5, r6, lr}
 8009c46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c48:	4604      	mov	r4, r0
 8009c4a:	460d      	mov	r5, r1
 8009c4c:	b976      	cbnz	r6, 8009c6c <_Balloc+0x28>
 8009c4e:	2010      	movs	r0, #16
 8009c50:	f7ff ffe4 	bl	8009c1c <malloc>
 8009c54:	4602      	mov	r2, r0
 8009c56:	6260      	str	r0, [r4, #36]	; 0x24
 8009c58:	b920      	cbnz	r0, 8009c64 <_Balloc+0x20>
 8009c5a:	4b18      	ldr	r3, [pc, #96]	; (8009cbc <_Balloc+0x78>)
 8009c5c:	4818      	ldr	r0, [pc, #96]	; (8009cc0 <_Balloc+0x7c>)
 8009c5e:	2166      	movs	r1, #102	; 0x66
 8009c60:	f000 fcf6 	bl	800a650 <__assert_func>
 8009c64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c68:	6006      	str	r6, [r0, #0]
 8009c6a:	60c6      	str	r6, [r0, #12]
 8009c6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009c6e:	68f3      	ldr	r3, [r6, #12]
 8009c70:	b183      	cbz	r3, 8009c94 <_Balloc+0x50>
 8009c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c7a:	b9b8      	cbnz	r0, 8009cac <_Balloc+0x68>
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	fa01 f605 	lsl.w	r6, r1, r5
 8009c82:	1d72      	adds	r2, r6, #5
 8009c84:	0092      	lsls	r2, r2, #2
 8009c86:	4620      	mov	r0, r4
 8009c88:	f000 fb60 	bl	800a34c <_calloc_r>
 8009c8c:	b160      	cbz	r0, 8009ca8 <_Balloc+0x64>
 8009c8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c92:	e00e      	b.n	8009cb2 <_Balloc+0x6e>
 8009c94:	2221      	movs	r2, #33	; 0x21
 8009c96:	2104      	movs	r1, #4
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f000 fb57 	bl	800a34c <_calloc_r>
 8009c9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ca0:	60f0      	str	r0, [r6, #12]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d1e4      	bne.n	8009c72 <_Balloc+0x2e>
 8009ca8:	2000      	movs	r0, #0
 8009caa:	bd70      	pop	{r4, r5, r6, pc}
 8009cac:	6802      	ldr	r2, [r0, #0]
 8009cae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cb8:	e7f7      	b.n	8009caa <_Balloc+0x66>
 8009cba:	bf00      	nop
 8009cbc:	0800aad1 	.word	0x0800aad1
 8009cc0:	0800ab54 	.word	0x0800ab54

08009cc4 <_Bfree>:
 8009cc4:	b570      	push	{r4, r5, r6, lr}
 8009cc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cc8:	4605      	mov	r5, r0
 8009cca:	460c      	mov	r4, r1
 8009ccc:	b976      	cbnz	r6, 8009cec <_Bfree+0x28>
 8009cce:	2010      	movs	r0, #16
 8009cd0:	f7ff ffa4 	bl	8009c1c <malloc>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	6268      	str	r0, [r5, #36]	; 0x24
 8009cd8:	b920      	cbnz	r0, 8009ce4 <_Bfree+0x20>
 8009cda:	4b09      	ldr	r3, [pc, #36]	; (8009d00 <_Bfree+0x3c>)
 8009cdc:	4809      	ldr	r0, [pc, #36]	; (8009d04 <_Bfree+0x40>)
 8009cde:	218a      	movs	r1, #138	; 0x8a
 8009ce0:	f000 fcb6 	bl	800a650 <__assert_func>
 8009ce4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ce8:	6006      	str	r6, [r0, #0]
 8009cea:	60c6      	str	r6, [r0, #12]
 8009cec:	b13c      	cbz	r4, 8009cfe <_Bfree+0x3a>
 8009cee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009cf0:	6862      	ldr	r2, [r4, #4]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009cf8:	6021      	str	r1, [r4, #0]
 8009cfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cfe:	bd70      	pop	{r4, r5, r6, pc}
 8009d00:	0800aad1 	.word	0x0800aad1
 8009d04:	0800ab54 	.word	0x0800ab54

08009d08 <__multadd>:
 8009d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d0c:	690d      	ldr	r5, [r1, #16]
 8009d0e:	4607      	mov	r7, r0
 8009d10:	460c      	mov	r4, r1
 8009d12:	461e      	mov	r6, r3
 8009d14:	f101 0c14 	add.w	ip, r1, #20
 8009d18:	2000      	movs	r0, #0
 8009d1a:	f8dc 3000 	ldr.w	r3, [ip]
 8009d1e:	b299      	uxth	r1, r3
 8009d20:	fb02 6101 	mla	r1, r2, r1, r6
 8009d24:	0c1e      	lsrs	r6, r3, #16
 8009d26:	0c0b      	lsrs	r3, r1, #16
 8009d28:	fb02 3306 	mla	r3, r2, r6, r3
 8009d2c:	b289      	uxth	r1, r1
 8009d2e:	3001      	adds	r0, #1
 8009d30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d34:	4285      	cmp	r5, r0
 8009d36:	f84c 1b04 	str.w	r1, [ip], #4
 8009d3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d3e:	dcec      	bgt.n	8009d1a <__multadd+0x12>
 8009d40:	b30e      	cbz	r6, 8009d86 <__multadd+0x7e>
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	42ab      	cmp	r3, r5
 8009d46:	dc19      	bgt.n	8009d7c <__multadd+0x74>
 8009d48:	6861      	ldr	r1, [r4, #4]
 8009d4a:	4638      	mov	r0, r7
 8009d4c:	3101      	adds	r1, #1
 8009d4e:	f7ff ff79 	bl	8009c44 <_Balloc>
 8009d52:	4680      	mov	r8, r0
 8009d54:	b928      	cbnz	r0, 8009d62 <__multadd+0x5a>
 8009d56:	4602      	mov	r2, r0
 8009d58:	4b0c      	ldr	r3, [pc, #48]	; (8009d8c <__multadd+0x84>)
 8009d5a:	480d      	ldr	r0, [pc, #52]	; (8009d90 <__multadd+0x88>)
 8009d5c:	21b5      	movs	r1, #181	; 0xb5
 8009d5e:	f000 fc77 	bl	800a650 <__assert_func>
 8009d62:	6922      	ldr	r2, [r4, #16]
 8009d64:	3202      	adds	r2, #2
 8009d66:	f104 010c 	add.w	r1, r4, #12
 8009d6a:	0092      	lsls	r2, r2, #2
 8009d6c:	300c      	adds	r0, #12
 8009d6e:	f7fe f8ce 	bl	8007f0e <memcpy>
 8009d72:	4621      	mov	r1, r4
 8009d74:	4638      	mov	r0, r7
 8009d76:	f7ff ffa5 	bl	8009cc4 <_Bfree>
 8009d7a:	4644      	mov	r4, r8
 8009d7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d80:	3501      	adds	r5, #1
 8009d82:	615e      	str	r6, [r3, #20]
 8009d84:	6125      	str	r5, [r4, #16]
 8009d86:	4620      	mov	r0, r4
 8009d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d8c:	0800ab43 	.word	0x0800ab43
 8009d90:	0800ab54 	.word	0x0800ab54

08009d94 <__hi0bits>:
 8009d94:	0c03      	lsrs	r3, r0, #16
 8009d96:	041b      	lsls	r3, r3, #16
 8009d98:	b9d3      	cbnz	r3, 8009dd0 <__hi0bits+0x3c>
 8009d9a:	0400      	lsls	r0, r0, #16
 8009d9c:	2310      	movs	r3, #16
 8009d9e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009da2:	bf04      	itt	eq
 8009da4:	0200      	lsleq	r0, r0, #8
 8009da6:	3308      	addeq	r3, #8
 8009da8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009dac:	bf04      	itt	eq
 8009dae:	0100      	lsleq	r0, r0, #4
 8009db0:	3304      	addeq	r3, #4
 8009db2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009db6:	bf04      	itt	eq
 8009db8:	0080      	lsleq	r0, r0, #2
 8009dba:	3302      	addeq	r3, #2
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	db05      	blt.n	8009dcc <__hi0bits+0x38>
 8009dc0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009dc4:	f103 0301 	add.w	r3, r3, #1
 8009dc8:	bf08      	it	eq
 8009dca:	2320      	moveq	r3, #32
 8009dcc:	4618      	mov	r0, r3
 8009dce:	4770      	bx	lr
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	e7e4      	b.n	8009d9e <__hi0bits+0xa>

08009dd4 <__lo0bits>:
 8009dd4:	6803      	ldr	r3, [r0, #0]
 8009dd6:	f013 0207 	ands.w	r2, r3, #7
 8009dda:	4601      	mov	r1, r0
 8009ddc:	d00b      	beq.n	8009df6 <__lo0bits+0x22>
 8009dde:	07da      	lsls	r2, r3, #31
 8009de0:	d423      	bmi.n	8009e2a <__lo0bits+0x56>
 8009de2:	0798      	lsls	r0, r3, #30
 8009de4:	bf49      	itett	mi
 8009de6:	085b      	lsrmi	r3, r3, #1
 8009de8:	089b      	lsrpl	r3, r3, #2
 8009dea:	2001      	movmi	r0, #1
 8009dec:	600b      	strmi	r3, [r1, #0]
 8009dee:	bf5c      	itt	pl
 8009df0:	600b      	strpl	r3, [r1, #0]
 8009df2:	2002      	movpl	r0, #2
 8009df4:	4770      	bx	lr
 8009df6:	b298      	uxth	r0, r3
 8009df8:	b9a8      	cbnz	r0, 8009e26 <__lo0bits+0x52>
 8009dfa:	0c1b      	lsrs	r3, r3, #16
 8009dfc:	2010      	movs	r0, #16
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	b90a      	cbnz	r2, 8009e06 <__lo0bits+0x32>
 8009e02:	3008      	adds	r0, #8
 8009e04:	0a1b      	lsrs	r3, r3, #8
 8009e06:	071a      	lsls	r2, r3, #28
 8009e08:	bf04      	itt	eq
 8009e0a:	091b      	lsreq	r3, r3, #4
 8009e0c:	3004      	addeq	r0, #4
 8009e0e:	079a      	lsls	r2, r3, #30
 8009e10:	bf04      	itt	eq
 8009e12:	089b      	lsreq	r3, r3, #2
 8009e14:	3002      	addeq	r0, #2
 8009e16:	07da      	lsls	r2, r3, #31
 8009e18:	d403      	bmi.n	8009e22 <__lo0bits+0x4e>
 8009e1a:	085b      	lsrs	r3, r3, #1
 8009e1c:	f100 0001 	add.w	r0, r0, #1
 8009e20:	d005      	beq.n	8009e2e <__lo0bits+0x5a>
 8009e22:	600b      	str	r3, [r1, #0]
 8009e24:	4770      	bx	lr
 8009e26:	4610      	mov	r0, r2
 8009e28:	e7e9      	b.n	8009dfe <__lo0bits+0x2a>
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	4770      	bx	lr
 8009e2e:	2020      	movs	r0, #32
 8009e30:	4770      	bx	lr
	...

08009e34 <__i2b>:
 8009e34:	b510      	push	{r4, lr}
 8009e36:	460c      	mov	r4, r1
 8009e38:	2101      	movs	r1, #1
 8009e3a:	f7ff ff03 	bl	8009c44 <_Balloc>
 8009e3e:	4602      	mov	r2, r0
 8009e40:	b928      	cbnz	r0, 8009e4e <__i2b+0x1a>
 8009e42:	4b05      	ldr	r3, [pc, #20]	; (8009e58 <__i2b+0x24>)
 8009e44:	4805      	ldr	r0, [pc, #20]	; (8009e5c <__i2b+0x28>)
 8009e46:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009e4a:	f000 fc01 	bl	800a650 <__assert_func>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	6144      	str	r4, [r0, #20]
 8009e52:	6103      	str	r3, [r0, #16]
 8009e54:	bd10      	pop	{r4, pc}
 8009e56:	bf00      	nop
 8009e58:	0800ab43 	.word	0x0800ab43
 8009e5c:	0800ab54 	.word	0x0800ab54

08009e60 <__multiply>:
 8009e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e64:	4691      	mov	r9, r2
 8009e66:	690a      	ldr	r2, [r1, #16]
 8009e68:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	bfb8      	it	lt
 8009e70:	460b      	movlt	r3, r1
 8009e72:	460c      	mov	r4, r1
 8009e74:	bfbc      	itt	lt
 8009e76:	464c      	movlt	r4, r9
 8009e78:	4699      	movlt	r9, r3
 8009e7a:	6927      	ldr	r7, [r4, #16]
 8009e7c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e80:	68a3      	ldr	r3, [r4, #8]
 8009e82:	6861      	ldr	r1, [r4, #4]
 8009e84:	eb07 060a 	add.w	r6, r7, sl
 8009e88:	42b3      	cmp	r3, r6
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	bfb8      	it	lt
 8009e8e:	3101      	addlt	r1, #1
 8009e90:	f7ff fed8 	bl	8009c44 <_Balloc>
 8009e94:	b930      	cbnz	r0, 8009ea4 <__multiply+0x44>
 8009e96:	4602      	mov	r2, r0
 8009e98:	4b44      	ldr	r3, [pc, #272]	; (8009fac <__multiply+0x14c>)
 8009e9a:	4845      	ldr	r0, [pc, #276]	; (8009fb0 <__multiply+0x150>)
 8009e9c:	f240 115d 	movw	r1, #349	; 0x15d
 8009ea0:	f000 fbd6 	bl	800a650 <__assert_func>
 8009ea4:	f100 0514 	add.w	r5, r0, #20
 8009ea8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009eac:	462b      	mov	r3, r5
 8009eae:	2200      	movs	r2, #0
 8009eb0:	4543      	cmp	r3, r8
 8009eb2:	d321      	bcc.n	8009ef8 <__multiply+0x98>
 8009eb4:	f104 0314 	add.w	r3, r4, #20
 8009eb8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009ebc:	f109 0314 	add.w	r3, r9, #20
 8009ec0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ec4:	9202      	str	r2, [sp, #8]
 8009ec6:	1b3a      	subs	r2, r7, r4
 8009ec8:	3a15      	subs	r2, #21
 8009eca:	f022 0203 	bic.w	r2, r2, #3
 8009ece:	3204      	adds	r2, #4
 8009ed0:	f104 0115 	add.w	r1, r4, #21
 8009ed4:	428f      	cmp	r7, r1
 8009ed6:	bf38      	it	cc
 8009ed8:	2204      	movcc	r2, #4
 8009eda:	9201      	str	r2, [sp, #4]
 8009edc:	9a02      	ldr	r2, [sp, #8]
 8009ede:	9303      	str	r3, [sp, #12]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d80c      	bhi.n	8009efe <__multiply+0x9e>
 8009ee4:	2e00      	cmp	r6, #0
 8009ee6:	dd03      	ble.n	8009ef0 <__multiply+0x90>
 8009ee8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d05a      	beq.n	8009fa6 <__multiply+0x146>
 8009ef0:	6106      	str	r6, [r0, #16]
 8009ef2:	b005      	add	sp, #20
 8009ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef8:	f843 2b04 	str.w	r2, [r3], #4
 8009efc:	e7d8      	b.n	8009eb0 <__multiply+0x50>
 8009efe:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f02:	f1ba 0f00 	cmp.w	sl, #0
 8009f06:	d024      	beq.n	8009f52 <__multiply+0xf2>
 8009f08:	f104 0e14 	add.w	lr, r4, #20
 8009f0c:	46a9      	mov	r9, r5
 8009f0e:	f04f 0c00 	mov.w	ip, #0
 8009f12:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009f16:	f8d9 1000 	ldr.w	r1, [r9]
 8009f1a:	fa1f fb82 	uxth.w	fp, r2
 8009f1e:	b289      	uxth	r1, r1
 8009f20:	fb0a 110b 	mla	r1, sl, fp, r1
 8009f24:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009f28:	f8d9 2000 	ldr.w	r2, [r9]
 8009f2c:	4461      	add	r1, ip
 8009f2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f32:	fb0a c20b 	mla	r2, sl, fp, ip
 8009f36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009f3a:	b289      	uxth	r1, r1
 8009f3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f40:	4577      	cmp	r7, lr
 8009f42:	f849 1b04 	str.w	r1, [r9], #4
 8009f46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f4a:	d8e2      	bhi.n	8009f12 <__multiply+0xb2>
 8009f4c:	9a01      	ldr	r2, [sp, #4]
 8009f4e:	f845 c002 	str.w	ip, [r5, r2]
 8009f52:	9a03      	ldr	r2, [sp, #12]
 8009f54:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f58:	3304      	adds	r3, #4
 8009f5a:	f1b9 0f00 	cmp.w	r9, #0
 8009f5e:	d020      	beq.n	8009fa2 <__multiply+0x142>
 8009f60:	6829      	ldr	r1, [r5, #0]
 8009f62:	f104 0c14 	add.w	ip, r4, #20
 8009f66:	46ae      	mov	lr, r5
 8009f68:	f04f 0a00 	mov.w	sl, #0
 8009f6c:	f8bc b000 	ldrh.w	fp, [ip]
 8009f70:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009f74:	fb09 220b 	mla	r2, r9, fp, r2
 8009f78:	4492      	add	sl, r2
 8009f7a:	b289      	uxth	r1, r1
 8009f7c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009f80:	f84e 1b04 	str.w	r1, [lr], #4
 8009f84:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009f88:	f8be 1000 	ldrh.w	r1, [lr]
 8009f8c:	0c12      	lsrs	r2, r2, #16
 8009f8e:	fb09 1102 	mla	r1, r9, r2, r1
 8009f92:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009f96:	4567      	cmp	r7, ip
 8009f98:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f9c:	d8e6      	bhi.n	8009f6c <__multiply+0x10c>
 8009f9e:	9a01      	ldr	r2, [sp, #4]
 8009fa0:	50a9      	str	r1, [r5, r2]
 8009fa2:	3504      	adds	r5, #4
 8009fa4:	e79a      	b.n	8009edc <__multiply+0x7c>
 8009fa6:	3e01      	subs	r6, #1
 8009fa8:	e79c      	b.n	8009ee4 <__multiply+0x84>
 8009faa:	bf00      	nop
 8009fac:	0800ab43 	.word	0x0800ab43
 8009fb0:	0800ab54 	.word	0x0800ab54

08009fb4 <__pow5mult>:
 8009fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fb8:	4615      	mov	r5, r2
 8009fba:	f012 0203 	ands.w	r2, r2, #3
 8009fbe:	4606      	mov	r6, r0
 8009fc0:	460f      	mov	r7, r1
 8009fc2:	d007      	beq.n	8009fd4 <__pow5mult+0x20>
 8009fc4:	4c25      	ldr	r4, [pc, #148]	; (800a05c <__pow5mult+0xa8>)
 8009fc6:	3a01      	subs	r2, #1
 8009fc8:	2300      	movs	r3, #0
 8009fca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009fce:	f7ff fe9b 	bl	8009d08 <__multadd>
 8009fd2:	4607      	mov	r7, r0
 8009fd4:	10ad      	asrs	r5, r5, #2
 8009fd6:	d03d      	beq.n	800a054 <__pow5mult+0xa0>
 8009fd8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009fda:	b97c      	cbnz	r4, 8009ffc <__pow5mult+0x48>
 8009fdc:	2010      	movs	r0, #16
 8009fde:	f7ff fe1d 	bl	8009c1c <malloc>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	6270      	str	r0, [r6, #36]	; 0x24
 8009fe6:	b928      	cbnz	r0, 8009ff4 <__pow5mult+0x40>
 8009fe8:	4b1d      	ldr	r3, [pc, #116]	; (800a060 <__pow5mult+0xac>)
 8009fea:	481e      	ldr	r0, [pc, #120]	; (800a064 <__pow5mult+0xb0>)
 8009fec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ff0:	f000 fb2e 	bl	800a650 <__assert_func>
 8009ff4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ff8:	6004      	str	r4, [r0, #0]
 8009ffa:	60c4      	str	r4, [r0, #12]
 8009ffc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a000:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a004:	b94c      	cbnz	r4, 800a01a <__pow5mult+0x66>
 800a006:	f240 2171 	movw	r1, #625	; 0x271
 800a00a:	4630      	mov	r0, r6
 800a00c:	f7ff ff12 	bl	8009e34 <__i2b>
 800a010:	2300      	movs	r3, #0
 800a012:	f8c8 0008 	str.w	r0, [r8, #8]
 800a016:	4604      	mov	r4, r0
 800a018:	6003      	str	r3, [r0, #0]
 800a01a:	f04f 0900 	mov.w	r9, #0
 800a01e:	07eb      	lsls	r3, r5, #31
 800a020:	d50a      	bpl.n	800a038 <__pow5mult+0x84>
 800a022:	4639      	mov	r1, r7
 800a024:	4622      	mov	r2, r4
 800a026:	4630      	mov	r0, r6
 800a028:	f7ff ff1a 	bl	8009e60 <__multiply>
 800a02c:	4639      	mov	r1, r7
 800a02e:	4680      	mov	r8, r0
 800a030:	4630      	mov	r0, r6
 800a032:	f7ff fe47 	bl	8009cc4 <_Bfree>
 800a036:	4647      	mov	r7, r8
 800a038:	106d      	asrs	r5, r5, #1
 800a03a:	d00b      	beq.n	800a054 <__pow5mult+0xa0>
 800a03c:	6820      	ldr	r0, [r4, #0]
 800a03e:	b938      	cbnz	r0, 800a050 <__pow5mult+0x9c>
 800a040:	4622      	mov	r2, r4
 800a042:	4621      	mov	r1, r4
 800a044:	4630      	mov	r0, r6
 800a046:	f7ff ff0b 	bl	8009e60 <__multiply>
 800a04a:	6020      	str	r0, [r4, #0]
 800a04c:	f8c0 9000 	str.w	r9, [r0]
 800a050:	4604      	mov	r4, r0
 800a052:	e7e4      	b.n	800a01e <__pow5mult+0x6a>
 800a054:	4638      	mov	r0, r7
 800a056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a05a:	bf00      	nop
 800a05c:	0800aca0 	.word	0x0800aca0
 800a060:	0800aad1 	.word	0x0800aad1
 800a064:	0800ab54 	.word	0x0800ab54

0800a068 <__lshift>:
 800a068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a06c:	460c      	mov	r4, r1
 800a06e:	6849      	ldr	r1, [r1, #4]
 800a070:	6923      	ldr	r3, [r4, #16]
 800a072:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a076:	68a3      	ldr	r3, [r4, #8]
 800a078:	4607      	mov	r7, r0
 800a07a:	4691      	mov	r9, r2
 800a07c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a080:	f108 0601 	add.w	r6, r8, #1
 800a084:	42b3      	cmp	r3, r6
 800a086:	db0b      	blt.n	800a0a0 <__lshift+0x38>
 800a088:	4638      	mov	r0, r7
 800a08a:	f7ff fddb 	bl	8009c44 <_Balloc>
 800a08e:	4605      	mov	r5, r0
 800a090:	b948      	cbnz	r0, 800a0a6 <__lshift+0x3e>
 800a092:	4602      	mov	r2, r0
 800a094:	4b2a      	ldr	r3, [pc, #168]	; (800a140 <__lshift+0xd8>)
 800a096:	482b      	ldr	r0, [pc, #172]	; (800a144 <__lshift+0xdc>)
 800a098:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a09c:	f000 fad8 	bl	800a650 <__assert_func>
 800a0a0:	3101      	adds	r1, #1
 800a0a2:	005b      	lsls	r3, r3, #1
 800a0a4:	e7ee      	b.n	800a084 <__lshift+0x1c>
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	f100 0114 	add.w	r1, r0, #20
 800a0ac:	f100 0210 	add.w	r2, r0, #16
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	4553      	cmp	r3, sl
 800a0b4:	db37      	blt.n	800a126 <__lshift+0xbe>
 800a0b6:	6920      	ldr	r0, [r4, #16]
 800a0b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0bc:	f104 0314 	add.w	r3, r4, #20
 800a0c0:	f019 091f 	ands.w	r9, r9, #31
 800a0c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a0cc:	d02f      	beq.n	800a12e <__lshift+0xc6>
 800a0ce:	f1c9 0e20 	rsb	lr, r9, #32
 800a0d2:	468a      	mov	sl, r1
 800a0d4:	f04f 0c00 	mov.w	ip, #0
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	fa02 f209 	lsl.w	r2, r2, r9
 800a0de:	ea42 020c 	orr.w	r2, r2, ip
 800a0e2:	f84a 2b04 	str.w	r2, [sl], #4
 800a0e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0ea:	4298      	cmp	r0, r3
 800a0ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a0f0:	d8f2      	bhi.n	800a0d8 <__lshift+0x70>
 800a0f2:	1b03      	subs	r3, r0, r4
 800a0f4:	3b15      	subs	r3, #21
 800a0f6:	f023 0303 	bic.w	r3, r3, #3
 800a0fa:	3304      	adds	r3, #4
 800a0fc:	f104 0215 	add.w	r2, r4, #21
 800a100:	4290      	cmp	r0, r2
 800a102:	bf38      	it	cc
 800a104:	2304      	movcc	r3, #4
 800a106:	f841 c003 	str.w	ip, [r1, r3]
 800a10a:	f1bc 0f00 	cmp.w	ip, #0
 800a10e:	d001      	beq.n	800a114 <__lshift+0xac>
 800a110:	f108 0602 	add.w	r6, r8, #2
 800a114:	3e01      	subs	r6, #1
 800a116:	4638      	mov	r0, r7
 800a118:	612e      	str	r6, [r5, #16]
 800a11a:	4621      	mov	r1, r4
 800a11c:	f7ff fdd2 	bl	8009cc4 <_Bfree>
 800a120:	4628      	mov	r0, r5
 800a122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a126:	f842 0f04 	str.w	r0, [r2, #4]!
 800a12a:	3301      	adds	r3, #1
 800a12c:	e7c1      	b.n	800a0b2 <__lshift+0x4a>
 800a12e:	3904      	subs	r1, #4
 800a130:	f853 2b04 	ldr.w	r2, [r3], #4
 800a134:	f841 2f04 	str.w	r2, [r1, #4]!
 800a138:	4298      	cmp	r0, r3
 800a13a:	d8f9      	bhi.n	800a130 <__lshift+0xc8>
 800a13c:	e7ea      	b.n	800a114 <__lshift+0xac>
 800a13e:	bf00      	nop
 800a140:	0800ab43 	.word	0x0800ab43
 800a144:	0800ab54 	.word	0x0800ab54

0800a148 <__mcmp>:
 800a148:	b530      	push	{r4, r5, lr}
 800a14a:	6902      	ldr	r2, [r0, #16]
 800a14c:	690c      	ldr	r4, [r1, #16]
 800a14e:	1b12      	subs	r2, r2, r4
 800a150:	d10e      	bne.n	800a170 <__mcmp+0x28>
 800a152:	f100 0314 	add.w	r3, r0, #20
 800a156:	3114      	adds	r1, #20
 800a158:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a15c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a160:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a164:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a168:	42a5      	cmp	r5, r4
 800a16a:	d003      	beq.n	800a174 <__mcmp+0x2c>
 800a16c:	d305      	bcc.n	800a17a <__mcmp+0x32>
 800a16e:	2201      	movs	r2, #1
 800a170:	4610      	mov	r0, r2
 800a172:	bd30      	pop	{r4, r5, pc}
 800a174:	4283      	cmp	r3, r0
 800a176:	d3f3      	bcc.n	800a160 <__mcmp+0x18>
 800a178:	e7fa      	b.n	800a170 <__mcmp+0x28>
 800a17a:	f04f 32ff 	mov.w	r2, #4294967295
 800a17e:	e7f7      	b.n	800a170 <__mcmp+0x28>

0800a180 <__mdiff>:
 800a180:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	460c      	mov	r4, r1
 800a186:	4606      	mov	r6, r0
 800a188:	4611      	mov	r1, r2
 800a18a:	4620      	mov	r0, r4
 800a18c:	4690      	mov	r8, r2
 800a18e:	f7ff ffdb 	bl	800a148 <__mcmp>
 800a192:	1e05      	subs	r5, r0, #0
 800a194:	d110      	bne.n	800a1b8 <__mdiff+0x38>
 800a196:	4629      	mov	r1, r5
 800a198:	4630      	mov	r0, r6
 800a19a:	f7ff fd53 	bl	8009c44 <_Balloc>
 800a19e:	b930      	cbnz	r0, 800a1ae <__mdiff+0x2e>
 800a1a0:	4b3a      	ldr	r3, [pc, #232]	; (800a28c <__mdiff+0x10c>)
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	f240 2132 	movw	r1, #562	; 0x232
 800a1a8:	4839      	ldr	r0, [pc, #228]	; (800a290 <__mdiff+0x110>)
 800a1aa:	f000 fa51 	bl	800a650 <__assert_func>
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1b8:	bfa4      	itt	ge
 800a1ba:	4643      	movge	r3, r8
 800a1bc:	46a0      	movge	r8, r4
 800a1be:	4630      	mov	r0, r6
 800a1c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a1c4:	bfa6      	itte	ge
 800a1c6:	461c      	movge	r4, r3
 800a1c8:	2500      	movge	r5, #0
 800a1ca:	2501      	movlt	r5, #1
 800a1cc:	f7ff fd3a 	bl	8009c44 <_Balloc>
 800a1d0:	b920      	cbnz	r0, 800a1dc <__mdiff+0x5c>
 800a1d2:	4b2e      	ldr	r3, [pc, #184]	; (800a28c <__mdiff+0x10c>)
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a1da:	e7e5      	b.n	800a1a8 <__mdiff+0x28>
 800a1dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a1e0:	6926      	ldr	r6, [r4, #16]
 800a1e2:	60c5      	str	r5, [r0, #12]
 800a1e4:	f104 0914 	add.w	r9, r4, #20
 800a1e8:	f108 0514 	add.w	r5, r8, #20
 800a1ec:	f100 0e14 	add.w	lr, r0, #20
 800a1f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a1f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a1f8:	f108 0210 	add.w	r2, r8, #16
 800a1fc:	46f2      	mov	sl, lr
 800a1fe:	2100      	movs	r1, #0
 800a200:	f859 3b04 	ldr.w	r3, [r9], #4
 800a204:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a208:	fa1f f883 	uxth.w	r8, r3
 800a20c:	fa11 f18b 	uxtah	r1, r1, fp
 800a210:	0c1b      	lsrs	r3, r3, #16
 800a212:	eba1 0808 	sub.w	r8, r1, r8
 800a216:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a21a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a21e:	fa1f f888 	uxth.w	r8, r8
 800a222:	1419      	asrs	r1, r3, #16
 800a224:	454e      	cmp	r6, r9
 800a226:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a22a:	f84a 3b04 	str.w	r3, [sl], #4
 800a22e:	d8e7      	bhi.n	800a200 <__mdiff+0x80>
 800a230:	1b33      	subs	r3, r6, r4
 800a232:	3b15      	subs	r3, #21
 800a234:	f023 0303 	bic.w	r3, r3, #3
 800a238:	3304      	adds	r3, #4
 800a23a:	3415      	adds	r4, #21
 800a23c:	42a6      	cmp	r6, r4
 800a23e:	bf38      	it	cc
 800a240:	2304      	movcc	r3, #4
 800a242:	441d      	add	r5, r3
 800a244:	4473      	add	r3, lr
 800a246:	469e      	mov	lr, r3
 800a248:	462e      	mov	r6, r5
 800a24a:	4566      	cmp	r6, ip
 800a24c:	d30e      	bcc.n	800a26c <__mdiff+0xec>
 800a24e:	f10c 0203 	add.w	r2, ip, #3
 800a252:	1b52      	subs	r2, r2, r5
 800a254:	f022 0203 	bic.w	r2, r2, #3
 800a258:	3d03      	subs	r5, #3
 800a25a:	45ac      	cmp	ip, r5
 800a25c:	bf38      	it	cc
 800a25e:	2200      	movcc	r2, #0
 800a260:	441a      	add	r2, r3
 800a262:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a266:	b17b      	cbz	r3, 800a288 <__mdiff+0x108>
 800a268:	6107      	str	r7, [r0, #16]
 800a26a:	e7a3      	b.n	800a1b4 <__mdiff+0x34>
 800a26c:	f856 8b04 	ldr.w	r8, [r6], #4
 800a270:	fa11 f288 	uxtah	r2, r1, r8
 800a274:	1414      	asrs	r4, r2, #16
 800a276:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a27a:	b292      	uxth	r2, r2
 800a27c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a280:	f84e 2b04 	str.w	r2, [lr], #4
 800a284:	1421      	asrs	r1, r4, #16
 800a286:	e7e0      	b.n	800a24a <__mdiff+0xca>
 800a288:	3f01      	subs	r7, #1
 800a28a:	e7ea      	b.n	800a262 <__mdiff+0xe2>
 800a28c:	0800ab43 	.word	0x0800ab43
 800a290:	0800ab54 	.word	0x0800ab54

0800a294 <__d2b>:
 800a294:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a298:	4689      	mov	r9, r1
 800a29a:	2101      	movs	r1, #1
 800a29c:	ec57 6b10 	vmov	r6, r7, d0
 800a2a0:	4690      	mov	r8, r2
 800a2a2:	f7ff fccf 	bl	8009c44 <_Balloc>
 800a2a6:	4604      	mov	r4, r0
 800a2a8:	b930      	cbnz	r0, 800a2b8 <__d2b+0x24>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	4b25      	ldr	r3, [pc, #148]	; (800a344 <__d2b+0xb0>)
 800a2ae:	4826      	ldr	r0, [pc, #152]	; (800a348 <__d2b+0xb4>)
 800a2b0:	f240 310a 	movw	r1, #778	; 0x30a
 800a2b4:	f000 f9cc 	bl	800a650 <__assert_func>
 800a2b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a2bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a2c0:	bb35      	cbnz	r5, 800a310 <__d2b+0x7c>
 800a2c2:	2e00      	cmp	r6, #0
 800a2c4:	9301      	str	r3, [sp, #4]
 800a2c6:	d028      	beq.n	800a31a <__d2b+0x86>
 800a2c8:	4668      	mov	r0, sp
 800a2ca:	9600      	str	r6, [sp, #0]
 800a2cc:	f7ff fd82 	bl	8009dd4 <__lo0bits>
 800a2d0:	9900      	ldr	r1, [sp, #0]
 800a2d2:	b300      	cbz	r0, 800a316 <__d2b+0x82>
 800a2d4:	9a01      	ldr	r2, [sp, #4]
 800a2d6:	f1c0 0320 	rsb	r3, r0, #32
 800a2da:	fa02 f303 	lsl.w	r3, r2, r3
 800a2de:	430b      	orrs	r3, r1
 800a2e0:	40c2      	lsrs	r2, r0
 800a2e2:	6163      	str	r3, [r4, #20]
 800a2e4:	9201      	str	r2, [sp, #4]
 800a2e6:	9b01      	ldr	r3, [sp, #4]
 800a2e8:	61a3      	str	r3, [r4, #24]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	bf14      	ite	ne
 800a2ee:	2202      	movne	r2, #2
 800a2f0:	2201      	moveq	r2, #1
 800a2f2:	6122      	str	r2, [r4, #16]
 800a2f4:	b1d5      	cbz	r5, 800a32c <__d2b+0x98>
 800a2f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a2fa:	4405      	add	r5, r0
 800a2fc:	f8c9 5000 	str.w	r5, [r9]
 800a300:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a304:	f8c8 0000 	str.w	r0, [r8]
 800a308:	4620      	mov	r0, r4
 800a30a:	b003      	add	sp, #12
 800a30c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a310:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a314:	e7d5      	b.n	800a2c2 <__d2b+0x2e>
 800a316:	6161      	str	r1, [r4, #20]
 800a318:	e7e5      	b.n	800a2e6 <__d2b+0x52>
 800a31a:	a801      	add	r0, sp, #4
 800a31c:	f7ff fd5a 	bl	8009dd4 <__lo0bits>
 800a320:	9b01      	ldr	r3, [sp, #4]
 800a322:	6163      	str	r3, [r4, #20]
 800a324:	2201      	movs	r2, #1
 800a326:	6122      	str	r2, [r4, #16]
 800a328:	3020      	adds	r0, #32
 800a32a:	e7e3      	b.n	800a2f4 <__d2b+0x60>
 800a32c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a330:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a334:	f8c9 0000 	str.w	r0, [r9]
 800a338:	6918      	ldr	r0, [r3, #16]
 800a33a:	f7ff fd2b 	bl	8009d94 <__hi0bits>
 800a33e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a342:	e7df      	b.n	800a304 <__d2b+0x70>
 800a344:	0800ab43 	.word	0x0800ab43
 800a348:	0800ab54 	.word	0x0800ab54

0800a34c <_calloc_r>:
 800a34c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a34e:	fba1 2402 	umull	r2, r4, r1, r2
 800a352:	b94c      	cbnz	r4, 800a368 <_calloc_r+0x1c>
 800a354:	4611      	mov	r1, r2
 800a356:	9201      	str	r2, [sp, #4]
 800a358:	f7fd fe5c 	bl	8008014 <_malloc_r>
 800a35c:	9a01      	ldr	r2, [sp, #4]
 800a35e:	4605      	mov	r5, r0
 800a360:	b930      	cbnz	r0, 800a370 <_calloc_r+0x24>
 800a362:	4628      	mov	r0, r5
 800a364:	b003      	add	sp, #12
 800a366:	bd30      	pop	{r4, r5, pc}
 800a368:	220c      	movs	r2, #12
 800a36a:	6002      	str	r2, [r0, #0]
 800a36c:	2500      	movs	r5, #0
 800a36e:	e7f8      	b.n	800a362 <_calloc_r+0x16>
 800a370:	4621      	mov	r1, r4
 800a372:	f7fd fdda 	bl	8007f2a <memset>
 800a376:	e7f4      	b.n	800a362 <_calloc_r+0x16>

0800a378 <__sfputc_r>:
 800a378:	6893      	ldr	r3, [r2, #8]
 800a37a:	3b01      	subs	r3, #1
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	b410      	push	{r4}
 800a380:	6093      	str	r3, [r2, #8]
 800a382:	da08      	bge.n	800a396 <__sfputc_r+0x1e>
 800a384:	6994      	ldr	r4, [r2, #24]
 800a386:	42a3      	cmp	r3, r4
 800a388:	db01      	blt.n	800a38e <__sfputc_r+0x16>
 800a38a:	290a      	cmp	r1, #10
 800a38c:	d103      	bne.n	800a396 <__sfputc_r+0x1e>
 800a38e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a392:	f7fe bc69 	b.w	8008c68 <__swbuf_r>
 800a396:	6813      	ldr	r3, [r2, #0]
 800a398:	1c58      	adds	r0, r3, #1
 800a39a:	6010      	str	r0, [r2, #0]
 800a39c:	7019      	strb	r1, [r3, #0]
 800a39e:	4608      	mov	r0, r1
 800a3a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3a4:	4770      	bx	lr

0800a3a6 <__sfputs_r>:
 800a3a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a8:	4606      	mov	r6, r0
 800a3aa:	460f      	mov	r7, r1
 800a3ac:	4614      	mov	r4, r2
 800a3ae:	18d5      	adds	r5, r2, r3
 800a3b0:	42ac      	cmp	r4, r5
 800a3b2:	d101      	bne.n	800a3b8 <__sfputs_r+0x12>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	e007      	b.n	800a3c8 <__sfputs_r+0x22>
 800a3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3bc:	463a      	mov	r2, r7
 800a3be:	4630      	mov	r0, r6
 800a3c0:	f7ff ffda 	bl	800a378 <__sfputc_r>
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	d1f3      	bne.n	800a3b0 <__sfputs_r+0xa>
 800a3c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a3cc <_vfiprintf_r>:
 800a3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d0:	460d      	mov	r5, r1
 800a3d2:	b09d      	sub	sp, #116	; 0x74
 800a3d4:	4614      	mov	r4, r2
 800a3d6:	4698      	mov	r8, r3
 800a3d8:	4606      	mov	r6, r0
 800a3da:	b118      	cbz	r0, 800a3e4 <_vfiprintf_r+0x18>
 800a3dc:	6983      	ldr	r3, [r0, #24]
 800a3de:	b90b      	cbnz	r3, 800a3e4 <_vfiprintf_r+0x18>
 800a3e0:	f7fd fcd0 	bl	8007d84 <__sinit>
 800a3e4:	4b89      	ldr	r3, [pc, #548]	; (800a60c <_vfiprintf_r+0x240>)
 800a3e6:	429d      	cmp	r5, r3
 800a3e8:	d11b      	bne.n	800a422 <_vfiprintf_r+0x56>
 800a3ea:	6875      	ldr	r5, [r6, #4]
 800a3ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3ee:	07d9      	lsls	r1, r3, #31
 800a3f0:	d405      	bmi.n	800a3fe <_vfiprintf_r+0x32>
 800a3f2:	89ab      	ldrh	r3, [r5, #12]
 800a3f4:	059a      	lsls	r2, r3, #22
 800a3f6:	d402      	bmi.n	800a3fe <_vfiprintf_r+0x32>
 800a3f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3fa:	f7fd fd86 	bl	8007f0a <__retarget_lock_acquire_recursive>
 800a3fe:	89ab      	ldrh	r3, [r5, #12]
 800a400:	071b      	lsls	r3, r3, #28
 800a402:	d501      	bpl.n	800a408 <_vfiprintf_r+0x3c>
 800a404:	692b      	ldr	r3, [r5, #16]
 800a406:	b9eb      	cbnz	r3, 800a444 <_vfiprintf_r+0x78>
 800a408:	4629      	mov	r1, r5
 800a40a:	4630      	mov	r0, r6
 800a40c:	f7fe fc90 	bl	8008d30 <__swsetup_r>
 800a410:	b1c0      	cbz	r0, 800a444 <_vfiprintf_r+0x78>
 800a412:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a414:	07dc      	lsls	r4, r3, #31
 800a416:	d50e      	bpl.n	800a436 <_vfiprintf_r+0x6a>
 800a418:	f04f 30ff 	mov.w	r0, #4294967295
 800a41c:	b01d      	add	sp, #116	; 0x74
 800a41e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a422:	4b7b      	ldr	r3, [pc, #492]	; (800a610 <_vfiprintf_r+0x244>)
 800a424:	429d      	cmp	r5, r3
 800a426:	d101      	bne.n	800a42c <_vfiprintf_r+0x60>
 800a428:	68b5      	ldr	r5, [r6, #8]
 800a42a:	e7df      	b.n	800a3ec <_vfiprintf_r+0x20>
 800a42c:	4b79      	ldr	r3, [pc, #484]	; (800a614 <_vfiprintf_r+0x248>)
 800a42e:	429d      	cmp	r5, r3
 800a430:	bf08      	it	eq
 800a432:	68f5      	ldreq	r5, [r6, #12]
 800a434:	e7da      	b.n	800a3ec <_vfiprintf_r+0x20>
 800a436:	89ab      	ldrh	r3, [r5, #12]
 800a438:	0598      	lsls	r0, r3, #22
 800a43a:	d4ed      	bmi.n	800a418 <_vfiprintf_r+0x4c>
 800a43c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a43e:	f7fd fd65 	bl	8007f0c <__retarget_lock_release_recursive>
 800a442:	e7e9      	b.n	800a418 <_vfiprintf_r+0x4c>
 800a444:	2300      	movs	r3, #0
 800a446:	9309      	str	r3, [sp, #36]	; 0x24
 800a448:	2320      	movs	r3, #32
 800a44a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a44e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a452:	2330      	movs	r3, #48	; 0x30
 800a454:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a618 <_vfiprintf_r+0x24c>
 800a458:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a45c:	f04f 0901 	mov.w	r9, #1
 800a460:	4623      	mov	r3, r4
 800a462:	469a      	mov	sl, r3
 800a464:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a468:	b10a      	cbz	r2, 800a46e <_vfiprintf_r+0xa2>
 800a46a:	2a25      	cmp	r2, #37	; 0x25
 800a46c:	d1f9      	bne.n	800a462 <_vfiprintf_r+0x96>
 800a46e:	ebba 0b04 	subs.w	fp, sl, r4
 800a472:	d00b      	beq.n	800a48c <_vfiprintf_r+0xc0>
 800a474:	465b      	mov	r3, fp
 800a476:	4622      	mov	r2, r4
 800a478:	4629      	mov	r1, r5
 800a47a:	4630      	mov	r0, r6
 800a47c:	f7ff ff93 	bl	800a3a6 <__sfputs_r>
 800a480:	3001      	adds	r0, #1
 800a482:	f000 80aa 	beq.w	800a5da <_vfiprintf_r+0x20e>
 800a486:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a488:	445a      	add	r2, fp
 800a48a:	9209      	str	r2, [sp, #36]	; 0x24
 800a48c:	f89a 3000 	ldrb.w	r3, [sl]
 800a490:	2b00      	cmp	r3, #0
 800a492:	f000 80a2 	beq.w	800a5da <_vfiprintf_r+0x20e>
 800a496:	2300      	movs	r3, #0
 800a498:	f04f 32ff 	mov.w	r2, #4294967295
 800a49c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4a0:	f10a 0a01 	add.w	sl, sl, #1
 800a4a4:	9304      	str	r3, [sp, #16]
 800a4a6:	9307      	str	r3, [sp, #28]
 800a4a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a4ac:	931a      	str	r3, [sp, #104]	; 0x68
 800a4ae:	4654      	mov	r4, sl
 800a4b0:	2205      	movs	r2, #5
 800a4b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4b6:	4858      	ldr	r0, [pc, #352]	; (800a618 <_vfiprintf_r+0x24c>)
 800a4b8:	f7f5 fe9a 	bl	80001f0 <memchr>
 800a4bc:	9a04      	ldr	r2, [sp, #16]
 800a4be:	b9d8      	cbnz	r0, 800a4f8 <_vfiprintf_r+0x12c>
 800a4c0:	06d1      	lsls	r1, r2, #27
 800a4c2:	bf44      	itt	mi
 800a4c4:	2320      	movmi	r3, #32
 800a4c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4ca:	0713      	lsls	r3, r2, #28
 800a4cc:	bf44      	itt	mi
 800a4ce:	232b      	movmi	r3, #43	; 0x2b
 800a4d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a4d8:	2b2a      	cmp	r3, #42	; 0x2a
 800a4da:	d015      	beq.n	800a508 <_vfiprintf_r+0x13c>
 800a4dc:	9a07      	ldr	r2, [sp, #28]
 800a4de:	4654      	mov	r4, sl
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	f04f 0c0a 	mov.w	ip, #10
 800a4e6:	4621      	mov	r1, r4
 800a4e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4ec:	3b30      	subs	r3, #48	; 0x30
 800a4ee:	2b09      	cmp	r3, #9
 800a4f0:	d94e      	bls.n	800a590 <_vfiprintf_r+0x1c4>
 800a4f2:	b1b0      	cbz	r0, 800a522 <_vfiprintf_r+0x156>
 800a4f4:	9207      	str	r2, [sp, #28]
 800a4f6:	e014      	b.n	800a522 <_vfiprintf_r+0x156>
 800a4f8:	eba0 0308 	sub.w	r3, r0, r8
 800a4fc:	fa09 f303 	lsl.w	r3, r9, r3
 800a500:	4313      	orrs	r3, r2
 800a502:	9304      	str	r3, [sp, #16]
 800a504:	46a2      	mov	sl, r4
 800a506:	e7d2      	b.n	800a4ae <_vfiprintf_r+0xe2>
 800a508:	9b03      	ldr	r3, [sp, #12]
 800a50a:	1d19      	adds	r1, r3, #4
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	9103      	str	r1, [sp, #12]
 800a510:	2b00      	cmp	r3, #0
 800a512:	bfbb      	ittet	lt
 800a514:	425b      	neglt	r3, r3
 800a516:	f042 0202 	orrlt.w	r2, r2, #2
 800a51a:	9307      	strge	r3, [sp, #28]
 800a51c:	9307      	strlt	r3, [sp, #28]
 800a51e:	bfb8      	it	lt
 800a520:	9204      	strlt	r2, [sp, #16]
 800a522:	7823      	ldrb	r3, [r4, #0]
 800a524:	2b2e      	cmp	r3, #46	; 0x2e
 800a526:	d10c      	bne.n	800a542 <_vfiprintf_r+0x176>
 800a528:	7863      	ldrb	r3, [r4, #1]
 800a52a:	2b2a      	cmp	r3, #42	; 0x2a
 800a52c:	d135      	bne.n	800a59a <_vfiprintf_r+0x1ce>
 800a52e:	9b03      	ldr	r3, [sp, #12]
 800a530:	1d1a      	adds	r2, r3, #4
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	9203      	str	r2, [sp, #12]
 800a536:	2b00      	cmp	r3, #0
 800a538:	bfb8      	it	lt
 800a53a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a53e:	3402      	adds	r4, #2
 800a540:	9305      	str	r3, [sp, #20]
 800a542:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a628 <_vfiprintf_r+0x25c>
 800a546:	7821      	ldrb	r1, [r4, #0]
 800a548:	2203      	movs	r2, #3
 800a54a:	4650      	mov	r0, sl
 800a54c:	f7f5 fe50 	bl	80001f0 <memchr>
 800a550:	b140      	cbz	r0, 800a564 <_vfiprintf_r+0x198>
 800a552:	2340      	movs	r3, #64	; 0x40
 800a554:	eba0 000a 	sub.w	r0, r0, sl
 800a558:	fa03 f000 	lsl.w	r0, r3, r0
 800a55c:	9b04      	ldr	r3, [sp, #16]
 800a55e:	4303      	orrs	r3, r0
 800a560:	3401      	adds	r4, #1
 800a562:	9304      	str	r3, [sp, #16]
 800a564:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a568:	482c      	ldr	r0, [pc, #176]	; (800a61c <_vfiprintf_r+0x250>)
 800a56a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a56e:	2206      	movs	r2, #6
 800a570:	f7f5 fe3e 	bl	80001f0 <memchr>
 800a574:	2800      	cmp	r0, #0
 800a576:	d03f      	beq.n	800a5f8 <_vfiprintf_r+0x22c>
 800a578:	4b29      	ldr	r3, [pc, #164]	; (800a620 <_vfiprintf_r+0x254>)
 800a57a:	bb1b      	cbnz	r3, 800a5c4 <_vfiprintf_r+0x1f8>
 800a57c:	9b03      	ldr	r3, [sp, #12]
 800a57e:	3307      	adds	r3, #7
 800a580:	f023 0307 	bic.w	r3, r3, #7
 800a584:	3308      	adds	r3, #8
 800a586:	9303      	str	r3, [sp, #12]
 800a588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a58a:	443b      	add	r3, r7
 800a58c:	9309      	str	r3, [sp, #36]	; 0x24
 800a58e:	e767      	b.n	800a460 <_vfiprintf_r+0x94>
 800a590:	fb0c 3202 	mla	r2, ip, r2, r3
 800a594:	460c      	mov	r4, r1
 800a596:	2001      	movs	r0, #1
 800a598:	e7a5      	b.n	800a4e6 <_vfiprintf_r+0x11a>
 800a59a:	2300      	movs	r3, #0
 800a59c:	3401      	adds	r4, #1
 800a59e:	9305      	str	r3, [sp, #20]
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	f04f 0c0a 	mov.w	ip, #10
 800a5a6:	4620      	mov	r0, r4
 800a5a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5ac:	3a30      	subs	r2, #48	; 0x30
 800a5ae:	2a09      	cmp	r2, #9
 800a5b0:	d903      	bls.n	800a5ba <_vfiprintf_r+0x1ee>
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d0c5      	beq.n	800a542 <_vfiprintf_r+0x176>
 800a5b6:	9105      	str	r1, [sp, #20]
 800a5b8:	e7c3      	b.n	800a542 <_vfiprintf_r+0x176>
 800a5ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5be:	4604      	mov	r4, r0
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e7f0      	b.n	800a5a6 <_vfiprintf_r+0x1da>
 800a5c4:	ab03      	add	r3, sp, #12
 800a5c6:	9300      	str	r3, [sp, #0]
 800a5c8:	462a      	mov	r2, r5
 800a5ca:	4b16      	ldr	r3, [pc, #88]	; (800a624 <_vfiprintf_r+0x258>)
 800a5cc:	a904      	add	r1, sp, #16
 800a5ce:	4630      	mov	r0, r6
 800a5d0:	f7fd fe34 	bl	800823c <_printf_float>
 800a5d4:	4607      	mov	r7, r0
 800a5d6:	1c78      	adds	r0, r7, #1
 800a5d8:	d1d6      	bne.n	800a588 <_vfiprintf_r+0x1bc>
 800a5da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5dc:	07d9      	lsls	r1, r3, #31
 800a5de:	d405      	bmi.n	800a5ec <_vfiprintf_r+0x220>
 800a5e0:	89ab      	ldrh	r3, [r5, #12]
 800a5e2:	059a      	lsls	r2, r3, #22
 800a5e4:	d402      	bmi.n	800a5ec <_vfiprintf_r+0x220>
 800a5e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5e8:	f7fd fc90 	bl	8007f0c <__retarget_lock_release_recursive>
 800a5ec:	89ab      	ldrh	r3, [r5, #12]
 800a5ee:	065b      	lsls	r3, r3, #25
 800a5f0:	f53f af12 	bmi.w	800a418 <_vfiprintf_r+0x4c>
 800a5f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5f6:	e711      	b.n	800a41c <_vfiprintf_r+0x50>
 800a5f8:	ab03      	add	r3, sp, #12
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	462a      	mov	r2, r5
 800a5fe:	4b09      	ldr	r3, [pc, #36]	; (800a624 <_vfiprintf_r+0x258>)
 800a600:	a904      	add	r1, sp, #16
 800a602:	4630      	mov	r0, r6
 800a604:	f7fe f8be 	bl	8008784 <_printf_i>
 800a608:	e7e4      	b.n	800a5d4 <_vfiprintf_r+0x208>
 800a60a:	bf00      	nop
 800a60c:	0800aa4c 	.word	0x0800aa4c
 800a610:	0800aa6c 	.word	0x0800aa6c
 800a614:	0800aa2c 	.word	0x0800aa2c
 800a618:	0800acac 	.word	0x0800acac
 800a61c:	0800acb6 	.word	0x0800acb6
 800a620:	0800823d 	.word	0x0800823d
 800a624:	0800a3a7 	.word	0x0800a3a7
 800a628:	0800acb2 	.word	0x0800acb2

0800a62c <_read_r>:
 800a62c:	b538      	push	{r3, r4, r5, lr}
 800a62e:	4d07      	ldr	r5, [pc, #28]	; (800a64c <_read_r+0x20>)
 800a630:	4604      	mov	r4, r0
 800a632:	4608      	mov	r0, r1
 800a634:	4611      	mov	r1, r2
 800a636:	2200      	movs	r2, #0
 800a638:	602a      	str	r2, [r5, #0]
 800a63a:	461a      	mov	r2, r3
 800a63c:	f7f7 fcd4 	bl	8001fe8 <_read>
 800a640:	1c43      	adds	r3, r0, #1
 800a642:	d102      	bne.n	800a64a <_read_r+0x1e>
 800a644:	682b      	ldr	r3, [r5, #0]
 800a646:	b103      	cbz	r3, 800a64a <_read_r+0x1e>
 800a648:	6023      	str	r3, [r4, #0]
 800a64a:	bd38      	pop	{r3, r4, r5, pc}
 800a64c:	20015290 	.word	0x20015290

0800a650 <__assert_func>:
 800a650:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a652:	4614      	mov	r4, r2
 800a654:	461a      	mov	r2, r3
 800a656:	4b09      	ldr	r3, [pc, #36]	; (800a67c <__assert_func+0x2c>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4605      	mov	r5, r0
 800a65c:	68d8      	ldr	r0, [r3, #12]
 800a65e:	b14c      	cbz	r4, 800a674 <__assert_func+0x24>
 800a660:	4b07      	ldr	r3, [pc, #28]	; (800a680 <__assert_func+0x30>)
 800a662:	9100      	str	r1, [sp, #0]
 800a664:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a668:	4906      	ldr	r1, [pc, #24]	; (800a684 <__assert_func+0x34>)
 800a66a:	462b      	mov	r3, r5
 800a66c:	f000 f80e 	bl	800a68c <fiprintf>
 800a670:	f000 f85f 	bl	800a732 <abort>
 800a674:	4b04      	ldr	r3, [pc, #16]	; (800a688 <__assert_func+0x38>)
 800a676:	461c      	mov	r4, r3
 800a678:	e7f3      	b.n	800a662 <__assert_func+0x12>
 800a67a:	bf00      	nop
 800a67c:	20000010 	.word	0x20000010
 800a680:	0800acbd 	.word	0x0800acbd
 800a684:	0800acca 	.word	0x0800acca
 800a688:	0800acf8 	.word	0x0800acf8

0800a68c <fiprintf>:
 800a68c:	b40e      	push	{r1, r2, r3}
 800a68e:	b503      	push	{r0, r1, lr}
 800a690:	4601      	mov	r1, r0
 800a692:	ab03      	add	r3, sp, #12
 800a694:	4805      	ldr	r0, [pc, #20]	; (800a6ac <fiprintf+0x20>)
 800a696:	f853 2b04 	ldr.w	r2, [r3], #4
 800a69a:	6800      	ldr	r0, [r0, #0]
 800a69c:	9301      	str	r3, [sp, #4]
 800a69e:	f7ff fe95 	bl	800a3cc <_vfiprintf_r>
 800a6a2:	b002      	add	sp, #8
 800a6a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6a8:	b003      	add	sp, #12
 800a6aa:	4770      	bx	lr
 800a6ac:	20000010 	.word	0x20000010

0800a6b0 <_fstat_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d07      	ldr	r5, [pc, #28]	; (800a6d0 <_fstat_r+0x20>)
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	4608      	mov	r0, r1
 800a6ba:	4611      	mov	r1, r2
 800a6bc:	602b      	str	r3, [r5, #0]
 800a6be:	f7f7 fcbc 	bl	800203a <_fstat>
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	d102      	bne.n	800a6cc <_fstat_r+0x1c>
 800a6c6:	682b      	ldr	r3, [r5, #0]
 800a6c8:	b103      	cbz	r3, 800a6cc <_fstat_r+0x1c>
 800a6ca:	6023      	str	r3, [r4, #0]
 800a6cc:	bd38      	pop	{r3, r4, r5, pc}
 800a6ce:	bf00      	nop
 800a6d0:	20015290 	.word	0x20015290

0800a6d4 <_isatty_r>:
 800a6d4:	b538      	push	{r3, r4, r5, lr}
 800a6d6:	4d06      	ldr	r5, [pc, #24]	; (800a6f0 <_isatty_r+0x1c>)
 800a6d8:	2300      	movs	r3, #0
 800a6da:	4604      	mov	r4, r0
 800a6dc:	4608      	mov	r0, r1
 800a6de:	602b      	str	r3, [r5, #0]
 800a6e0:	f7f7 fcbb 	bl	800205a <_isatty>
 800a6e4:	1c43      	adds	r3, r0, #1
 800a6e6:	d102      	bne.n	800a6ee <_isatty_r+0x1a>
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	b103      	cbz	r3, 800a6ee <_isatty_r+0x1a>
 800a6ec:	6023      	str	r3, [r4, #0]
 800a6ee:	bd38      	pop	{r3, r4, r5, pc}
 800a6f0:	20015290 	.word	0x20015290

0800a6f4 <__ascii_mbtowc>:
 800a6f4:	b082      	sub	sp, #8
 800a6f6:	b901      	cbnz	r1, 800a6fa <__ascii_mbtowc+0x6>
 800a6f8:	a901      	add	r1, sp, #4
 800a6fa:	b142      	cbz	r2, 800a70e <__ascii_mbtowc+0x1a>
 800a6fc:	b14b      	cbz	r3, 800a712 <__ascii_mbtowc+0x1e>
 800a6fe:	7813      	ldrb	r3, [r2, #0]
 800a700:	600b      	str	r3, [r1, #0]
 800a702:	7812      	ldrb	r2, [r2, #0]
 800a704:	1e10      	subs	r0, r2, #0
 800a706:	bf18      	it	ne
 800a708:	2001      	movne	r0, #1
 800a70a:	b002      	add	sp, #8
 800a70c:	4770      	bx	lr
 800a70e:	4610      	mov	r0, r2
 800a710:	e7fb      	b.n	800a70a <__ascii_mbtowc+0x16>
 800a712:	f06f 0001 	mvn.w	r0, #1
 800a716:	e7f8      	b.n	800a70a <__ascii_mbtowc+0x16>

0800a718 <__ascii_wctomb>:
 800a718:	b149      	cbz	r1, 800a72e <__ascii_wctomb+0x16>
 800a71a:	2aff      	cmp	r2, #255	; 0xff
 800a71c:	bf85      	ittet	hi
 800a71e:	238a      	movhi	r3, #138	; 0x8a
 800a720:	6003      	strhi	r3, [r0, #0]
 800a722:	700a      	strbls	r2, [r1, #0]
 800a724:	f04f 30ff 	movhi.w	r0, #4294967295
 800a728:	bf98      	it	ls
 800a72a:	2001      	movls	r0, #1
 800a72c:	4770      	bx	lr
 800a72e:	4608      	mov	r0, r1
 800a730:	4770      	bx	lr

0800a732 <abort>:
 800a732:	b508      	push	{r3, lr}
 800a734:	2006      	movs	r0, #6
 800a736:	f000 f82b 	bl	800a790 <raise>
 800a73a:	2001      	movs	r0, #1
 800a73c:	f7f7 fc4a 	bl	8001fd4 <_exit>

0800a740 <_raise_r>:
 800a740:	291f      	cmp	r1, #31
 800a742:	b538      	push	{r3, r4, r5, lr}
 800a744:	4604      	mov	r4, r0
 800a746:	460d      	mov	r5, r1
 800a748:	d904      	bls.n	800a754 <_raise_r+0x14>
 800a74a:	2316      	movs	r3, #22
 800a74c:	6003      	str	r3, [r0, #0]
 800a74e:	f04f 30ff 	mov.w	r0, #4294967295
 800a752:	bd38      	pop	{r3, r4, r5, pc}
 800a754:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a756:	b112      	cbz	r2, 800a75e <_raise_r+0x1e>
 800a758:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a75c:	b94b      	cbnz	r3, 800a772 <_raise_r+0x32>
 800a75e:	4620      	mov	r0, r4
 800a760:	f000 f830 	bl	800a7c4 <_getpid_r>
 800a764:	462a      	mov	r2, r5
 800a766:	4601      	mov	r1, r0
 800a768:	4620      	mov	r0, r4
 800a76a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a76e:	f000 b817 	b.w	800a7a0 <_kill_r>
 800a772:	2b01      	cmp	r3, #1
 800a774:	d00a      	beq.n	800a78c <_raise_r+0x4c>
 800a776:	1c59      	adds	r1, r3, #1
 800a778:	d103      	bne.n	800a782 <_raise_r+0x42>
 800a77a:	2316      	movs	r3, #22
 800a77c:	6003      	str	r3, [r0, #0]
 800a77e:	2001      	movs	r0, #1
 800a780:	e7e7      	b.n	800a752 <_raise_r+0x12>
 800a782:	2400      	movs	r4, #0
 800a784:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a788:	4628      	mov	r0, r5
 800a78a:	4798      	blx	r3
 800a78c:	2000      	movs	r0, #0
 800a78e:	e7e0      	b.n	800a752 <_raise_r+0x12>

0800a790 <raise>:
 800a790:	4b02      	ldr	r3, [pc, #8]	; (800a79c <raise+0xc>)
 800a792:	4601      	mov	r1, r0
 800a794:	6818      	ldr	r0, [r3, #0]
 800a796:	f7ff bfd3 	b.w	800a740 <_raise_r>
 800a79a:	bf00      	nop
 800a79c:	20000010 	.word	0x20000010

0800a7a0 <_kill_r>:
 800a7a0:	b538      	push	{r3, r4, r5, lr}
 800a7a2:	4d07      	ldr	r5, [pc, #28]	; (800a7c0 <_kill_r+0x20>)
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	4608      	mov	r0, r1
 800a7aa:	4611      	mov	r1, r2
 800a7ac:	602b      	str	r3, [r5, #0]
 800a7ae:	f7f7 fc01 	bl	8001fb4 <_kill>
 800a7b2:	1c43      	adds	r3, r0, #1
 800a7b4:	d102      	bne.n	800a7bc <_kill_r+0x1c>
 800a7b6:	682b      	ldr	r3, [r5, #0]
 800a7b8:	b103      	cbz	r3, 800a7bc <_kill_r+0x1c>
 800a7ba:	6023      	str	r3, [r4, #0]
 800a7bc:	bd38      	pop	{r3, r4, r5, pc}
 800a7be:	bf00      	nop
 800a7c0:	20015290 	.word	0x20015290

0800a7c4 <_getpid_r>:
 800a7c4:	f7f7 bbee 	b.w	8001fa4 <_getpid>

0800a7c8 <_init>:
 800a7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ca:	bf00      	nop
 800a7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ce:	bc08      	pop	{r3}
 800a7d0:	469e      	mov	lr, r3
 800a7d2:	4770      	bx	lr

0800a7d4 <_fini>:
 800a7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d6:	bf00      	nop
 800a7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7da:	bc08      	pop	{r3}
 800a7dc:	469e      	mov	lr, r3
 800a7de:	4770      	bx	lr
