<stg><name>aes</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="9">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="9" to="10">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="10" to="11">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="11" to="12">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="12" to="13">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="13" to="14">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="14" to="15">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="15" to="16">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="16" to="17">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="17" to="18">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="18" to="19">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="19" to="20">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="20" to="21">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="21" to="22">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="22" to="23">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="23" to="24">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="24" to="25">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="25" to="26">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="26" to="3">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %length_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %length_r)

]]></node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %destinationAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %destinationAddress)

]]></node>
<StgValue><ssdm name="destinationAddress_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sourceAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %sourceAddress)

]]></node>
<StgValue><ssdm name="sourceAddress_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:10  %sourceAddress_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="sourceAddress_assign"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
:11  %destinationAddress_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="destinationAddress_assign"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store volatile i32 %sourceAddress_read, i32* %sourceAddress_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store volatile i32 %destinationAddress_read, i32* %destinationAddress_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:31  %key_local_V = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %key_in_V)

]]></node>
<StgValue><ssdm name="key_local_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sourceAddress), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i128* %key_in_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %destinationAddress), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecWire(i128* %ddr_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
:25  %sourceAddress_assign_load = load volatile i32* %sourceAddress_assign, align 4

]]></node>
<StgValue><ssdm name="sourceAddress_assign_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %sourceAddressLocal = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sourceAddress_assign_load, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="sourceAddressLocal"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="28">
<![CDATA[
:27  %sourceAddressLocal_2 = zext i28 %sourceAddressLocal to i32

]]></node>
<StgValue><ssdm name="sourceAddressLocal_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32">
<![CDATA[
:28  %destinationAddress_assign_load = load volatile i32* %destinationAddress_assign, align 4

]]></node>
<StgValue><ssdm name="destinationAddress_assign_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %destinationAddressLocal = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %destinationAddress_assign_load, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="destinationAddressLocal"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="28">
<![CDATA[
:30  %destinationAddressLocal_2 = zext i28 %destinationAddressLocal to i32

]]></node>
<StgValue><ssdm name="destinationAddressLocal_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp = add i32 %sourceAddressLocal_2, %length_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sourceAddressLocal1 = phi i32 [ %sourceAddressLocal_2, %0 ], [ %sourceAddressLocal_1, %2 ]

]]></node>
<StgValue><ssdm name="sourceAddressLocal1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %destinationAddressLocal1 = phi i32 [ %destinationAddressLocal_2, %0 ], [ %destinationAddressLocal_1, %2 ]

]]></node>
<StgValue><ssdm name="destinationAddressLocal1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %exitcond = icmp eq i32 %sourceAddressLocal1, %tmp

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_1 = zext i32 %sourceAddressLocal1 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:1  %ddr_V_addr = getelementptr i128* %ddr_V, i64 %tmp_1

]]></node>
<StgValue><ssdm name="ddr_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 1)

]]></node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sourceAddressLocal_1 = add i32 %sourceAddressLocal1, 1

]]></node>
<StgValue><ssdm name="sourceAddressLocal_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1">
<![CDATA[
:0  ret i1 true

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 1)

]]></node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:3  %data_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %ddr_V_addr)

]]></node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="84" st_id="17" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="86" st_id="19" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="87" st_id="20" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="88" st_id="21" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="89" st_id="22" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="90" st_id="23" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="91" st_id="24" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="92" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_2 = zext i32 %destinationAddressLocal1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="93" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:6  %ddr_V_addr_1 = getelementptr i128* %ddr_V, i64 %tmp_2

]]></node>
<StgValue><ssdm name="ddr_V_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:7  %ddr_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="ddr_V_addr_1_req"/></StgValue>
</operation>

<operation id="95" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:8  call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %ddr_V_addr_1, i128 %encrypted_data_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="25" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:9  %ddr_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %ddr_V_addr_1)

]]></node>
<StgValue><ssdm name="ddr_V_addr_1_resp"/></StgValue>
</operation>

<operation id="97" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %destinationAddressLocal_1 = add i32 %destinationAddressLocal1, 1

]]></node>
<StgValue><ssdm name="destinationAddressLocal_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="98" st_id="26" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:9  %ddr_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %ddr_V_addr_1)

]]></node>
<StgValue><ssdm name="ddr_V_addr_1_resp"/></StgValue>
</operation>

<operation id="99" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
