{
  "module_name": "serial_reg.h",
  "hash_id": "1f0662a1b42fd39447ee4a9432a88caa7b3763b73e76ebdce06d2eaef7024145",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/serial_reg.h",
  "human_readable_source": " \n \n\n#ifndef _LINUX_SERIAL_REG_H\n#define _LINUX_SERIAL_REG_H\n\n \n#define UART_RX\t\t0\t \n#define UART_TX\t\t0\t \n\n#define UART_IER\t1\t \n#define UART_IER_MSI\t\t0x08  \n#define UART_IER_RLSI\t\t0x04  \n#define UART_IER_THRI\t\t0x02  \n#define UART_IER_RDI\t\t0x01  \n \n#define UART_IERX_SLEEP\t\t0x10  \n\n#define UART_IIR\t2\t \n#define UART_IIR_NO_INT\t\t0x01  \n#define UART_IIR_ID\t\t0x0e  \n#define UART_IIR_MSI\t\t0x00  \n#define UART_IIR_THRI\t\t0x02  \n#define UART_IIR_RDI\t\t0x04  \n#define UART_IIR_RLSI\t\t0x06  \n\n#define UART_IIR_BUSY\t\t0x07  \n\n#define UART_IIR_RX_TIMEOUT\t0x0c  \n#define UART_IIR_XOFF\t\t0x10  \n#define UART_IIR_CTS_RTS_DSR\t0x20  \n#define UART_IIR_64BYTE_FIFO\t0x20  \n#define UART_IIR_FIFO_ENABLED\t0xc0  \n#define  UART_IIR_FIFO_ENABLED_8250\t0x00\t \n#define  UART_IIR_FIFO_ENABLED_16550\t0x80\t \n#define  UART_IIR_FIFO_ENABLED_16550A\t0xc0\t \n\n#define UART_FCR\t2\t \n#define UART_FCR_ENABLE_FIFO\t0x01  \n#define UART_FCR_CLEAR_RCVR\t0x02  \n#define UART_FCR_CLEAR_XMIT\t0x04  \n#define UART_FCR_DMA_SELECT\t0x08  \n \n#define UART_FCR_R_TRIG_00\t0x00\n#define UART_FCR_R_TRIG_01\t0x40\n#define UART_FCR_R_TRIG_10\t0x80\n#define UART_FCR_R_TRIG_11\t0xc0\n#define UART_FCR_T_TRIG_00\t0x00\n#define UART_FCR_T_TRIG_01\t0x10\n#define UART_FCR_T_TRIG_10\t0x20\n#define UART_FCR_T_TRIG_11\t0x30\n\n#define UART_FCR_TRIGGER_MASK\t0xC0  \n#define UART_FCR_TRIGGER_1\t0x00  \n#define UART_FCR_TRIGGER_4\t0x40  \n#define UART_FCR_TRIGGER_8\t0x80  \n#define UART_FCR_TRIGGER_14\t0xC0  \n \n#define UART_FCR6_R_TRIGGER_8\t0x00  \n#define UART_FCR6_R_TRIGGER_16\t0x40  \n#define UART_FCR6_R_TRIGGER_24  0x80  \n#define UART_FCR6_R_TRIGGER_28\t0xC0  \n#define UART_FCR6_T_TRIGGER_16\t0x00  \n#define UART_FCR6_T_TRIGGER_8\t0x10  \n#define UART_FCR6_T_TRIGGER_24  0x20  \n#define UART_FCR6_T_TRIGGER_30\t0x30  \n#define UART_FCR7_64BYTE\t0x20  \n\n#define UART_FCR_R_TRIG_SHIFT\t\t6\n#define UART_FCR_R_TRIG_BITS(x)\t\t\\\n\t(((x) & UART_FCR_TRIGGER_MASK) >> UART_FCR_R_TRIG_SHIFT)\n#define UART_FCR_R_TRIG_MAX_STATE\t4\n\n#define UART_LCR\t3\t \n \n#define UART_LCR_DLAB\t\t0x80  \n#define UART_LCR_SBC\t\t0x40  \n#define UART_LCR_SPAR\t\t0x20  \n#define UART_LCR_EPAR\t\t0x10  \n#define UART_LCR_PARITY\t\t0x08  \n#define UART_LCR_STOP\t\t0x04  \n#define UART_LCR_WLEN5\t\t0x00  \n#define UART_LCR_WLEN6\t\t0x01  \n#define UART_LCR_WLEN7\t\t0x02  \n#define UART_LCR_WLEN8\t\t0x03  \n\n \n#define UART_LCR_CONF_MODE_A\tUART_LCR_DLAB\t \n#define UART_LCR_CONF_MODE_B\t0xBF\t\t \n\n#define UART_MCR\t4\t \n#define UART_MCR_CLKSEL\t\t0x80  \n#define UART_MCR_TCRTLR\t\t0x40  \n#define UART_MCR_XONANY\t\t0x20  \n#define UART_MCR_AFE\t\t0x20  \n#define UART_MCR_LOOP\t\t0x10  \n#define UART_MCR_OUT2\t\t0x08  \n#define UART_MCR_OUT1\t\t0x04  \n#define UART_MCR_RTS\t\t0x02  \n#define UART_MCR_DTR\t\t0x01  \n\n#define UART_LSR\t5\t \n#define UART_LSR_FIFOE\t\t0x80  \n#define UART_LSR_TEMT\t\t0x40  \n#define UART_LSR_THRE\t\t0x20  \n#define UART_LSR_BI\t\t0x10  \n#define UART_LSR_FE\t\t0x08  \n#define UART_LSR_PE\t\t0x04  \n#define UART_LSR_OE\t\t0x02  \n#define UART_LSR_DR\t\t0x01  \n#define UART_LSR_BRK_ERROR_BITS\t(UART_LSR_BI|UART_LSR_FE|UART_LSR_PE|UART_LSR_OE)\n\n#define UART_MSR\t6\t \n#define UART_MSR_DCD\t\t0x80  \n#define UART_MSR_RI\t\t0x40  \n#define UART_MSR_DSR\t\t0x20  \n#define UART_MSR_CTS\t\t0x10  \n#define UART_MSR_DDCD\t\t0x08  \n#define UART_MSR_TERI\t\t0x04  \n#define UART_MSR_DDSR\t\t0x02  \n#define UART_MSR_DCTS\t\t0x01  \n#define UART_MSR_ANY_DELTA\t(UART_MSR_DDCD|UART_MSR_TERI|UART_MSR_DDSR|UART_MSR_DCTS)\n\n#define UART_SCR\t7\t \n\n \n#define UART_DLL\t0\t \n#define UART_DLM\t1\t \n#define UART_DIV_MAX\t0xFFFF\t \n\n \n#define UART_EFR\t2\t \n#define UART_XR_EFR\t9\t \n#define UART_EFR_CTS\t\t0x80  \n#define UART_EFR_RTS\t\t0x40  \n#define UART_EFR_SCD\t\t0x20  \n#define UART_EFR_ECB\t\t0x10  \n \n\n \n#define UART_XON1\t4\t \n#define UART_XON2\t5\t \n#define UART_XOFF1\t6\t \n#define UART_XOFF2\t7\t \n\n \n#define UART_TI752_TCR\t6\t \n#define UART_TI752_TLR\t7\t \n\n \n#define UART_TRG\t0\t \n \n#define UART_TRG_1\t\t0x01\n#define UART_TRG_4\t\t0x04\n#define UART_TRG_8\t\t0x08\n#define UART_TRG_16\t\t0x10\n#define UART_TRG_32\t\t0x20\n#define UART_TRG_64\t\t0x40\n#define UART_TRG_96\t\t0x60\n#define UART_TRG_120\t\t0x78\n#define UART_TRG_128\t\t0x80\n\n#define UART_FCTR\t1\t \n#define UART_FCTR_RTS_NODELAY\t0x00   \n#define UART_FCTR_RTS_4DELAY\t0x01\n#define UART_FCTR_RTS_6DELAY\t0x02\n#define UART_FCTR_RTS_8DELAY\t0x03\n#define UART_FCTR_IRDA\t\t0x04   \n#define UART_FCTR_TX_INT\t0x08   \n#define UART_FCTR_TRGA\t\t0x00   \n#define UART_FCTR_TRGB\t\t0x10   \n#define UART_FCTR_TRGC\t\t0x20   \n#define UART_FCTR_TRGD\t\t0x30   \n#define UART_FCTR_SCR_SWAP\t0x40   \n#define UART_FCTR_RX\t\t0x00   \n#define UART_FCTR_TX\t\t0x80   \n\n \n#define UART_EMSR\t7\t \n#define UART_EMSR_FIFO_COUNT\t0x01   \n#define UART_EMSR_ALT_COUNT\t0x02   \n\n \n#define UART_IER_DMAE\t0x80\t \n#define UART_IER_UUE\t0x40\t \n#define UART_IER_NRZE\t0x20\t \n#define UART_IER_RTOIE\t0x10\t \n\n#define UART_IIR_TOD\t0x08\t \n\n#define UART_FCR_PXAR1\t0x00\t \n#define UART_FCR_PXAR8\t0x40\t \n#define UART_FCR_PXAR16\t0x80\t \n#define UART_FCR_PXAR32\t0xc0\t \n\n \n#define UART_ASR\t0x01\t \n#define UART_RFL\t0x03\t \n#define UART_TFL \t0x04\t \n#define UART_ICR\t0x05\t \n\n \n#define UART_ACR\t0x00\t \n#define UART_CPR\t0x01\t \n#define UART_TCR\t0x02\t \n#define UART_CKS\t0x03\t \n#define UART_TTL\t0x04\t \n#define UART_RTL\t0x05\t \n#define UART_FCL\t0x06\t \n#define UART_FCH\t0x07\t \n#define UART_ID1\t0x08\t \n#define UART_ID2\t0x09\t \n#define UART_ID3\t0x0A\t \n#define UART_REV\t0x0B\t \n#define UART_CSR\t0x0C\t \n#define UART_NMR\t0x0D\t \n#define UART_CTR\t0xFF\n\n \n#define UART_ACR_RXDIS\t0x01\t \n#define UART_ACR_TXDIS\t0x02\t \n#define UART_ACR_DSRFC\t0x04\t \n#define UART_ACR_TLENB\t0x20\t \n#define UART_ACR_ICRRD\t0x40\t \n#define UART_ACR_ASREN\t0x80\t \n\n\n\n \n\n#define UART_RSA_BASE (-8)\n\n#define UART_RSA_MSR ((UART_RSA_BASE) + 0)  \n\n#define UART_RSA_MSR_SWAP (1 << 0)  \n#define UART_RSA_MSR_FIFO (1 << 2)  \n#define UART_RSA_MSR_FLOW (1 << 3)  \n#define UART_RSA_MSR_ITYP (1 << 4)  \n\n#define UART_RSA_IER ((UART_RSA_BASE) + 1)  \n\n#define UART_RSA_IER_Rx_FIFO_H (1 << 0)  \n#define UART_RSA_IER_Tx_FIFO_H (1 << 1)  \n#define UART_RSA_IER_Tx_FIFO_E (1 << 2)  \n#define UART_RSA_IER_Rx_TOUT (1 << 3)  \n#define UART_RSA_IER_TIMER (1 << 4)  \n\n#define UART_RSA_SRR ((UART_RSA_BASE) + 2)  \n\n#define UART_RSA_SRR_Tx_FIFO_NEMP (1 << 0)  \n#define UART_RSA_SRR_Tx_FIFO_NHFL (1 << 1)  \n#define UART_RSA_SRR_Tx_FIFO_NFUL (1 << 2)  \n#define UART_RSA_SRR_Rx_FIFO_NEMP (1 << 3)  \n#define UART_RSA_SRR_Rx_FIFO_NHFL (1 << 4)  \n#define UART_RSA_SRR_Rx_FIFO_NFUL (1 << 5)  \n#define UART_RSA_SRR_Rx_TOUT (1 << 6)  \n#define UART_RSA_SRR_TIMER (1 << 7)  \n\n#define UART_RSA_FRR ((UART_RSA_BASE) + 2)  \n\n#define UART_RSA_TIVSR ((UART_RSA_BASE) + 3)  \n\n#define UART_RSA_TCR ((UART_RSA_BASE) + 4)  \n\n#define UART_RSA_TCR_SWITCH (1 << 0)  \n\n \n#define SERIAL_RSA_BAUD_BASE (921600)\n#define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8)\n\n \n#define UART_DA830_PWREMU_MGMT\t12\n\n \n#define UART_DA830_PWREMU_MGMT_FREE\t(1 << 0)   \n#define UART_DA830_PWREMU_MGMT_URRST\t(1 << 13)  \n#define UART_DA830_PWREMU_MGMT_UTRST\t(1 << 14)  \n\n \n#define OMAP1_UART1_BASE\t0xfffb0000\n#define OMAP1_UART2_BASE\t0xfffb0800\n#define OMAP1_UART3_BASE\t0xfffb9800\n#define UART_OMAP_MDR1\t\t0x08\t \n#define UART_OMAP_MDR2\t\t0x09\t \n#define UART_OMAP_SCR\t\t0x10\t \n#define UART_OMAP_SSR\t\t0x11\t \n#define UART_OMAP_EBLR\t\t0x12\t \n#define UART_OMAP_OSC_12M_SEL\t0x13\t \n#define UART_OMAP_MVER\t\t0x14\t \n#define UART_OMAP_SYSC\t\t0x15\t \n#define UART_OMAP_SYSS\t\t0x16\t \n#define UART_OMAP_WER\t\t0x17\t \n#define UART_OMAP_TX_LVL\t0x1a\t \n\n \n#define UART_OMAP_MDR1_16X_MODE\t\t0x00\t \n#define UART_OMAP_MDR1_SIR_MODE\t\t0x01\t \n#define UART_OMAP_MDR1_16X_ABAUD_MODE\t0x02\t \n#define UART_OMAP_MDR1_13X_MODE\t\t0x03\t \n#define UART_OMAP_MDR1_MIR_MODE\t\t0x04\t \n#define UART_OMAP_MDR1_FIR_MODE\t\t0x05\t \n#define UART_OMAP_MDR1_CIR_MODE\t\t0x06\t \n#define UART_OMAP_MDR1_DISABLE\t\t0x07\t \n\n \n#define UART_ALTR_AFR\t\t0x40\t \n#define UART_ALTR_EN_TXFIFO_LW\t0x01\t \n#define UART_ALTR_TX_LOW\t0x41\t \n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}