# Reading D:/modelsim_ase/tcl/vsim/pref.tcl 
# do mux2_1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/mux2_1/rtl {D:/quartus_work/mux2_1/rtl/mux2_1_2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/mux2_1/quartus_prj/../sim {D:/quartus_work/mux2_1/quartus_prj/../sim/tb_mux2_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_mux2_1
# 
# Top level modules:
# 	tb_mux2_1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_mux2_1
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_mux2_1 
# Loading work.tb_mux2_1
# Loading work.mux2_1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# @time    0ns:in_1=0 in_2=0 sel=0 out=0
# @time   10ns:in_1=0 in_2=1 sel=1 out=1
# @time   20ns:in_1=1 in_2=1 sel=1 out=1
# @time   30ns:in_1=1 in_2=0 sel=1 out=0
# @time   60ns:in_1=0 in_2=1 sel=0 out=0
# @time   70ns:in_1=1 in_2=1 sel=0 out=1
# @time   80ns:in_1=1 in_2=0 sel=0 out=1
# @time   90ns:in_1=0 in_2=1 sel=0 out=0
# @time  100ns:in_1=1 in_2=1 sel=1 out=1
# @time  110ns:in_1=1 in_2=0 sel=0 out=1
# @time  120ns:in_1=0 in_2=0 sel=1 out=0
# @time  130ns:in_1=0 in_2=1 sel=1 out=1
# @time  140ns:in_1=1 in_2=1 sel=1 out=1
# @time  150ns:in_1=0 in_2=0 sel=1 out=0
# @time  160ns:in_1=1 in_2=1 sel=0 out=1
# @time  170ns:in_1=0 in_2=0 sel=0 out=0
# @time  180ns:in_1=0 in_2=1 sel=0 out=0
# @time  190ns:in_1=0 in_2=1 sel=1 out=1
# @time  200ns:in_1=0 in_2=0 sel=0 out=0
# @time  210ns:in_1=0 in_2=0 sel=1 out=0
# @time  220ns:in_1=1 in_2=1 sel=1 out=1
# @time  230ns:in_1=1 in_2=0 sel=0 out=1
# @time  240ns:in_1=1 in_2=1 sel=1 out=1
# @time  250ns:in_1=0 in_2=0 sel=1 out=0
# @time  260ns:in_1=1 in_2=0 sel=1 out=0
# @time  280ns:in_1=1 in_2=1 sel=0 out=1
# @time  300ns:in_1=0 in_2=0 sel=0 out=0
# @time  310ns:in_1=1 in_2=1 sel=0 out=1
# @time  320ns:in_1=0 in_2=1 sel=1 out=1
# @time  330ns:in_1=1 in_2=1 sel=1 out=1
# @time  340ns:in_1=0 in_2=1 sel=1 out=1
# @time  350ns:in_1=1 in_2=0 sel=0 out=1
# @time  360ns:in_1=0 in_2=0 sel=0 out=0
# @time  370ns:in_1=0 in_2=0 sel=1 out=0
# @time  380ns:in_1=1 in_2=1 sel=1 out=1
# @time  390ns:in_1=1 in_2=0 sel=1 out=0
# @time  400ns:in_1=1 in_2=0 sel=0 out=1
# @time  410ns:in_1=1 in_2=1 sel=0 out=1
# @time  420ns:in_1=1 in_2=1 sel=1 out=1
# @time  430ns:in_1=1 in_2=0 sel=0 out=1
# @time  440ns:in_1=0 in_2=1 sel=0 out=0
# @time  450ns:in_1=0 in_2=0 sel=1 out=0
# @time  460ns:in_1=1 in_2=0 sel=0 out=1
# @time  480ns:in_1=0 in_2=1 sel=0 out=0
# @time  500ns:in_1=1 in_2=1 sel=1 out=1
# @time  510ns:in_1=1 in_2=1 sel=0 out=1
# @time  520ns:in_1=0 in_2=0 sel=1 out=0
# @time  540ns:in_1=1 in_2=0 sel=0 out=1
# @time  550ns:in_1=0 in_2=1 sel=1 out=1
# @time  560ns:in_1=0 in_2=0 sel=0 out=0
# @time  570ns:in_1=1 in_2=1 sel=0 out=1
# @time  580ns:in_1=0 in_2=0 sel=1 out=0
# @time  600ns:in_1=0 in_2=0 sel=0 out=0
# @time  610ns:in_1=1 in_2=0 sel=1 out=0
# @time  620ns:in_1=1 in_2=0 sel=0 out=1
# @time  630ns:in_1=0 in_2=0 sel=1 out=0
# @time  640ns:in_1=0 in_2=0 sel=0 out=0
# @time  650ns:in_1=0 in_2=1 sel=1 out=1
# @time  660ns:in_1=1 in_2=0 sel=1 out=0
# @time  670ns:in_1=1 in_2=1 sel=0 out=1
# @time  680ns:in_1=0 in_2=1 sel=1 out=1
# @time  690ns:in_1=1 in_2=1 sel=1 out=1
# @time  700ns:in_1=0 in_2=1 sel=1 out=1
# @time  710ns:in_1=0 in_2=0 sel=0 out=0
# @time  720ns:in_1=0 in_2=1 sel=1 out=1
# @time  730ns:in_1=0 in_2=0 sel=1 out=0
# @time  770ns:in_1=1 in_2=1 sel=0 out=1
# @time  780ns:in_1=0 in_2=0 sel=1 out=0
# @time  800ns:in_1=0 in_2=0 sel=0 out=0
# @time  810ns:in_1=0 in_2=1 sel=0 out=0
# @time  820ns:in_1=0 in_2=0 sel=1 out=0
# @time  830ns:in_1=1 in_2=0 sel=1 out=0
# @time  840ns:in_1=1 in_2=1 sel=1 out=1
# @time  850ns:in_1=0 in_2=1 sel=1 out=1
# @time  860ns:in_1=1 in_2=0 sel=0 out=1
# @time  880ns:in_1=1 in_2=1 sel=0 out=1
# @time  890ns:in_1=0 in_2=1 sel=0 out=0
# @time  910ns:in_1=1 in_2=1 sel=0 out=1
# @time  920ns:in_1=1 in_2=0 sel=1 out=0
# @time  930ns:in_1=0 in_2=0 sel=1 out=0
# @time  940ns:in_1=0 in_2=0 sel=0 out=0
# @time  950ns:in_1=1 in_2=1 sel=1 out=1
# @time  960ns:in_1=1 in_2=1 sel=0 out=1
# @time  970ns:in_1=1 in_2=1 sel=1 out=1
# @time  980ns:in_1=0 in_2=0 sel=0 out=0
