// Seed: 3741022270
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9,
    output wand id_10,
    input tri1 id_11,
    output wor id_12,
    input wor id_13,
    input supply1 id_14,
    input tri id_15,
    output tri1 id_16
);
  assign id_2 = -1'b0 !=? 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4
);
  reg [1 : 1 'd0 -  1] id_6, id_7, id_8;
  always id_8 = id_2;
  always
    if (1)
      if (1)
        `define pp_9 0
      else id_8 <= `pp_9;
    else;
  tri1 id_10, id_11;
  parameter id_12 = -1 >> 1;
  assign id_0 = id_8 & 1 & id_11, `pp_9 = 1'b0;
  wire id_13;
  assign id_11 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_14, id_15, id_16, id_17;
endmodule
