INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulator
WARNING: [VRFC 10-280] actual for formal port div_factor_freqhigh is neither a static name nor a globally static expression [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd:66]
WARNING: [VRFC 10-280] actual for formal port div_factor_freqlow is neither a static name nor a globally static expression [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd:67]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_5/new/modulator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulator_tb
