<div id="pf25b" class="pf w0 h0" data-page-no="25b"><div class="pc pc25b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg25b.png"/><div class="t m0 xdc h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">RTC_CR field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No effect.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software</div><div class="t m0 x5 h7 yf88 ff2 fs4 fc0 sc0 ls0 ws0">explicitly clearing it.</div><div class="t m0 x9 h1b y3540 ff1 fsc fc0 sc0 ls0 ws0">34.2.6<span class="_ _b"> </span>RTC Status Register (RTC_SR)</div><div class="t m0 x9 h7 y1649 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_D000h base + 14h offset = 4003_D014h</div><div class="t m0 xb9 h1d y3541 ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y3542 ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y3543 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y3544 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y3545 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y3546 ff2 fsd fc0 sc0 ls275">R<span class="fs4 ls276 v11">0<span class="ls0 ws426 v15">TCE </span><span class="ls0 ws427">0<span class="_ _179"> </span>TAF TOF<span class="_ _1b0"> </span>TIF</span></span></div><div class="t m0 x91 h1d y3547 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y13e9 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1</span></div><div class="t m0 x26 h9 y3548 ff1 fs2 fc0 sc0 ls0 ws0">RTC_SR field descriptions</div><div class="t m0 x12c h10 y1211 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y21c6 ff2 fs4 fc0 sc0 ls0">31â€“5</div><div class="t m0 x91 h7 y1185 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y21c6 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1185 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y3549 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x12c h7 y354a ff2 fs4 fc0 sc0 ls0">TCE</div><div class="t m0 x83 h7 y3549 ff2 fs4 fc0 sc0 ls0 ws0">Time Counter Enable</div><div class="t m0 x83 h7 y354b ff2 fs4 fc0 sc0 ls0 ws0">When time counter is disabled the TSR register and TPR register are writeable, but do not increment.</div><div class="t m0 x83 h7 y1bcb ff2 fs4 fc0 sc0 ls0 ws0">When time counter is enabled the TSR register and TPR register are not writeable, but increment.</div><div class="t m0 x83 h7 y354c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Time counter is disabled.</div><div class="t m0 x83 h7 y354d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Time counter is enabled.</div><div class="t m0 x97 h7 y354e ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 y354f ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y354e ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y354f ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y220d ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 y220e ff2 fs4 fc0 sc0 ls0">TAF</div><div class="t m0 x83 h7 y220d ff2 fs4 fc0 sc0 ls0 ws0">Time Alarm Flag</div><div class="t m0 x83 h7 y2235 ff2 fs4 fc0 sc0 ls0 ws0">Time alarm flag is set when the TAR[TAR] equals the TSR[TSR] and the TSR[TSR] increments. This bit is</div><div class="t m0 x83 h7 y3550 ff2 fs4 fc0 sc0 ls0 ws0">cleared by writing the TAR register.</div><div class="t m0 x83 h7 y3551 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Time alarm has not occurred.</div><div class="t m0 x83 h7 y3552 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Time alarm has occurred.</div><div class="t m0 x97 h7 y3553 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x12c h7 y3554 ff2 fs4 fc0 sc0 ls0">TOF</div><div class="t m0 x83 h7 y3553 ff2 fs4 fc0 sc0 ls0 ws0">Time Overflow Flag</div><div class="t m0 x83 h7 y3461 ff2 fs4 fc0 sc0 ls0 ws0">Time overflow flag is set when the time counter is enabled and overflows. The TSR and TPR do not</div><div class="t m0 x83 h7 y3555 ff2 fs4 fc0 sc0 ls0 ws0">increment and read as zero when this bit is set. This bit is cleared by writing the TSR register when the</div><div class="t m0 x83 h7 y3556 ff2 fs4 fc0 sc0 ls0 ws0">time counter is disabled.</div><div class="t m0 x83 h7 y3557 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Time overflow has not occurred.</div><div class="t m0 x83 h7 y3558 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Time overflow has occurred and time counter is read as zero.</div><div class="t m0 x1b h7 y3559 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x137 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 34 Real Time Clock (RTC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>603</div><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,378.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:532.167000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,378.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:244.204000px;bottom:461.917000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,351.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.588000px;bottom:452.917000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,270.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:451.733000px;bottom:461.917000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,243.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:475.382000px;bottom:461.917000px;width:17.001000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,162.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:504.529000px;bottom:461.917000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:536.427000px;bottom:461.917000px;width:13.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
