# compile vhdl design source files
vhdl xil_defaultlib  "../../../LA11.srcs/sources_1/new/reg_comparator.vhd"
vhdl xil_defaultlib  "../../../LA11.srcs/sim_1/new/reg_comparator_tb.vhd"

# Do not sort compile order
nosort
