

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>AM65X_SR2 Interrupt Management Device Descriptions &mdash; TISCI User Guide</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="TISCI User Guide" href="../../index.html"/>
        <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
        <link rel="next" title="AM65X_SR2 Ring Accelerator Device Descriptions" href="ra_cfg.html"/>
        <link rel="prev" title="AM65X_SR2 Board Configuration Resource Assignment Type Descriptions" href="resasg_types.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> TISCI
          

          
          </a>

          
            
            
              <div class="version">
                09.00.06
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr1">AM65x SR1</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#am65x-sr2">AM65x SR2</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="hosts.html">AM65X_SR2 Host Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="devices.html">AM65X_SR2 Devices Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="clocks.html">AM65X_SR2 Clock Identifiers</a></li>
<li class="toctree-l3"><a class="reference internal" href="pll_data.html">AM65X_SR2 PLL Defaults</a></li>
<li class="toctree-l3"><a class="reference internal" href="resasg_types.html">AM65X_SR2 Board Configuration Resource Assignment Type Descriptions</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">AM65X_SR2 Interrupt Management Device Descriptions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="#interrupt-router-device-ids">Interrupt Router Device IDs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#cmpevent-intrtr0-interrupt-router-input-sources">CMPEVENT_INTRTR0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#cmpevent-intrtr0-interrupt-router-output-destinations">CMPEVENT_INTRTR0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#main2mcu-lvl-intrtr0-interrupt-router-input-sources">MAIN2MCU_LVL_INTRTR0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#main2mcu-lvl-intrtr0-interrupt-router-output-destinations">MAIN2MCU_LVL_INTRTR0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#main2mcu-pls-intrtr0-interrupt-router-input-sources">MAIN2MCU_PLS_INTRTR0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#main2mcu-pls-intrtr0-interrupt-router-output-destinations">MAIN2MCU_PLS_INTRTR0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#gpiomux-intrtr0-interrupt-router-input-sources">GPIOMUX_INTRTR0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#gpiomux-intrtr0-interrupt-router-output-destinations">GPIOMUX_INTRTR0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#navss0-intr-router-0-interrupt-router-input-sources">navss0_intr_router_0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#navss0-intr-router-0-interrupt-router-output-destinations">navss0_intr_router_0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mcu-navss0-intr-router-0-interrupt-router-input-sources">mcu_navss0_intr_router_0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mcu-navss0-intr-router-0-interrupt-router-output-destinations">mcu_navss0_intr_router_0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#timesync-intrtr0-interrupt-router-input-sources">TIMESYNC_INTRTR0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#timesync-intrtr0-interrupt-router-output-destinations">TIMESYNC_INTRTR0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#wkup-gpiomux-intrtr0-interrupt-router-input-sources">WKUP_GPIOMUX_INTRTR0 Interrupt Router Input Sources</a></li>
<li class="toctree-l4"><a class="reference internal" href="#wkup-gpiomux-intrtr0-interrupt-router-output-destinations">WKUP_GPIOMUX_INTRTR0 Interrupt Router Output Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#interrupt-aggregator-device-ids">Interrupt Aggregator Device IDs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#interrupt-aggregator-virtual-interrupts">Interrupt Aggregator Virtual Interrupts</a></li>
<li class="toctree-l4"><a class="reference internal" href="#navss0-modss-inta0-interrupt-aggregator-virtual-interrupt-destinations">navss0_modss_inta0 Interrupt Aggregator Virtual Interrupt Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#navss0-modss-inta1-interrupt-aggregator-virtual-interrupt-destinations">navss0_modss_inta1 Interrupt Aggregator Virtual Interrupt Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#navss0-udmass-inta0-interrupt-aggregator-virtual-interrupt-destinations">navss0_udmass_inta0 Interrupt Aggregator Virtual Interrupt Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mcu-navss0-intr-aggr-0-interrupt-aggregator-virtual-interrupt-destinations">mcu_navss0_intr_aggr_0 Interrupt Aggregator Virtual Interrupt Destinations</a></li>
<li class="toctree-l4"><a class="reference internal" href="#global-events">Global Events</a></li>
<li class="toctree-l4"><a class="reference internal" href="#event-based-interrupt-source-ids">Event-Based Interrupt Source IDs</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ra_cfg.html">AM65X_SR2 Ring Accelerator Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma_cfg.html">AM65X_SR2 DMA Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="psil_cfg.html">AM65X_SR2 PSI-L Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="proxy_cfg.html">AM65X_SR2 Proxy Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="sec_proxy.html">AM65X_SR2 Secure Proxy Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="processors.html">AM65X_SR2 Processor Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="runtime_keystore.html">AM65X_SR2 Runtime Keystore</a></li>
<li class="toctree-l3"><a class="reference internal" href="firewalls.html">AM65X_SR2 Firewall Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="soc_devgrps.html">AM65X_SR2 Device Group descriptions</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am64x">AM64x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62x">AM62x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62ax">AM62Ax</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721e">J721E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j7200">J7200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721s2">J721S2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j784s4">J784S4</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">TISCI</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> &raquo;</li>
      
    <li>AM65X_SR2 Interrupt Management Device Descriptions</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="am65x-sr2-interrupt-management-device-descriptions">
<h1>AM65X_SR2 Interrupt Management Device Descriptions<a class="headerlink" href="#am65x-sr2-interrupt-management-device-descriptions" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on the Interrupt Management devices in the
AM65X_SR2 SoC.  Some System Firmware TISCI messages take device specific inputs.
This chapter provides information on the valid values for Interrupt Management
TISCI message parameters.</p>
</div>
<div class="section" id="interrupt-router-device-ids">
<span id="pub-soc-am65x-sr2-ir-device-ids"></span><h2>Interrupt Router Device IDs<a class="headerlink" href="#interrupt-router-device-ids" title="Permalink to this headline">¶</a></h2>
<p>Some System Firmware TISCI message APIs require the Interrupt Router device ID
be provided as part of the request. Based on <a class="reference internal" href="devices.html"><span class="doc">AM65X_SR2 Device IDs</span></a> these are the valid Interrupt Router device IDs.</p>
<table border="1" class="docutils">
<colgroup>
<col width="53%" />
<col width="47%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Interrupt Router Device Name</th>
<th class="head">Interrupt Router Device ID</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="cmpevent-intrtr0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-cmpevent-intrtr0-input-src-list"></span><h2>CMPEVENT_INTRTR0 Interrupt Router Input Sources<a class="headerlink" href="#cmpevent-intrtr0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="12%" />
<col width="14%" />
<col width="24%" />
<col width="18%" />
<col width="12%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>0</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>1</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>2</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>3</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>4</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_comp</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>5</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie_cpts_comp</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>6</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie_cpts_comp</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>7</td>
<td>AM6_DEV_MCU_CPSW0</td>
<td>cpts_comp</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>8</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>9</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>10</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>11</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>12</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>13</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>14</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>15</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_req</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>16</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>17</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>18</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>19</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>20</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>21</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>22</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>23</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_req</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>24</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>25</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>26</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>27</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>28</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>29</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>30</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>31</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_req</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>32</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>33</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>34</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>35</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>36</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>37</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>38</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>39</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>40</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>41</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>42</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>43</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>44</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>45</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>46</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>47</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>48</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>49</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>50</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>51</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>52</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>53</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>54</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>55</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>56</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>57</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>58</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>59</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>60</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>61</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>62</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>63</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>64</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>65</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>66</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>67</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>68</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>69</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>70</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>71</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>72</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>73</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>74</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>75</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>76</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>77</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>78</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>79</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>80</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>81</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>82</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>83</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>84</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>85</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>86</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>87</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>88</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>89</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>90</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>91</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>92</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>93</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>94</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>95</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>96</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>97</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>98</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>99</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>100</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>101</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>102</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>103</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>104</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>105</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>106</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>107</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>108</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>109</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>110</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>111</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cmp_intr_req</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>112</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>113</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>114</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>115</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>116</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>117</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>118</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>119</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>120</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>121</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>122</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>123</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>124</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>125</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>126</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>127</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cmp_intr_req</td>
<td>51</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="cmpevent-intrtr0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-cmpevent-intrtr0-output-src-list"></span><h2>CMPEVENT_INTRTR0 Interrupt Router Output Destinations<a class="headerlink" href="#cmpevent-intrtr0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="12%" />
<col width="14%" />
<col width="23%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>0</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>544</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>1</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>545</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>2</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>546</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>3</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>547</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>4</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>548</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>5</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>549</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>6</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>550</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>7</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>551</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>8</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>552</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>9</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>553</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>10</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>554</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>11</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>555</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>12</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>556</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>13</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>557</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>14</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>558</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>15</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>559</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>16</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>17</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>18</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>19</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>20</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>21</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>22</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>23</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>24</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>25</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>26</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>27</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>28</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>29</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>30</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_CMPEVENT_INTRTR0</td>
<td>3</td>
<td>31</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>15</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main2mcu-lvl-intrtr0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-main2mcu-lvl-intrtr0-input-src-list"></span><h2>MAIN2MCU_LVL_INTRTR0 Interrupt Router Input Sources<a class="headerlink" href="#main2mcu-lvl-intrtr0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="12%" />
<col width="13%" />
<col width="23%" />
<col width="19%" />
<col width="12%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>0</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>1</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>2</td>
<td>AM6_DEV_DSS0</td>
<td>dispc_intr_req_0</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>3</td>
<td>AM6_DEV_DSS0</td>
<td>dispc_intr_req_1</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>4</td>
<td>AM6_DEV_SA2_UL0</td>
<td>sa_ul_trng</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>5</td>
<td>AM6_DEV_SA2_UL0</td>
<td>sa_ul_pka</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>6</td>
<td>AM6_DEV_CTRL_MMR0</td>
<td>access_err</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>7</td>
<td>AM6_DEV_ELM0</td>
<td>elm_porocpsinterrupt_lvl</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>8</td>
<td>AM6_DEV_GPMC0</td>
<td>gpmc_sinterrupt</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>9</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>10</td>
<td>AM6_DEV_DDRSS0</td>
<td>ddrss_v2h_other_err_lvl</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>11</td>
<td>AM6_DEV_CAL0</td>
<td>int_cal_l</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>12</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>13</td>
<td>AM6_DEV_CCDEBUGSS0</td>
<td>aqcmpintr_level</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>14</td>
<td>AM6_DEV_DEBUGSS0</td>
<td>aqcmpintr_level</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>15</td>
<td>AM6_DEV_DEBUGSS0</td>
<td>ctm_level</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>16</td>
<td>AM6_DEV_MCASP0</td>
<td>xmit_intr_pend</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>17</td>
<td>AM6_DEV_MCASP0</td>
<td>rec_intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>18</td>
<td>AM6_DEV_MCASP1</td>
<td>xmit_intr_pend</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>19</td>
<td>AM6_DEV_MCASP1</td>
<td>rec_intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>20</td>
<td>AM6_DEV_MCASP2</td>
<td>xmit_intr_pend</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>21</td>
<td>AM6_DEV_MCASP2</td>
<td>rec_intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>22</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>23</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>24</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>25</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>26</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>27</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>28</td>
<td>AM6_DEV_MMCSD1</td>
<td>emmcsdss_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>29</td>
<td>AM6_DEV_MMCSD0</td>
<td>emmcsdss_intr</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>30</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>31</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>32</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>33</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>34</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>35</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>36</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>37</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>38</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>39</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_host_intr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>40</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>41</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>42</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>43</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>44</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>45</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>46</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>47</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_host_intr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>48</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>49</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>50</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>51</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>52</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>53</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>54</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>55</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_host_intr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>56</td>
<td>AM6_DEV_GPU0</td>
<td>gpu_irq</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>57</td>
<td>AM6_DEV_GPU0</td>
<td>exp_intr</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>58</td>
<td>AM6_DEV_GPU0</td>
<td>init_err</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>59</td>
<td>AM6_DEV_GPU0</td>
<td>target_err</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>60</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>61</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>62</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>63</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>64</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie0_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>65</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie1_pend</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>66</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie2_pend</td>
<td>7</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>67</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie3_pend</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>68</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie4_pend</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>69</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie5_pend</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>70</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie6_pend</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>71</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie7_pend</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>72</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie8_pend</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>73</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie9_pend</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>74</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie10_pend</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>75</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie11_pend</td>
<td>2</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>76</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie12_pend</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>77</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie13_pend</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>78</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie14_pend</td>
<td>5</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>79</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie_cpts_pend</td>
<td>18</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>80</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie0_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>81</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie1_pend</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>82</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie2_pend</td>
<td>7</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>83</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie3_pend</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>84</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie4_pend</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>85</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie5_pend</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>86</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie6_pend</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>87</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie7_pend</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>88</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie8_pend</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>89</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie9_pend</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>90</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie10_pend</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>91</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie11_pend</td>
<td>2</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>92</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie12_pend</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>93</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie13_pend</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>94</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie14_pend</td>
<td>5</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>95</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie_cpts_pend</td>
<td>18</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>96</td>
<td>AM6_DEV_MCSPI0</td>
<td>intr_spi</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>97</td>
<td>AM6_DEV_MCSPI1</td>
<td>intr_spi</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>98</td>
<td>AM6_DEV_MCSPI2</td>
<td>intr_spi</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>99</td>
<td>AM6_DEV_MCSPI3</td>
<td>intr_spi</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>100</td>
<td>AM6_DEV_I2C0</td>
<td>pointrpend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>101</td>
<td>AM6_DEV_I2C1</td>
<td>pointrpend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>102</td>
<td>AM6_DEV_I2C2</td>
<td>pointrpend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>103</td>
<td>AM6_DEV_I2C3</td>
<td>pointrpend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>104</td>
<td>AM6_DEV_UART0</td>
<td>usart_irq</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>105</td>
<td>AM6_DEV_UART1</td>
<td>usart_irq</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>106</td>
<td>AM6_DEV_UART2</td>
<td>usart_irq</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>107</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>108</td>
<td>AM6_DEV_TIMER0</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>109</td>
<td>AM6_DEV_TIMER1</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>110</td>
<td>AM6_DEV_TIMER2</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>111</td>
<td>AM6_DEV_TIMER3</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>112</td>
<td>AM6_DEV_TIMER4</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>113</td>
<td>AM6_DEV_TIMER5</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>114</td>
<td>AM6_DEV_TIMER6</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>115</td>
<td>AM6_DEV_TIMER7</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>116</td>
<td>AM6_DEV_TIMER8</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>117</td>
<td>AM6_DEV_TIMER9</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>118</td>
<td>AM6_DEV_TIMER10</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>119</td>
<td>AM6_DEV_TIMER11</td>
<td>intr_pend</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>120</td>
<td>AM6_DEV_DCC0</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>121</td>
<td>AM6_DEV_DCC1</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>122</td>
<td>AM6_DEV_DCC2</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>123</td>
<td>AM6_DEV_DCC3</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>124</td>
<td>AM6_DEV_DCC4</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>125</td>
<td>AM6_DEV_DCC5</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>126</td>
<td>AM6_DEV_DCC6</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>127</td>
<td>AM6_DEV_DCC7</td>
<td>intr_done_level</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>128</td>
<td>AM6_DEV_USB3SS0</td>
<td>otg_lvl</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>129</td>
<td>AM6_DEV_USB3SS0</td>
<td>misc_lvl</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>130</td>
<td>AM6_DEV_USB3SS0</td>
<td>bc_lvl</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>131</td>
<td>AM6_DEV_USB3SS0</td>
<td>pme_gen_lvl</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>132</td>
<td>AM6_DEV_USB3SS0</td>
<td>i00_lvl</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>133</td>
<td>AM6_DEV_USB3SS0</td>
<td>i01_lvl</td>
<td>2</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>134</td>
<td>AM6_DEV_USB3SS0</td>
<td>i02_lvl</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>135</td>
<td>AM6_DEV_USB3SS0</td>
<td>i03_lvl</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>136</td>
<td>AM6_DEV_USB3SS0</td>
<td>i04_lvl</td>
<td>5</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>137</td>
<td>AM6_DEV_USB3SS0</td>
<td>i05_lvl</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>138</td>
<td>AM6_DEV_USB3SS0</td>
<td>i06_lvl</td>
<td>7</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>139</td>
<td>AM6_DEV_USB3SS0</td>
<td>i07_lvl</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>140</td>
<td>AM6_DEV_USB3SS0</td>
<td>i08_lvl</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>141</td>
<td>AM6_DEV_USB3SS0</td>
<td>i09_lvl</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>142</td>
<td>AM6_DEV_USB3SS0</td>
<td>i10_lvl</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>143</td>
<td>AM6_DEV_USB3SS0</td>
<td>i11_lvl</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>144</td>
<td>AM6_DEV_USB3SS0</td>
<td>i12_lvl</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>145</td>
<td>AM6_DEV_USB3SS0</td>
<td>i13_lvl</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>146</td>
<td>AM6_DEV_USB3SS0</td>
<td>i14_lvl</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>147</td>
<td>AM6_DEV_USB3SS0</td>
<td>i15_lvl</td>
<td>16</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>148</td>
<td>AM6_DEV_USB3SS1</td>
<td>otg_lvl</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>149</td>
<td>AM6_DEV_USB3SS1</td>
<td>misc_lvl</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>150</td>
<td>AM6_DEV_USB3SS1</td>
<td>bc_lvl</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>151</td>
<td>AM6_DEV_USB3SS1</td>
<td>pme_gen_lvl</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>152</td>
<td>AM6_DEV_USB3SS1</td>
<td>i00_lvl</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>153</td>
<td>AM6_DEV_USB3SS1</td>
<td>i01_lvl</td>
<td>2</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>154</td>
<td>AM6_DEV_USB3SS1</td>
<td>i02_lvl</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>155</td>
<td>AM6_DEV_USB3SS1</td>
<td>i03_lvl</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>156</td>
<td>AM6_DEV_USB3SS1</td>
<td>i04_lvl</td>
<td>5</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>157</td>
<td>AM6_DEV_USB3SS1</td>
<td>i05_lvl</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>158</td>
<td>AM6_DEV_USB3SS1</td>
<td>i06_lvl</td>
<td>7</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>159</td>
<td>AM6_DEV_USB3SS1</td>
<td>i07_lvl</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>160</td>
<td>AM6_DEV_USB3SS1</td>
<td>i08_lvl</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>161</td>
<td>AM6_DEV_USB3SS1</td>
<td>i09_lvl</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>162</td>
<td>AM6_DEV_USB3SS1</td>
<td>i10_lvl</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>163</td>
<td>AM6_DEV_USB3SS1</td>
<td>i11_lvl</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>164</td>
<td>AM6_DEV_USB3SS1</td>
<td>i12_lvl</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>165</td>
<td>AM6_DEV_USB3SS1</td>
<td>i13_lvl</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>166</td>
<td>AM6_DEV_USB3SS1</td>
<td>i14_lvl</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>167</td>
<td>AM6_DEV_USB3SS1</td>
<td>i15_lvl</td>
<td>16</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>168</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>169</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>170</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>171</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>172</td>
<td>AM6_DEV_CBASS0</td>
<td>LPSC_per_common_err_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>173</td>
<td>AM6_DEV_CBASS_DEBUG0</td>
<td>LPSC_main_debug_err_intr</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>174</td>
<td>AM6_DEV_CBASS_FW0</td>
<td>LPSC_main_infra_err_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>175</td>
<td>AM6_DEV_CBASS_INFRA0</td>
<td>LPSC_main_infra_err_intr</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>176</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>177</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>178</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>179</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>180</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>181</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>182</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>183</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>184</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>120</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>185</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>121</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>186</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>122</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>187</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>123</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>188</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>189</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>190</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>191</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>outl_intr</td>
<td>127</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main2mcu-lvl-intrtr0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-main2mcu-lvl-intrtr0-output-src-list"></span><h2>MAIN2MCU_LVL_INTRTR0 Interrupt Router Output Destinations<a class="headerlink" href="#main2mcu-lvl-intrtr0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="12%" />
<col width="14%" />
<col width="18%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>0</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>160</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>160</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>1</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>161</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>161</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>2</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>162</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>162</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>3</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>163</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>163</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>4</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>164</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>164</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>5</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>165</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>165</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>6</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>166</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>166</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>7</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>167</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>167</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>8</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>168</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>168</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>9</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>169</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>169</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>10</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>170</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>170</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>11</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>171</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>171</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>12</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>172</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>172</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>13</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>173</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>173</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>14</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>174</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>174</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>15</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>175</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>175</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>16</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>176</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>176</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>17</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>177</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>177</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>18</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>178</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>178</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>19</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>179</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>179</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>20</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>180</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>180</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>21</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>181</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>181</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>22</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>182</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>182</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>23</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>183</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>183</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>24</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>184</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>25</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>185</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>185</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>26</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>186</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>27</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>187</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>187</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>28</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>188</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>29</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>189</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>189</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>30</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>190</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>31</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>191</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>191</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>32</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>192</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>192</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>33</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>193</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>193</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>34</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>194</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>194</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>35</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>195</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>195</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>36</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>196</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>196</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>37</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>197</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>197</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>38</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>198</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>198</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>39</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>199</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>199</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>40</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>200</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>200</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>41</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>201</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>201</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>42</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>202</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>202</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>43</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>203</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>203</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>44</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>204</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>204</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>45</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>205</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>205</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>46</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>206</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>206</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>47</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>207</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>207</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>48</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>208</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>208</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>49</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>209</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>209</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>50</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>210</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>210</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>51</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>211</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>211</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>52</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>212</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>212</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>53</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>213</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>213</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>54</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>214</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>214</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>55</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>215</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>215</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>56</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>216</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>216</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>57</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>217</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>217</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>58</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>218</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>218</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>59</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>219</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>219</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>60</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>220</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>220</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>61</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>221</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>221</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>62</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>222</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>222</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>97</td>
<td>63</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>223</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>223</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main2mcu-pls-intrtr0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-main2mcu-pls-intrtr0-input-src-list"></span><h2>MAIN2MCU_PLS_INTRTR0 Interrupt Router Input Sources<a class="headerlink" href="#main2mcu-pls-intrtr0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="12%" />
<col width="14%" />
<col width="24%" />
<col width="16%" />
<col width="12%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>0</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>1</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>2</td>
<td>AM6_DEV_EHRPWM0</td>
<td>epwm_etint</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>3</td>
<td>AM6_DEV_EHRPWM1</td>
<td>epwm_etint</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>4</td>
<td>AM6_DEV_EHRPWM2</td>
<td>epwm_etint</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>5</td>
<td>AM6_DEV_EHRPWM3</td>
<td>epwm_etint</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>6</td>
<td>AM6_DEV_EHRPWM4</td>
<td>epwm_etint</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>7</td>
<td>AM6_DEV_EHRPWM5</td>
<td>epwm_etint</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>8</td>
<td>AM6_DEV_EHRPWM0</td>
<td>epwm_tripzint</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>9</td>
<td>AM6_DEV_EHRPWM1</td>
<td>epwm_tripzint</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>10</td>
<td>AM6_DEV_EHRPWM2</td>
<td>epwm_tripzint</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>11</td>
<td>AM6_DEV_EHRPWM3</td>
<td>epwm_tripzint</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>12</td>
<td>AM6_DEV_EHRPWM4</td>
<td>epwm_tripzint</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>13</td>
<td>AM6_DEV_EHRPWM5</td>
<td>epwm_tripzint</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>14</td>
<td>AM6_DEV_EQEP0</td>
<td>eqep_int</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>15</td>
<td>AM6_DEV_EQEP1</td>
<td>eqep_int</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>16</td>
<td>AM6_DEV_EQEP2</td>
<td>eqep_int</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>17</td>
<td>AM6_DEV_ECAP0</td>
<td>ecap_int</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>18</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>19</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>20</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_rx_sof_intr_req</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>21</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_rx_sof_intr_req</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>22</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_tx_sof_intr_req</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>23</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_tx_sof_intr_req</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>24</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_rx_sof_intr_req</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>25</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_rx_sof_intr_req</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>26</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_tx_sof_intr_req</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>27</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_tx_sof_intr_req</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>28</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_rx_sof_intr_req</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>29</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_rx_sof_intr_req</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>30</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_tx_sof_intr_req</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>31</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_tx_sof_intr_req</td>
<td>55</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="main2mcu-pls-intrtr0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-main2mcu-pls-intrtr0-output-src-list"></span><h2>MAIN2MCU_PLS_INTRTR0 Interrupt Router Output Destinations<a class="headerlink" href="#main2mcu-pls-intrtr0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="12%" />
<col width="14%" />
<col width="18%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>0</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>224</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>224</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>1</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>225</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>225</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>2</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>226</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>226</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>3</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>227</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>227</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>4</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>228</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>228</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>5</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>229</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>229</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>6</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>230</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>230</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>7</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>231</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>231</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>8</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>232</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>232</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>9</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>233</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>233</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>10</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>234</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>234</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>11</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>235</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>235</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>12</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>236</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>236</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>13</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>237</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>237</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>14</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>238</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>238</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>15</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>239</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>239</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>16</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>240</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>240</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>17</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>241</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>241</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>18</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>242</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>242</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>19</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>243</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>243</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>20</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>244</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>244</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>21</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>245</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>245</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>22</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>246</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>246</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>23</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>247</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>247</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>24</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>248</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>248</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>25</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>249</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>249</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>26</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>250</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>250</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>27</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>251</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>251</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>28</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>252</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>252</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>29</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>253</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>253</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>30</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>254</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>254</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>31</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>255</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>255</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>32</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>256</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>256</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>33</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>257</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>257</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>34</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>258</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>258</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>35</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>259</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>259</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>36</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>260</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>260</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>37</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>261</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>261</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>38</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>262</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>262</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>39</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>263</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>263</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>40</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>264</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>264</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>41</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>265</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>265</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>42</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>266</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>266</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>43</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>267</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>267</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>44</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>268</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>268</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>45</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>269</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>269</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>46</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>270</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>270</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
<td>98</td>
<td>47</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>271</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>271</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="gpiomux-intrtr0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-gpiomux-intrtr0-input-src-list"></span><h2>GPIOMUX_INTRTR0 Interrupt Router Input Sources<a class="headerlink" href="#gpiomux-intrtr0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="13%" />
<col width="14%" />
<col width="25%" />
<col width="16%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>0</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>1</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>2</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>3</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>4</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>5</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>6</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>7</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>8</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>9</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>10</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>11</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>12</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>13</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>14</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>15</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>16</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>17</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>18</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>19</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>20</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>21</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>22</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>23</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>24</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>25</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>26</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>27</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>28</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>29</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>30</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>31</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>32</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>33</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>34</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>35</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>36</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>37</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>38</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>39</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>40</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>41</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>42</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>43</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>44</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>45</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>46</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>47</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>48</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>49</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>50</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>51</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>52</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>53</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>54</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>55</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>56</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>57</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>58</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>59</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>60</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>61</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>62</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>63</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>64</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>65</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>66</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>67</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>68</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>69</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>70</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>71</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>72</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>73</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>74</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>75</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>76</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>77</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>78</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>79</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>80</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>81</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>82</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>83</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>84</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>85</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>86</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>87</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>88</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>89</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>90</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>91</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>92</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>93</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>94</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>95</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>96</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>97</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>98</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>99</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>100</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>101</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>102</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>103</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>104</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>105</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>106</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>107</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>108</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>109</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>110</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>111</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>112</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>113</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>114</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>115</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>116</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>117</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>118</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>119</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>120</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>121</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>122</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>123</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>124</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>125</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>126</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>127</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>128</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>129</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>130</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>131</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>132</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>133</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>134</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>135</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>136</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>137</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>138</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>139</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>140</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>141</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>142</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>143</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>144</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>145</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>146</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>147</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>148</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>149</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>150</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>151</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>152</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>153</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>154</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>155</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>156</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>157</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>158</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>159</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>160</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>161</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>162</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>163</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>164</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>165</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>166</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>167</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>168</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>169</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>170</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>171</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>172</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>173</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>174</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>175</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>176</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>177</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>178</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>179</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>180</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>181</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>182</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>183</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>184</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>185</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>186</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>187</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>188</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>189</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>190</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>191</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>192</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio_bank</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>193</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio_bank</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>194</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio_bank</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>195</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio_bank</td>
<td>99</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>196</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio_bank</td>
<td>100</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>197</td>
<td>AM6_DEV_GPIO0</td>
<td>gpio_bank</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>198</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>199</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>200</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio_bank</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>201</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio_bank</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>202</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio_bank</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>203</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio_bank</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>204</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio_bank</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>205</td>
<td>AM6_DEV_GPIO1</td>
<td>gpio_bank</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>206</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>207</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="gpiomux-intrtr0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-gpiomux-intrtr0-output-src-list"></span><h2>GPIOMUX_INTRTR0 Interrupt Router Output Destinations<a class="headerlink" href="#gpiomux-intrtr0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="13%" />
<col width="15%" />
<col width="16%" />
<col width="20%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>0</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>248</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>256</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>0</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>264</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>392</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>1</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>249</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>257</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>1</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>265</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>393</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>2</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>250</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>258</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>2</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>266</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>394</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>3</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>251</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>259</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>3</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>267</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>395</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>4</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>252</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>260</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>4</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>268</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>396</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>5</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>253</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>261</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>5</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>269</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>397</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>6</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>254</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>262</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>6</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>270</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>398</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>7</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event0</td>
<td>255</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event1</td>
<td>263</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>7</td>
<td>AM6_DEV_ESM0</td>
<td>esm_pls_event2</td>
<td>271</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>399</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>8</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>400</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>9</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>401</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>10</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>402</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>11</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>403</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>12</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>404</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>13</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>405</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>14</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>406</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>15</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>407</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>16</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>408</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>17</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>409</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>18</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>410</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>19</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>411</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>20</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>412</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cap_intr_req</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>20</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cap_intr_req</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cap_intr_req</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>21</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>413</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cap_intr_req</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>21</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cap_intr_req</td>
<td>5</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cap_intr_req</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>22</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>414</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cap_intr_req</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>22</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cap_intr_req</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cap_intr_req</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>23</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>415</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cap_intr_req</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>23</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cap_intr_req</td>
<td>7</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cap_intr_req</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>24</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>416</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cap_intr_req</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>24</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cap_intr_req</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>24</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cap_intr_req</td>
<td>8</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>24</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>25</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>417</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep0_cap_intr_req</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>25</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep0_cap_intr_req</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>25</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep0_cap_intr_req</td>
<td>9</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>25</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>26</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>418</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cap_intr_req</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>26</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cap_intr_req</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>26</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cap_intr_req</td>
<td>10</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>26</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>27</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>419</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cap_intr_req</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>27</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cap_intr_req</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>27</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cap_intr_req</td>
<td>11</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>27</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>28</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>420</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cap_intr_req</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>28</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cap_intr_req</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>28</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cap_intr_req</td>
<td>12</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>28</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>29</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>421</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cap_intr_req</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>29</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cap_intr_req</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>29</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cap_intr_req</td>
<td>13</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>29</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>30</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>422</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cap_intr_req</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>30</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cap_intr_req</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>30</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cap_intr_req</td>
<td>14</td>
</tr>
<tr class="row-even"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>30</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>31</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>423</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_iep1_cap_intr_req</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>31</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>95</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_iep1_cap_intr_req</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>31</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>95</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_iep1_cap_intr_req</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_GPIOMUX_INTRTR0</td>
<td>100</td>
<td>31</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>95</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="navss0-intr-router-0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-navss0-intr-router-0-input-src-list"></span><h2>navss0_intr_router_0 Interrupt Router Input Sources<a class="headerlink" href="#navss0-intr-router-0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="11%" />
<col width="13%" />
<col width="25%" />
<col width="14%" />
<col width="11%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>0</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>1</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>2</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>3</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>4</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>5</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>6</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>7</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>8</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>9</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>10</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>11</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>12</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>13</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>14</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>15</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>16</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>17</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>18</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>19</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>20</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>21</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>22</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>23</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>24</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>25</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>26</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>27</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>28</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>29</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>30</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>31</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>32</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>33</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>34</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>35</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>36</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>37</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>38</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>39</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>40</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>41</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>42</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>43</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>44</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>45</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>46</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>47</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>48</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>49</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>50</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>51</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>52</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>53</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>54</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>55</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>56</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>57</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>58</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>59</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>60</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>61</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>62</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>63</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>64</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>65</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>66</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>67</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>68</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>69</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>70</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>71</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>72</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>73</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>74</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>75</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>76</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>77</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>78</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>79</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>80</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>81</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>82</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>83</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>84</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>85</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>86</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>87</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>88</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>89</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>90</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>91</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>92</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>93</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>94</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>95</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>96</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>97</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>98</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>99</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>99</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>100</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>100</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>101</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>102</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>102</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>103</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>103</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>104</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>104</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>105</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>105</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>106</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>106</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>107</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>107</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>108</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>108</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>109</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>109</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>110</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>110</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>111</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>111</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>112</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>112</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>113</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>113</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>114</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>114</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>115</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>115</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>116</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>116</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>117</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>117</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>118</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>118</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>119</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>119</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>120</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>120</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>121</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>121</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>122</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>122</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>123</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>123</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>124</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>125</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>126</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>127</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>127</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>128</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>128</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>129</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>129</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>130</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>130</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>131</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>131</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>132</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>132</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>133</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>133</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>134</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>134</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>135</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>135</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>136</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>136</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>137</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>137</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>138</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>138</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>139</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>139</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>140</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>140</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>141</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>141</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>142</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>142</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>143</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>143</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>144</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>144</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>145</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>145</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>146</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>146</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>147</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>147</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>148</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>148</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>149</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>149</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>150</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>150</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>151</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>151</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>152</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>152</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>153</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>153</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>154</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>154</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>155</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>155</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>156</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>156</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>157</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>157</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>158</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>158</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>159</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>159</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>160</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>160</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>161</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>161</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>162</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>162</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>163</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>163</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>164</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>164</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>165</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>165</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>166</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>166</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>167</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>167</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>168</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>168</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>169</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>169</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>170</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>170</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>171</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>171</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>172</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>172</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>173</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>173</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>174</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>174</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>175</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>175</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>176</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>176</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>177</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>177</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>178</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>178</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>179</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>179</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>180</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>180</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>181</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>181</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>182</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>182</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>183</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>183</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>184</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>185</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>185</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>186</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>187</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>187</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>188</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>189</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>189</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>190</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>191</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>191</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>192</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>192</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>193</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>193</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>194</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>194</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>195</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>195</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>196</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>196</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>197</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>197</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>198</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>198</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>199</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>199</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>200</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>200</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>201</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>201</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>202</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>202</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>203</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>203</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>204</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>204</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>205</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>205</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>206</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>206</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>207</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>207</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>208</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>208</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>209</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>209</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>210</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>210</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>211</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>211</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>212</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>212</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>213</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>213</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>214</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>214</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>215</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>215</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>216</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>216</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>217</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>217</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>218</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>218</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>219</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>219</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>220</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>220</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>221</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>221</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>222</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>222</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>223</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>223</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>224</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>224</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>225</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>225</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>226</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>226</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>227</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>227</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>228</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>228</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>229</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>229</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>230</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>230</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>231</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>231</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>232</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>232</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>233</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>233</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>234</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>234</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>235</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>235</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>236</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>236</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>237</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>237</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>238</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>238</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>239</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>239</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>240</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>240</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>241</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>241</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>242</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>242</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>243</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>243</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>244</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>244</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>245</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>245</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>246</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>246</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>247</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>247</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>248</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>248</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>249</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>249</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>250</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>250</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>251</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>251</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>252</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>252</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>253</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>253</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>254</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>254</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>255</td>
<td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>255</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>256</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>257</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>258</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>259</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>260</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>261</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>262</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>263</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>264</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>265</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>266</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>267</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>268</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>269</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>270</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>271</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>272</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>273</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>274</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>275</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>276</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>277</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>278</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>279</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>280</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>281</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>282</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>283</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>284</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>285</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>286</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>287</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>288</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>289</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>290</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>291</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>292</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>293</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>294</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>295</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>296</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>297</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>298</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>299</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>300</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>301</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>302</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>303</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>304</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>305</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>306</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>307</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>308</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>309</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>310</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>311</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>312</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>313</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>314</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>315</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>316</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>317</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>318</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>319</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>intaggr_vintr_pend</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>320</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>321</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>322</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>323</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>324</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>325</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>326</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>327</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>328</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>329</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>330</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>331</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>332</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>333</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>334</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>335</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>336</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>337</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>338</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>339</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>340</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>341</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>342</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>343</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>344</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>345</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>346</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>347</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>348</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>349</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>350</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>351</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>352</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>353</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>354</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>355</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>356</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>357</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>358</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>359</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>360</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>361</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>362</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>363</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>364</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>365</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>366</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>367</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>368</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>369</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>370</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>371</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>372</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>373</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>374</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>375</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>376</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>377</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>378</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>379</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>380</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>381</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>382</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>383</td>
<td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>intaggr_vintr_pend</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>384</td>
<td>AM6_DEV_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>385</td>
<td>AM6_DEV_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>386</td>
<td>AM6_DEV_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>387</td>
<td>AM6_DEV_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>388</td>
<td>AM6_DEV_NAVSS0_MCRC0</td>
<td>intaggr_vintr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>389</td>
<td>AM6_DEV_NAVSS0_PVU1</td>
<td>exp_intr</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>390</td>
<td>AM6_DEV_NAVSS0_PVU0</td>
<td>exp_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>391</td>
<td>AM6_DEV_NAVSS0_CPTS0</td>
<td>event_pend_intr</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>392</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>393</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>394</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>395</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>396</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>397</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>398</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>399</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>400</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>401</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>402</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>403</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>404</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>405</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>406</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>407</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>408</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>409</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>410</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>411</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>412</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>413</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>414</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>415</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>416</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>417</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>418</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>419</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>420</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>421</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>422</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>423</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>424</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>425</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>426</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>427</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>428</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>429</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>430</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>431</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>432</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>433</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>434</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>435</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1</td>
<td>pend_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>436</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0</td>
<td>pend_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>437</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0</td>
<td>pend_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>438</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0</td>
<td>pend_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>439</td>
<td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0</td>
<td>pend_intr</td>
<td>3</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="navss0-intr-router-0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-navss0-intr-router-0-output-src-list"></span><h2>navss0_intr_router_0 Interrupt Router Output Destinations<a class="headerlink" href="#navss0-intr-router-0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="11%" />
<col width="13%" />
<col width="21%" />
<col width="17%" />
<col width="14%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>0</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>1</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>2</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>3</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>4</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>5</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>6</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>7</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>8</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>9</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>10</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>11</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>12</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>13</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>14</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>182</td>
<td>15</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>16</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>17</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>18</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>19</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>20</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>21</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>22</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>23</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>24</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>25</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>26</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>27</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>28</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>29</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>30</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>31</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>32</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>33</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>34</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>35</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>99</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>36</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>100</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>37</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>38</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>102</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>39</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>103</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>40</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>104</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>41</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>105</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>42</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>106</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>43</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>107</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>44</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>108</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>45</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>109</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>46</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>110</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>47</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>111</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>48</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>112</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>49</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>113</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>50</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>114</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>51</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>115</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>52</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>116</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>53</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>117</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>54</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>118</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>55</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>119</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>56</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>120</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>57</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>121</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>58</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>122</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>59</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>123</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>60</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>61</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>62</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>63</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>127</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>64</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>448</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>65</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>449</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>66</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>450</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>67</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>451</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>68</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>452</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>69</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>453</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>70</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>454</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>71</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>455</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>72</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>456</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>73</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>457</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>74</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>458</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>75</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>459</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>76</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>460</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>77</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>461</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>78</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>462</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>79</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>463</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>80</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>464</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>81</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>465</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>82</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>466</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>83</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>467</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>84</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>468</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>85</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>469</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>86</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>470</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>87</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>471</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>88</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>472</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>89</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>473</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>90</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>474</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>91</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>475</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>92</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>476</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>93</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>477</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>94</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>478</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>95</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>479</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>96</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>480</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>97</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>481</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>98</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>482</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>99</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>483</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>100</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>484</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>101</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>485</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>102</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>486</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>103</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>487</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>104</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>488</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>105</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>489</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>106</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>490</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>107</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>491</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>108</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>492</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>109</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>493</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>110</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>494</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>111</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>495</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>112</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>496</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>113</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>497</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>114</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>498</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>115</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>499</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>116</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>500</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>117</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>501</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>118</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>502</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>119</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>503</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>120</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>121</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>185</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>122</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>123</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>187</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>124</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>125</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>189</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>126</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>127</td>
<td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
<td>in</td>
<td>191</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>128</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>129</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>130</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>131</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>132</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>133</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>134</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>135</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_slv_intr</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>136</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>137</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>138</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>139</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>140</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>141</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>142</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>143</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_slv_intr</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>144</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>145</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>146</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>147</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>148</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>149</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>150</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>182</td>
<td>151</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_slv_intr</td>
<td>53</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="mcu-navss0-intr-router-0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-mcu-navss0-intr-router-0-input-src-list"></span><h2>mcu_navss0_intr_router_0 Interrupt Router Input Sources<a class="headerlink" href="#mcu-navss0-intr-router-0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="12%" />
<col width="13%" />
<col width="23%" />
<col width="15%" />
<col width="12%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>0</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>1</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>2</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>3</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>4</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>5</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>6</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>7</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>8</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>9</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>10</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>11</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>12</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>13</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>14</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>15</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>16</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>17</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>18</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>19</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>20</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>21</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>22</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>23</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>24</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>25</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>26</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>27</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>28</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>29</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>30</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>31</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>32</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>33</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>34</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>35</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>36</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>37</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>38</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>39</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>40</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>41</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>42</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>43</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>44</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>45</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>46</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>47</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>48</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>49</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>50</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>51</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>52</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>53</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>54</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>55</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>56</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>57</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>58</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>59</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>60</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>61</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>62</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>63</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>64</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>65</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>66</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>67</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>68</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>69</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>70</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>71</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>72</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>73</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>74</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>75</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>76</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>77</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>78</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>79</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>80</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>81</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>82</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>83</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>84</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>85</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>86</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>87</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>88</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>89</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>90</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>91</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>92</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>93</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>94</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>95</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>96</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>97</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>98</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>99</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>99</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>100</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>100</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>101</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>102</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>102</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>103</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>103</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>104</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>104</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>105</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>105</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>106</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>106</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>107</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>107</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>108</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>108</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>109</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>109</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>110</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>110</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>111</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>111</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>112</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>112</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>113</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>113</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>114</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>114</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>115</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>115</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>116</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>116</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>117</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>117</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>118</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>118</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>119</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>119</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>120</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>120</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>121</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>121</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>122</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>122</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>123</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>123</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>124</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>125</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>126</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>127</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>127</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>128</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>128</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>129</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>129</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>130</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>130</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>131</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>131</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>132</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>132</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>133</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>133</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>134</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>134</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>135</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>135</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>136</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>136</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>137</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>137</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>138</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>138</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>139</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>139</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>140</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>140</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>141</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>141</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>142</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>142</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>143</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>143</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>144</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>144</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>145</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>145</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>146</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>146</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>147</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>147</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>148</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>148</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>149</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>149</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>150</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>150</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>151</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>151</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>152</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>152</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>153</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>153</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>154</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>154</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>155</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>155</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>156</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>156</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>157</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>157</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>158</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>158</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>159</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>159</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>160</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>160</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>161</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>161</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>162</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>162</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>163</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>163</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>164</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>164</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>165</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>165</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>166</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>166</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>167</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>167</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>168</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>168</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>169</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>169</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>170</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>170</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>171</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>171</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>172</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>172</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>173</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>173</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>174</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>174</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>175</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>175</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>176</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>176</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>177</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>177</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>178</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>178</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>179</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>179</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>180</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>180</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>181</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>181</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>182</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>182</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>183</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>183</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>184</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>185</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>185</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>186</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>187</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>187</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>188</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>189</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>189</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>190</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>191</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>191</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>192</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>192</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>193</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>193</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>194</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>194</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>195</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>195</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>196</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>196</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>197</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>197</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>198</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>198</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>199</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>199</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>200</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>200</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>201</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>201</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>202</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>202</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>203</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>203</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>204</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>204</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>205</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>205</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>206</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>206</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>207</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>207</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>208</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>208</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>209</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>209</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>210</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>210</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>211</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>211</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>212</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>212</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>213</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>213</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>214</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>214</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>215</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>215</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>216</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>216</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>217</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>217</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>218</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>218</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>219</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>219</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>220</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>220</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>221</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>221</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>222</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>222</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>223</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>223</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>224</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>224</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>225</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>225</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>226</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>226</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>227</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>227</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>228</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>228</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>229</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>229</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>230</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>230</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>231</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>231</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>232</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>232</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>233</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>233</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>234</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>234</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>235</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>235</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>236</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>236</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>237</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>237</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>238</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>238</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>239</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>239</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>240</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>240</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>241</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>241</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>242</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>242</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>243</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>243</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>244</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>244</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>245</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>245</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>246</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>246</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>247</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>247</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>248</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>248</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>249</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>249</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>250</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>250</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>251</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>251</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>252</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>252</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>253</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>253</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>254</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>254</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>255</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>intaggr_vintr_pend</td>
<td>255</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>256</td>
<td>AM6_DEV_MCU_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>257</td>
<td>AM6_DEV_MCU_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>258</td>
<td>AM6_DEV_MCU_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>259</td>
<td>AM6_DEV_MCU_NAVSS0_MCRC0</td>
<td>dma_event_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>260</td>
<td>AM6_DEV_MCU_NAVSS0_MCRC0</td>
<td>intaggr_vintr_pend</td>
<td>4</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="mcu-navss0-intr-router-0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-mcu-navss0-intr-router-0-output-src-list"></span><h2>mcu_navss0_intr_router_0 Interrupt Router Output Destinations<a class="headerlink" href="#mcu-navss0-intr-router-0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="11%" />
<col width="13%" />
<col width="18%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>0</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>1</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>2</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>3</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>4</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>5</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>6</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>7</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>8</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>9</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>10</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>11</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>12</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>13</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>14</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>15</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>16</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>17</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>18</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>19</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>20</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>21</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>22</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>23</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>24</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>25</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>26</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>27</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>28</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>29</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>30</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>31</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>32</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>33</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>34</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>190</td>
<td>35</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>36</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>37</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>38</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>39</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>40</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>41</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>42</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>43</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>44</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>45</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>46</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>47</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>48</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>49</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>50</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>51</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>52</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>53</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>54</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>55</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>56</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>57</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>58</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>59</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>60</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>61</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>62</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>190</td>
<td>63</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>95</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="timesync-intrtr0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-timesync-intrtr0-input-src-list"></span><h2>TIMESYNC_INTRTR0 Interrupt Router Input Sources<a class="headerlink" href="#timesync-intrtr0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="13%" />
<col width="14%" />
<col width="25%" />
<col width="16%" />
<col width="13%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>0</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>1</td>
<td>AM6_DEV_GTC0</td>
<td>gtc_push_event</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>2</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>3</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>4</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_genf0</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>5</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_genf1</td>
<td>2</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>6</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_genf2</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>7</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_genf3</td>
<td>4</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>8</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_genf4</td>
<td>5</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>9</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_genf5</td>
<td>6</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>10</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie_cpts_genf0</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>11</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie_cpts_genf0</td>
<td>16</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>12</td>
<td>AM6_DEV_MCU_CPSW0</td>
<td>cpts_genf0</td>
<td>1</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>13</td>
<td>AM6_DEV_MCU_CPSW0</td>
<td>cpts_genf1</td>
<td>2</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>14</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie_cpts_hw1_push</td>
<td>17</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>15</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie_cpts_hw1_push</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>16</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc0_sync0_out</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>17</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc0_sync1_out</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>18</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc1_sync0_out</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>19</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc1_sync1_out</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>20</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc0_sync0_out</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>21</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc0_sync1_out</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>22</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc1_sync0_out</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>23</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc1_sync1_out</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>24</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc0_sync0_out</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>25</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc0_sync1_out</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>26</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc1_sync0_out</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>27</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc1_sync1_out</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>28</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie_cpts_sync</td>
<td>19</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>29</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie_cpts_sync</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>30</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_sync</td>
<td>7</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>31</td>
<td>AM6_DEV_MCU_CPSW0</td>
<td>cpts_sync</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>32</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>33</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>34</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>35</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>36</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>37</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>38</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>39</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>40</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>41</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>42</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>43</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>44</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>45</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>46</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>47</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="timesync-intrtr0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-timesync-intrtr0-output-src-list"></span><h2>TIMESYNC_INTRTR0 Interrupt Router Output Destinations<a class="headerlink" href="#timesync-intrtr0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="12%" />
<col width="14%" />
<col width="23%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>0</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw1_push</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>1</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw2_push</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>2</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw3_push</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>3</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw4_push</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>4</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw5_push</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>5</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw6_push</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>6</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw7_push</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>7</td>
<td>AM6_DEV_NAVSS0</td>
<td>cpts0_hw8_push</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>8</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc0_latch0_in</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>9</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc0_latch1_in</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>10</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc1_latch0_in</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>11</td>
<td>AM6_DEV_PRU_ICSSG0</td>
<td>pr1_edc1_latch1_in</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>12</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc0_latch0_in</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>13</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc0_latch1_in</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>14</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc1_latch0_in</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>15</td>
<td>AM6_DEV_PRU_ICSSG1</td>
<td>pr1_edc1_latch1_in</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>16</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc0_latch0_in</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>17</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc0_latch1_in</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>18</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc1_latch0_in</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>19</td>
<td>AM6_DEV_PRU_ICSSG2</td>
<td>pr1_edc1_latch1_in</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>20</td>
<td>AM6_DEV_PCIE0</td>
<td>pcie_cpts_hw2_push</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>21</td>
<td>AM6_DEV_PCIE1</td>
<td>pcie_cpts_hw2_push</td>
<td>0</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>22</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>23</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>24</td>
<td>AM6_DEV_MCU_CPSW0</td>
<td>cpts_hw3_push</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>25</td>
<td>AM6_DEV_MCU_CPSW0</td>
<td>cpts_hw4_push</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>26</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>27</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>28</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>29</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>30</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>31</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>32</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>33</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>34</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>35</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>36</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>37</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>38</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_TIMESYNC_INTRTR0</td>
<td>145</td>
<td>39</td>
<td>AM6_DEV_PDMA1</td>
<td>levent_in</td>
<td>7</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="wkup-gpiomux-intrtr0-interrupt-router-input-sources">
<span id="pub-soc-am65x-sr2-wkup-gpiomux-intrtr0-input-src-list"></span><h2>WKUP_GPIOMUX_INTRTR0 Interrupt Router Input Sources<a class="headerlink" href="#wkup-gpiomux-intrtr0-interrupt-router-input-sources" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="12%" />
<col width="14%" />
<col width="24%" />
<col width="15%" />
<col width="12%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Input Index</th>
<th class="head">Source Name</th>
<th class="head">Source Interface</th>
<th class="head">Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>0</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>1</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>2</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>3</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>4</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>5</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>6</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>7</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>8</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>9</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>10</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>11</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>12</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>13</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>14</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>15</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>16</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>17</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>18</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>19</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>20</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>21</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>22</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>23</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>24</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>25</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>26</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>27</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>28</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>29</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>30</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>31</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>32</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>33</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>34</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>35</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>36</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>37</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>38</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>39</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>40</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>41</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>42</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>43</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>44</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>45</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>46</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>47</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>48</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>49</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>50</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>51</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>52</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>53</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>54</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>55</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>56</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>57</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>58</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>59</td>
<td>Use TRM - Not managed by TISCI</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>60</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio_bank</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>61</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio_bank</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>62</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio_bank</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>63</td>
<td>AM6_DEV_WKUP_GPIO0</td>
<td>gpio_bank</td>
<td>59</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="wkup-gpiomux-intrtr0-interrupt-router-output-destinations">
<span id="pub-soc-am65x-sr2-wkup-gpiomux-intrtr0-output-src-list"></span><h2>WKUP_GPIOMUX_INTRTR0 Interrupt Router Output Destinations<a class="headerlink" href="#wkup-gpiomux-intrtr0-interrupt-router-output-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="11%" />
<col width="13%" />
<col width="22%" />
<col width="17%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IR Name</th>
<th class="head">IR Device ID</th>
<th class="head">IR Output Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>0</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>712</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>0</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>124</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>1</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>185</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>713</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>1</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>125</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>2</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>714</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>2</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>126</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>3</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>187</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>715</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>3</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>127</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>127</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>4</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>716</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>4</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>128</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>128</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>5</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>189</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>717</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>5</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>129</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>129</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>6</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>718</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>6</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>130</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>130</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>7</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>191</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>719</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>7</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>131</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>131</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>8</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>192</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>88</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>8</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>104</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>8</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>720</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>132</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>8</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>132</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>9</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>193</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>89</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>9</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>97</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>105</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>9</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>721</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>133</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>9</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>133</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>10</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>194</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>90</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>10</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>106</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>10</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>722</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>134</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>10</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>134</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>11</td>
<td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
<td>nvic</td>
<td>195</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>91</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>11</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>99</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>107</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>11</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>723</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>135</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>11</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>135</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>12</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>100</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>12</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>108</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>724</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>12</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>136</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>136</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>13</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>93</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>13</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>109</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>725</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>13</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>137</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>137</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>14</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>102</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>14</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>110</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>726</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>14</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>138</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>138</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>15</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event0</td>
<td>95</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event1</td>
<td>103</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>15</td>
<td>AM6_DEV_WKUP_ESM0</td>
<td>esm_pls_event2</td>
<td>111</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_GIC0</td>
<td>spi</td>
<td>727</td>
</tr>
<tr class="row-even"><td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
<td>156</td>
<td>15</td>
<td>AM6_DEV_MCU_ARMSS0_CPU0</td>
<td>intr</td>
<td>139</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
<td>AM6_DEV_MCU_ARMSS0_CPU1</td>
<td>intr</td>
<td>139</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="interrupt-aggregator-device-ids">
<span id="pub-soc-am65x-sr2-ia-device-ids"></span><h2>Interrupt Aggregator Device IDs<a class="headerlink" href="#interrupt-aggregator-device-ids" title="Permalink to this headline">¶</a></h2>
<p>Some System Firmware TISCI message APIs require the Interrupt Aggregator device
ID be provided as part of the request. Based on <a class="reference internal" href="devices.html"><span class="doc">AM65X_SR2 Device IDs</span></a> these are the valid Interrupt Aggregator device IDs.</p>
<table border="1" class="docutils">
<colgroup>
<col width="51%" />
<col width="49%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Interrupt Aggregator Device Name</th>
<th class="head">Interrupt Aggregator Device ID</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="interrupt-aggregator-virtual-interrupts">
<span id="pub-soc-am65x-sr2-ia-vints"></span><h2>Interrupt Aggregator Virtual Interrupts<a class="headerlink" href="#interrupt-aggregator-virtual-interrupts" title="Permalink to this headline">¶</a></h2>
<p>This section describes Interrupt Aggregator virtual interrupts.  The virtual
interrupts are used in interrupt management based TISCI messages.</p>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="56%" />
<col width="44%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Interrupt Aggregator Name</th>
<th class="head">Virtual Interrupt Range</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>0 to 63</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>0 to 63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>RESERVED BY SYSTEM FIRMWARE</strong>)</td>
<td>0 to 15</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>16 to 255</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>RESERVED BY SYSTEM FIRMWARE</strong>)</td>
<td>0 to 7</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>8 to 255</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="navss0-modss-inta0-interrupt-aggregator-virtual-interrupt-destinations">
<span id="pub-soc-am65x-sr2-navss0-modss-inta0-vint-output-dst-list"></span><h2>navss0_modss_inta0 Interrupt Aggregator Virtual Interrupt Destinations<a class="headerlink" href="#navss0-modss-inta0-interrupt-aggregator-virtual-interrupt-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="12%" />
<col width="12%" />
<col width="22%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IA Name</th>
<th class="head">IA Device ID</th>
<th class="head">IA VINT Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>0</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>320</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>1</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>321</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>2</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>322</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>3</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>323</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>4</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>324</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>5</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>325</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>6</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>326</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>7</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>327</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>8</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>328</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>9</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>329</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>10</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>330</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>11</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>331</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>12</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>332</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>13</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>333</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>14</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>334</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>15</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>335</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>16</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>336</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>17</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>337</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>18</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>338</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>19</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>339</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>20</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>340</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>21</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>341</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>22</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>342</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>23</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>343</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>24</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>344</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>25</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>345</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>26</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>346</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>27</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>347</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>28</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>348</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>29</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>349</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>30</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>350</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>31</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>351</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>32</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>352</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>33</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>353</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>34</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>354</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>35</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>355</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>36</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>356</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>37</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>357</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>38</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>358</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>39</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>359</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>40</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>360</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>41</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>361</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>42</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>362</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>43</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>363</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>44</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>364</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>45</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>365</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>46</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>366</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>47</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>367</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>48</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>368</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>49</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>369</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>50</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>370</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>51</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>371</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>52</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>372</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>53</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>373</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>54</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>374</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>55</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>375</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>56</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>376</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>57</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>377</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>58</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>378</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>59</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>379</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>60</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>380</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>61</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>381</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>62</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>382</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
<td>180</td>
<td>63</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>383</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="navss0-modss-inta1-interrupt-aggregator-virtual-interrupt-destinations">
<span id="pub-soc-am65x-sr2-navss0-modss-inta1-vint-output-dst-list"></span><h2>navss0_modss_inta1 Interrupt Aggregator Virtual Interrupt Destinations<a class="headerlink" href="#navss0-modss-inta1-interrupt-aggregator-virtual-interrupt-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="12%" />
<col width="12%" />
<col width="22%" />
<col width="18%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IA Name</th>
<th class="head">IA Device ID</th>
<th class="head">IA VINT Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>0</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>256</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>1</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>257</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>2</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>258</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>3</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>259</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>4</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>260</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>5</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>261</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>6</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>262</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>7</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>263</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>8</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>264</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>9</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>265</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>10</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>266</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>11</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>267</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>12</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>268</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>13</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>269</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>14</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>270</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>15</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>271</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>16</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>272</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>17</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>273</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>18</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>274</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>19</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>275</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>20</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>276</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>21</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>277</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>22</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>278</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>23</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>279</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>24</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>280</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>25</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>281</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>26</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>282</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>27</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>283</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>28</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>284</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>29</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>285</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>30</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>286</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>31</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>287</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>32</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>288</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>33</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>289</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>34</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>290</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>35</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>291</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>36</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>292</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>37</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>293</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>38</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>294</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>39</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>295</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>40</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>296</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>41</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>297</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>42</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>298</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>43</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>299</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>44</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>300</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>45</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>301</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>46</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>302</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>47</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>303</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>48</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>304</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>49</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>305</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>50</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>306</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>51</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>307</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>52</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>308</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>53</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>309</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>54</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>310</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>55</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>311</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>56</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>312</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>57</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>313</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>58</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>314</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>59</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>315</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>60</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>316</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>61</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>317</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>62</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>318</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
<td>181</td>
<td>63</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>319</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="navss0-udmass-inta0-interrupt-aggregator-virtual-interrupt-destinations">
<span id="pub-soc-am65x-sr2-navss0-udmass-inta0-vint-output-dst-list"></span><h2>navss0_udmass_inta0 Interrupt Aggregator Virtual Interrupt Destinations<a class="headerlink" href="#navss0-udmass-inta0-interrupt-aggregator-virtual-interrupt-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="11%" />
<col width="12%" />
<col width="21%" />
<col width="17%" />
<col width="15%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IA Name</th>
<th class="head">IA Device ID</th>
<th class="head">IA VINT Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>0</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>1</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>2</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>3</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>4</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>5</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>6</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>7</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>8</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>9</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>10</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>11</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>12</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>13</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>14</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0
(<strong>Reserved by System Firmware</strong>)</td>
<td>179</td>
<td>15</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>16</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>17</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>18</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>19</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>20</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>21</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>22</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>23</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>24</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>25</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>26</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>27</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>28</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>29</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>30</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>31</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>32</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>33</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>34</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>35</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>36</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>37</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>38</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>39</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>40</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>41</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>42</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>43</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>44</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>45</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>46</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>47</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>48</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>49</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>50</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>51</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>52</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>53</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>54</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>55</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>56</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>57</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>58</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>59</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>60</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>61</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>62</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>63</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>64</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>65</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>66</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>67</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>68</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>69</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>70</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>71</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>72</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>73</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>74</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>75</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>76</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>77</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>78</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>79</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>80</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>81</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>82</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>83</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>84</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>85</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>86</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>87</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>88</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>89</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>90</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>91</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>92</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>93</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>94</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>95</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>96</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>97</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>98</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>99</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>99</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>100</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>100</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>101</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>102</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>102</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>103</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>103</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>104</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>104</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>105</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>105</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>106</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>106</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>107</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>107</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>108</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>108</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>109</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>109</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>110</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>110</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>111</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>111</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>112</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>112</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>113</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>113</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>114</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>114</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>115</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>115</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>116</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>116</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>117</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>117</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>118</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>118</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>119</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>119</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>120</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>120</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>121</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>121</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>122</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>122</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>123</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>123</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>124</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>125</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>126</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>127</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>127</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>128</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>128</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>129</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>129</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>130</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>130</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>131</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>131</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>132</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>132</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>133</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>133</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>134</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>134</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>135</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>135</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>136</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>136</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>137</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>137</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>138</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>138</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>139</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>139</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>140</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>140</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>141</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>141</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>142</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>142</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>143</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>143</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>144</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>144</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>145</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>145</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>146</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>146</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>147</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>147</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>148</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>148</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>149</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>149</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>150</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>150</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>151</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>151</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>152</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>152</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>153</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>153</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>154</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>154</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>155</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>155</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>156</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>156</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>157</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>157</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>158</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>158</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>159</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>159</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>160</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>160</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>161</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>161</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>162</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>162</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>163</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>163</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>164</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>164</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>165</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>165</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>166</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>166</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>167</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>167</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>168</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>168</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>169</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>169</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>170</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>170</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>171</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>171</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>172</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>172</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>173</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>173</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>174</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>174</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>175</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>175</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>176</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>176</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>177</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>177</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>178</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>178</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>179</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>179</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>180</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>180</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>181</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>181</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>182</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>182</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>183</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>183</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>184</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>185</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>185</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>186</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>187</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>187</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>188</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>189</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>189</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>190</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>191</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>191</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>192</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>192</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>193</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>193</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>194</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>194</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>195</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>195</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>196</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>196</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>197</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>197</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>198</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>198</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>199</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>199</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>200</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>200</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>201</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>201</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>202</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>202</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>203</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>203</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>204</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>204</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>205</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>205</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>206</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>206</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>207</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>207</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>208</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>208</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>209</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>209</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>210</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>210</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>211</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>211</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>212</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>212</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>213</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>213</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>214</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>214</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>215</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>215</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>216</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>216</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>217</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>217</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>218</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>218</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>219</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>219</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>220</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>220</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>221</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>221</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>222</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>222</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>223</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>223</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>224</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>224</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>225</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>225</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>226</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>226</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>227</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>227</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>228</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>228</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>229</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>229</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>230</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>230</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>231</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>231</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>232</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>232</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>233</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>233</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>234</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>234</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>235</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>235</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>236</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>236</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>237</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>237</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>238</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>238</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>239</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>239</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>240</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>240</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>241</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>241</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>242</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>242</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>243</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>243</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>244</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>244</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>245</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>245</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>246</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>246</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>247</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>247</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>248</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>248</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>249</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>249</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>250</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>250</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>251</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>251</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>252</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>252</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>253</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>253</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>254</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>254</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
<td>179</td>
<td>255</td>
<td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>255</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="mcu-navss0-intr-aggr-0-interrupt-aggregator-virtual-interrupt-destinations">
<span id="pub-soc-am65x-sr2-mcu-navss0-intr-aggr-0-vint-output-dst-list"></span><h2>mcu_navss0_intr_aggr_0 Interrupt Aggregator Virtual Interrupt Destinations<a class="headerlink" href="#mcu-navss0-intr-aggr-0-interrupt-aggregator-virtual-interrupt-destinations" title="Permalink to this headline">¶</a></h2>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="11%" />
<col width="11%" />
<col width="23%" />
<col width="17%" />
<col width="14%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">IA Name</th>
<th class="head">IA Device ID</th>
<th class="head">IA VINT Index</th>
<th class="head">Destination Name</th>
<th class="head">Destination Interface</th>
<th class="head">Destination Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>0</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>0</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>1</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>1</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>2</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>2</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>3</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>3</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>4</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>5</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>5</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>6</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>6</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0
(<strong>Reserved by System Firmware</strong>)</td>
<td>189</td>
<td>7</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>7</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>8</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>9</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>9</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>10</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>10</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>11</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>11</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>12</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>12</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>13</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>13</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>14</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>14</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>15</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>15</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>16</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>16</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>17</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>17</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>18</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>18</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>19</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>19</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>20</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>21</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>21</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>22</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>22</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>23</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>23</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>24</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>24</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>25</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>25</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>26</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>26</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>27</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>27</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>28</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>28</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>29</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>29</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>30</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>30</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>31</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>31</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>32</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>32</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>33</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>33</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>34</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>34</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>35</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>35</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>36</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>36</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>37</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>37</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>38</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>38</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>39</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>39</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>40</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>40</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>41</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>41</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>42</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>42</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>43</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>43</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>44</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>44</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>45</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>45</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>46</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>46</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>47</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>48</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>48</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>49</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>49</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>50</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>50</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>51</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>51</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>52</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>52</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>53</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>53</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>54</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>54</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>55</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>55</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>56</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>56</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>57</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>57</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>58</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>58</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>59</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>59</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>60</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>60</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>61</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>61</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>62</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>62</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>63</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>63</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>64</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>64</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>65</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>65</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>66</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>66</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>67</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>67</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>68</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>68</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>69</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>69</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>70</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>70</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>71</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>71</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>72</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>72</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>73</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>73</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>74</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>74</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>75</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>75</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>76</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>76</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>77</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>77</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>78</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>78</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>79</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>79</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>80</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>80</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>81</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>81</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>82</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>82</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>83</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>83</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>84</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>84</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>85</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>85</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>86</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>86</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>87</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>87</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>88</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>88</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>89</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>89</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>90</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>90</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>91</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>91</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>92</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>92</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>93</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>93</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>94</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>94</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>95</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>95</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>96</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>96</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>97</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>97</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>98</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>98</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>99</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>99</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>100</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>100</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>101</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>101</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>102</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>102</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>103</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>103</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>104</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>104</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>105</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>105</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>106</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>106</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>107</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>107</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>108</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>108</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>109</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>109</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>110</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>110</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>111</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>111</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>112</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>112</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>113</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>113</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>114</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>114</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>115</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>115</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>116</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>116</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>117</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>117</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>118</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>118</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>119</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>119</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>120</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>120</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>121</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>121</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>122</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>122</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>123</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>123</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>124</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>124</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>125</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>125</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>126</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>126</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>127</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>127</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>128</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>128</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>129</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>129</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>130</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>130</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>131</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>131</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>132</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>132</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>133</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>133</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>134</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>134</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>135</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>135</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>136</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>136</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>137</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>137</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>138</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>138</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>139</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>139</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>140</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>140</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>141</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>141</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>142</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>142</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>143</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>143</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>144</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>144</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>145</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>145</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>146</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>146</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>147</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>147</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>148</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>148</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>149</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>149</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>150</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>150</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>151</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>151</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>152</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>152</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>153</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>153</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>154</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>154</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>155</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>155</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>156</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>156</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>157</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>157</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>158</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>158</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>159</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>159</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>160</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>160</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>161</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>161</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>162</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>162</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>163</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>163</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>164</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>164</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>165</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>165</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>166</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>166</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>167</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>167</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>168</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>168</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>169</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>169</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>170</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>170</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>171</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>171</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>172</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>172</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>173</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>173</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>174</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>174</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>175</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>175</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>176</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>176</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>177</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>177</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>178</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>178</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>179</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>179</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>180</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>180</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>181</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>181</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>182</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>182</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>183</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>183</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>184</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>184</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>185</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>185</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>186</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>186</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>187</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>187</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>188</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>188</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>189</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>189</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>190</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>190</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>191</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>191</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>192</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>192</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>193</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>193</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>194</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>194</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>195</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>195</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>196</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>196</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>197</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>197</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>198</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>198</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>199</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>199</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>200</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>200</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>201</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>201</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>202</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>202</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>203</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>203</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>204</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>204</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>205</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>205</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>206</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>206</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>207</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>207</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>208</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>208</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>209</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>209</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>210</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>210</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>211</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>211</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>212</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>212</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>213</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>213</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>214</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>214</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>215</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>215</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>216</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>216</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>217</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>217</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>218</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>218</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>219</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>219</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>220</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>220</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>221</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>221</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>222</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>222</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>223</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>223</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>224</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>224</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>225</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>225</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>226</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>226</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>227</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>227</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>228</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>228</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>229</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>229</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>230</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>230</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>231</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>231</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>232</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>232</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>233</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>233</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>234</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>234</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>235</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>235</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>236</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>236</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>237</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>237</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>238</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>238</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>239</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>239</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>240</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>240</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>241</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>241</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>242</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>242</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>243</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>243</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>244</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>244</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>245</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>245</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>246</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>246</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>247</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>247</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>248</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>248</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>249</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>249</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>250</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>250</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>251</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>251</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>252</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>252</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>253</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>253</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>254</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>254</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
<td>189</td>
<td>255</td>
<td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
<td>in_intr</td>
<td>255</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="global-events">
<span id="pub-soc-am65x-sr2-global-events"></span><h2>Global Events<a class="headerlink" href="#global-events" title="Permalink to this headline">¶</a></h2>
<p>This section describes AM65X_SR2 global events.  The global events are used in
interrupt management based TISCI messages.</p>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</div>
<table border="1" class="docutils">
<colgroup>
<col width="61%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Global Event Name</th>
<th class="head">Global Event Range</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>NAVSS0_UDMASS_INTA0 SEVT
(<strong>RESERVED BY SYSTEM FIRMWARE</strong>)</td>
<td>0 to 15</td>
</tr>
<tr class="row-odd"><td>NAVSS0_UDMASS_INTA0 SEVT</td>
<td>16 to 4607</td>
</tr>
<tr class="row-even"><td>MCU_NAVSS0_INTR_AGGR_0 SEVT
(<strong>RESERVED BY SYSTEM FIRMWARE</strong>)</td>
<td>16384 to 16391</td>
</tr>
<tr class="row-odd"><td>MCU_NAVSS0_INTR_AGGR_0 SEVT</td>
<td>16392 to 17919</td>
</tr>
<tr class="row-even"><td>NAVSS0_MODSS_INTA0 SEVT</td>
<td>20480 to 21503</td>
</tr>
<tr class="row-odd"><td>NAVSS0_MODSS_INTA1 SEVT</td>
<td>22528 to 23551</td>
</tr>
<tr class="row-even"><td>NAVSS0_UDMASS_INTA0 MEVT</td>
<td>32768 to 33279</td>
</tr>
<tr class="row-odd"><td>MCU_NAVSS0_INTR_AGGR_0 MEVT</td>
<td>34816 to 34943</td>
</tr>
<tr class="row-even"><td>NAVSS0_UDMASS_INTA0 GEVT</td>
<td>36864 to 37375</td>
</tr>
<tr class="row-odd"><td>MCU_NAVSS0_INTR_AGGR_0 GEVT</td>
<td>39936 to 40191</td>
</tr>
<tr class="row-even"><td>NAVSS0_UDMAP0 TRIGGER</td>
<td>49152 to 50175</td>
</tr>
<tr class="row-odd"><td>MCU_NAVSS0_UDMAP0 TRIGGER</td>
<td>56320 to 56575</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="event-based-interrupt-source-ids">
<span id="pub-soc-am65x-sr2-event-int-src-list"></span><h2>Event-Based Interrupt Source IDs<a class="headerlink" href="#event-based-interrupt-source-ids" title="Permalink to this headline">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="11%" />
<col width="40%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Device Name</th>
<th class="head">Device ID</th>
<th class="head">Interrupt Source Name</th>
<th class="head">Interrupt Source Index</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>AM6_DEV_NAVSS0_RINGACC0</td>
<td>187</td>
<td>Ring events</td>
<td>0 to 767</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_RINGACC0</td>
<td>195</td>
<td>Ring events</td>
<td>0 to 255</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_RINGACC0</td>
<td>187</td>
<td>Ring monitor events</td>
<td>1024 to 1055</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_RINGACC0</td>
<td>195</td>
<td>Ring monitor events</td>
<td>1024 to 1055</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_RINGACC0</td>
<td>187</td>
<td>Ring global error event</td>
<td>2048</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_RINGACC0</td>
<td>195</td>
<td>Ring global error event</td>
<td>2048</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMAP0</td>
<td>188</td>
<td>UDMA transmit channel OES events</td>
<td>0 to 151</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMAP0</td>
<td>188</td>
<td>UDMA transmit channel EOES events</td>
<td>256 to 407</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMAP0</td>
<td>188</td>
<td>UDMA receive channel OES events</td>
<td>512 to 661</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_NAVSS0_UDMAP0</td>
<td>188</td>
<td>UDMA receive channel EOES events</td>
<td>768 to 917</td>
</tr>
<tr class="row-even"><td>AM6_DEV_NAVSS0_UDMAP0</td>
<td>188</td>
<td>UDMA global configuration invalid flow event</td>
<td>1024</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_UDMAP0</td>
<td>194</td>
<td>UDMA transmit channel OES events</td>
<td>0 to 47</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_UDMAP0</td>
<td>194</td>
<td>UDMA transmit channel EOES events</td>
<td>256 to 303</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_UDMAP0</td>
<td>194</td>
<td>UDMA receive channel OES events</td>
<td>512 to 559</td>
</tr>
<tr class="row-even"><td>AM6_DEV_MCU_NAVSS0_UDMAP0</td>
<td>194</td>
<td>UDMA receive channel EOES events</td>
<td>768 to 815</td>
</tr>
<tr class="row-odd"><td>AM6_DEV_MCU_NAVSS0_UDMAP0</td>
<td>194</td>
<td>UDMA global configuration invalid flow event</td>
<td>1024</td>
</tr>
</tbody>
</table>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="ra_cfg.html" class="btn btn-neutral float-right" title="AM65X_SR2 Ring Accelerator Device Descriptions" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="resasg_types.html" class="btn btn-neutral" title="AM65X_SR2 Board Configuration Resource Assignment Type Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2023</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'09.00.06',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>