<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Direct Connect (DC) Interface</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part5.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part7.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark5">&zwnj;</a>Direct Connect (DC) Interface</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The direct connect (DC) interface is a signal interface that provides fabric connectivity directly to a subsystem. The DC interface is used for channel 0 of subsystems 1, 2, 5, and 6. This design connects the GDDR6 subsystem DC interface signals to an AXI memory channel to directly perform memory accesses to the GDDR6 memory. By using the GDDR6 DC interface, a design can access the GDDR6 memory without using a NAP for transactions over the NoC. This can be advantageous for reducing traffic on the NoC and conserving NAP resources.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part7.htm">DC Interface Logic Locations</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part5.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part7.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
