-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_LZW is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXIMM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_AXIMM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXIMM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_AXIMM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXIMM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_AXIMM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXIMM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM3_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM4_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_AXIMM4_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM4_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM4_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXIMM4_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM4_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM4_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM4_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXIMM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_AXIMM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_AXIMM3_USER_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM3_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_AXIMM4_USER_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM4_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AXIMM4_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    m_axi_aximm1_AWVALID : OUT STD_LOGIC;
    m_axi_aximm1_AWREADY : IN STD_LOGIC;
    m_axi_aximm1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ADDR_WIDTH-1 downto 0);
    m_axi_aximm1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ID_WIDTH-1 downto 0);
    m_axi_aximm1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_AWUSER_WIDTH-1 downto 0);
    m_axi_aximm1_WVALID : OUT STD_LOGIC;
    m_axi_aximm1_WREADY : IN STD_LOGIC;
    m_axi_aximm1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_DATA_WIDTH-1 downto 0);
    m_axi_aximm1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_DATA_WIDTH/8-1 downto 0);
    m_axi_aximm1_WLAST : OUT STD_LOGIC;
    m_axi_aximm1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ID_WIDTH-1 downto 0);
    m_axi_aximm1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_WUSER_WIDTH-1 downto 0);
    m_axi_aximm1_ARVALID : OUT STD_LOGIC;
    m_axi_aximm1_ARREADY : IN STD_LOGIC;
    m_axi_aximm1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ADDR_WIDTH-1 downto 0);
    m_axi_aximm1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ID_WIDTH-1 downto 0);
    m_axi_aximm1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ARUSER_WIDTH-1 downto 0);
    m_axi_aximm1_RVALID : IN STD_LOGIC;
    m_axi_aximm1_RREADY : OUT STD_LOGIC;
    m_axi_aximm1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_DATA_WIDTH-1 downto 0);
    m_axi_aximm1_RLAST : IN STD_LOGIC;
    m_axi_aximm1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ID_WIDTH-1 downto 0);
    m_axi_aximm1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_RUSER_WIDTH-1 downto 0);
    m_axi_aximm1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm1_BVALID : IN STD_LOGIC;
    m_axi_aximm1_BREADY : OUT STD_LOGIC;
    m_axi_aximm1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_ID_WIDTH-1 downto 0);
    m_axi_aximm1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM1_BUSER_WIDTH-1 downto 0);
    m_axi_aximm2_AWVALID : OUT STD_LOGIC;
    m_axi_aximm2_AWREADY : IN STD_LOGIC;
    m_axi_aximm2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ADDR_WIDTH-1 downto 0);
    m_axi_aximm2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ID_WIDTH-1 downto 0);
    m_axi_aximm2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_AWUSER_WIDTH-1 downto 0);
    m_axi_aximm2_WVALID : OUT STD_LOGIC;
    m_axi_aximm2_WREADY : IN STD_LOGIC;
    m_axi_aximm2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_DATA_WIDTH-1 downto 0);
    m_axi_aximm2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_DATA_WIDTH/8-1 downto 0);
    m_axi_aximm2_WLAST : OUT STD_LOGIC;
    m_axi_aximm2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ID_WIDTH-1 downto 0);
    m_axi_aximm2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_WUSER_WIDTH-1 downto 0);
    m_axi_aximm2_ARVALID : OUT STD_LOGIC;
    m_axi_aximm2_ARREADY : IN STD_LOGIC;
    m_axi_aximm2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ADDR_WIDTH-1 downto 0);
    m_axi_aximm2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ID_WIDTH-1 downto 0);
    m_axi_aximm2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ARUSER_WIDTH-1 downto 0);
    m_axi_aximm2_RVALID : IN STD_LOGIC;
    m_axi_aximm2_RREADY : OUT STD_LOGIC;
    m_axi_aximm2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_DATA_WIDTH-1 downto 0);
    m_axi_aximm2_RLAST : IN STD_LOGIC;
    m_axi_aximm2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ID_WIDTH-1 downto 0);
    m_axi_aximm2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_RUSER_WIDTH-1 downto 0);
    m_axi_aximm2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm2_BVALID : IN STD_LOGIC;
    m_axi_aximm2_BREADY : OUT STD_LOGIC;
    m_axi_aximm2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_ID_WIDTH-1 downto 0);
    m_axi_aximm2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM2_BUSER_WIDTH-1 downto 0);
    m_axi_aximm3_AWVALID : OUT STD_LOGIC;
    m_axi_aximm3_AWREADY : IN STD_LOGIC;
    m_axi_aximm3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ADDR_WIDTH-1 downto 0);
    m_axi_aximm3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ID_WIDTH-1 downto 0);
    m_axi_aximm3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_AWUSER_WIDTH-1 downto 0);
    m_axi_aximm3_WVALID : OUT STD_LOGIC;
    m_axi_aximm3_WREADY : IN STD_LOGIC;
    m_axi_aximm3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_DATA_WIDTH-1 downto 0);
    m_axi_aximm3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_DATA_WIDTH/8-1 downto 0);
    m_axi_aximm3_WLAST : OUT STD_LOGIC;
    m_axi_aximm3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ID_WIDTH-1 downto 0);
    m_axi_aximm3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_WUSER_WIDTH-1 downto 0);
    m_axi_aximm3_ARVALID : OUT STD_LOGIC;
    m_axi_aximm3_ARREADY : IN STD_LOGIC;
    m_axi_aximm3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ADDR_WIDTH-1 downto 0);
    m_axi_aximm3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ID_WIDTH-1 downto 0);
    m_axi_aximm3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ARUSER_WIDTH-1 downto 0);
    m_axi_aximm3_RVALID : IN STD_LOGIC;
    m_axi_aximm3_RREADY : OUT STD_LOGIC;
    m_axi_aximm3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_DATA_WIDTH-1 downto 0);
    m_axi_aximm3_RLAST : IN STD_LOGIC;
    m_axi_aximm3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ID_WIDTH-1 downto 0);
    m_axi_aximm3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_RUSER_WIDTH-1 downto 0);
    m_axi_aximm3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm3_BVALID : IN STD_LOGIC;
    m_axi_aximm3_BREADY : OUT STD_LOGIC;
    m_axi_aximm3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_ID_WIDTH-1 downto 0);
    m_axi_aximm3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM3_BUSER_WIDTH-1 downto 0);
    m_axi_aximm4_AWVALID : OUT STD_LOGIC;
    m_axi_aximm4_AWREADY : IN STD_LOGIC;
    m_axi_aximm4_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ADDR_WIDTH-1 downto 0);
    m_axi_aximm4_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ID_WIDTH-1 downto 0);
    m_axi_aximm4_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm4_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_AWUSER_WIDTH-1 downto 0);
    m_axi_aximm4_WVALID : OUT STD_LOGIC;
    m_axi_aximm4_WREADY : IN STD_LOGIC;
    m_axi_aximm4_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_DATA_WIDTH-1 downto 0);
    m_axi_aximm4_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_DATA_WIDTH/8-1 downto 0);
    m_axi_aximm4_WLAST : OUT STD_LOGIC;
    m_axi_aximm4_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ID_WIDTH-1 downto 0);
    m_axi_aximm4_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_WUSER_WIDTH-1 downto 0);
    m_axi_aximm4_ARVALID : OUT STD_LOGIC;
    m_axi_aximm4_ARREADY : IN STD_LOGIC;
    m_axi_aximm4_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ADDR_WIDTH-1 downto 0);
    m_axi_aximm4_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ID_WIDTH-1 downto 0);
    m_axi_aximm4_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aximm4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aximm4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aximm4_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ARUSER_WIDTH-1 downto 0);
    m_axi_aximm4_RVALID : IN STD_LOGIC;
    m_axi_aximm4_RREADY : OUT STD_LOGIC;
    m_axi_aximm4_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_DATA_WIDTH-1 downto 0);
    m_axi_aximm4_RLAST : IN STD_LOGIC;
    m_axi_aximm4_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ID_WIDTH-1 downto 0);
    m_axi_aximm4_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_RUSER_WIDTH-1 downto 0);
    m_axi_aximm4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm4_BVALID : IN STD_LOGIC;
    m_axi_aximm4_BREADY : OUT STD_LOGIC;
    m_axi_aximm4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aximm4_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_ID_WIDTH-1 downto 0);
    m_axi_aximm4_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXIMM4_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of krnl_LZW is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "krnl_LZW_krnl_LZW,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-i,HLS_INPUT_CLOCK=6.667000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.866910,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=76,HLS_SYN_DSP=0,HLS_SYN_FF=80046,HLS_SYN_LUT=25946,HLS_VERSION=2020_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_ID_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 40;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_M_AXI_AWUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ARUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_WUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_RUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_BUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal in_r : STD_LOGIC_VECTOR (63 downto 0);
    signal input_length : STD_LOGIC_VECTOR (63 downto 0);
    signal send_data : STD_LOGIC_VECTOR (63 downto 0);
    signal output_length : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal aximm1_AWREADY : STD_LOGIC;
    signal aximm1_WREADY : STD_LOGIC;
    signal aximm1_ARREADY : STD_LOGIC;
    signal aximm1_RVALID : STD_LOGIC;
    signal aximm1_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal aximm1_RLAST : STD_LOGIC;
    signal aximm1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm1_BVALID : STD_LOGIC;
    signal aximm1_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm1_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm1_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm2_AWREADY : STD_LOGIC;
    signal aximm2_WREADY : STD_LOGIC;
    signal aximm2_ARREADY : STD_LOGIC;
    signal aximm2_RVALID : STD_LOGIC;
    signal aximm2_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal aximm2_RLAST : STD_LOGIC;
    signal aximm2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm2_BVALID : STD_LOGIC;
    signal aximm2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm3_AWREADY : STD_LOGIC;
    signal aximm3_WREADY : STD_LOGIC;
    signal aximm3_ARREADY : STD_LOGIC;
    signal aximm3_RVALID : STD_LOGIC;
    signal aximm3_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal aximm3_RLAST : STD_LOGIC;
    signal aximm3_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm3_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm3_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm3_BVALID : STD_LOGIC;
    signal aximm3_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm3_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm3_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm4_AWREADY : STD_LOGIC;
    signal aximm4_WREADY : STD_LOGIC;
    signal aximm4_ARREADY : STD_LOGIC;
    signal aximm4_RVALID : STD_LOGIC;
    signal aximm4_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal aximm4_RLAST : STD_LOGIC;
    signal aximm4_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm4_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm4_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm4_BVALID : STD_LOGIC;
    signal aximm4_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aximm4_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal aximm4_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_ap_start : STD_LOGIC;
    signal Block_split1_proc5_U0_ap_done : STD_LOGIC;
    signal Block_split1_proc5_U0_ap_continue : STD_LOGIC;
    signal Block_split1_proc5_U0_ap_idle : STD_LOGIC;
    signal Block_split1_proc5_U0_ap_ready : STD_LOGIC;
    signal Block_split1_proc5_U0_start_out : STD_LOGIC;
    signal Block_split1_proc5_U0_start_write : STD_LOGIC;
    signal Block_split1_proc5_U0_m_axi_aximm2_AWVALID : STD_LOGIC;
    signal Block_split1_proc5_U0_m_axi_aximm2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_WVALID : STD_LOGIC;
    signal Block_split1_proc5_U0_m_axi_aximm2_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_WLAST : STD_LOGIC;
    signal Block_split1_proc5_U0_m_axi_aximm2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARVALID : STD_LOGIC;
    signal Block_split1_proc5_U0_m_axi_aximm2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_split1_proc5_U0_m_axi_aximm2_RREADY : STD_LOGIC;
    signal Block_split1_proc5_U0_m_axi_aximm2_BREADY : STD_LOGIC;
    signal Block_split1_proc5_U0_in_len_V_out_out_din : STD_LOGIC_VECTOR (12 downto 0);
    signal Block_split1_proc5_U0_in_len_V_out_out_write : STD_LOGIC;
    signal Block_split1_proc5_U0_in_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_split1_proc5_U0_in_out_write : STD_LOGIC;
    signal Block_split1_proc5_U0_send_data_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_split1_proc5_U0_send_data_out_write : STD_LOGIC;
    signal Block_split1_proc5_U0_output_length_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_split1_proc5_U0_output_length_out_write : STD_LOGIC;
    signal read_input_U0_ap_start : STD_LOGIC;
    signal read_input_U0_ap_done : STD_LOGIC;
    signal read_input_U0_ap_continue : STD_LOGIC;
    signal read_input_U0_ap_idle : STD_LOGIC;
    signal read_input_U0_ap_ready : STD_LOGIC;
    signal read_input_U0_m_axi_aximm1_AWVALID : STD_LOGIC;
    signal read_input_U0_m_axi_aximm1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_aximm1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_aximm1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_aximm1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_aximm1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_aximm1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_aximm1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_aximm1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_aximm1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_aximm1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_WVALID : STD_LOGIC;
    signal read_input_U0_m_axi_aximm1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_m_axi_aximm1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_WLAST : STD_LOGIC;
    signal read_input_U0_m_axi_aximm1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_ARVALID : STD_LOGIC;
    signal read_input_U0_m_axi_aximm1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_aximm1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_aximm1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_aximm1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_aximm1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_aximm1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_aximm1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_aximm1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_aximm1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_aximm1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_aximm1_RREADY : STD_LOGIC;
    signal read_input_U0_m_axi_aximm1_BREADY : STD_LOGIC;
    signal read_input_U0_in_r_read : STD_LOGIC;
    signal read_input_U0_in_len_V_loc_read : STD_LOGIC;
    signal read_input_U0_in_len_V_loc_out_din : STD_LOGIC_VECTOR (12 downto 0);
    signal read_input_U0_in_len_V_loc_out_write : STD_LOGIC;
    signal read_input_U0_inStream_in_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_inStream_in_write : STD_LOGIC;
    signal compute_LZW_U0_ap_start : STD_LOGIC;
    signal compute_LZW_U0_ap_done : STD_LOGIC;
    signal compute_LZW_U0_ap_continue : STD_LOGIC;
    signal compute_LZW_U0_ap_idle : STD_LOGIC;
    signal compute_LZW_U0_ap_ready : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm3_AWVALID : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_WVALID : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_WLAST : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARVALID : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm3_RREADY : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm3_BREADY : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm4_AWVALID : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_WVALID : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm4_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_WLAST : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARVALID : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_LZW_U0_m_axi_aximm4_RREADY : STD_LOGIC;
    signal compute_LZW_U0_m_axi_aximm4_BREADY : STD_LOGIC;
    signal compute_LZW_U0_in_len_V_loc_read : STD_LOGIC;
    signal compute_LZW_U0_send_data_read : STD_LOGIC;
    signal compute_LZW_U0_output_length_read : STD_LOGIC;
    signal compute_LZW_U0_inStream_in_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal in_len_V_loc_c_full_n : STD_LOGIC;
    signal in_len_V_loc_c_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal in_len_V_loc_c_empty_n : STD_LOGIC;
    signal in_c_full_n : STD_LOGIC;
    signal in_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal in_c_empty_n : STD_LOGIC;
    signal send_data_c_full_n : STD_LOGIC;
    signal send_data_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal send_data_c_empty_n : STD_LOGIC;
    signal output_length_c_full_n : STD_LOGIC;
    signal output_length_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal output_length_c_empty_n : STD_LOGIC;
    signal in_len_V_loc_c7_full_n : STD_LOGIC;
    signal in_len_V_loc_c7_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal in_len_V_loc_c7_empty_n : STD_LOGIC;
    signal inStream_in_full_n : STD_LOGIC;
    signal inStream_in_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inStream_in_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_split1_proc5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_split1_proc5_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_input_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_input_U0_ap_ready : STD_LOGIC;
    signal start_for_compute_LZW_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_compute_LZW_U0_full_n : STD_LOGIC;
    signal start_for_compute_LZW_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_compute_LZW_U0_empty_n : STD_LOGIC;
    signal read_input_U0_start_full_n : STD_LOGIC;
    signal read_input_U0_start_write : STD_LOGIC;
    signal compute_LZW_U0_start_full_n : STD_LOGIC;
    signal compute_LZW_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_LZW_Block_split1_proc5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_length : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm2_AWVALID : OUT STD_LOGIC;
        m_axi_aximm2_AWREADY : IN STD_LOGIC;
        m_axi_aximm2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_WVALID : OUT STD_LOGIC;
        m_axi_aximm2_WREADY : IN STD_LOGIC;
        m_axi_aximm2_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_aximm2_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_WLAST : OUT STD_LOGIC;
        m_axi_aximm2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_ARVALID : OUT STD_LOGIC;
        m_axi_aximm2_ARREADY : IN STD_LOGIC;
        m_axi_aximm2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_RVALID : IN STD_LOGIC;
        m_axi_aximm2_RREADY : OUT STD_LOGIC;
        m_axi_aximm2_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_aximm2_RLAST : IN STD_LOGIC;
        m_axi_aximm2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_BVALID : IN STD_LOGIC;
        m_axi_aximm2_BREADY : OUT STD_LOGIC;
        m_axi_aximm2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r : IN STD_LOGIC_VECTOR (63 downto 0);
        send_data : IN STD_LOGIC_VECTOR (63 downto 0);
        output_length : IN STD_LOGIC_VECTOR (63 downto 0);
        in_len_V_out_out_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_len_V_out_out_full_n : IN STD_LOGIC;
        in_len_V_out_out_write : OUT STD_LOGIC;
        in_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        in_out_full_n : IN STD_LOGIC;
        in_out_write : OUT STD_LOGIC;
        send_data_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        send_data_out_full_n : IN STD_LOGIC;
        send_data_out_write : OUT STD_LOGIC;
        output_length_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_length_out_full_n : IN STD_LOGIC;
        output_length_out_write : OUT STD_LOGIC );
    end component;


    component krnl_LZW_read_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_aximm1_AWVALID : OUT STD_LOGIC;
        m_axi_aximm1_AWREADY : IN STD_LOGIC;
        m_axi_aximm1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_WVALID : OUT STD_LOGIC;
        m_axi_aximm1_WREADY : IN STD_LOGIC;
        m_axi_aximm1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_aximm1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_WLAST : OUT STD_LOGIC;
        m_axi_aximm1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_ARVALID : OUT STD_LOGIC;
        m_axi_aximm1_ARREADY : IN STD_LOGIC;
        m_axi_aximm1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_RVALID : IN STD_LOGIC;
        m_axi_aximm1_RREADY : OUT STD_LOGIC;
        m_axi_aximm1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_aximm1_RLAST : IN STD_LOGIC;
        m_axi_aximm1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm1_BVALID : IN STD_LOGIC;
        m_axi_aximm1_BREADY : OUT STD_LOGIC;
        m_axi_aximm1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_r_empty_n : IN STD_LOGIC;
        in_r_read : OUT STD_LOGIC;
        in_len_V_loc_dout : IN STD_LOGIC_VECTOR (12 downto 0);
        in_len_V_loc_empty_n : IN STD_LOGIC;
        in_len_V_loc_read : OUT STD_LOGIC;
        in_len_V_loc_out_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_len_V_loc_out_full_n : IN STD_LOGIC;
        in_len_V_loc_out_write : OUT STD_LOGIC;
        inStream_in_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        inStream_in_full_n : IN STD_LOGIC;
        inStream_in_write : OUT STD_LOGIC );
    end component;


    component krnl_LZW_compute_LZW IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_aximm3_AWVALID : OUT STD_LOGIC;
        m_axi_aximm3_AWREADY : IN STD_LOGIC;
        m_axi_aximm3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_WVALID : OUT STD_LOGIC;
        m_axi_aximm3_WREADY : IN STD_LOGIC;
        m_axi_aximm3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_WLAST : OUT STD_LOGIC;
        m_axi_aximm3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_ARVALID : OUT STD_LOGIC;
        m_axi_aximm3_ARREADY : IN STD_LOGIC;
        m_axi_aximm3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_RVALID : IN STD_LOGIC;
        m_axi_aximm3_RREADY : OUT STD_LOGIC;
        m_axi_aximm3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm3_RLAST : IN STD_LOGIC;
        m_axi_aximm3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm3_BVALID : IN STD_LOGIC;
        m_axi_aximm3_BREADY : OUT STD_LOGIC;
        m_axi_aximm3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_AWVALID : OUT STD_LOGIC;
        m_axi_aximm4_AWREADY : IN STD_LOGIC;
        m_axi_aximm4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_WVALID : OUT STD_LOGIC;
        m_axi_aximm4_WREADY : IN STD_LOGIC;
        m_axi_aximm4_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_aximm4_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_WLAST : OUT STD_LOGIC;
        m_axi_aximm4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_ARVALID : OUT STD_LOGIC;
        m_axi_aximm4_ARREADY : IN STD_LOGIC;
        m_axi_aximm4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_aximm4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aximm4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aximm4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aximm4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_RVALID : IN STD_LOGIC;
        m_axi_aximm4_RREADY : OUT STD_LOGIC;
        m_axi_aximm4_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_aximm4_RLAST : IN STD_LOGIC;
        m_axi_aximm4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_BVALID : IN STD_LOGIC;
        m_axi_aximm4_BREADY : OUT STD_LOGIC;
        m_axi_aximm4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aximm4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aximm4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_len_V_loc_dout : IN STD_LOGIC_VECTOR (12 downto 0);
        in_len_V_loc_empty_n : IN STD_LOGIC;
        in_len_V_loc_read : OUT STD_LOGIC;
        send_data_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        send_data_empty_n : IN STD_LOGIC;
        send_data_read : OUT STD_LOGIC;
        output_length_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        output_length_empty_n : IN STD_LOGIC;
        output_length_read : OUT STD_LOGIC;
        inStream_in_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        inStream_in_empty_n : IN STD_LOGIC;
        inStream_in_read : OUT STD_LOGIC );
    end component;


    component krnl_LZW_fifo_w13_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (12 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_LZW_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_LZW_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_LZW_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_LZW_start_for_compute_LZW_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_LZW_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        input_length : OUT STD_LOGIC_VECTOR (63 downto 0);
        send_data : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_length : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component krnl_LZW_aximm1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component krnl_LZW_aximm2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component krnl_LZW_aximm3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component krnl_LZW_aximm4_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    control_s_axi_U : component krnl_LZW_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_r => in_r,
        input_length => input_length,
        send_data => send_data,
        output_length => output_length,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    aximm1_m_axi_U : component krnl_LZW_aximm1_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_AXIMM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AXIMM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AXIMM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AXIMM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AXIMM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AXIMM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AXIMM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AXIMM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AXIMM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AXIMM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AXIMM1_CACHE_VALUE)
    port map (
        AWVALID => m_axi_aximm1_AWVALID,
        AWREADY => m_axi_aximm1_AWREADY,
        AWADDR => m_axi_aximm1_AWADDR,
        AWID => m_axi_aximm1_AWID,
        AWLEN => m_axi_aximm1_AWLEN,
        AWSIZE => m_axi_aximm1_AWSIZE,
        AWBURST => m_axi_aximm1_AWBURST,
        AWLOCK => m_axi_aximm1_AWLOCK,
        AWCACHE => m_axi_aximm1_AWCACHE,
        AWPROT => m_axi_aximm1_AWPROT,
        AWQOS => m_axi_aximm1_AWQOS,
        AWREGION => m_axi_aximm1_AWREGION,
        AWUSER => m_axi_aximm1_AWUSER,
        WVALID => m_axi_aximm1_WVALID,
        WREADY => m_axi_aximm1_WREADY,
        WDATA => m_axi_aximm1_WDATA,
        WSTRB => m_axi_aximm1_WSTRB,
        WLAST => m_axi_aximm1_WLAST,
        WID => m_axi_aximm1_WID,
        WUSER => m_axi_aximm1_WUSER,
        ARVALID => m_axi_aximm1_ARVALID,
        ARREADY => m_axi_aximm1_ARREADY,
        ARADDR => m_axi_aximm1_ARADDR,
        ARID => m_axi_aximm1_ARID,
        ARLEN => m_axi_aximm1_ARLEN,
        ARSIZE => m_axi_aximm1_ARSIZE,
        ARBURST => m_axi_aximm1_ARBURST,
        ARLOCK => m_axi_aximm1_ARLOCK,
        ARCACHE => m_axi_aximm1_ARCACHE,
        ARPROT => m_axi_aximm1_ARPROT,
        ARQOS => m_axi_aximm1_ARQOS,
        ARREGION => m_axi_aximm1_ARREGION,
        ARUSER => m_axi_aximm1_ARUSER,
        RVALID => m_axi_aximm1_RVALID,
        RREADY => m_axi_aximm1_RREADY,
        RDATA => m_axi_aximm1_RDATA,
        RLAST => m_axi_aximm1_RLAST,
        RID => m_axi_aximm1_RID,
        RUSER => m_axi_aximm1_RUSER,
        RRESP => m_axi_aximm1_RRESP,
        BVALID => m_axi_aximm1_BVALID,
        BREADY => m_axi_aximm1_BREADY,
        BRESP => m_axi_aximm1_BRESP,
        BID => m_axi_aximm1_BID,
        BUSER => m_axi_aximm1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => read_input_U0_m_axi_aximm1_ARVALID,
        I_ARREADY => aximm1_ARREADY,
        I_ARADDR => read_input_U0_m_axi_aximm1_ARADDR,
        I_ARID => read_input_U0_m_axi_aximm1_ARID,
        I_ARLEN => read_input_U0_m_axi_aximm1_ARLEN,
        I_ARSIZE => read_input_U0_m_axi_aximm1_ARSIZE,
        I_ARLOCK => read_input_U0_m_axi_aximm1_ARLOCK,
        I_ARCACHE => read_input_U0_m_axi_aximm1_ARCACHE,
        I_ARQOS => read_input_U0_m_axi_aximm1_ARQOS,
        I_ARPROT => read_input_U0_m_axi_aximm1_ARPROT,
        I_ARUSER => read_input_U0_m_axi_aximm1_ARUSER,
        I_ARBURST => read_input_U0_m_axi_aximm1_ARBURST,
        I_ARREGION => read_input_U0_m_axi_aximm1_ARREGION,
        I_RVALID => aximm1_RVALID,
        I_RREADY => read_input_U0_m_axi_aximm1_RREADY,
        I_RDATA => aximm1_RDATA,
        I_RID => aximm1_RID,
        I_RUSER => aximm1_RUSER,
        I_RRESP => aximm1_RRESP,
        I_RLAST => aximm1_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => aximm1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => aximm1_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => aximm1_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => aximm1_BRESP,
        I_BID => aximm1_BID,
        I_BUSER => aximm1_BUSER);

    aximm2_m_axi_U : component krnl_LZW_aximm2_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_AXIMM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AXIMM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AXIMM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AXIMM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AXIMM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AXIMM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AXIMM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AXIMM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AXIMM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AXIMM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AXIMM2_CACHE_VALUE)
    port map (
        AWVALID => m_axi_aximm2_AWVALID,
        AWREADY => m_axi_aximm2_AWREADY,
        AWADDR => m_axi_aximm2_AWADDR,
        AWID => m_axi_aximm2_AWID,
        AWLEN => m_axi_aximm2_AWLEN,
        AWSIZE => m_axi_aximm2_AWSIZE,
        AWBURST => m_axi_aximm2_AWBURST,
        AWLOCK => m_axi_aximm2_AWLOCK,
        AWCACHE => m_axi_aximm2_AWCACHE,
        AWPROT => m_axi_aximm2_AWPROT,
        AWQOS => m_axi_aximm2_AWQOS,
        AWREGION => m_axi_aximm2_AWREGION,
        AWUSER => m_axi_aximm2_AWUSER,
        WVALID => m_axi_aximm2_WVALID,
        WREADY => m_axi_aximm2_WREADY,
        WDATA => m_axi_aximm2_WDATA,
        WSTRB => m_axi_aximm2_WSTRB,
        WLAST => m_axi_aximm2_WLAST,
        WID => m_axi_aximm2_WID,
        WUSER => m_axi_aximm2_WUSER,
        ARVALID => m_axi_aximm2_ARVALID,
        ARREADY => m_axi_aximm2_ARREADY,
        ARADDR => m_axi_aximm2_ARADDR,
        ARID => m_axi_aximm2_ARID,
        ARLEN => m_axi_aximm2_ARLEN,
        ARSIZE => m_axi_aximm2_ARSIZE,
        ARBURST => m_axi_aximm2_ARBURST,
        ARLOCK => m_axi_aximm2_ARLOCK,
        ARCACHE => m_axi_aximm2_ARCACHE,
        ARPROT => m_axi_aximm2_ARPROT,
        ARQOS => m_axi_aximm2_ARQOS,
        ARREGION => m_axi_aximm2_ARREGION,
        ARUSER => m_axi_aximm2_ARUSER,
        RVALID => m_axi_aximm2_RVALID,
        RREADY => m_axi_aximm2_RREADY,
        RDATA => m_axi_aximm2_RDATA,
        RLAST => m_axi_aximm2_RLAST,
        RID => m_axi_aximm2_RID,
        RUSER => m_axi_aximm2_RUSER,
        RRESP => m_axi_aximm2_RRESP,
        BVALID => m_axi_aximm2_BVALID,
        BREADY => m_axi_aximm2_BREADY,
        BRESP => m_axi_aximm2_BRESP,
        BID => m_axi_aximm2_BID,
        BUSER => m_axi_aximm2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Block_split1_proc5_U0_m_axi_aximm2_ARVALID,
        I_ARREADY => aximm2_ARREADY,
        I_ARADDR => Block_split1_proc5_U0_m_axi_aximm2_ARADDR,
        I_ARID => Block_split1_proc5_U0_m_axi_aximm2_ARID,
        I_ARLEN => Block_split1_proc5_U0_m_axi_aximm2_ARLEN,
        I_ARSIZE => Block_split1_proc5_U0_m_axi_aximm2_ARSIZE,
        I_ARLOCK => Block_split1_proc5_U0_m_axi_aximm2_ARLOCK,
        I_ARCACHE => Block_split1_proc5_U0_m_axi_aximm2_ARCACHE,
        I_ARQOS => Block_split1_proc5_U0_m_axi_aximm2_ARQOS,
        I_ARPROT => Block_split1_proc5_U0_m_axi_aximm2_ARPROT,
        I_ARUSER => Block_split1_proc5_U0_m_axi_aximm2_ARUSER,
        I_ARBURST => Block_split1_proc5_U0_m_axi_aximm2_ARBURST,
        I_ARREGION => Block_split1_proc5_U0_m_axi_aximm2_ARREGION,
        I_RVALID => aximm2_RVALID,
        I_RREADY => Block_split1_proc5_U0_m_axi_aximm2_RREADY,
        I_RDATA => aximm2_RDATA,
        I_RID => aximm2_RID,
        I_RUSER => aximm2_RUSER,
        I_RRESP => aximm2_RRESP,
        I_RLAST => aximm2_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => aximm2_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => aximm2_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => aximm2_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => aximm2_BRESP,
        I_BID => aximm2_BID,
        I_BUSER => aximm2_BUSER);

    aximm3_m_axi_U : component krnl_LZW_aximm3_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_AXIMM3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AXIMM3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AXIMM3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AXIMM3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AXIMM3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AXIMM3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AXIMM3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AXIMM3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AXIMM3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AXIMM3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AXIMM3_CACHE_VALUE)
    port map (
        AWVALID => m_axi_aximm3_AWVALID,
        AWREADY => m_axi_aximm3_AWREADY,
        AWADDR => m_axi_aximm3_AWADDR,
        AWID => m_axi_aximm3_AWID,
        AWLEN => m_axi_aximm3_AWLEN,
        AWSIZE => m_axi_aximm3_AWSIZE,
        AWBURST => m_axi_aximm3_AWBURST,
        AWLOCK => m_axi_aximm3_AWLOCK,
        AWCACHE => m_axi_aximm3_AWCACHE,
        AWPROT => m_axi_aximm3_AWPROT,
        AWQOS => m_axi_aximm3_AWQOS,
        AWREGION => m_axi_aximm3_AWREGION,
        AWUSER => m_axi_aximm3_AWUSER,
        WVALID => m_axi_aximm3_WVALID,
        WREADY => m_axi_aximm3_WREADY,
        WDATA => m_axi_aximm3_WDATA,
        WSTRB => m_axi_aximm3_WSTRB,
        WLAST => m_axi_aximm3_WLAST,
        WID => m_axi_aximm3_WID,
        WUSER => m_axi_aximm3_WUSER,
        ARVALID => m_axi_aximm3_ARVALID,
        ARREADY => m_axi_aximm3_ARREADY,
        ARADDR => m_axi_aximm3_ARADDR,
        ARID => m_axi_aximm3_ARID,
        ARLEN => m_axi_aximm3_ARLEN,
        ARSIZE => m_axi_aximm3_ARSIZE,
        ARBURST => m_axi_aximm3_ARBURST,
        ARLOCK => m_axi_aximm3_ARLOCK,
        ARCACHE => m_axi_aximm3_ARCACHE,
        ARPROT => m_axi_aximm3_ARPROT,
        ARQOS => m_axi_aximm3_ARQOS,
        ARREGION => m_axi_aximm3_ARREGION,
        ARUSER => m_axi_aximm3_ARUSER,
        RVALID => m_axi_aximm3_RVALID,
        RREADY => m_axi_aximm3_RREADY,
        RDATA => m_axi_aximm3_RDATA,
        RLAST => m_axi_aximm3_RLAST,
        RID => m_axi_aximm3_RID,
        RUSER => m_axi_aximm3_RUSER,
        RRESP => m_axi_aximm3_RRESP,
        BVALID => m_axi_aximm3_BVALID,
        BREADY => m_axi_aximm3_BREADY,
        BRESP => m_axi_aximm3_BRESP,
        BID => m_axi_aximm3_BID,
        BUSER => m_axi_aximm3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => aximm3_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => aximm3_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => aximm3_RDATA,
        I_RID => aximm3_RID,
        I_RUSER => aximm3_RUSER,
        I_RRESP => aximm3_RRESP,
        I_RLAST => aximm3_RLAST,
        I_AWVALID => compute_LZW_U0_m_axi_aximm3_AWVALID,
        I_AWREADY => aximm3_AWREADY,
        I_AWADDR => compute_LZW_U0_m_axi_aximm3_AWADDR,
        I_AWID => compute_LZW_U0_m_axi_aximm3_AWID,
        I_AWLEN => compute_LZW_U0_m_axi_aximm3_AWLEN,
        I_AWSIZE => compute_LZW_U0_m_axi_aximm3_AWSIZE,
        I_AWLOCK => compute_LZW_U0_m_axi_aximm3_AWLOCK,
        I_AWCACHE => compute_LZW_U0_m_axi_aximm3_AWCACHE,
        I_AWQOS => compute_LZW_U0_m_axi_aximm3_AWQOS,
        I_AWPROT => compute_LZW_U0_m_axi_aximm3_AWPROT,
        I_AWUSER => compute_LZW_U0_m_axi_aximm3_AWUSER,
        I_AWBURST => compute_LZW_U0_m_axi_aximm3_AWBURST,
        I_AWREGION => compute_LZW_U0_m_axi_aximm3_AWREGION,
        I_WVALID => compute_LZW_U0_m_axi_aximm3_WVALID,
        I_WREADY => aximm3_WREADY,
        I_WDATA => compute_LZW_U0_m_axi_aximm3_WDATA,
        I_WID => compute_LZW_U0_m_axi_aximm3_WID,
        I_WUSER => compute_LZW_U0_m_axi_aximm3_WUSER,
        I_WLAST => compute_LZW_U0_m_axi_aximm3_WLAST,
        I_WSTRB => compute_LZW_U0_m_axi_aximm3_WSTRB,
        I_BVALID => aximm3_BVALID,
        I_BREADY => compute_LZW_U0_m_axi_aximm3_BREADY,
        I_BRESP => aximm3_BRESP,
        I_BID => aximm3_BID,
        I_BUSER => aximm3_BUSER);

    aximm4_m_axi_U : component krnl_LZW_aximm4_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_AXIMM4_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AXIMM4_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AXIMM4_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AXIMM4_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AXIMM4_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AXIMM4_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AXIMM4_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AXIMM4_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AXIMM4_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AXIMM4_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AXIMM4_CACHE_VALUE)
    port map (
        AWVALID => m_axi_aximm4_AWVALID,
        AWREADY => m_axi_aximm4_AWREADY,
        AWADDR => m_axi_aximm4_AWADDR,
        AWID => m_axi_aximm4_AWID,
        AWLEN => m_axi_aximm4_AWLEN,
        AWSIZE => m_axi_aximm4_AWSIZE,
        AWBURST => m_axi_aximm4_AWBURST,
        AWLOCK => m_axi_aximm4_AWLOCK,
        AWCACHE => m_axi_aximm4_AWCACHE,
        AWPROT => m_axi_aximm4_AWPROT,
        AWQOS => m_axi_aximm4_AWQOS,
        AWREGION => m_axi_aximm4_AWREGION,
        AWUSER => m_axi_aximm4_AWUSER,
        WVALID => m_axi_aximm4_WVALID,
        WREADY => m_axi_aximm4_WREADY,
        WDATA => m_axi_aximm4_WDATA,
        WSTRB => m_axi_aximm4_WSTRB,
        WLAST => m_axi_aximm4_WLAST,
        WID => m_axi_aximm4_WID,
        WUSER => m_axi_aximm4_WUSER,
        ARVALID => m_axi_aximm4_ARVALID,
        ARREADY => m_axi_aximm4_ARREADY,
        ARADDR => m_axi_aximm4_ARADDR,
        ARID => m_axi_aximm4_ARID,
        ARLEN => m_axi_aximm4_ARLEN,
        ARSIZE => m_axi_aximm4_ARSIZE,
        ARBURST => m_axi_aximm4_ARBURST,
        ARLOCK => m_axi_aximm4_ARLOCK,
        ARCACHE => m_axi_aximm4_ARCACHE,
        ARPROT => m_axi_aximm4_ARPROT,
        ARQOS => m_axi_aximm4_ARQOS,
        ARREGION => m_axi_aximm4_ARREGION,
        ARUSER => m_axi_aximm4_ARUSER,
        RVALID => m_axi_aximm4_RVALID,
        RREADY => m_axi_aximm4_RREADY,
        RDATA => m_axi_aximm4_RDATA,
        RLAST => m_axi_aximm4_RLAST,
        RID => m_axi_aximm4_RID,
        RUSER => m_axi_aximm4_RUSER,
        RRESP => m_axi_aximm4_RRESP,
        BVALID => m_axi_aximm4_BVALID,
        BREADY => m_axi_aximm4_BREADY,
        BRESP => m_axi_aximm4_BRESP,
        BID => m_axi_aximm4_BID,
        BUSER => m_axi_aximm4_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => aximm4_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => aximm4_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => aximm4_RDATA,
        I_RID => aximm4_RID,
        I_RUSER => aximm4_RUSER,
        I_RRESP => aximm4_RRESP,
        I_RLAST => aximm4_RLAST,
        I_AWVALID => compute_LZW_U0_m_axi_aximm4_AWVALID,
        I_AWREADY => aximm4_AWREADY,
        I_AWADDR => compute_LZW_U0_m_axi_aximm4_AWADDR,
        I_AWID => compute_LZW_U0_m_axi_aximm4_AWID,
        I_AWLEN => compute_LZW_U0_m_axi_aximm4_AWLEN,
        I_AWSIZE => compute_LZW_U0_m_axi_aximm4_AWSIZE,
        I_AWLOCK => compute_LZW_U0_m_axi_aximm4_AWLOCK,
        I_AWCACHE => compute_LZW_U0_m_axi_aximm4_AWCACHE,
        I_AWQOS => compute_LZW_U0_m_axi_aximm4_AWQOS,
        I_AWPROT => compute_LZW_U0_m_axi_aximm4_AWPROT,
        I_AWUSER => compute_LZW_U0_m_axi_aximm4_AWUSER,
        I_AWBURST => compute_LZW_U0_m_axi_aximm4_AWBURST,
        I_AWREGION => compute_LZW_U0_m_axi_aximm4_AWREGION,
        I_WVALID => compute_LZW_U0_m_axi_aximm4_WVALID,
        I_WREADY => aximm4_WREADY,
        I_WDATA => compute_LZW_U0_m_axi_aximm4_WDATA,
        I_WID => compute_LZW_U0_m_axi_aximm4_WID,
        I_WUSER => compute_LZW_U0_m_axi_aximm4_WUSER,
        I_WLAST => compute_LZW_U0_m_axi_aximm4_WLAST,
        I_WSTRB => compute_LZW_U0_m_axi_aximm4_WSTRB,
        I_BVALID => aximm4_BVALID,
        I_BREADY => compute_LZW_U0_m_axi_aximm4_BREADY,
        I_BRESP => aximm4_BRESP,
        I_BID => aximm4_BID,
        I_BUSER => aximm4_BUSER);

    Block_split1_proc5_U0 : component krnl_LZW_Block_split1_proc5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_split1_proc5_U0_ap_start,
        start_full_n => start_for_compute_LZW_U0_full_n,
        ap_done => Block_split1_proc5_U0_ap_done,
        ap_continue => Block_split1_proc5_U0_ap_continue,
        ap_idle => Block_split1_proc5_U0_ap_idle,
        ap_ready => Block_split1_proc5_U0_ap_ready,
        start_out => Block_split1_proc5_U0_start_out,
        start_write => Block_split1_proc5_U0_start_write,
        input_length => input_length,
        m_axi_aximm2_AWVALID => Block_split1_proc5_U0_m_axi_aximm2_AWVALID,
        m_axi_aximm2_AWREADY => ap_const_logic_0,
        m_axi_aximm2_AWADDR => Block_split1_proc5_U0_m_axi_aximm2_AWADDR,
        m_axi_aximm2_AWID => Block_split1_proc5_U0_m_axi_aximm2_AWID,
        m_axi_aximm2_AWLEN => Block_split1_proc5_U0_m_axi_aximm2_AWLEN,
        m_axi_aximm2_AWSIZE => Block_split1_proc5_U0_m_axi_aximm2_AWSIZE,
        m_axi_aximm2_AWBURST => Block_split1_proc5_U0_m_axi_aximm2_AWBURST,
        m_axi_aximm2_AWLOCK => Block_split1_proc5_U0_m_axi_aximm2_AWLOCK,
        m_axi_aximm2_AWCACHE => Block_split1_proc5_U0_m_axi_aximm2_AWCACHE,
        m_axi_aximm2_AWPROT => Block_split1_proc5_U0_m_axi_aximm2_AWPROT,
        m_axi_aximm2_AWQOS => Block_split1_proc5_U0_m_axi_aximm2_AWQOS,
        m_axi_aximm2_AWREGION => Block_split1_proc5_U0_m_axi_aximm2_AWREGION,
        m_axi_aximm2_AWUSER => Block_split1_proc5_U0_m_axi_aximm2_AWUSER,
        m_axi_aximm2_WVALID => Block_split1_proc5_U0_m_axi_aximm2_WVALID,
        m_axi_aximm2_WREADY => ap_const_logic_0,
        m_axi_aximm2_WDATA => Block_split1_proc5_U0_m_axi_aximm2_WDATA,
        m_axi_aximm2_WSTRB => Block_split1_proc5_U0_m_axi_aximm2_WSTRB,
        m_axi_aximm2_WLAST => Block_split1_proc5_U0_m_axi_aximm2_WLAST,
        m_axi_aximm2_WID => Block_split1_proc5_U0_m_axi_aximm2_WID,
        m_axi_aximm2_WUSER => Block_split1_proc5_U0_m_axi_aximm2_WUSER,
        m_axi_aximm2_ARVALID => Block_split1_proc5_U0_m_axi_aximm2_ARVALID,
        m_axi_aximm2_ARREADY => aximm2_ARREADY,
        m_axi_aximm2_ARADDR => Block_split1_proc5_U0_m_axi_aximm2_ARADDR,
        m_axi_aximm2_ARID => Block_split1_proc5_U0_m_axi_aximm2_ARID,
        m_axi_aximm2_ARLEN => Block_split1_proc5_U0_m_axi_aximm2_ARLEN,
        m_axi_aximm2_ARSIZE => Block_split1_proc5_U0_m_axi_aximm2_ARSIZE,
        m_axi_aximm2_ARBURST => Block_split1_proc5_U0_m_axi_aximm2_ARBURST,
        m_axi_aximm2_ARLOCK => Block_split1_proc5_U0_m_axi_aximm2_ARLOCK,
        m_axi_aximm2_ARCACHE => Block_split1_proc5_U0_m_axi_aximm2_ARCACHE,
        m_axi_aximm2_ARPROT => Block_split1_proc5_U0_m_axi_aximm2_ARPROT,
        m_axi_aximm2_ARQOS => Block_split1_proc5_U0_m_axi_aximm2_ARQOS,
        m_axi_aximm2_ARREGION => Block_split1_proc5_U0_m_axi_aximm2_ARREGION,
        m_axi_aximm2_ARUSER => Block_split1_proc5_U0_m_axi_aximm2_ARUSER,
        m_axi_aximm2_RVALID => aximm2_RVALID,
        m_axi_aximm2_RREADY => Block_split1_proc5_U0_m_axi_aximm2_RREADY,
        m_axi_aximm2_RDATA => aximm2_RDATA,
        m_axi_aximm2_RLAST => aximm2_RLAST,
        m_axi_aximm2_RID => aximm2_RID,
        m_axi_aximm2_RUSER => aximm2_RUSER,
        m_axi_aximm2_RRESP => aximm2_RRESP,
        m_axi_aximm2_BVALID => ap_const_logic_0,
        m_axi_aximm2_BREADY => Block_split1_proc5_U0_m_axi_aximm2_BREADY,
        m_axi_aximm2_BRESP => ap_const_lv2_0,
        m_axi_aximm2_BID => ap_const_lv1_0,
        m_axi_aximm2_BUSER => ap_const_lv1_0,
        in_r => in_r,
        send_data => send_data,
        output_length => output_length,
        in_len_V_out_out_din => Block_split1_proc5_U0_in_len_V_out_out_din,
        in_len_V_out_out_full_n => in_len_V_loc_c_full_n,
        in_len_V_out_out_write => Block_split1_proc5_U0_in_len_V_out_out_write,
        in_out_din => Block_split1_proc5_U0_in_out_din,
        in_out_full_n => in_c_full_n,
        in_out_write => Block_split1_proc5_U0_in_out_write,
        send_data_out_din => Block_split1_proc5_U0_send_data_out_din,
        send_data_out_full_n => send_data_c_full_n,
        send_data_out_write => Block_split1_proc5_U0_send_data_out_write,
        output_length_out_din => Block_split1_proc5_U0_output_length_out_din,
        output_length_out_full_n => output_length_c_full_n,
        output_length_out_write => Block_split1_proc5_U0_output_length_out_write);

    read_input_U0 : component krnl_LZW_read_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => read_input_U0_ap_start,
        ap_done => read_input_U0_ap_done,
        ap_continue => read_input_U0_ap_continue,
        ap_idle => read_input_U0_ap_idle,
        ap_ready => read_input_U0_ap_ready,
        m_axi_aximm1_AWVALID => read_input_U0_m_axi_aximm1_AWVALID,
        m_axi_aximm1_AWREADY => ap_const_logic_0,
        m_axi_aximm1_AWADDR => read_input_U0_m_axi_aximm1_AWADDR,
        m_axi_aximm1_AWID => read_input_U0_m_axi_aximm1_AWID,
        m_axi_aximm1_AWLEN => read_input_U0_m_axi_aximm1_AWLEN,
        m_axi_aximm1_AWSIZE => read_input_U0_m_axi_aximm1_AWSIZE,
        m_axi_aximm1_AWBURST => read_input_U0_m_axi_aximm1_AWBURST,
        m_axi_aximm1_AWLOCK => read_input_U0_m_axi_aximm1_AWLOCK,
        m_axi_aximm1_AWCACHE => read_input_U0_m_axi_aximm1_AWCACHE,
        m_axi_aximm1_AWPROT => read_input_U0_m_axi_aximm1_AWPROT,
        m_axi_aximm1_AWQOS => read_input_U0_m_axi_aximm1_AWQOS,
        m_axi_aximm1_AWREGION => read_input_U0_m_axi_aximm1_AWREGION,
        m_axi_aximm1_AWUSER => read_input_U0_m_axi_aximm1_AWUSER,
        m_axi_aximm1_WVALID => read_input_U0_m_axi_aximm1_WVALID,
        m_axi_aximm1_WREADY => ap_const_logic_0,
        m_axi_aximm1_WDATA => read_input_U0_m_axi_aximm1_WDATA,
        m_axi_aximm1_WSTRB => read_input_U0_m_axi_aximm1_WSTRB,
        m_axi_aximm1_WLAST => read_input_U0_m_axi_aximm1_WLAST,
        m_axi_aximm1_WID => read_input_U0_m_axi_aximm1_WID,
        m_axi_aximm1_WUSER => read_input_U0_m_axi_aximm1_WUSER,
        m_axi_aximm1_ARVALID => read_input_U0_m_axi_aximm1_ARVALID,
        m_axi_aximm1_ARREADY => aximm1_ARREADY,
        m_axi_aximm1_ARADDR => read_input_U0_m_axi_aximm1_ARADDR,
        m_axi_aximm1_ARID => read_input_U0_m_axi_aximm1_ARID,
        m_axi_aximm1_ARLEN => read_input_U0_m_axi_aximm1_ARLEN,
        m_axi_aximm1_ARSIZE => read_input_U0_m_axi_aximm1_ARSIZE,
        m_axi_aximm1_ARBURST => read_input_U0_m_axi_aximm1_ARBURST,
        m_axi_aximm1_ARLOCK => read_input_U0_m_axi_aximm1_ARLOCK,
        m_axi_aximm1_ARCACHE => read_input_U0_m_axi_aximm1_ARCACHE,
        m_axi_aximm1_ARPROT => read_input_U0_m_axi_aximm1_ARPROT,
        m_axi_aximm1_ARQOS => read_input_U0_m_axi_aximm1_ARQOS,
        m_axi_aximm1_ARREGION => read_input_U0_m_axi_aximm1_ARREGION,
        m_axi_aximm1_ARUSER => read_input_U0_m_axi_aximm1_ARUSER,
        m_axi_aximm1_RVALID => aximm1_RVALID,
        m_axi_aximm1_RREADY => read_input_U0_m_axi_aximm1_RREADY,
        m_axi_aximm1_RDATA => aximm1_RDATA,
        m_axi_aximm1_RLAST => aximm1_RLAST,
        m_axi_aximm1_RID => aximm1_RID,
        m_axi_aximm1_RUSER => aximm1_RUSER,
        m_axi_aximm1_RRESP => aximm1_RRESP,
        m_axi_aximm1_BVALID => ap_const_logic_0,
        m_axi_aximm1_BREADY => read_input_U0_m_axi_aximm1_BREADY,
        m_axi_aximm1_BRESP => ap_const_lv2_0,
        m_axi_aximm1_BID => ap_const_lv1_0,
        m_axi_aximm1_BUSER => ap_const_lv1_0,
        in_r_dout => in_c_dout,
        in_r_empty_n => in_c_empty_n,
        in_r_read => read_input_U0_in_r_read,
        in_len_V_loc_dout => in_len_V_loc_c_dout,
        in_len_V_loc_empty_n => in_len_V_loc_c_empty_n,
        in_len_V_loc_read => read_input_U0_in_len_V_loc_read,
        in_len_V_loc_out_din => read_input_U0_in_len_V_loc_out_din,
        in_len_V_loc_out_full_n => in_len_V_loc_c7_full_n,
        in_len_V_loc_out_write => read_input_U0_in_len_V_loc_out_write,
        inStream_in_din => read_input_U0_inStream_in_din,
        inStream_in_full_n => inStream_in_full_n,
        inStream_in_write => read_input_U0_inStream_in_write);

    compute_LZW_U0 : component krnl_LZW_compute_LZW
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => compute_LZW_U0_ap_start,
        ap_done => compute_LZW_U0_ap_done,
        ap_continue => compute_LZW_U0_ap_continue,
        ap_idle => compute_LZW_U0_ap_idle,
        ap_ready => compute_LZW_U0_ap_ready,
        m_axi_aximm3_AWVALID => compute_LZW_U0_m_axi_aximm3_AWVALID,
        m_axi_aximm3_AWREADY => aximm3_AWREADY,
        m_axi_aximm3_AWADDR => compute_LZW_U0_m_axi_aximm3_AWADDR,
        m_axi_aximm3_AWID => compute_LZW_U0_m_axi_aximm3_AWID,
        m_axi_aximm3_AWLEN => compute_LZW_U0_m_axi_aximm3_AWLEN,
        m_axi_aximm3_AWSIZE => compute_LZW_U0_m_axi_aximm3_AWSIZE,
        m_axi_aximm3_AWBURST => compute_LZW_U0_m_axi_aximm3_AWBURST,
        m_axi_aximm3_AWLOCK => compute_LZW_U0_m_axi_aximm3_AWLOCK,
        m_axi_aximm3_AWCACHE => compute_LZW_U0_m_axi_aximm3_AWCACHE,
        m_axi_aximm3_AWPROT => compute_LZW_U0_m_axi_aximm3_AWPROT,
        m_axi_aximm3_AWQOS => compute_LZW_U0_m_axi_aximm3_AWQOS,
        m_axi_aximm3_AWREGION => compute_LZW_U0_m_axi_aximm3_AWREGION,
        m_axi_aximm3_AWUSER => compute_LZW_U0_m_axi_aximm3_AWUSER,
        m_axi_aximm3_WVALID => compute_LZW_U0_m_axi_aximm3_WVALID,
        m_axi_aximm3_WREADY => aximm3_WREADY,
        m_axi_aximm3_WDATA => compute_LZW_U0_m_axi_aximm3_WDATA,
        m_axi_aximm3_WSTRB => compute_LZW_U0_m_axi_aximm3_WSTRB,
        m_axi_aximm3_WLAST => compute_LZW_U0_m_axi_aximm3_WLAST,
        m_axi_aximm3_WID => compute_LZW_U0_m_axi_aximm3_WID,
        m_axi_aximm3_WUSER => compute_LZW_U0_m_axi_aximm3_WUSER,
        m_axi_aximm3_ARVALID => compute_LZW_U0_m_axi_aximm3_ARVALID,
        m_axi_aximm3_ARREADY => ap_const_logic_0,
        m_axi_aximm3_ARADDR => compute_LZW_U0_m_axi_aximm3_ARADDR,
        m_axi_aximm3_ARID => compute_LZW_U0_m_axi_aximm3_ARID,
        m_axi_aximm3_ARLEN => compute_LZW_U0_m_axi_aximm3_ARLEN,
        m_axi_aximm3_ARSIZE => compute_LZW_U0_m_axi_aximm3_ARSIZE,
        m_axi_aximm3_ARBURST => compute_LZW_U0_m_axi_aximm3_ARBURST,
        m_axi_aximm3_ARLOCK => compute_LZW_U0_m_axi_aximm3_ARLOCK,
        m_axi_aximm3_ARCACHE => compute_LZW_U0_m_axi_aximm3_ARCACHE,
        m_axi_aximm3_ARPROT => compute_LZW_U0_m_axi_aximm3_ARPROT,
        m_axi_aximm3_ARQOS => compute_LZW_U0_m_axi_aximm3_ARQOS,
        m_axi_aximm3_ARREGION => compute_LZW_U0_m_axi_aximm3_ARREGION,
        m_axi_aximm3_ARUSER => compute_LZW_U0_m_axi_aximm3_ARUSER,
        m_axi_aximm3_RVALID => ap_const_logic_0,
        m_axi_aximm3_RREADY => compute_LZW_U0_m_axi_aximm3_RREADY,
        m_axi_aximm3_RDATA => ap_const_lv32_0,
        m_axi_aximm3_RLAST => ap_const_logic_0,
        m_axi_aximm3_RID => ap_const_lv1_0,
        m_axi_aximm3_RUSER => ap_const_lv1_0,
        m_axi_aximm3_RRESP => ap_const_lv2_0,
        m_axi_aximm3_BVALID => aximm3_BVALID,
        m_axi_aximm3_BREADY => compute_LZW_U0_m_axi_aximm3_BREADY,
        m_axi_aximm3_BRESP => aximm3_BRESP,
        m_axi_aximm3_BID => aximm3_BID,
        m_axi_aximm3_BUSER => aximm3_BUSER,
        m_axi_aximm4_AWVALID => compute_LZW_U0_m_axi_aximm4_AWVALID,
        m_axi_aximm4_AWREADY => aximm4_AWREADY,
        m_axi_aximm4_AWADDR => compute_LZW_U0_m_axi_aximm4_AWADDR,
        m_axi_aximm4_AWID => compute_LZW_U0_m_axi_aximm4_AWID,
        m_axi_aximm4_AWLEN => compute_LZW_U0_m_axi_aximm4_AWLEN,
        m_axi_aximm4_AWSIZE => compute_LZW_U0_m_axi_aximm4_AWSIZE,
        m_axi_aximm4_AWBURST => compute_LZW_U0_m_axi_aximm4_AWBURST,
        m_axi_aximm4_AWLOCK => compute_LZW_U0_m_axi_aximm4_AWLOCK,
        m_axi_aximm4_AWCACHE => compute_LZW_U0_m_axi_aximm4_AWCACHE,
        m_axi_aximm4_AWPROT => compute_LZW_U0_m_axi_aximm4_AWPROT,
        m_axi_aximm4_AWQOS => compute_LZW_U0_m_axi_aximm4_AWQOS,
        m_axi_aximm4_AWREGION => compute_LZW_U0_m_axi_aximm4_AWREGION,
        m_axi_aximm4_AWUSER => compute_LZW_U0_m_axi_aximm4_AWUSER,
        m_axi_aximm4_WVALID => compute_LZW_U0_m_axi_aximm4_WVALID,
        m_axi_aximm4_WREADY => aximm4_WREADY,
        m_axi_aximm4_WDATA => compute_LZW_U0_m_axi_aximm4_WDATA,
        m_axi_aximm4_WSTRB => compute_LZW_U0_m_axi_aximm4_WSTRB,
        m_axi_aximm4_WLAST => compute_LZW_U0_m_axi_aximm4_WLAST,
        m_axi_aximm4_WID => compute_LZW_U0_m_axi_aximm4_WID,
        m_axi_aximm4_WUSER => compute_LZW_U0_m_axi_aximm4_WUSER,
        m_axi_aximm4_ARVALID => compute_LZW_U0_m_axi_aximm4_ARVALID,
        m_axi_aximm4_ARREADY => ap_const_logic_0,
        m_axi_aximm4_ARADDR => compute_LZW_U0_m_axi_aximm4_ARADDR,
        m_axi_aximm4_ARID => compute_LZW_U0_m_axi_aximm4_ARID,
        m_axi_aximm4_ARLEN => compute_LZW_U0_m_axi_aximm4_ARLEN,
        m_axi_aximm4_ARSIZE => compute_LZW_U0_m_axi_aximm4_ARSIZE,
        m_axi_aximm4_ARBURST => compute_LZW_U0_m_axi_aximm4_ARBURST,
        m_axi_aximm4_ARLOCK => compute_LZW_U0_m_axi_aximm4_ARLOCK,
        m_axi_aximm4_ARCACHE => compute_LZW_U0_m_axi_aximm4_ARCACHE,
        m_axi_aximm4_ARPROT => compute_LZW_U0_m_axi_aximm4_ARPROT,
        m_axi_aximm4_ARQOS => compute_LZW_U0_m_axi_aximm4_ARQOS,
        m_axi_aximm4_ARREGION => compute_LZW_U0_m_axi_aximm4_ARREGION,
        m_axi_aximm4_ARUSER => compute_LZW_U0_m_axi_aximm4_ARUSER,
        m_axi_aximm4_RVALID => ap_const_logic_0,
        m_axi_aximm4_RREADY => compute_LZW_U0_m_axi_aximm4_RREADY,
        m_axi_aximm4_RDATA => ap_const_lv16_0,
        m_axi_aximm4_RLAST => ap_const_logic_0,
        m_axi_aximm4_RID => ap_const_lv1_0,
        m_axi_aximm4_RUSER => ap_const_lv1_0,
        m_axi_aximm4_RRESP => ap_const_lv2_0,
        m_axi_aximm4_BVALID => aximm4_BVALID,
        m_axi_aximm4_BREADY => compute_LZW_U0_m_axi_aximm4_BREADY,
        m_axi_aximm4_BRESP => aximm4_BRESP,
        m_axi_aximm4_BID => aximm4_BID,
        m_axi_aximm4_BUSER => aximm4_BUSER,
        in_len_V_loc_dout => in_len_V_loc_c7_dout,
        in_len_V_loc_empty_n => in_len_V_loc_c7_empty_n,
        in_len_V_loc_read => compute_LZW_U0_in_len_V_loc_read,
        send_data_dout => send_data_c_dout,
        send_data_empty_n => send_data_c_empty_n,
        send_data_read => compute_LZW_U0_send_data_read,
        output_length_dout => output_length_c_dout,
        output_length_empty_n => output_length_c_empty_n,
        output_length_read => compute_LZW_U0_output_length_read,
        inStream_in_dout => inStream_in_dout,
        inStream_in_empty_n => inStream_in_empty_n,
        inStream_in_read => compute_LZW_U0_inStream_in_read);

    in_len_V_loc_c_U : component krnl_LZW_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split1_proc5_U0_in_len_V_out_out_din,
        if_full_n => in_len_V_loc_c_full_n,
        if_write => Block_split1_proc5_U0_in_len_V_out_out_write,
        if_dout => in_len_V_loc_c_dout,
        if_empty_n => in_len_V_loc_c_empty_n,
        if_read => read_input_U0_in_len_V_loc_read);

    in_c_U : component krnl_LZW_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split1_proc5_U0_in_out_din,
        if_full_n => in_c_full_n,
        if_write => Block_split1_proc5_U0_in_out_write,
        if_dout => in_c_dout,
        if_empty_n => in_c_empty_n,
        if_read => read_input_U0_in_r_read);

    send_data_c_U : component krnl_LZW_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split1_proc5_U0_send_data_out_din,
        if_full_n => send_data_c_full_n,
        if_write => Block_split1_proc5_U0_send_data_out_write,
        if_dout => send_data_c_dout,
        if_empty_n => send_data_c_empty_n,
        if_read => compute_LZW_U0_send_data_read);

    output_length_c_U : component krnl_LZW_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split1_proc5_U0_output_length_out_din,
        if_full_n => output_length_c_full_n,
        if_write => Block_split1_proc5_U0_output_length_out_write,
        if_dout => output_length_c_dout,
        if_empty_n => output_length_c_empty_n,
        if_read => compute_LZW_U0_output_length_read);

    in_len_V_loc_c7_U : component krnl_LZW_fifo_w13_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_in_len_V_loc_out_din,
        if_full_n => in_len_V_loc_c7_full_n,
        if_write => read_input_U0_in_len_V_loc_out_write,
        if_dout => in_len_V_loc_c7_dout,
        if_empty_n => in_len_V_loc_c7_empty_n,
        if_read => compute_LZW_U0_in_len_V_loc_read);

    inStream_in_U : component krnl_LZW_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_inStream_in_din,
        if_full_n => inStream_in_full_n,
        if_write => read_input_U0_inStream_in_write,
        if_dout => inStream_in_dout,
        if_empty_n => inStream_in_empty_n,
        if_read => compute_LZW_U0_inStream_in_read);

    start_for_compute_LZW_U0_U : component krnl_LZW_start_for_compute_LZW_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_compute_LZW_U0_din,
        if_full_n => start_for_compute_LZW_U0_full_n,
        if_write => Block_split1_proc5_U0_start_write,
        if_dout => start_for_compute_LZW_U0_dout,
        if_empty_n => start_for_compute_LZW_U0_empty_n,
        if_read => compute_LZW_U0_ap_ready);





    ap_sync_reg_Block_split1_proc5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_split1_proc5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_split1_proc5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_split1_proc5_U0_ap_ready <= ap_sync_Block_split1_proc5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_input_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_read_input_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_input_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_input_U0_ap_ready <= ap_sync_read_input_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    Block_split1_proc5_U0_ap_continue <= ap_const_logic_1;
    Block_split1_proc5_U0_ap_start <= ((ap_sync_reg_Block_split1_proc5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    ap_done <= compute_LZW_U0_ap_done;
    ap_idle <= (read_input_U0_ap_idle and compute_LZW_U0_ap_idle and Block_split1_proc5_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_split1_proc5_U0_ap_ready <= (ap_sync_reg_Block_split1_proc5_U0_ap_ready or Block_split1_proc5_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= compute_LZW_U0_ap_done;
    ap_sync_read_input_U0_ap_ready <= (read_input_U0_ap_ready or ap_sync_reg_read_input_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_input_U0_ap_ready and ap_sync_Block_split1_proc5_U0_ap_ready);
    compute_LZW_U0_ap_continue <= ap_continue;
    compute_LZW_U0_ap_start <= start_for_compute_LZW_U0_empty_n;
    compute_LZW_U0_start_full_n <= ap_const_logic_1;
    compute_LZW_U0_start_write <= ap_const_logic_0;
    read_input_U0_ap_continue <= ap_const_logic_1;
    read_input_U0_ap_start <= ((ap_sync_reg_read_input_U0_ap_ready xor ap_const_logic_1) and ap_start);
    read_input_U0_start_full_n <= ap_const_logic_1;
    read_input_U0_start_write <= ap_const_logic_0;
    start_for_compute_LZW_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
