Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul  5 07:32:59 2019
| Host         : travis-job-563d8459-37a0-433a-878f-bf9311bce4e1 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.032        0.000                      0                15190        0.036        0.000                      0                15186        0.264        0.000                       0                  5152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.758        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            31.928        0.000                      0                  443        0.092        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.283        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.032        0.000                      0                14507        0.036        0.000                      0                14507        3.750        0.000                       0                  4797  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.671        0.000                      0                    1                                                                        
              eth_rx_clk          2.459        0.000                      0                    1                                                                        
              eth_tx_clk          2.451        0.000                      0                    1                                                                        
              sys_clk             2.393        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.755%)  route 1.038ns (71.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     6.634 r  FDPE_3/Q
                         net (fo=5, routed)           1.038     7.672    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.755%)  route 1.038ns (71.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     6.634 r  FDPE_3/Q
                         net (fo=5, routed)           1.038     7.672    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.755%)  route 1.038ns (71.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     6.634 r  FDPE_3/Q
                         net (fo=5, routed)           1.038     7.672    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.755%)  route 1.038ns (71.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     6.634 r  FDPE_3/Q
                         net (fo=5, routed)           1.038     7.672    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.754    reset_counter[1]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.295     8.049 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.049    reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.081    11.232    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.762    reset_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.317     8.079 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.079    reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.139    reset_counter[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.184 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.184    ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.244 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.244    reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    reset_counter[2]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.241 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.255%)  route 0.447ns (77.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.447     2.442    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y34     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y34     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.928ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 1.554ns (19.299%)  route 6.498ns (80.701%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDSE                                         r  crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDSE (Prop_fdse_C_Q)         0.456     2.003 r  crc32_checker_crc_reg_reg[24]/Q
                         net (fo=10, routed)          1.680     3.683    p_1_in38_in
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.835 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.693     4.528    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.326     4.854 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.641     5.495    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.619 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.658     6.277    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.401 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.016     7.417    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.831     8.372    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.496 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.979     9.476    crc32_checker_source_source_payload_error
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.124     9.600 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.600    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X31Y17         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X31Y17         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.094    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.029    41.528    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 31.928    

Slack (MET) :             32.057ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 1.430ns (18.206%)  route 6.425ns (81.794%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDSE                                         r  crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDSE (Prop_fdse_C_Q)         0.456     2.003 r  crc32_checker_crc_reg_reg[24]/Q
                         net (fo=10, routed)          1.680     3.683    p_1_in38_in
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.835 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.693     4.528    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.326     4.854 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.641     5.495    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.619 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.658     6.277    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.401 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.016     7.417    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.831     8.372    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.496 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.906     9.402    crc32_checker_source_source_payload_error
    SLICE_X14Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X14Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)       -0.028    41.459    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.459    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 32.057    

Slack (MET) :             32.115ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.430ns (18.409%)  route 6.338ns (81.591%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDSE                                         r  crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDSE (Prop_fdse_C_Q)         0.456     2.003 r  crc32_checker_crc_reg_reg[24]/Q
                         net (fo=10, routed)          1.680     3.683    p_1_in38_in
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.835 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.693     4.528    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.326     4.854 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.641     5.495    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.619 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.658     6.277    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.401 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.016     7.417    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.831     8.372    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.496 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.819     9.315    crc32_checker_source_source_payload_error
    SLICE_X28Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)       -0.058    41.430    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.430    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 32.115    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.225ns (16.571%)  route 6.168ns (83.429%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X28Y13         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.167     3.186    rx_cdc_graycounter0_q[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.310 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.826     4.136    storage_13_reg_i_9_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.260 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.788     5.048    rx_cdc_asyncfifo_writable
    SLICE_X29Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.172 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.058     6.230    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.354 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.669     7.024    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.997     8.145    liteethphymiirx_converter_converter_load_part
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.149     8.294 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.662     8.956    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.435    41.435    eth_rx_clk
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.093    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X28Y23         FDRE (Setup_fdre_C_CE)      -0.413    41.080    liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.080    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.225ns (16.571%)  route 6.168ns (83.429%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X28Y13         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.167     3.186    rx_cdc_graycounter0_q[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.310 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.826     4.136    storage_13_reg_i_9_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.260 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.788     5.048    rx_cdc_asyncfifo_writable
    SLICE_X29Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.172 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.058     6.230    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.354 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.669     7.024    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.997     8.145    liteethphymiirx_converter_converter_load_part
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.149     8.294 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.662     8.956    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.435    41.435    eth_rx_clk
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.093    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X28Y23         FDRE (Setup_fdre_C_CE)      -0.413    41.080    liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.080    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.225ns (16.571%)  route 6.168ns (83.429%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X28Y13         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.167     3.186    rx_cdc_graycounter0_q[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.310 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.826     4.136    storage_13_reg_i_9_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.260 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.788     5.048    rx_cdc_asyncfifo_writable
    SLICE_X29Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.172 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.058     6.230    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.354 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.669     7.024    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.997     8.145    liteethphymiirx_converter_converter_load_part
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.149     8.294 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.662     8.956    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.435    41.435    eth_rx_clk
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.093    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X28Y23         FDRE (Setup_fdre_C_CE)      -0.413    41.080    liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.080    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.225ns (16.571%)  route 6.168ns (83.429%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X28Y13         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.167     3.186    rx_cdc_graycounter0_q[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.310 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.826     4.136    storage_13_reg_i_9_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.260 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.788     5.048    rx_cdc_asyncfifo_writable
    SLICE_X29Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.172 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.058     6.230    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.354 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.669     7.024    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.997     8.145    liteethphymiirx_converter_converter_load_part
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.149     8.294 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.662     8.956    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.435    41.435    eth_rx_clk
    SLICE_X28Y23         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.093    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X28Y23         FDRE (Setup_fdre_C_CE)      -0.413    41.080    liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.080    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.196ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.430ns (18.536%)  route 6.285ns (81.464%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDSE                                         r  crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDSE (Prop_fdse_C_Q)         0.456     2.003 r  crc32_checker_crc_reg_reg[24]/Q
                         net (fo=10, routed)          1.680     3.683    p_1_in38_in
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.835 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.693     4.528    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.326     4.854 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.641     5.495    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.619 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.658     6.277    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.401 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.016     7.417    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.831     8.372    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.496 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.766     9.262    crc32_checker_source_source_payload_error
    SLICE_X14Y19         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X14Y19         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)       -0.028    41.458    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.458    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                 32.196    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 1.430ns (18.779%)  route 6.185ns (81.221%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDSE                                         r  crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDSE (Prop_fdse_C_Q)         0.456     2.003 r  crc32_checker_crc_reg_reg[24]/Q
                         net (fo=10, routed)          1.680     3.683    p_1_in38_in
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.835 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.693     4.528    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.326     4.854 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.641     5.495    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.619 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.658     6.277    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.401 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.016     7.417    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.831     8.372    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.496 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.666     9.162    crc32_checker_source_source_payload_error
    SLICE_X28Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)       -0.043    41.444    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.454ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 1.200ns (16.498%)  route 6.074ns (83.502%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X28Y13         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.167     3.186    rx_cdc_graycounter0_q[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.310 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.826     4.136    storage_13_reg_i_9_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.260 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.788     5.048    rx_cdc_asyncfifo_writable
    SLICE_X29Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.172 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.058     6.230    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.354 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.669     7.024    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.997     8.145    liteethphymiirx_converter_converter_load_part
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.269 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.568     8.837    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.093    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X29Y21         FDRE (Setup_fdre_C_CE)      -0.205    41.291    liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                 32.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.972    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.542%)  route 0.149ns (51.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=18, routed)          0.149     0.845    storage_11_reg_0_7_0_5/DIA0
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.736    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X29Y11         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl8_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl8_regs0[3]
    SLICE_X29Y11         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    eth_rx_clk
    SLICE_X29Y11         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[3]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl8_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y22  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y22  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y17  ps_crc_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y17  ps_preamble_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y14  rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y14  rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y13  rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y13  rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y14  rx_cdc_graycounter0_q_binary_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y19  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y19  storage_11_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.283ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.052ns  (logic 1.864ns (18.543%)  route 8.188ns (81.457%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.718     9.165    tx_converter_converter_mux__0
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.326     9.491 r  storage_12_reg_i_46/O
                         net (fo=3, routed)           0.802    10.293    storage_12_reg_i_46_n_0
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.417 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.203    11.620    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.035    41.469    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.903    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 29.283    

Slack (MET) :             29.804ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 1.740ns (18.256%)  route 7.791ns (81.744%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          1.224     9.671    tx_converter_converter_mux__0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.326     9.997 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.102    11.099    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.035    41.469    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.903    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 29.804    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.740ns (18.537%)  route 7.646ns (81.463%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          1.074     9.520    tx_converter_converter_mux__0
    SLICE_X32Y5          LUT4 (Prop_lut4_I0_O)        0.326     9.846 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           1.108    10.954    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.035    41.469    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.903    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             30.026ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 1.740ns (18.691%)  route 7.569ns (81.309%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.905     9.352    tx_converter_converter_mux__0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.326     9.678 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           1.199    10.877    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.035    41.469    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.903    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                 30.026    

Slack (MET) :             30.074ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 1.740ns (18.788%)  route 7.521ns (81.212%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.723     9.170    tx_converter_converter_mux__0
    SLICE_X31Y5          LUT5 (Prop_lut5_I2_O)        0.326     9.496 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           1.333    10.829    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.035    41.469    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.903    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                 30.074    

Slack (MET) :             30.355ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 1.740ns (19.376%)  route 7.240ns (80.624%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.564     9.011    tx_converter_converter_mux__0
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.326     9.337 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           1.211    10.547    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.035    41.469    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.903    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                 30.355    

Slack (MET) :             30.421ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 1.856ns (19.932%)  route 7.455ns (80.068%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.718     9.165    tx_converter_converter_mux__0
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.326     9.491 r  storage_12_reg_i_46/O
                         net (fo=3, routed)           0.614    10.105    storage_12_reg_i_46_n_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.116    10.221 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.658    10.879    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)       -0.232    41.300    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.300    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                 30.421    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 1.856ns (20.506%)  route 7.195ns (79.494%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.718     9.165    tx_converter_converter_mux__0
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.326     9.491 r  storage_12_reg_i_46/O
                         net (fo=3, routed)           0.614    10.105    storage_12_reg_i_46_n_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.116    10.221 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    10.619    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)       -0.249    41.283    tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.692ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.864ns (20.168%)  route 7.378ns (79.832%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          0.718     9.165    tx_converter_converter_mux__0
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.326     9.491 r  storage_12_reg_i_46/O
                         net (fo=3, routed)           0.802    10.293    storage_12_reg_i_46_n_0
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.417 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.392    10.810    tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)       -0.031    41.501    tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.501    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 30.692    

Slack (MET) :             30.707ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 2.092ns (22.587%)  route 7.170ns (77.413%))
  Logic Levels:           9  (LUT3=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.970     3.055    tx_cdc_graycounter1_q[5]
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.179 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.805     3.984    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.863     4.971    tx_cdc_asyncfifo_readable
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.095 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.740     5.835    padding_inserter_source_valid
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.457     6.416    crc32_inserter_source_valid
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.530     7.070    preamble_inserter_sink_ready
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.100     8.295    tx_converter_converter_mux0
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.447 r  storage_12_reg_i_47/O
                         net (fo=11, routed)          1.055     9.502    tx_converter_converter_mux__0
    SLICE_X32Y5          LUT5 (Prop_lut5_I3_O)        0.352     9.854 r  tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.650    10.504    tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I2_O)        0.326    10.830 r  tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.830    tx_cdc_graycounter1_q_next[4]
    SLICE_X32Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X32Y6          FDRE                                         r  tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X32Y6          FDRE (Setup_fdre_C_D)        0.029    41.536    tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.536    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 30.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[6]
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.076     0.641    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[0]
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[5]
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X32Y7          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.762    xilinxmultiregimpl5_regs0[2]
    SLICE_X32Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.071     0.635    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X32Y7          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.770    xilinxmultiregimpl5_regs0[1]
    SLICE_X32Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.075     0.639    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X43Y14         FDSE                                         r  crc32_inserter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_inserter_reg_reg[11]/Q
                         net (fo=2, routed)           0.098     0.800    p_26_in
    SLICE_X42Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.845 r  crc32_inserter_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.845    crc32_inserter_next_reg[19]
    SLICE_X42Y14         FDSE                                         r  crc32_inserter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X42Y14         FDSE                                         r  crc32_inserter_reg_reg[19]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y14         FDSE (Hold_fdse_C_D)         0.120     0.694    crc32_inserter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X34Y7          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.782    xilinxmultiregimpl5_regs0[3]
    SLICE_X34Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.060     0.623    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X34Y7          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.782    xilinxmultiregimpl5_regs0[4]
    SLICE_X34Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y7          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.053     0.616    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 liteethmaccrc32inserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmaccrc32inserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X37Y12         FDRE                                         r  liteethmaccrc32inserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  liteethmaccrc32inserter_state_reg[0]/Q
                         net (fo=25, routed)          0.121     0.824    liteethmaccrc32inserter_state[0]
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.869 r  liteethmaccrc32inserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.869    liteethmaccrc32inserter_state[1]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  liteethmaccrc32inserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X36Y12         FDRE                                         r  liteethmaccrc32inserter_state_reg[1]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.091     0.666    liteethmaccrc32inserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.979%)  route 0.114ns (38.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X43Y13         FDSE                                         r  crc32_inserter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_inserter_reg_reg[6]/Q
                         net (fo=2, routed)           0.114     0.816    p_21_in
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.861 r  crc32_inserter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.861    crc32_inserter_next_reg[14]
    SLICE_X43Y13         FDSE                                         r  crc32_inserter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X43Y13         FDSE                                         r  crc32_inserter_reg_reg[14]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X43Y13         FDSE (Hold_fdse_C_D)         0.092     0.653    crc32_inserter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y19  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y19  FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y11  padding_inserter_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  padding_inserter_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  padding_inserter_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  padding_inserter_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14  padding_inserter_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14  padding_inserter_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14  padding_inserter_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12  padding_inserter_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12  padding_inserter_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12  padding_inserter_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12  padding_inserter_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y15  preamble_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y15  preamble_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y15  preamble_inserter_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y5   tx_cdc_graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y5   tx_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y5   tx_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y19  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y19  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y19  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y19  FDPE_9/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y11  padding_inserter_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y11  padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13  padding_inserter_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13  padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13  padding_inserter_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13  padding_inserter_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 3.541ns (36.649%)  route 6.121ns (63.351%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.766     9.626    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  netsoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.455    10.205    netsoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  bankmachine6_state[3]_i_6/O
                         net (fo=1, routed)           0.443    10.772    bankmachine6_state[3]_i_6_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.340    11.235    bankmachine6_next_state
    SLICE_X40Y3          FDRE                                         r  bankmachine6_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.450    11.450    sys_clk
    SLICE_X40Y3          FDRE                                         r  bankmachine6_state_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X40Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.268    bankmachine6_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 3.541ns (36.649%)  route 6.121ns (63.351%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.766     9.626    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  netsoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.455    10.205    netsoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  bankmachine6_state[3]_i_6/O
                         net (fo=1, routed)           0.443    10.772    bankmachine6_state[3]_i_6_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.340    11.235    bankmachine6_next_state
    SLICE_X41Y3          FDRE                                         r  bankmachine6_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.450    11.450    sys_clk
    SLICE_X41Y3          FDRE                                         r  bankmachine6_state_reg[1]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X41Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.268    bankmachine6_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 3.541ns (36.649%)  route 6.121ns (63.351%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.766     9.626    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  netsoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.455    10.205    netsoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  bankmachine6_state[3]_i_6/O
                         net (fo=1, routed)           0.443    10.772    bankmachine6_state[3]_i_6_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.340    11.235    bankmachine6_next_state
    SLICE_X41Y3          FDRE                                         r  bankmachine6_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.450    11.450    sys_clk
    SLICE_X41Y3          FDRE                                         r  bankmachine6_state_reg[2]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X41Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.268    bankmachine6_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 3.541ns (36.649%)  route 6.121ns (63.351%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.766     9.626    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  netsoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.455    10.205    netsoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  bankmachine6_state[3]_i_6/O
                         net (fo=1, routed)           0.443    10.772    bankmachine6_state[3]_i_6_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.896 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.340    11.235    bankmachine6_next_state
    SLICE_X41Y3          FDRE                                         r  bankmachine6_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.450    11.450    sys_clk
    SLICE_X41Y3          FDRE                                         r  bankmachine6_state_reg[3]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X41Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.268    bankmachine6_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 3.541ns (36.639%)  route 6.124ns (63.361%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.601     9.460    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.584 f  netsoc_sdram_bankmachine2_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.492    10.077    netsoc_sdram_bankmachine2_twtpcon_ready_i_3_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.201 f  bankmachine2_state[3]_i_4/O
                         net (fo=1, routed)           0.291    10.492    bankmachine2_state[3]_i_4_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.616 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.622    11.238    bankmachine2_next_state
    SLICE_X51Y2          FDRE                                         r  bankmachine2_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.456    11.456    sys_clk
    SLICE_X51Y2          FDRE                                         r  bankmachine2_state_reg[0]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    bankmachine2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 3.541ns (36.639%)  route 6.124ns (63.361%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.601     9.460    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.584 f  netsoc_sdram_bankmachine2_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.492    10.077    netsoc_sdram_bankmachine2_twtpcon_ready_i_3_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.201 f  bankmachine2_state[3]_i_4/O
                         net (fo=1, routed)           0.291    10.492    bankmachine2_state[3]_i_4_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.616 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.622    11.238    bankmachine2_next_state
    SLICE_X51Y2          FDRE                                         r  bankmachine2_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.456    11.456    sys_clk
    SLICE_X51Y2          FDRE                                         r  bankmachine2_state_reg[1]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    bankmachine2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 3.541ns (36.639%)  route 6.124ns (63.361%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.573     1.573    sys_clk
    SLICE_X56Y5          FDRE                                         r  netsoc_sdram_bankmachine1_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine1_row_reg[9]/Q
                         net (fo=1, routed)           0.864     2.915    netsoc_sdram_bankmachine1_row_reg_n_0_[9]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.298     3.213 r  bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.213    bankmachine1_state[3]_i_17_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.614 r  bankmachine1_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.614    bankmachine1_state_reg[3]_i_13_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.885 r  bankmachine1_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           1.066     4.951    netsoc_sdram_bankmachine1_row_hit
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.373     5.324 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=3, routed)           0.298     5.622    netsoc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.117     5.739 r  netsoc_sdram_bankmachine1_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.321     6.060    netsoc_sdram_bankmachine1_twtpcon_ready_i_2_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.348     6.408 f  netsoc_sdram_dfi_p1_we_n_i_9/O
                         net (fo=1, routed)           0.651     7.058    netsoc_sdram_dfi_p1_we_n_i_9_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.182 r  netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.182    netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X48Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     7.394 r  netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.309     7.704    netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.299     8.003 r  netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.172     8.174    netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.298 f  netsoc_sdram_choose_cmd_grant[2]_i_17/O
                         net (fo=4, routed)           0.437     8.735    netsoc_sdram_choose_cmd_grant[2]_i_17_n_0
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.859 f  netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=15, routed)          0.601     9.460    netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.584 f  netsoc_sdram_bankmachine2_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.492    10.077    netsoc_sdram_bankmachine2_twtpcon_ready_i_3_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.201 f  bankmachine2_state[3]_i_4/O
                         net (fo=1, routed)           0.291    10.492    bankmachine2_state[3]_i_4_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.616 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.622    11.238    bankmachine2_next_state
    SLICE_X51Y2          FDRE                                         r  bankmachine2_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.456    11.456    sys_clk
    SLICE_X51Y2          FDRE                                         r  bankmachine2_state_reg[3]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    bankmachine2_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 2.996ns (31.023%)  route 6.661ns (68.977%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.567     1.567    sys_clk
    SLICE_X40Y7          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/Q
                         net (fo=4, routed)           1.095     3.118    p_0_in12_in[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.242 r  bankmachine0_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.242    bankmachine0_state[3]_i_18_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.640 r  bankmachine0_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.640    bankmachine0_state_reg[3]_i_13_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 r  bankmachine0_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           0.475     4.386    netsoc_sdram_bankmachine0_row_hit
    SLICE_X47Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.759 f  netsoc_sdram_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.290     5.049    netsoc_sdram_choose_req_grant[0]_i_13_n_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.173 r  netsoc_sdram_choose_req_grant[0]_i_6/O
                         net (fo=3, routed)           0.655     5.828    netsoc_sdram_choose_req_grant[0]_i_6_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I3_O)        0.124     5.952 f  netsoc_sdram_choose_req_grant[0]_i_3/O
                         net (fo=5, routed)           0.842     6.794    netsoc_sdram_choose_req_grant[0]_i_3_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.918 f  netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     6.918    netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.127 f  netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.342     7.469    netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.766 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.489     8.255    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.379 f  netsoc_sdram_bankmachine2_twtpcon_ready_i_5/O
                         net (fo=6, routed)           1.157     9.536    netsoc_sdram_bankmachine2_twtpcon_ready_i_5_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.660 f  netsoc_sdram_bankmachine3_twtpcon_ready_i_3_comp/O
                         net (fo=7, routed)           0.461    10.121    netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.124    10.245 r  bankmachine3_state[3]_i_3/O
                         net (fo=1, routed)           0.464    10.710    bankmachine3_state[3]_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.834 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.391    11.225    bankmachine3_next_state
    SLICE_X44Y3          FDRE                                         r  bankmachine3_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.451    11.451    sys_clk
    SLICE_X44Y3          FDRE                                         r  bankmachine3_state_reg[0]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X44Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine3_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 2.996ns (31.023%)  route 6.661ns (68.977%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.567     1.567    sys_clk
    SLICE_X40Y7          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/Q
                         net (fo=4, routed)           1.095     3.118    p_0_in12_in[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.242 r  bankmachine0_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.242    bankmachine0_state[3]_i_18_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.640 r  bankmachine0_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.640    bankmachine0_state_reg[3]_i_13_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 r  bankmachine0_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           0.475     4.386    netsoc_sdram_bankmachine0_row_hit
    SLICE_X47Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.759 f  netsoc_sdram_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.290     5.049    netsoc_sdram_choose_req_grant[0]_i_13_n_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.173 r  netsoc_sdram_choose_req_grant[0]_i_6/O
                         net (fo=3, routed)           0.655     5.828    netsoc_sdram_choose_req_grant[0]_i_6_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I3_O)        0.124     5.952 f  netsoc_sdram_choose_req_grant[0]_i_3/O
                         net (fo=5, routed)           0.842     6.794    netsoc_sdram_choose_req_grant[0]_i_3_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.918 f  netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     6.918    netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.127 f  netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.342     7.469    netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.766 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.489     8.255    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.379 f  netsoc_sdram_bankmachine2_twtpcon_ready_i_5/O
                         net (fo=6, routed)           1.157     9.536    netsoc_sdram_bankmachine2_twtpcon_ready_i_5_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.660 f  netsoc_sdram_bankmachine3_twtpcon_ready_i_3_comp/O
                         net (fo=7, routed)           0.461    10.121    netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.124    10.245 r  bankmachine3_state[3]_i_3/O
                         net (fo=1, routed)           0.464    10.710    bankmachine3_state[3]_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.834 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.391    11.225    bankmachine3_next_state
    SLICE_X44Y3          FDRE                                         r  bankmachine3_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.451    11.451    sys_clk
    SLICE_X44Y3          FDRE                                         r  bankmachine3_state_reg[1]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X44Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine3_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 2.996ns (31.023%)  route 6.661ns (68.977%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        1.567     1.567    sys_clk
    SLICE_X40Y7          FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[15]/Q
                         net (fo=4, routed)           1.095     3.118    p_0_in12_in[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.242 r  bankmachine0_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.242    bankmachine0_state[3]_i_18_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.640 r  bankmachine0_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.640    bankmachine0_state_reg[3]_i_13_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 r  bankmachine0_state_reg[3]_i_11/CO[0]
                         net (fo=4, routed)           0.475     4.386    netsoc_sdram_bankmachine0_row_hit
    SLICE_X47Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.759 f  netsoc_sdram_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.290     5.049    netsoc_sdram_choose_req_grant[0]_i_13_n_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.173 r  netsoc_sdram_choose_req_grant[0]_i_6/O
                         net (fo=3, routed)           0.655     5.828    netsoc_sdram_choose_req_grant[0]_i_6_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I3_O)        0.124     5.952 f  netsoc_sdram_choose_req_grant[0]_i_3/O
                         net (fo=5, routed)           0.842     6.794    netsoc_sdram_choose_req_grant[0]_i_3_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.918 f  netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     6.918    netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.127 f  netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.342     7.469    netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.766 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.489     8.255    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.379 f  netsoc_sdram_bankmachine2_twtpcon_ready_i_5/O
                         net (fo=6, routed)           1.157     9.536    netsoc_sdram_bankmachine2_twtpcon_ready_i_5_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.660 f  netsoc_sdram_bankmachine3_twtpcon_ready_i_3_comp/O
                         net (fo=7, routed)           0.461    10.121    netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.124    10.245 r  bankmachine3_state[3]_i_3/O
                         net (fo=1, routed)           0.464    10.710    bankmachine3_state[3]_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.834 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.391    11.225    bankmachine3_next_state
    SLICE_X44Y3          FDRE                                         r  bankmachine3_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4798, routed)        1.451    11.451    sys_clk
    SLICE_X44Y3          FDRE                                         r  bankmachine3_state_reg[3]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X44Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine3_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  0.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.560     0.560    sys_clk
    SLICE_X47Y56         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.919    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y56         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.830     0.830    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y56         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.564     0.564    sys_clk
    SLICE_X43Y9          FDRE                                         r  netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.945    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.834     0.834    storage_8_reg_0_7_6_11/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_8_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.564     0.564    sys_clk
    SLICE_X43Y9          FDRE                                         r  netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.945    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4798, routed)        0.834     0.834    storage_8_reg_0_7_6_11/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_8_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y20   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y17  storage_14_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_14_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_14_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_10_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_10_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_10_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y34         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X65Y34         FDPE (Setup_fdpe_C_D)       -0.005     3.737    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.671    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X29Y22         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     2.555    eth_rx_clk
    SLICE_X29Y22         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X29Y22         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X32Y19         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     2.557    eth_tx_clk
    SLICE_X32Y19         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X32Y19         FDPE (Setup_fdpe_C_D)       -0.005     2.527    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.451    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y37         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4798, routed)        0.594     2.594    sys_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.594    
                         clock uncertainty           -0.129     2.464    
    SLICE_X65Y37         FDPE (Setup_fdpe_C_D)       -0.005     2.459    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.459    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.393    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.127 (r) | FAST    |     2.013 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.712 (r) | SLOW    |    -0.498 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.956 (r) | SLOW    |    -0.600 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.749 (r) | SLOW    |    -0.504 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.841 (r) | SLOW    |    -0.529 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.841 (r) | SLOW    |    -0.829 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.212 (r) | SLOW    |    -0.631 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.831 (r) | SLOW    |    -0.567 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.159 (r) | SLOW    |    -1.172 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.978 (r) | SLOW    |    -0.411 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.760 (r) | SLOW    |    -1.832 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     6.052 (r) | SLOW    |    -1.732 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.365 (r) | SLOW    |    -1.708 (r) | FAST    |            |
sys_clk    | user_btn3        | FDSE           | -        |     5.560 (r) | SLOW    |    -1.522 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.410 (r) | SLOW    |    -1.625 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     5.347 (r) | SLOW    |    -1.534 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     4.853 (r) | SLOW    |    -1.332 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.688 (r) | SLOW    |    -1.290 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |     10.126 (r) | SLOW    |      3.586 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.669 (r) | SLOW    |      3.414 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.785 (r) | SLOW    |      3.440 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.649 (r) | SLOW    |      3.389 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.822 (r) | SLOW    |      3.469 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.882 (r) | SLOW    |      1.715 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.494 (r) | SLOW    |      1.994 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.634 (r) | SLOW    |      2.047 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.030 (r) | SLOW    |      1.767 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.182 (r) | SLOW    |      1.847 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.636 (r) | SLOW    |      2.068 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.732 (r) | SLOW    |      1.653 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.032 (r) | SLOW    |      1.783 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.507 (r) | SLOW    |      1.578 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.820 (r) | SLOW    |      1.682 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.461 (r) | SLOW    |      2.001 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.210 (r) | SLOW    |      1.456 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.321 (r) | SLOW    |      1.935 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.668 (r) | SLOW    |      1.630 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.514 (r) | SLOW    |      1.607 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.808 (r) | SLOW    |      1.684 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.333 (r) | SLOW    |      1.899 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.373 (r) | SLOW    |      1.508 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.334 (r) | SLOW    |      1.907 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.374 (r) | SLOW    |      1.503 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |     10.116 (r) | SLOW    |      3.469 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      9.898 (r) | SLOW    |      3.174 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.235 (r) | SLOW    |      3.114 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.237 (r) | SLOW    |      3.449 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.527 (r) | SLOW    |      3.302 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.264 (r) | SLOW    |      3.267 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      7.936 (r) | SLOW    |      2.421 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      7.641 (r) | SLOW    |      2.296 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |     10.089 (r) | SLOW    |      3.507 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |     10.071 (r) | SLOW    |      3.506 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.242 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.072 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.251 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.717 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.345 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.842 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.461 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.968 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.458 ns
Ideal Clock Offset to Actual Clock: -1.727 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.712 (r) | SLOW    | -0.498 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.956 (r) | SLOW    | -0.600 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.749 (r) | SLOW    | -0.504 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.841 (r) | SLOW    | -0.529 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.956 (r) | SLOW    | -0.498 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.427 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.882 (r) | SLOW    |   1.715 (r) | FAST    |    0.672 |
ddram_dq[1]        |   7.494 (r) | SLOW    |   1.994 (r) | FAST    |    1.284 |
ddram_dq[2]        |   7.634 (r) | SLOW    |   2.047 (r) | FAST    |    1.424 |
ddram_dq[3]        |   7.030 (r) | SLOW    |   1.767 (r) | FAST    |    0.820 |
ddram_dq[4]        |   7.182 (r) | SLOW    |   1.847 (r) | FAST    |    0.972 |
ddram_dq[5]        |   7.636 (r) | SLOW    |   2.068 (r) | FAST    |    1.427 |
ddram_dq[6]        |   6.732 (r) | SLOW    |   1.653 (r) | FAST    |    0.522 |
ddram_dq[7]        |   7.032 (r) | SLOW    |   1.783 (r) | FAST    |    0.822 |
ddram_dq[8]        |   6.507 (r) | SLOW    |   1.578 (r) | FAST    |    0.297 |
ddram_dq[9]        |   6.820 (r) | SLOW    |   1.682 (r) | FAST    |    0.611 |
ddram_dq[10]       |   7.461 (r) | SLOW    |   2.001 (r) | FAST    |    1.251 |
ddram_dq[11]       |   6.210 (r) | SLOW    |   1.456 (r) | FAST    |    0.000 |
ddram_dq[12]       |   7.321 (r) | SLOW    |   1.935 (r) | FAST    |    1.111 |
ddram_dq[13]       |   6.668 (r) | SLOW    |   1.630 (r) | FAST    |    0.458 |
ddram_dq[14]       |   6.514 (r) | SLOW    |   1.607 (r) | FAST    |    0.304 |
ddram_dq[15]       |   6.808 (r) | SLOW    |   1.684 (r) | FAST    |    0.598 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.636 (r) | SLOW    |   1.456 (r) | FAST    |    1.427 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.333 (r) | SLOW    |   1.899 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   6.373 (r) | SLOW    |   1.508 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.334 (r) | SLOW    |   1.907 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   6.374 (r) | SLOW    |   1.503 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.334 (r) | SLOW    |   1.503 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.478 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   10.126 (r) | SLOW    |   3.586 (r) | FAST    |    0.478 |
eth_tx_data[1]     |    9.669 (r) | SLOW    |   3.414 (r) | FAST    |    0.025 |
eth_tx_data[2]     |    9.785 (r) | SLOW    |   3.440 (r) | FAST    |    0.137 |
eth_tx_data[3]     |    9.649 (r) | SLOW    |   3.389 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.126 (r) | SLOW    |   3.389 (r) | FAST    |    0.478 |
-------------------+--------------+---------+-------------+---------+----------+




