// Seed: 722724689
module module_0 #(
    parameter id_3 = 32'd84
) (
    output wire id_0,
    output wire id_1
);
  wire _id_3;
  wand id_4 = (1);
  logic [7:0] id_5;
  assign id_4 = {-1 & id_5{id_5[1]}};
  `define pp_6 0
  always begin : LABEL_0
    fork
      begin : LABEL_1
        if (1) #1;
      end
    join
  end
  parameter id_7 = 1 ? 1 <= -1'b0 : 1;
  wire id_8;
  logic [1 'b0 >  id_3  +  -1 : 1] id_9;
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    output uwire id_5
    , id_8,
    input  wor   id_6
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_9, id_10;
endmodule
