{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770302715860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770302715861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 09:45:15 2026 " "Processing started: Thu Feb  5 09:45:15 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770302715861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302715861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3b -c lab3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3b -c lab3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302715861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770302716084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770302716084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU_8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724033 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_b-behavior " "Found design unit 1: lab3_b-behavior" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724035 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_b " "Found entity 1: lab3_b" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenSeg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_8bit-behaviour " "Found design unit 1: sevenSeg_8bit-behaviour" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724037 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_8bit " "Found entity 1: sevenSeg_8bit" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8bit-Behavior " "Found design unit 1: ALU_8bit-Behavior" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8bit " "Found entity 1: ALU_8bit" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8-Behavior " "Found design unit 1: adder8-Behavior" {  } { { "adder8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724041 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724043 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770302724043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_b " "Elaborating entity \"lab3_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770302724185 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8..2\] lab3_b.vhd(23) " "Using initial value X (don't care) for net \"LEDG\[8..2\]\" at lab3_b.vhd(23)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724186 "|lab3_b"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17\] lab3_b.vhd(25) " "Using initial value X (don't care) for net \"LEDR\[17\]\" at lab3_b.vhd(25)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724186 "|lab3_b"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..14\] lab3_b.vhd(25) " "Using initial value X (don't care) for net \"LEDR\[15..14\]\" at lab3_b.vhd(25)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724186 "|lab3_b"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[12..0\] lab3_b.vhd(25) " "Using initial value X (don't care) for net \"LEDR\[12..0\]\" at lab3_b.vhd(25)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724186 "|lab3_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg_8bit sevenSeg_8bit:sevSeg_driver_A " "Elaborating entity \"sevenSeg_8bit\" for hierarchy \"sevenSeg_8bit:sevSeg_driver_A\"" {  } { { "lab3_b.vhd" "sevSeg_driver_A" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770302724187 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(50) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(50): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal2 sevenSeg_8bit.vhd(51) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(51): signal \"numVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal2 sevenSeg_8bit.vhd(52) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(52): signal \"numVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(54) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(54): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(55) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(55): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numVal2 sevenSeg_8bit.vhd(46) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(46): inferring latch(es) for signal or variable \"numVal2\", which holds its previous value in one or more paths through the process" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[0\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[0\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[1\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[1\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[2\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[2\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[3\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[3\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[4\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[4\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[5\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[5\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[6\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[6\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302724188 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8bit ALU_8bit:the_ALU " "Elaborating entity \"ALU_8bit\" for hierarchy \"ALU_8bit:the_ALU\"" {  } { { "lab3_b.vhd" "the_ALU" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770302724189 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add ALU_8bit.vhd(50) " "VHDL Process Statement warning at ALU_8bit.vhd(50): signal \"result_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724190 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ALU_8bit.vhd(51) " "VHDL Process Statement warning at ALU_8bit.vhd(51): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724191 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ALU_8bit.vhd(56) " "VHDL Process Statement warning at ALU_8bit.vhd(56): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724191 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ALU_8bit.vhd(57) " "VHDL Process Statement warning at ALU_8bit.vhd(57): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724191 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s ALU_8bit.vhd(69) " "VHDL Process Statement warning at ALU_8bit.vhd(69): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770302724191 "|lab3_b|ALU_8bit:the_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 ALU_8bit:the_ALU\|adder8:add0 " "Elaborating entity \"adder8\" for hierarchy \"ALU_8bit:the_ALU\|adder8:add0\"" {  } { { "ALU_8bit.vhd" "add0" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770302724191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 ALU_8bit:the_ALU\|adder8:add0\|adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"ALU_8bit:the_ALU\|adder8:add0\|adder4:stage0\"" {  } { { "adder8.vhd" "stage0" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder8.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770302724193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSeg_8bit:sevSeg_driver_ALU\|numVal2\[0\] " "Latch sevenSeg_8bit:sevSeg_driver_ALU\|numVal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1770302725943 ""}  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1770302725943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770302725972 "|lab3_b|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770302725972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770302726016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770302726822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770302726822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770302727070 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770302727070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770302727070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770302727070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1540 " "Peak virtual memory: 1540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770302727250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  5 09:45:27 2026 " "Processing ended: Thu Feb  5 09:45:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770302727250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770302727250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770302727250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770302727250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1770302728413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770302728414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 09:45:28 2026 " "Processing started: Thu Feb  5 09:45:28 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770302728414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770302728414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3b -c lab3b " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3b -c lab3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770302728414 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770302728919 ""}
{ "Info" "0" "" "Project  = lab3b" {  } {  } 0 0 "Project  = lab3b" 0 0 "Fitter" 0 0 1770302728920 ""}
{ "Info" "0" "" "Revision = lab3b" {  } {  } 0 0 "Revision = lab3b" 0 0 "Fitter" 0 0 1770302728920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1770302729139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1770302729139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3b EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab3b\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770302729166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770302729199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770302729199 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770302729505 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770302729553 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770302729553 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 516 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770302729555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 518 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770302729555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 520 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770302729555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 522 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770302729555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 524 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770302729555 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770302729555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770302729557 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1770302729949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1770302730155 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3b.sdc " "Synopsys Design Constraints File file not found: 'lab3b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770302730155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1770302730156 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~1  from: datac  to: combout " "Cell: the_ALU\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~2  from: datac  to: combout " "Cell: the_ALU\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: datab  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302730158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1770302730158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1770302730158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1770302730159 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1770302730159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[10\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SW\[10\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|adder8:sub0\|adder4:stage0\|Add0~3 " "Destination node ALU_8bit:the_ALU\|adder8:sub0\|adder4:stage0\|Add0~3" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 235 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|Add0~1 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|Add0~1" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/usr/local/Quartus16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 382 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux7~1 " "Destination node ALU_8bit:the_ALU\|Mux7~1" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux7~2 " "Destination node ALU_8bit:the_ALU\|Mux7~2" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 239 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|adder8:sub0\|adder4:stage0\|Add0~5 " "Destination node ALU_8bit:the_ALU\|adder8:sub0\|adder4:stage0\|Add0~5" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 241 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux0~0 " "Destination node ALU_8bit:the_ALU\|Mux0~0" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 262 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_B\|numProcess\[0\]~0 " "Destination node sevenSeg_8bit:sevSeg_driver_B\|numProcess\[0\]~0" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 304 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_B\|numProcess\[1\]~1 " "Destination node sevenSeg_8bit:sevSeg_driver_B\|numProcess\[1\]~1" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 305 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_B\|numProcess\[2\]~2 " "Destination node sevenSeg_8bit:sevSeg_driver_B\|numProcess\[2\]~2" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 306 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_B\|numProcess\[3\]~3 " "Destination node sevenSeg_8bit:sevSeg_driver_B\|numProcess\[3\]~3" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 307 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1770302730184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770302730184 ""}  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 496 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770302730184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[17\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node SW\[17\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|adder8:sub0\|adder4:stage0\|Add0~24 " "Destination node ALU_8bit:the_ALU\|adder8:sub0\|adder4:stage0\|Add0~24" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 260 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux0~1 " "Destination node ALU_8bit:the_ALU\|Mux0~1" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 263 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux0~2 " "Destination node ALU_8bit:the_ALU\|Mux0~2" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 264 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux1~2 " "Destination node ALU_8bit:the_ALU\|Mux1~2" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 285 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|numProcess\[0\]~0 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|numProcess\[0\]~0" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 325 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|numProcess\[1\]~1 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|numProcess\[1\]~1" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 326 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|numProcess\[2\]~2 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|numProcess\[2\]~2" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 327 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|numProcess\[3\]~3 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|numProcess\[3\]~3" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 328 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|numProcess2\[2\]~0 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|numProcess2\[2\]~0" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 336 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_A\|numProcess2\[0\]~1 " "Destination node sevenSeg_8bit:sevSeg_driver_A\|numProcess2\[0\]~1" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 337 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1770302730184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770302730184 ""}  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 500 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770302730184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_8bit:the_ALU\|Mux0~3  " "Automatically promoted node ALU_8bit:the_ALU\|Mux0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[0\]~0 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[0\]~0" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 266 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[1\]~1 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[1\]~1" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 270 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[2\]~2 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[2\]~2" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 274 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[3\]~3 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess\[3\]~3" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 277 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess2\[2\]~0 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess2\[2\]~0" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 290 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess2\[0\]~1 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess2\[0\]~1" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 293 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSeg_8bit:sevSeg_driver_ALU\|numProcess2\[1\]~2 " "Destination node sevenSeg_8bit:sevSeg_driver_ALU\|numProcess2\[1\]~2" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 296 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_8bit:the_ALU\|Mux9~0 " "Destination node ALU_8bit:the_ALU\|Mux9~0" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 346 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX2\[6\]~output " "Destination node HEX2\[6\]~output" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 431 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770302730184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770302730184 ""}  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 0 { 0 ""} 0 265 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770302730184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770302730795 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770302730796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770302730796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770302730797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770302730797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770302730797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770302730797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770302730798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770302730798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1770302730798 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770302730798 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 16 83 0 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 16 input, 83 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1770302730800 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1770302730800 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770302730800 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770302730801 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1770302730801 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770302730801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770302730882 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1770302731067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770302732623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770302732725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770302732756 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770302735272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770302735272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770302735628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/student1/vlelikov/courses/coe608/labs/lab3b/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1770302738268 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770302738268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1770302738644 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770302738644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770302738646 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1770302738858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770302738864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770302739083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770302739084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770302739296 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770302739782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student1/vlelikov/courses/coe608/labs/lab3b/output_files/lab3b.fit.smsg " "Generated suppressed messages file /home/student1/vlelikov/courses/coe608/labs/lab3b/output_files/lab3b.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770302740533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1940 " "Peak virtual memory: 1940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770302742015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  5 09:45:42 2026 " "Processing ended: Thu Feb  5 09:45:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770302742015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770302742015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770302742015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770302742015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770302742802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770302742803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 09:45:42 2026 " "Processing started: Thu Feb  5 09:45:42 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770302742803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770302742803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3b -c lab3b " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3b -c lab3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770302742803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1770302743024 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770302744984 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770302745242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1303 " "Peak virtual memory: 1303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770302746108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  5 09:45:46 2026 " "Processing ended: Thu Feb  5 09:45:46 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770302746108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770302746108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770302746108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770302746108 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770302746274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770302746870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770302746871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 09:45:46 2026 " "Processing started: Thu Feb  5 09:45:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770302746871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302746871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3b -c lab3b " "Command: quartus_sta lab3b -c lab3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302746871 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1770302747020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747154 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3b.sdc " "Synopsys Design Constraints File file not found: 'lab3b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747577 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1770302747578 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[10\] SW\[10\] " "create_clock -period 1.000 -name SW\[10\] SW\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1770302747578 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1770302747578 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~1  from: datad  to: combout " "Cell: the_ALU\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~2  from: datad  to: combout " "Cell: the_ALU\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302747579 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747580 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1770302747580 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770302747601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770302747624 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.621 " "Worst-case setup slack is -5.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.621             -38.022 SW\[0\]  " "   -5.621             -38.022 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.398             -55.615 SW\[17\]  " "   -5.398             -55.615 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.126             -34.557 SW\[10\]  " "   -5.126             -34.557 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.314 " "Worst-case hold slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 SW\[0\]  " "    1.314               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.434               0.000 SW\[10\]  " "    1.434               0.000 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.849               0.000 SW\[17\]  " "    1.849               0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.160 SW\[0\]  " "   -3.000             -42.160 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.698 SW\[17\]  " "   -3.000              -5.698 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.576 SW\[10\]  " "   -3.000              -4.576 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302747689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770302747802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302747816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748039 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~1  from: datad  to: combout " "Cell: the_ALU\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~2  from: datad  to: combout " "Cell: the_ALU\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748133 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770302748151 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.332 " "Worst-case setup slack is -5.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.332             -36.184 SW\[0\]  " "   -5.332             -36.184 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.090             -52.118 SW\[17\]  " "   -5.090             -52.118 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.863             -32.901 SW\[10\]  " "   -4.863             -32.901 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.281 " "Worst-case hold slack is 1.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 SW\[0\]  " "    1.281               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 SW\[10\]  " "    1.362               0.000 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 SW\[17\]  " "    1.750               0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.084 SW\[0\]  " "   -3.000             -36.084 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.021 SW\[17\]  " "   -3.000              -4.021 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.051 SW\[10\]  " "   -3.000              -3.051 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748217 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770302748336 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~1  from: datad  to: combout " "Cell: the_ALU\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|Mux0~2  from: datad  to: combout " "Cell: the_ALU\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: dataa  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout " "Cell: the_ALU\|sub0\|stage0\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770302748430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770302748432 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.438 " "Worst-case setup slack is -2.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438             -16.307 SW\[10\]  " "   -2.438             -16.307 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234             -14.879 SW\[0\]  " "   -2.234             -14.879 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.147             -19.786 SW\[17\]  " "   -2.147             -19.786 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 SW\[10\]  " "    0.399               0.000 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 SW\[0\]  " "    0.415               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 SW\[17\]  " "    0.680               0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.742 SW\[0\]  " "   -3.000             -16.742 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.423 SW\[10\]  " "   -3.000              -6.423 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.049 SW\[17\]  " "   -3.000              -6.049 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770302748502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302748502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302749171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302749173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1447 " "Peak virtual memory: 1447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770302749380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  5 09:45:49 2026 " "Processing ended: Thu Feb  5 09:45:49 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770302749380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770302749380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770302749380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302749380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770302750216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770302750217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 09:45:50 2026 " "Processing started: Thu Feb  5 09:45:50 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770302750217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1770302750217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3b -c lab3b " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3b -c lab3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1770302750217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1770302750458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_7_1200mv_85c_slow.vo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_7_1200mv_85c_slow.vo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302750611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_7_1200mv_0c_slow.vo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_7_1200mv_0c_slow.vo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302750694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_min_1200mv_0c_fast.vo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_min_1200mv_0c_fast.vo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302750777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b.vo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b.vo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302750868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_7_1200mv_85c_v_slow.sdo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_7_1200mv_85c_v_slow.sdo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302750913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_7_1200mv_0c_v_slow.sdo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_7_1200mv_0c_v_slow.sdo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302750968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_min_1200mv_0c_v_fast.sdo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_min_1200mv_0c_v_fast.sdo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302751027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3b_v.sdo /home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/ simulation " "Generated file lab3b_v.sdo in folder \"/home/student1/vlelikov/courses/coe608/labs/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770302751085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1551 " "Peak virtual memory: 1551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770302751209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  5 09:45:51 2026 " "Processing ended: Thu Feb  5 09:45:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770302751209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770302751209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770302751209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1770302751209 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1770302751432 ""}
