[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-09-04T21:33:30+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://github.com/dsheffie/rv64core\">https://github.com/dsheffie/rv64core</a></p> <p>The directions are sparse right now. I will provide more details of how to get Linux built, etc on the github page at a later date. I also have an embarrassingly bad AXI wrapper for the design to work on an Ultra96v2 (100 mhz, uses basically all the resources). </p> <p>I&#39;ve worked in computer architecture (architecture - e.g. isa, simulators, compilers and workloads) and realized I&#39;d never built an functional OOO machine that can boot Linux on my own. </p> <p>No RVC support - I was paid by Intel for years to work on x86 and never want to touch anything variable length again (I have braincells dedicated to ModR/M and SIB). </p> <p>FPU isn&#39;t particularly interesting to me either. I&#39;m unlikely to build the whole thing myself and I don&#39;t see the point of just integrating soft-float (what would I learn?).</p> <p>I had fun putting this thing to", "id": 1084233, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1f959qn/2w_ooo_rv64_boots_linux_on_ultra96v2_integrated", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": null, "title": "2W OOO RV64 - boots Linux on Ultra96v2, integrated checker, written in SystemVerilog", "user": null, "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-09-04T19:49:45+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>New RISC-V board on the way: <a href=\"https://milkv.io/megrez\">https://milkv.io/megrez</a></p> <p>The real question is will it be availabe to buy before the <a href=\"https://www.sifive.com/boards/hifive-premier-p550\">SiFive HiFive Premier P550</a> (SoC Eswin EIC7700) ?</p> <p><a href=\"https://www.eswincomputing.com/en/products/index/36.html\">EIC7700</a> : 4-Core SiFive P550(RISC-V RV64GC)@1.4GHz 13.3 Tops</p> <p>EIC7700X: 4-Core SiFive P550(RISC-V RV64GC)@1.6GHz 19.95 Tops</p> <p>And then second question, that comes to mind, would be can either or both boards (before or after purchase) have their SoC upgraded to an EIC7702 or a EIC7702X which have 8 cores. To me it looks like the module can be upgraded on both boards, but theses days I never take anything for granted.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/m_z_s\"> /u/m_z_s </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1f92rv8/milkv_me", "id": 1083456, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1f92rv8/milkv_megrez_soc_eswin_eic7700x", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": null, "title": "Milk-V Megrez (SoC ESWIN EIC7700X)", "user": null, "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-09-04T06:48:39+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1f8mqxm/hi_everyone_im_running_my_assembly_language_on/\"> <img src=\"https://preview.redd.it/3grumufznqmd1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=5d8502510c828b8e81aa130687f350c42ccc975f\" alt=\"Hi everyone, I'm running my assembly language on spike simulator for the Isa rv64i . But it got stuck here. Any reason behind that?\" title=\"Hi everyone, I'm running my assembly language on spike simulator for the Isa rv64i . But it got stuck here. Any reason behind that?\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ChanceStuff21\"> /u/ChanceStuff21 </a> <br/> <span><a href=\"https://i.redd.it/3grumufznqmd1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1f8mqxm/hi_everyone_im_running_my_assembly_language_on/\">[comments]</a></span> </td></tr></table>", "id": 1078619, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1f8mqxm/hi_everyone_im_running_my_assembly_language_on", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": "https://preview.redd.it/3grumufznqmd1.jpeg?width=640&crop=smart&auto=webp&s=5d8502510c828b8e81aa130687f350c42ccc975f", "title": "Hi everyone, I'm running my assembly language on spike simulator for the Isa rv64i . But it got stuck here. Any reason behind that?", "user": null, "vote": 0}]