/*---------------------------------------------------------------------------
PROJECT: Steem SSE
Atari ST emulator
Copyright (C) 2020 by Anthony Hayward and Russel Hayward + SSE

This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see https://www.gnu.org/licenses/.

Domain: Emu
FILE: mmu.h
DESCRIPTION: Declarations for the high-level MMU (Memroy Management Unit)
emulation.
struct TMmu
---------------------------------------------------------------------------*/

#pragma once
#ifndef SSEMMU_H
#define SSEMMU_H

#include <data_union.h>

extern BYTE *STMem;
extern "C" BYTE *Mem_End,*Mem_End_minus_1,*Mem_End_minus_2,*Mem_End_minus_4;
extern "C" unsigned long mem_len; // used by asm_draw
extern MEM_ADDRESS himem;

#pragma pack(push, 8)

struct TMmu {
  // FUNCTIONS
  TMmu() { 
    //DmaCounter=this->uDmaCounter.d32; //bcc fail
    Restore();  // for ws in status bar on start
  } 
  void Restore();
  void Reset(bool Cold);
  MEM_ADDRESS ReadVideoCounter(short CyclesIn);
  void WriteVideoCounter(MEM_ADDRESS addr, BYTE io_src_b);
  void UpdateVideoCounter(short CyclesIn);
  void sound_set_control(BYTE io_src_b); //v402
  bool sound_stop();
  static void sound_fetch();
  //DATA
  MEM_ADDRESS VideoCounter; // to separate from rendering
/* //ok vs2015, not BCC
  DU32 uDmaCounter;
  MEM_ADDRESS &DmaCounter=uDmaCounter.d32; // disk operations
*/
  DU32 uDmaCounter;
  MEM_ADDRESS MonSTerHimem;

/*
Wake-up states (WU, WS)
This is important for timings relative to GLU "decisions", and is caused by
two 2bit counters, one in GLU, one in MMU, that get non deterministic
values at power up on the STF.
The relation between those counters causes a different latency between DE signal
and LOAD signal (=DL latency), one of four, in CPU cycles.

+------------------------------------------------------------+---------------+
| Steem  option    |              Wake-up concepts           |    Cycle      |
|    variable      |                                         |  adjustment   |
+------------------+---------------+------------+------------+-------+-------+
|  OPTION_WS       |   DL Latency  |     WU     |      WS    | SHIFT |  SYNC |
|                  |     (Dio)     |    (ijor)  |    (LJBK)  | (Res) |(Freq) |
+------------------+---------------+------------+------------+-------+-------+
|        1         |      3        |   2 (warm) |      2     |   +2  |   +2  |
|        2         |      4        |     2      |      4     |    -  |   +2  |
|        3         |      5        |   1 (cold) |      3     |    -  |    -  |
|        4         |      6        |     1      |      1     |   -2  |    -  |
+------------------+---------------+------------+------------+-------+-------+

'Cycle adjustment' is applied to apparent GLU timings.

On the STE, DL=6, WS=1.

*/
  BYTE WU[6]; // 0, 1, 2
  BYTE WS[6]; // 0 + 4 + panic
  char ResMod[6],FreqMod[6];
  BYTE DL[6];
  BYTE linewid,linewid0; // two variables for rendering purposes
  BYTE ExtraBytesForHscroll;
  BYTE MemConfig;
  bool no_LW; // add LINEWID inhibition
  bool Confused; //ref. v402
  MEM_ADDRESS bank_length[2]; 
  DU32 u_vbase;
  DU32 u_sound_frame_start,u_next_sound_frame_start,
     u_sound_frame_end,u_next_sound_frame_end,
     u_sound_fetch_address;
  BYTE sound_control;
};

#pragma pack(pop)


////////////
// MEMORY //
////////////

enum EMmu {MEMCONF_128,MEMCONF_512,MEMCONF_2MB,
// The MMU config never gets set to this, but we use it to distinguish between
// 640Kb (retained for legacy reasons) and 512Kb.
MEMCONF_0,MEMCONF_7MB,
#if defined(SSE_MMU_MONSTER_ALT_RAM)
MEMCONF_6MB,
#endif
N_MEMCONF,
MEMCONF_512K_BANK1_CONF=MEMCONF_0,MEMCONF_2MB_BANK1_CONF=MEMCONF_0
};


#define MB2 (2*1024*1024)
#define KB512 (512*1024)
#define KB128 (128*1024)
#define MEGABYTE (1024*1024)
#define FOUR_MEGS 0x400000
#define FOURTEEN_MEGS 0xE00000


MEM_ADDRESS mmu_confused_address(MEM_ADDRESS ad);
BYTE mmu_confused_peek(MEM_ADDRESS ad,bool cause_exception);
WORD mmu_confused_dpeek(MEM_ADDRESS ad,bool cause_exception);
LONG mmu_confused_lpeek(MEM_ADDRESS ad,bool cause_exception);
void mmu_confused_poke_abus(BYTE x);
void mmu_confused_dpoke_abus(WORD x);
void GetCurrentMemConf(BYTE[2]);


extern const MEM_ADDRESS mmu_bank_length_from_config[N_MEMCONF];


/////////////////
// Sound (STE) //
/////////////////

// it's generally called DMA sound but it is confusing as DMA disk
// operations use bus arbitration, while sound is more like
// display through the Shifter
extern MEM_ADDRESS &ste_sound_start,&next_ste_sound_start,
  &ste_sound_end,&next_ste_sound_end;
extern MEM_ADDRESS &ste_sound_fetch_address;

#if defined(SSE_SOUND_CARTRIDGE)
void mv16_fetch(WORD data); // hacking STE sound
#endif


///////////
// VIDEO //
///////////

#define LINEWID Mmu.linewid0 //lock it before rendering
extern MEM_ADDRESS &vbase,shifter_draw_pointer_at_start_of_line;

#endif//#ifndef SSEMMU_H
