{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646077755525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646077755526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 13:49:15 2022 " "Processing started: Mon Feb 28 13:49:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646077755526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077755526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timing_lab -c timing_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off timing_lab -c timing_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077755527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646077755654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646077755654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pulseshaping_filter_no_pipelining.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pulseshaping_filter_no_pipelining.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseshaping_filter_no_pipelining " "Found entity 1: pulseshaping_filter_no_pipelining" {  } { { "source/pulseshaping_filter_no_pipelining.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter_no_pipelining.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077759976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077759976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/timing_lab.v 1 1 " "Found 1 design units, including 1 entities, in source file source/timing_lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_lab " "Found entity 1: timing_lab" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077759981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077759981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pulseshaping_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pulseshaping_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseshaping_filter " "Found entity 1: pulseshaping_filter" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077759987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077759987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper " "Found entity 1: mapper" {  } { { "source/mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077759993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077759993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file source/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "source/LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077759999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077759999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/EE456_QAM_Transmitter.qxp 1 1 " "Found 1 design units, including 1 entities, in source file source/EE456_QAM_Transmitter.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 EE456_QAM_Transmitter " "Found entity 1: EE456_QAM_Transmitter" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077760120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077760120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timing_lab " "Elaborating entity \"timing_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646077760154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_A timing_lab.v(26) " "Verilog HDL or VHDL warning at timing_lab.v(26): object \"registered_ADC_A\" assigned a value but never read" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646077760155 "|timing_lab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B timing_lab.v(27) " "Verilog HDL or VHDL warning at timing_lab.v(27): object \"registered_ADC_B\" assigned a value but never read" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646077760155 "|timing_lab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lfsr_channel " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lfsr_channel\"" {  } { { "source/timing_lab.v" "lfsr_channel" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077760176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper mapper:map_I " "Elaborating entity \"mapper\" for hierarchy \"mapper:map_I\"" {  } { { "source/timing_lab.v" "map_I" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077760190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseshaping_filter pulseshaping_filter:pulse_I456 " "Elaborating entity \"pulseshaping_filter\" for hierarchy \"pulseshaping_filter:pulse_I456\"" {  } { { "source/timing_lab.v" "pulse_I456" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077760203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EE456_QAM_Transmitter EE456_QAM_Transmitter:mainSig " "Elaborating entity \"EE456_QAM_Transmitter\" for hierarchy \"EE456_QAM_Transmitter:mainSig\"" {  } { { "source/timing_lab.v" "mainSig" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077760273 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1646077760788 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pulseshaping_filter:pulse_I456\|x_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pulseshaping_filter:pulse_I456\|x_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646077761309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646077761309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646077761309 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761309 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646077761309 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_I456\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_I456\|Mult11\"" {  } { { "source/pulseshaping_filter.v" "Mult11" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_I456\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_I456\|Mult13\"" {  } { { "source/pulseshaping_filter.v" "Mult13" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_I456\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_I456\|Mult12\"" {  } { { "source/pulseshaping_filter.v" "Mult12" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_I456\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_I456\|Mult15\"" {  } { { "source/pulseshaping_filter.v" "Mult15" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_I456\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_I456\|Mult14\"" {  } { { "source/pulseshaping_filter.v" "Mult14" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_Q456\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_Q456\|Mult11\"" {  } { { "source/pulseshaping_filter.v" "Mult11" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_Q456\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_Q456\|Mult13\"" {  } { { "source/pulseshaping_filter.v" "Mult13" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_Q456\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_Q456\|Mult12\"" {  } { { "source/pulseshaping_filter.v" "Mult12" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_Q456\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_Q456\|Mult15\"" {  } { { "source/pulseshaping_filter.v" "Mult15" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pulseshaping_filter:pulse_Q456\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pulseshaping_filter:pulse_Q456\|Mult14\"" {  } { { "source/pulseshaping_filter.v" "Mult14" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077761311 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646077761311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulseshaping_filter:pulse_I456\|altshift_taps:x_rtl_0 " "Elaborated megafunction instantiation \"pulseshaping_filter:pulse_I456\|altshift_taps:x_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077761438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulseshaping_filter:pulse_I456\|altshift_taps:x_rtl_0 " "Instantiated megafunction \"pulseshaping_filter:pulse_I456\|altshift_taps:x_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646077761438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3pm " "Found entity 1: shift_taps_3pm" {  } { { "db/shift_taps_3pm.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/shift_taps_3pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mg81 " "Found entity 1: altsyncram_mg81" {  } { { "db/altsyncram_mg81.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/altsyncram_mg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/cntr_mqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult11\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077761690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult11 " "Instantiated megafunction \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761690 ""}  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646077761690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult13\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077761761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult13 " "Instantiated megafunction \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761761 ""}  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646077761761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/mult_a6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult12\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077761833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult12 " "Instantiated megafunction \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761833 ""}  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646077761833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult15\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077761898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult15 " "Instantiated megafunction \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761898 ""}  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646077761898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult14\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077761921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulseshaping_filter:pulse_I456\|lpm_mult:Mult14 " "Instantiated megafunction \"pulseshaping_filter:pulse_I456\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646077761921 ""}  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646077761921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646077761958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077761958 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646077762126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646077762190 "|timing_lab|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646077762190 "|timing_lab|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646077762190 "|timing_lab|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646077762190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077762238 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646077762477 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "118 " "Attempting to remove 118 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sys_clk~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sys_clk~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sys_clk " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sys_clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sam_clk_ena~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sam_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sam_clk_ena " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sam_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sym_clk_ena~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sym_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sym_clk_ena " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sym_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|up8_clk_ena~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|up8_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|up8_clk_ena " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|up8_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[0\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[0\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[0\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[0\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|reset~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|reset~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|reset " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|reset\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[0\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[0\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[1\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[1\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[2\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[2\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[3\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[3\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[4\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[4\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[5\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[5\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[6\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[6\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[7\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[7\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[8\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[8\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[9\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[9\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[10\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[10\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[11\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[11\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[12\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[12\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[13\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[13\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[14\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[14\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[15\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[15\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[16\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[16\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[17\]~output " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[17\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|sig_out\[17\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|sig_out\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[1\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[1\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[2\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[2\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[3\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[3\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[4\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[4\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[5\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[5\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[6\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[6\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[7\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[7\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[8\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[8\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[9\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[9\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[10\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[10\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[11\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[11\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[12\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[12\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[13\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[13\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[14\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[14\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[15\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[15\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[16\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[16\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[17\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_Q\[17\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_Q\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[1\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[1\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[2\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[2\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[3\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[3\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[4\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[4\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[5\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[5\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[6\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[6\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[7\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[7\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[8\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[8\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[9\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[9\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[10\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[10\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[11\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[11\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[12\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[12\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[13\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[13\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[14\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[14\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[15\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[15\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[16\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[16\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[17\]~input " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE456_QAM_Transmitter:mainSig\|filter_in_I\[17\] " "Removed I/O cell \"EE456_QAM_Transmitter:mainSig\|filter_in_I\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762680 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1646077762680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646077762703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646077762703 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "20 " "Optimize away 20 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "pulseshaping_filter:pulse_I456\|sum_level_4\[1\]\[0\] " "Node: \"pulseshaping_filter:pulse_I456\|sum_level_4\[1\]\[0\]\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762772 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "pulseshaping_filter:pulse_Q456\|sum_level_4\[1\]\[0\] " "Node: \"pulseshaping_filter:pulse_Q456\|sum_level_4\[1\]\[0\]\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762772 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "pulseshaping_filter:pulse_I456\|y\[0\] " "Node: \"pulseshaping_filter:pulse_I456\|y\[0\]\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 80 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762772 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "pulseshaping_filter:pulse_Q456\|y\[0\] " "Node: \"pulseshaping_filter:pulse_Q456\|y\[0\]\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 80 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762772 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "pulseshaping_filter:pulse_I456\|sum_level_5\[0\] " "Node: \"pulseshaping_filter:pulse_I456\|sum_level_5\[0\]\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 74 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762772 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "pulseshaping_filter:pulse_Q456\|sum_level_5\[0\] " "Node: \"pulseshaping_filter:pulse_Q456\|sum_level_5\[0\]\"" {  } { { "source/pulseshaping_filter.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/pulseshaping_filter.v" 74 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646077762772 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1646077762772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1725 " "Implemented 1725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646077762847 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646077762847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1569 " "Implemented 1569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646077762847 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646077762847 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1646077762847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646077762847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646077762883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 13:49:22 2022 " "Processing ended: Mon Feb 28 13:49:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646077762883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646077762883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646077762883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646077762883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1646077763533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646077763534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 13:49:23 2022 " "Processing started: Mon Feb 28 13:49:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646077763534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1646077763534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off timing_lab -c timing_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off timing_lab -c timing_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1646077763534 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1646077763557 ""}
{ "Info" "0" "" "Project  = timing_lab" {  } {  } 0 0 "Project  = timing_lab" 0 0 "Fitter" 0 0 1646077763557 ""}
{ "Info" "0" "" "Revision = timing_lab" {  } {  } 0 0 "Revision = timing_lab" 0 0 "Fitter" 0 0 1646077763557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646077763625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646077763627 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "timing_lab EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"timing_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646077763652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646077763678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646077763678 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646077763914 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646077763959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646077763959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646077763959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646077763959 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646077763959 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646077763963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646077763963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646077763963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646077763963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646077763963 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646077763963 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646077763965 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1646077764217 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "110 110 " "No exact pin location assignment(s) for 110 pins of 110 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1646077764555 ""}
{ "Info" "ISTA_SDC_FOUND" "source/timing_lab.sdc " "Reading SDC File: 'source/timing_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646077764804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_lab.sdc 13 altera_reserved_tck port " "Ignored filter at timing_lab.sdc(13): altera_reserved_tck could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1646077764809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing_lab.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at timing_lab.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646077764810 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646077764810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1646077764810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_lab.sdc 57 altera_reserved_tck clock " "Ignored filter at timing_lab.sdc(57): altera_reserved_tck could not be matched with a clock" {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1646077764810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups timing_lab.sdc 57 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at timing_lab.sdc(57): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646077764810 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646077764810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups timing_lab.sdc 58 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at timing_lab.sdc(58): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646077764810 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646077764810 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1646077764820 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1646077764820 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 160.000      sam_clk " " 160.000      sam_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 640.000      sym_clk " " 640.000      sym_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      sys_clk " "  40.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000  up8_clk_ena " "  80.000  up8_clk_ena" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646077764820 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1646077764820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE456_QAM_Transmitter:mainSig\|clock_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node EE456_QAM_Transmitter:mainSig\|clock_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646077764929 ""}  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646077764929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|counter\[0\]  " "Automatically promoted node EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|counter\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|counter\[1\]~5 " "Destination node EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|counter\[1\]~5" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|counter\[0\]~14 " "Destination node EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|counter\[0\]~14" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "source/timing_lab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 4537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646077764929 ""}  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646077764929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|Equal2~0  " "Automatically promoted node EE456_QAM_Transmitter:mainSig\|clock_box:clocks\|Equal2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[1\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[1\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[2\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[2\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[3\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[3\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[4\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[4\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[5\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[5\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[6\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[6\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[7\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[7\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[8\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[8\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[9\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[9\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[10\] " "Destination node EE456_QAM_Transmitter:mainSig\|Q_pulse_out\[10\]" {  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646077764929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1646077764929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646077764929 ""}  } { { "source/EE456_QAM_Transmitter.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/EE456_QAM_Transmitter.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 0 { 0 ""} 0 3798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646077764929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646077765180 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646077765182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646077765182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646077765186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646077765192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646077765196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646077765277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "178 Embedded multiplier block " "Packed 178 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646077765280 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier output " "Packed 32 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646077765280 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1646077765280 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646077765280 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "109 unused 2.5V 50 59 0 " "Number of I/O pins in group: 109 (unused VREF, 2.5V VCCIO, 50 input, 59 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1646077765293 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1646077765293 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1646077765293 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646077765294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1646077765294 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1646077765294 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646077765560 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646077765573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646077766908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646077767151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646077767189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646077768268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646077768268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646077768615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646077771440 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646077771440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646077771650 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1646077771650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646077771650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646077771651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646077771780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646077771797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646077772042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646077772043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646077772358 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646077772754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/output_files/timing_lab.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/output_files/timing_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646077773222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1791 " "Peak virtual memory: 1791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646077773745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 13:49:33 2022 " "Processing ended: Mon Feb 28 13:49:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646077773745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646077773745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646077773745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646077773745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1646077774384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646077774385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 13:49:34 2022 " "Processing started: Mon Feb 28 13:49:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646077774385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1646077774385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off timing_lab -c timing_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off timing_lab -c timing_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1646077774385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1646077774553 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1646077776177 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1646077776250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646077776538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 13:49:36 2022 " "Processing ended: Mon Feb 28 13:49:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646077776538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646077776538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646077776538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1646077776538 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1646077776718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1646077777192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646077777194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 13:49:37 2022 " "Processing started: Mon Feb 28 13:49:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646077777194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646077777194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta timing_lab -c timing_lab " "Command: quartus_sta timing_lab -c timing_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646077777194 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646077777218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646077777311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646077777311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077777333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077777333 ""}
{ "Info" "ISTA_SDC_FOUND" "source/timing_lab.sdc " "Reading SDC File: 'source/timing_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646077777702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_lab.sdc 13 altera_reserved_tck port " "Ignored filter at timing_lab.sdc(13): altera_reserved_tck could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646077777708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing_lab.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at timing_lab.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646077777708 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646077777708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1646077777708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_lab.sdc 57 altera_reserved_tck clock " "Ignored filter at timing_lab.sdc(57): altera_reserved_tck could not be matched with a clock" {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646077777709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups timing_lab.sdc 57 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at timing_lab.sdc(57): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646077777709 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646077777709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups timing_lab.sdc 58 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at timing_lab.sdc(58): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646077777709 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/examples/Modelsim_Quartus/timing_lab_2021_restored/source/timing_lab.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646077777709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646077777722 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646077777723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1646077777742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.337 " "Worst-case setup slack is 16.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.337               0.000 CLOCK_50  " "   16.337               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.353               0.000 sys_clk  " "   16.353               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.533               0.000 sam_clk  " "   36.533               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.167               0.000 up8_clk_ena  " "   37.167               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077777783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 sys_clk  " "    0.445               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 sam_clk  " "    0.633               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 up8_clk_ena  " "    0.633               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 CLOCK_50  " "    0.735               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077777795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646077777801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646077777807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.751 " "Worst-case minimum pulse width slack is 9.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751               0.000 CLOCK_50  " "    9.751               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.520               0.000 sys_clk  " "   19.520               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.498               0.000 up8_clk_ena  " "   39.498               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.489               0.000 sam_clk  " "   79.489               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077777815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077777815 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077777902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077777902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077777902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077777902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 74.034 ns " "Worst Case Available Settling Time: 74.034 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077777902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077777902 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646077777902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646077777910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646077777929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646077778264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646077778377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.289 " "Worst-case setup slack is 16.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.289               0.000 sys_clk  " "   16.289               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.549               0.000 CLOCK_50  " "   16.549               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.765               0.000 sam_clk  " "   36.765               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.347               0.000 up8_clk_ena  " "   37.347               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077778402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 sys_clk  " "    0.394               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 sam_clk  " "    0.593               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 up8_clk_ena  " "    0.593               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 CLOCK_50  " "    0.683               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077778414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646077778421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646077778429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 CLOCK_50  " "    9.738               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.571               0.000 sys_clk  " "   19.571               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.420               0.000 up8_clk_ena  " "   39.420               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.402               0.000 sam_clk  " "   79.402               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077778436 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 74.518 ns " "Worst Case Available Settling Time: 74.518 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778531 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646077778531 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646077778539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646077778662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.249 " "Worst-case setup slack is 18.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.249               0.000 sys_clk  " "   18.249               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.335               0.000 CLOCK_50  " "   18.335               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.462               0.000 sam_clk  " "   38.462               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.758               0.000 up8_clk_ena  " "   38.758               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077778675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 sys_clk  " "    0.169               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 sam_clk  " "    0.249               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 up8_clk_ena  " "    0.249               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 CLOCK_50  " "    0.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077778689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646077778697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646077778705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.437 " "Worst-case minimum pulse width slack is 9.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.437               0.000 CLOCK_50  " "    9.437               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.679               0.000 sys_clk  " "   19.679               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.783               0.000 up8_clk_ena  " "   39.783               0.000 up8_clk_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.769               0.000 sam_clk  " "   79.769               0.000 sam_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646077778714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646077778714 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.304 ns " "Worst Case Available Settling Time: 77.304 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646077778818 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646077778818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646077779152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646077779153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646077779251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 13:49:39 2022 " "Processing ended: Mon Feb 28 13:49:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646077779251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646077779251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646077779251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646077779251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646077779425 ""}
