# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
# File: H:\Eigene Dateien\Labor\1_2_1_6_Komb_Verhalten\template.csv
# Generated on: Tue Nov 01 10:58:49 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
m1[15],Output,PIN_G15,,,,,,,,
m1[14],Output,PIN_F15,,,,,,,,
m1[13],Output,PIN_H17,,,,,,,,
m1[12],Output,PIN_J16,,,,,,,,
m1[11],Output,PIN_H16,,,,,,,,
m1[10],Output,PIN_J15,,,,,,,,
m1[9],Output,PIN_G17,,,,,,,,
m1[8],Output,PIN_J17,,,,,,,,
m1[7],Output,PIN_H19,,,,,,,,
m1[6],Output,PIN_J19,,,,,,,,
m1[5],Output,PIN_E18,,,,,,,,
m1[4],Output,PIN_F18,,,,,,,,
m1[3],Output,PIN_F21,,,,,,,,
m1[2],Output,PIN_E19,,,,,,,,
m1[1],Output,PIN_F19,,,,,,,,
m1[0],Output,,,,,,,,,
m2[7],Output,,,,,,,,,
m2[6],Output,,,,,,,,,
m2[5],Output,,,,,,,,,
m2[4],Output,,,,,,,,,
m2[3],Output,,,,,,,,,
m2[2],Output,,,,,,,,,
m2[1],Output,,,,,,,,,
m2[0],Output,,,,,,,,,
s,Input,PIN_Y23,5,B5_N2,,,,,,
x[7],Input,PIN_AA22,5,B5_N2,,,,,,
x[6],Input,PIN_AA23,5,B5_N2,,,,,,
x[5],Input,PIN_AA24,5,B5_N2,,,,,,
x[4],Input,PIN_AB23,5,B5_N2,,,,,,
x[3],Input,PIN_AB24,5,B5_N2,,,,,,
x[2],Input,PIN_AC24,5,B5_N2,,,,,,
x[1],Input,PIN_AB25,5,B5_N1,,,,,,
x[0],Input,PIN_AC25,5,B5_N2,,,,,,
y[7],Input,PIN_AB26,5,B5_N1,,,,,,
y[6],Input,PIN_AD26,5,B5_N2,,,,,,
y[5],Input,PIN_AC26,5,B5_N2,,,,,,
y[4],Input,PIN_AB27,5,B5_N1,,,,,,
y[3],Input,PIN_AD27,5,B5_N2,,,,,,
y[2],Input,PIN_AC27,5,B5_N2,,,,,,
y[1],Input,PIN_AC28,5,B5_N2,,,,,,
y[0],Input,PIN_AB28,5,B5_N1,,,,,,

