Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Mar 24 18:55:57 2025
| Host         : LAPTOP-NL3C8VQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.186        0.000                      0                  217        0.133        0.000                      0                  217        3.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.186        0.000                      0                  217        0.133        0.000                      0                  217       19.500        0.000                       0                   120  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.186ns  (required time - arrival time)
  Source:                 wessamqdig/ff_instance_VC[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fortnite/ff_instance_R2L/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 1.006ns (11.926%)  route 7.429ns (88.074%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.555    -0.957    wessamqdig/clk
    SLICE_X14Y21         FDRE                                         r  wessamqdig/ff_instance_VC[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  wessamqdig/ff_instance_VC[15]/Q
                         net (fo=44, routed)          3.643     3.205    wessamqdig/Q[15]
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124     3.329 r  wessamqdig/ff_instance_v_i_2/O
                         net (fo=4, routed)           1.414     4.743    wessamqdig/ff_instance_v_i_2_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124     4.867 r  wessamqdig/ff_instance_1_i_2__0/O
                         net (fo=2, routed)           0.659     5.526    wessamqdig/ff_instance_1_i_2__0_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     5.650 r  wessamqdig/ff_instance_R2L_i_3/O
                         net (fo=1, routed)           0.415     6.065    wessamqdig/ff_instance_R2L_i_3_n_0
    SLICE_X8Y19          LUT4 (Prop_lut4_I3_O)        0.116     6.181 r  wessamqdig/ff_instance_R2L_i_1/O
                         net (fo=1, routed)           1.298     7.479    fortnite/borderPatrol
    SLICE_X5Y24          FDRE                                         r  fortnite/ff_instance_R2L/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.500    38.505    fortnite/clk
    SLICE_X5Y24          FDRE                                         r  fortnite/ff_instance_R2L/C
                         clock pessimism              0.564    39.068    
                         clock uncertainty           -0.094    38.974    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.309    38.665    fortnite/ff_instance_R2L
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 31.186    

Slack (MET) :             31.260ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 2.854ns (35.595%)  route 5.164ns (64.405%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.751     6.387    wessamqdig/NWALL
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.124     6.511 r  wessamqdig/NWALL_i_1/O
                         net (fo=2, routed)           0.622     7.132    link/NWALL_0
    SLICE_X8Y17          FDRE                                         r  link/NWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.442    38.447    link/clk
    SLICE_X8Y17          FDRE                                         r  link/NWALL/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    38.392    link/NWALL
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 31.260    

Slack (MET) :             31.260ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 2.854ns (35.595%)  route 5.164ns (64.405%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.751     6.387    wessamqdig/NWALL
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.124     6.511 r  wessamqdig/NWALL_i_1/O
                         net (fo=2, routed)           0.622     7.132    link/NWALL_0
    SLICE_X8Y17          FDRE                                         r  link/NWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.442    38.447    link/clk
    SLICE_X8Y17          FDRE                                         r  link/NWALL_lopt_replica/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    38.392    link/NWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 31.260    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 3.090ns (38.885%)  route 4.857ns (61.115%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    wessamqdig/RWALL_0[0]
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.152     5.664 r  wessamqdig/RWALL_i_3/O
                         net (fo=1, routed)           0.467     6.130    wessamqdig/RWALL_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.332     6.462 r  wessamqdig/RWALL_i_1/O
                         net (fo=2, routed)           0.599     7.061    link/R0
    SLICE_X8Y18          FDRE                                         r  link/RWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.440    38.445    link/clk
    SLICE_X8Y18          FDRE                                         r  link/RWALL/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    38.390    link/RWALL
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 3.090ns (38.885%)  route 4.857ns (61.115%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    wessamqdig/RWALL_0[0]
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.152     5.664 r  wessamqdig/RWALL_i_3/O
                         net (fo=1, routed)           0.467     6.130    wessamqdig/RWALL_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.332     6.462 r  wessamqdig/RWALL_i_1/O
                         net (fo=2, routed)           0.599     7.061    link/R0
    SLICE_X8Y18          FDRE                                         r  link/RWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.440    38.445    link/clk
    SLICE_X8Y18          FDRE                                         r  link/RWALL_lopt_replica/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    38.390    link/RWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.430ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.854ns (35.572%)  route 5.169ns (64.428%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.627     6.262    wessamqdig/NWALL
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.386 r  wessamqdig/LWALL_i_1/O
                         net (fo=2, routed)           0.751     7.138    link/R012_out
    SLICE_X7Y16          FDRE                                         r  link/LWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.510    38.515    link/clk
    SLICE_X7Y16          FDRE                                         r  link/LWALL/C
                         clock pessimism              0.577    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X7Y16          FDRE (Setup_fdre_C_R)       -0.429    38.568    link/LWALL
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 31.430    

Slack (MET) :             31.430ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.854ns (35.572%)  route 5.169ns (64.428%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.627     6.262    wessamqdig/NWALL
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.386 r  wessamqdig/LWALL_i_1/O
                         net (fo=2, routed)           0.751     7.138    link/R012_out
    SLICE_X7Y16          FDRE                                         r  link/LWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.510    38.515    link/clk
    SLICE_X7Y16          FDRE                                         r  link/LWALL_lopt_replica/C
                         clock pessimism              0.577    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X7Y16          FDRE (Setup_fdre_C_R)       -0.429    38.568    link/LWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 31.430    

Slack (MET) :             31.575ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.882ns (36.071%)  route 5.108ns (63.929%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.830     6.465    wessamqdig/NWALL
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.152     6.617 r  wessamqdig/ff_instance_1_i_1__11/O
                         net (fo=1, routed)           0.487     7.104    link/SWALLE/ff_instance_1_0
    SLICE_X10Y16         FDRE                                         r  link/SWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.444    38.449    link/SWALLE/clk
    SLICE_X10Y16         FDRE                                         r  link/SWALLE/ff_instance_1/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)       -0.239    38.679    link/SWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                 31.575    

Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 2.880ns (35.922%)  route 5.137ns (64.078%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.627     6.262    wessamqdig/NWALL
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.150     6.412 r  wessamqdig/ff_instance_1_i_1__14/O
                         net (fo=1, routed)           0.720     7.132    link/LWALLE/in
    SLICE_X5Y17          FDRE                                         r  link/LWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.509    38.514    link/LWALLE/clk
    SLICE_X5Y17          FDRE                                         r  link/LWALLE/ff_instance_1/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.271    38.725    link/LWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.725    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 31.593    

Slack (MET) :             31.745ns  (required time - arrival time)
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 2.854ns (37.884%)  route 4.680ns (62.116%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  link/xcord_carry__1/O[1]
                         net (fo=16, routed)          1.305     3.199    link/LWALLE/O[1]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.303     3.502 r  link/LWALLE/x0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.502    link/LWALLE_n_3
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.034 r  link/x0_carry__0/CO[3]
                         net (fo=2, routed)           1.477     5.512    link/Ycounter/count2/NWALL_1[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           0.329     5.964    wessamqdig/NWALL
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.088 r  wessamqdig/SWALL_i_1/O
                         net (fo=2, routed)           0.560     6.648    link/R08_out
    SLICE_X10Y17         FDRE                                         r  link/SWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.443    38.448    link/clk
    SLICE_X10Y17         FDRE                                         r  link/SWALL/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X10Y17         FDRE (Setup_fdre_C_R)       -0.524    38.393    link/SWALL
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 31.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 link/RWALLE/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALLE/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.559    -0.622    link/RWALLE/clk
    SLICE_X9Y18          FDRE                                         r  link/RWALLE/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  link/RWALLE/ff_instance_1/Q
                         net (fo=2, routed)           0.067    -0.414    link/RWALLE/intermed
    SLICE_X9Y18          FDRE                                         r  link/RWALLE/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.827    -0.863    link/RWALLE/clk
    SLICE_X9Y18          FDRE                                         r  link/RWALLE/ff_instance_2/C
                         clock pessimism              0.240    -0.622    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.075    -0.547    link/RWALLE/ff_instance_2
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count0/ff_instance_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.678%)  route 0.149ns (51.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    wessamqdig/Vcounter/count0/clk
    SLICE_X9Y20          FDRE                                         r  wessamqdig/Vcounter/count0/ff_instance_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  wessamqdig/Vcounter/count0/ff_instance_2/Q
                         net (fo=7, routed)           0.149    -0.335    wessamqdig/VcounterOut[2]
    SLICE_X11Y20         FDRE                                         r  wessamqdig/ff_instance_VC[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.825    -0.865    wessamqdig/clk
    SLICE_X11Y20         FDRE                                         r  wessamqdig/ff_instance_VC[2]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.070    -0.520    wessamqdig/ff_instance_VC[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count0/ff_instance_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.660%)  route 0.161ns (53.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    wessamqdig/Vcounter/count0/clk
    SLICE_X9Y20          FDRE                                         r  wessamqdig/Vcounter/count0/ff_instance_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  wessamqdig/Vcounter/count0/ff_instance_4/Q
                         net (fo=5, routed)           0.161    -0.322    wessamqdig/VcounterOut[4]
    SLICE_X11Y20         FDRE                                         r  wessamqdig/ff_instance_VC[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.825    -0.865    wessamqdig/clk
    SLICE_X11Y20         FDRE                                         r  wessamqdig/ff_instance_VC[4]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.072    -0.518    wessamqdig/ff_instance_VC[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_HC[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.591    -0.590    wessamqdig/Hcounter/count0/clk
    SLICE_X0Y15          FDRE                                         r  wessamqdig/Hcounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  wessamqdig/Hcounter/count0/ff_instance_0/Q
                         net (fo=9, routed)           0.146    -0.303    wessamqdig/HcounterOut[0]
    SLICE_X3Y14          FDRE                                         r  wessamqdig/ff_instance_HC[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.861    -0.829    wessamqdig/clk
    SLICE_X3Y14          FDRE                                         r  wessamqdig/ff_instance_HC[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.070    -0.505    wessamqdig/ff_instance_HC[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_HC[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.395%)  route 0.144ns (50.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.591    -0.590    wessamqdig/Hcounter/count0/clk
    SLICE_X0Y15          FDRE                                         r  wessamqdig/Hcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  wessamqdig/Hcounter/count0/ff_instance_1/Q
                         net (fo=8, routed)           0.144    -0.305    wessamqdig/HcounterOut[1]
    SLICE_X3Y14          FDRE                                         r  wessamqdig/ff_instance_HC[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.861    -0.829    wessamqdig/clk
    SLICE_X3Y14          FDRE                                         r  wessamqdig/ff_instance_HC[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.066    -0.509    wessamqdig/ff_instance_HC[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.500%)  route 0.183ns (56.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    wessamqdig/Vcounter/count0/clk
    SLICE_X9Y20          FDRE                                         r  wessamqdig/Vcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  wessamqdig/Vcounter/count0/ff_instance_1/Q
                         net (fo=8, routed)           0.183    -0.300    wessamqdig/VcounterOut[1]
    SLICE_X11Y20         FDRE                                         r  wessamqdig/ff_instance_VC[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.825    -0.865    wessamqdig/clk
    SLICE_X11Y20         FDRE                                         r  wessamqdig/ff_instance_VC[1]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.066    -0.524    wessamqdig/ff_instance_VC[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 link/Ycounter/count1/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Ycounter/count1/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.560    -0.621    link/Ycounter/count1/clk
    SLICE_X15Y17         FDRE                                         r  link/Ycounter/count1/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  link/Ycounter/count1/ff_instance_1/Q
                         net (fo=11, routed)          0.098    -0.396    link/Ycounter/count1/ff_instance_1_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.099    -0.297 r  link/Ycounter/count1/ff_instance_3_i_1__6/O
                         net (fo=1, routed)           0.000    -0.297    link/Ycounter/count1/ff_instance_3_i_1__6_n_0
    SLICE_X15Y17         FDRE                                         r  link/Ycounter/count1/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.828    -0.862    link/Ycounter/count1/clk
    SLICE_X15Y17         FDRE                                         r  link/Ycounter/count1/ff_instance_3/C
                         clock pessimism              0.240    -0.621    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.092    -0.529    link/Ycounter/count1/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 link/LWALLE/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALLE/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.587    -0.594    link/LWALLE/clk
    SLICE_X5Y17          FDRE                                         r  link/LWALLE/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  link/LWALLE/ff_instance_1/Q
                         net (fo=2, routed)           0.179    -0.274    link/LWALLE/intermed
    SLICE_X5Y14          FDRE                                         r  link/LWALLE/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.859    -0.831    link/LWALLE/clk
    SLICE_X5Y14          FDRE                                         r  link/LWALLE/ff_instance_2/C
                         clock pessimism              0.253    -0.577    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070    -0.507    link/LWALLE/ff_instance_2
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count0/ff_instance_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_HC[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.727%)  route 0.161ns (53.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.591    -0.590    wessamqdig/Hcounter/count0/clk
    SLICE_X1Y15          FDRE                                         r  wessamqdig/Hcounter/count0/ff_instance_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  wessamqdig/Hcounter/count0/ff_instance_4/Q
                         net (fo=5, routed)           0.161    -0.289    wessamqdig/HcounterOut[4]
    SLICE_X3Y16          FDRE                                         r  wessamqdig/ff_instance_HC[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.859    -0.831    wessamqdig/clk
    SLICE_X3Y16          FDRE                                         r  wessamqdig/ff_instance_HC[4]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.055    -0.522    wessamqdig/ff_instance_HC[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 link/Ycounter/count2/ff_instance_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Ycounter/count2/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.559    -0.622    link/Ycounter/count2/clk
    SLICE_X15Y18         FDRE                                         r  link/Ycounter/count2/ff_instance_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  link/Ycounter/count2/ff_instance_2/Q
                         net (fo=6, routed)           0.145    -0.336    link/Ycounter/count2/ff_instance_2_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  link/Ycounter/count2/ff_instance_2_i_1__5/O
                         net (fo=1, routed)           0.000    -0.291    link/Ycounter/count2/D04_out
    SLICE_X15Y18         FDRE                                         r  link/Ycounter/count2/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.827    -0.863    link/Ycounter/count2/clk
    SLICE_X15Y18         FDRE                                         r  link/Ycounter/count2/ff_instance_2/C
                         clock pessimism              0.240    -0.622    
    SLICE_X15Y18         FDRE (Hold_fdre_C_D)         0.092    -0.530    link/Ycounter/count2/ff_instance_2
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y24      fortnite/ff_instance_R2L/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y18      let_that_sink_in/ff_instance_h/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y20      let_that_sink_in/ff_instance_v/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y20      let_that_sink_in/ff_instance_v_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y16      link/LWALL/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y16      link/LWALL_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y17      link/NWALL/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y17      link/NWALL_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      fortnite/ff_instance_R2L/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      fortnite/ff_instance_R2L/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      let_that_sink_in/ff_instance_h/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      let_that_sink_in/ff_instance_h/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y16      link/LWALL/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y16      link/LWALL/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      fortnite/ff_instance_R2L/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      fortnite/ff_instance_R2L/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      let_that_sink_in/ff_instance_h/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      let_that_sink_in/ff_instance_h/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      let_that_sink_in/ff_instance_v_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y16      link/LWALL/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y16      link/LWALL/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.506ns  (logic 7.199ns (38.902%)  route 11.307ns (61.098%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.799 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.094     4.893    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_341[1]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     5.838 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_268/O[3]
                         net (fo=5, routed)           1.258     7.096    link/Xcounter/count2/ff_instance_0_1[3]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.307     7.403 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416/O
                         net (fo=1, routed)           0.000     7.403    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.783 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_180/CO[3]
                         net (fo=1, routed)           1.755     9.538    wessamqdig/vgaRed_OBUF[3]_inst_i_5_3[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.807    10.470    wessamqdig/vgaGreen_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.594 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.144    11.737    wessamqdig/vgaGreen_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.861 r  wessamqdig/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.240    14.101    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    17.621 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.621    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.389ns  (logic 7.210ns (39.211%)  route 11.179ns (60.789%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.799 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.094     4.893    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_341[1]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     5.838 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_268/O[3]
                         net (fo=5, routed)           1.258     7.096    link/Xcounter/count2/ff_instance_0_1[3]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.307     7.403 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416/O
                         net (fo=1, routed)           0.000     7.403    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.783 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_180/CO[3]
                         net (fo=1, routed)           1.755     9.538    wessamqdig/vgaRed_OBUF[3]_inst_i_5_3[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.807    10.470    wessamqdig/vgaGreen_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.594 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.561    11.155    wessamqdig/vgaGreen_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124    11.279 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.694    13.973    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.503 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.503    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.369ns  (logic 7.204ns (39.216%)  route 11.166ns (60.784%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.799 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.094     4.893    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_341[1]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     5.838 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_268/O[3]
                         net (fo=5, routed)           1.258     7.096    link/Xcounter/count2/ff_instance_0_1[3]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.307     7.403 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416/O
                         net (fo=1, routed)           0.000     7.403    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.783 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_180/CO[3]
                         net (fo=1, routed)           1.755     9.538    wessamqdig/vgaRed_OBUF[3]_inst_i_5_3[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.807    10.470    wessamqdig/vgaGreen_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.594 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.144    11.737    wessamqdig/vgaGreen_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.861 r  wessamqdig/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.099    13.960    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    17.484 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.484    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.264ns  (logic 7.935ns (43.445%)  route 10.329ns (56.555%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.685 r  link/xcord_carry__0/O[2]
                         net (fo=16, routed)          3.053     4.738    link/xcord[6]
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835     5.573 r  link/vgaGreen_OBUF[3]_inst_i_232/CO[3]
                         net (fo=1, routed)           0.000     5.573    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_208[0]
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000     5.690    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_213_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.013 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_212/O[1]
                         net (fo=3, routed)           0.862     6.876    wessamqdig/downanim1SKIN12[12]
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.306     7.182 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.000     7.182    wessamqdig/vgaGreen_OBUF[3]_inst_i_57_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.640 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_10/CO[1]
                         net (fo=3, routed)           1.726     9.365    wessamqdig/col/downanim1SKIN411_out
    SLICE_X4Y26          LUT4 (Prop_lut4_I3_O)        0.360     9.725 r  wessamqdig/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.826    10.551    wessamqdig/col/downanim1SKIN254_out
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  wessamqdig/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.954    11.832    wessamqdig/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  wessamqdig/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.899    13.855    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.379 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.379    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.049ns  (logic 7.913ns (43.844%)  route 10.136ns (56.156%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.685 r  link/xcord_carry__0/O[2]
                         net (fo=16, routed)          3.053     4.738    link/xcord[6]
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835     5.573 r  link/vgaGreen_OBUF[3]_inst_i_232/CO[3]
                         net (fo=1, routed)           0.000     5.573    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_208[0]
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000     5.690    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_213_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.013 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_212/O[1]
                         net (fo=3, routed)           0.862     6.876    wessamqdig/downanim1SKIN12[12]
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.306     7.182 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.000     7.182    wessamqdig/vgaGreen_OBUF[3]_inst_i_57_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.640 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_10/CO[1]
                         net (fo=3, routed)           1.726     9.365    wessamqdig/col/downanim1SKIN411_out
    SLICE_X4Y26          LUT4 (Prop_lut4_I3_O)        0.360     9.725 r  wessamqdig/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.826    10.551    wessamqdig/col/downanim1SKIN254_out
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  wessamqdig/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.954    11.832    wessamqdig/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  wessamqdig/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.706    13.661    vgaRed_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.164 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.164    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.851ns  (logic 7.946ns (44.514%)  route 9.905ns (55.486%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.685 r  link/xcord_carry__0/O[2]
                         net (fo=16, routed)          3.053     4.738    link/xcord[6]
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835     5.573 r  link/vgaGreen_OBUF[3]_inst_i_232/CO[3]
                         net (fo=1, routed)           0.000     5.573    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_208[0]
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000     5.690    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_213_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.013 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_212/O[1]
                         net (fo=3, routed)           0.862     6.876    wessamqdig/downanim1SKIN12[12]
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.306     7.182 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.000     7.182    wessamqdig/vgaGreen_OBUF[3]_inst_i_57_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.640 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_10/CO[1]
                         net (fo=3, routed)           1.239     8.879    wessamqdig/col/downanim1SKIN411_out
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.332     9.211 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_25/O
                         net (fo=2, routed)           1.022    10.233    wessamqdig/col/downanim1MISC78_out
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.152    10.385 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.819    11.204    wessamqdig/vgaGreen_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.332    11.536 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.900    13.436    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.965 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.965    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.848ns  (logic 7.201ns (40.345%)  route 10.647ns (59.655%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.799 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.094     4.893    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_341[1]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     5.838 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_268/O[3]
                         net (fo=5, routed)           1.258     7.096    link/Xcounter/count2/ff_instance_0_1[3]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.307     7.403 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416/O
                         net (fo=1, routed)           0.000     7.403    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.783 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_180/CO[3]
                         net (fo=1, routed)           1.755     9.538    wessamqdig/vgaRed_OBUF[3]_inst_i_5_3[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.807    10.470    wessamqdig/vgaGreen_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.594 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.561    11.155    wessamqdig/vgaGreen_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124    11.279 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.163    13.442    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.963 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.963    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.677ns  (logic 7.183ns (40.638%)  route 10.493ns (59.362%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.799 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.094     4.893    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_341[1]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     5.838 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_268/O[3]
                         net (fo=5, routed)           1.258     7.096    link/Xcounter/count2/ff_instance_0_1[3]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.307     7.403 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416/O
                         net (fo=1, routed)           0.000     7.403    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.783 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_180/CO[3]
                         net (fo=1, routed)           1.755     9.538    wessamqdig/vgaRed_OBUF[3]_inst_i_5_3[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.807    10.470    wessamqdig/vgaGreen_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.594 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.561    11.155    wessamqdig/vgaGreen_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124    11.279 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.009    13.288    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.791 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.791    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.516ns  (logic 7.175ns (40.963%)  route 10.341ns (59.037%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478    -0.408 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.009     0.601    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.295     0.896 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.896    link/Xcounter_n_2
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.446 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.446    link/xcord_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.560 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.560    link/xcord_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.799 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.094     4.893    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_341[1]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     5.838 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_268/O[3]
                         net (fo=5, routed)           1.258     7.096    link/Xcounter/count2/ff_instance_0_1[3]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.307     7.403 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416/O
                         net (fo=1, routed)           0.000     7.403    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_416_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.783 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_180/CO[3]
                         net (fo=1, routed)           1.755     9.538    wessamqdig/vgaRed_OBUF[3]_inst_i_5_3[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.807    10.470    wessamqdig/vgaGreen_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.594 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.561    11.155    wessamqdig/vgaGreen_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124    11.279 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.857    13.136    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.631 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.631    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/NWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.824ns  (logic 4.048ns (59.320%)  route 2.776ns (40.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.560    -0.952    link/clk
    SLICE_X8Y17          FDRE                                         r  link/NWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  link/NWALL_lopt_replica/Q
                         net (fo=1, routed)           2.776     2.342    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.872 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.872    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link/LWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.351ns (77.009%)  route 0.403ns (22.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.588    -0.593    link/clk
    SLICE_X7Y16          FDRE                                         r  link/LWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  link/LWALL_lopt_replica/Q
                         net (fo=1, routed)           0.403    -0.049    lopt_4
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.161 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.161    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/RWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.366ns (71.784%)  route 0.537ns (28.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.559    -0.622    link/clk
    SLICE_X8Y18          FDRE                                         r  link/RWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  link/RWALL_lopt_replica/Q
                         net (fo=1, routed)           0.537     0.079    lopt_3
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.281 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.281    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 let_that_sink_in/ff_instance_h/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.362ns (72.317%)  route 0.521ns (27.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.586    -0.595    let_that_sink_in/clk
    SLICE_X6Y18          FDRE                                         r  let_that_sink_in/ff_instance_h/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  let_that_sink_in/ff_instance_h/Q
                         net (fo=1, routed)           0.521     0.090    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.288 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.288    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 let_that_sink_in/ff_instance_v_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.368ns (68.887%)  route 0.618ns (31.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    let_that_sink_in/clk
    SLICE_X8Y20          FDRE                                         r  let_that_sink_in/ff_instance_v_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  let_that_sink_in/ff_instance_v_lopt_replica/Q
                         net (fo=1, routed)           0.618     0.158    lopt
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.362 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.362    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/SWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.370ns (67.344%)  route 0.664ns (32.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.560    -0.621    link/clk
    SLICE_X10Y17         FDRE                                         r  link/SWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  link/SWALL_lopt_replica/Q
                         net (fo=1, routed)           0.664     0.207    lopt_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.413 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.413    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.390ns (63.755%)  route 0.790ns (36.245%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.580    -0.601    fortnite/clk
    SLICE_X5Y24          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fortnite/ff_instance_R2L/Q
                         net (fo=2, routed)           0.431    -0.029    wessamqdig/border
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.016 r  wessamqdig/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.359     0.375    vgaRed_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.578 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.578    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.411ns (62.558%)  route 0.844ns (37.442%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.580    -0.601    fortnite/clk
    SLICE_X5Y24          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fortnite/ff_instance_R2L/Q
                         net (fo=2, routed)           0.318    -0.142    wessamqdig/border
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.097 r  wessamqdig/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.526     0.429    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.654 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.654    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/NWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.395ns (61.263%)  route 0.882ns (38.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.560    -0.621    link/clk
    SLICE_X8Y17          FDRE                                         r  link/NWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  link/NWALL_lopt_replica/Q
                         net (fo=1, routed)           0.882     0.424    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.655 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.655    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.411ns (61.841%)  route 0.871ns (38.159%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.580    -0.601    fortnite/clk
    SLICE_X5Y24          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fortnite/ff_instance_R2L/Q
                         net (fo=2, routed)           0.431    -0.029    wessamqdig/border
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.016 r  wessamqdig/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.439     0.455    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.680 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.680    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.406ns (60.994%)  route 0.899ns (39.006%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.580    -0.601    fortnite/clk
    SLICE_X5Y24          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fortnite/ff_instance_R2L/Q
                         net (fo=2, routed)           0.318    -0.142    wessamqdig/border
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.097 r  wessamqdig/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.581     0.484    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.704 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.704    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 2.099ns (29.036%)  route 5.131ns (70.964%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.643     3.094    link/VE/btnL_IBUF
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     3.218 f  link/VE/ff_instance_0_i_3__5/O
                         net (fo=4, routed)           0.505     3.723    link/VE/LWALL
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.847 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           0.490     4.338    link/Ycounter/count0/ff_instance_2_19
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.462 f  link/Ycounter/count0/ff_instance_0_i_4__6/O
                         net (fo=7, routed)           0.838     5.299    link/Ycounter/count1/ff_instance_2_2
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.423 r  link/Ycounter/count1/ff_instance_0_i_4__2/O
                         net (fo=8, routed)           1.010     6.433    link/Ycounter/count2/ff_instance_0_8
    SLICE_X15Y19         LUT5 (Prop_lut5_I1_O)        0.152     6.585 r  link/Ycounter/count2/ff_instance_4_i_1__6/O
                         net (fo=1, routed)           0.645     7.230    link/Ycounter/count2/D0
    SLICE_X14Y19         FDRE                                         r  link/Ycounter/count2/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.439    -1.556    link/Ycounter/count2/clk
    SLICE_X14Y19         FDRE                                         r  link/Ycounter/count2/ff_instance_4/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            link/Ycounter/count3/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.172ns  (logic 2.071ns (28.878%)  route 5.101ns (71.122%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.643     3.094    link/VE/btnL_IBUF
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     3.218 f  link/VE/ff_instance_0_i_3__5/O
                         net (fo=4, routed)           0.505     3.723    link/VE/LWALL
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.847 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           0.490     4.338    link/Ycounter/count0/ff_instance_2_19
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.462 f  link/Ycounter/count0/ff_instance_0_i_4__6/O
                         net (fo=7, routed)           0.838     5.299    link/Ycounter/count1/ff_instance_2_2
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.423 r  link/Ycounter/count1/ff_instance_0_i_4__2/O
                         net (fo=8, routed)           1.010     6.433    link/Ycounter/count2/ff_instance_0_8
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.557 r  link/Ycounter/count2/ff_instance_0_i_1__8/O
                         net (fo=1, routed)           0.615     7.172    link/Ycounter/count3/CE0
    SLICE_X15Y19         FDRE                                         r  link/Ycounter/count3/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.439    -1.556    link/Ycounter/count3/clk
    SLICE_X15Y19         FDRE                                         r  link/Ycounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count3/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 2.306ns (32.456%)  route 4.799ns (67.544%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.475     6.461    link/Xcounter/count2/ff_instance_0_16
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     6.585 r  link/Xcounter/count2/ff_instance_0_i_1__11/O
                         net (fo=1, routed)           0.519     7.104    link/Xcounter/count3/CE0
    SLICE_X0Y18          FDRE                                         r  link/Xcounter/count3/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.509    -1.486    link/Xcounter/count3/clk
    SLICE_X0Y18          FDRE                                         r  link/Xcounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 2.306ns (32.461%)  route 4.797ns (67.539%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.993     6.979    link/Xcounter/count2/ff_instance_0_16
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.103 r  link/Xcounter/count2/ff_instance_3_i_1__9/O
                         net (fo=1, routed)           0.000     7.103    link/Xcounter/count2/ff_instance_3_i_1__9_n_0
    SLICE_X2Y18          FDRE                                         r  link/Xcounter/count2/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.509    -1.486    link/Xcounter/count2/clk
    SLICE_X2Y18          FDRE                                         r  link/Xcounter/count2/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 2.300ns (32.604%)  route 4.754ns (67.396%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.475     6.461    link/Xcounter/count2/ff_instance_0_16
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.118     6.579 r  link/Xcounter/count2/ff_instance_4_i_1__8/O
                         net (fo=1, routed)           0.475     7.054    link/Xcounter/count2/D0
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    -1.484    link/Xcounter/count2/clk
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_4/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.011ns  (logic 2.334ns (33.286%)  route 4.678ns (66.714%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.873     6.859    link/Xcounter/count1/ff_instance_4_1
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.152     7.011 r  link/Xcounter/count1/ff_instance_1_i_1__8/O
                         net (fo=1, routed)           0.000     7.011    link/Xcounter/count2/D012_out
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    -1.484    link/Xcounter/count2/clk
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.983ns  (logic 2.306ns (33.018%)  route 4.678ns (66.982%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.873     6.859    link/Xcounter/count1/ff_instance_4_1
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.983 r  link/Xcounter/count1/ff_instance_0_i_2__10/O
                         net (fo=1, routed)           0.000     6.983    link/Xcounter/count2/D08_out_1
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    -1.484    link/Xcounter/count2/clk
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.976ns  (logic 2.306ns (33.052%)  route 4.670ns (66.948%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.866     6.852    link/Xcounter/count2/ff_instance_0_16
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.976 r  link/Xcounter/count2/ff_instance_2_i_1__7/O
                         net (fo=1, routed)           0.000     6.976    link/Xcounter/count2/D04_out
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    -1.484    link/Xcounter/count2/clk
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 2.306ns (33.228%)  route 4.634ns (66.772%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.479     6.465    link/Xcounter/count1/ff_instance_4_1
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.589 r  link/Xcounter/count1/ff_instance_0_i_1__12/O
                         net (fo=5, routed)           0.351     6.939    link/Xcounter/count2/CE0_0
    SLICE_X2Y18          FDRE                                         r  link/Xcounter/count2/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.509    -1.486    link/Xcounter/count2/clk
    SLICE_X2Y18          FDRE                                         r  link/Xcounter/count2/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 2.306ns (33.952%)  route 4.485ns (66.048%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.330    link/Xcounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.153     3.483 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.522     4.005    link/VE/ff_instance_1_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.327     4.332 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.714     5.046    link/Xcounter/count0/ff_instance_2_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  link/Xcounter/count0/ff_instance_0_i_3__6/O
                         net (fo=7, routed)           0.692     5.862    link/Xcounter/count1/ff_instance_4_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  link/Xcounter/count1/ff_instance_0_i_4__3/O
                         net (fo=8, routed)           0.479     6.465    link/Xcounter/count1/ff_instance_4_1
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.589 r  link/Xcounter/count1/ff_instance_0_i_1__12/O
                         net (fo=5, routed)           0.203     6.791    link/Xcounter/count2/CE0_0
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    -1.484    link/Xcounter/count2/clk
    SLICE_X0Y17          FDRE                                         r  link/Xcounter/count2/ff_instance_0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.267ns (29.650%)  route 0.633ns (70.350%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.633     0.855    link/Ycounter/count0/btnU_IBUF
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.900 r  link/Ycounter/count0/ff_instance_0_i_2__12/O
                         net (fo=1, routed)           0.000     0.900    link/Ycounter/count0/ff_instance_0_i_2__12_n_0
    SLICE_X9Y16          FDRE                                         r  link/Ycounter/count0/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.829    -0.861    link/Ycounter/count0/clk
    SLICE_X9Y16          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.377ns (34.563%)  route 0.714ns (65.437%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.521     0.743    link/VE/btnU_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.048     0.791 f  link/VE/ff_instance_1_i_2/O
                         net (fo=5, routed)           0.192     0.983    link/VE/NWALL
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.107     1.090 r  link/VE/ff_instance_1_i_1__7/O
                         net (fo=1, routed)           0.000     1.090    link/Ycounter/count0/D012_out
    SLICE_X13Y15         FDRE                                         r  link/Ycounter/count0/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.830    -0.860    link/Ycounter/count0/clk
    SLICE_X13Y15         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Xcounter/count0/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.309ns (27.444%)  route 0.818ns (72.556%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.583     0.803    link/VE/btnR_IBUF
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.848 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.234     1.082    link/Xcounter/count0/ff_instance_2_3
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.127 r  link/Xcounter/count0/ff_instance_4_i_1__10/O
                         net (fo=1, routed)           0.000     1.127    link/Xcounter/count0/D0
    SLICE_X6Y16          FDRE                                         r  link/Xcounter/count0/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.857    -0.833    link/Xcounter/count0/clk
    SLICE_X6Y16          FDRE                                         r  link/Xcounter/count0/ff_instance_4/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.312ns (27.657%)  route 0.816ns (72.343%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.521     0.743    link/VE/btnU_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.788 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           0.294     1.083    link/Ycounter/count0/ff_instance_2_19
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.128 r  link/Ycounter/count0/ff_instance_4_i_1__5/O
                         net (fo=1, routed)           0.000     1.128    link/Ycounter/count0/D0
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.829    -0.861    link/Ycounter/count0/clk
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_4/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.266ns (23.534%)  route 0.863ns (76.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=6, routed)           0.674     0.894    link/VE/btnD_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.939 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.189     1.128    link/Ycounter/count0/CE0
    SLICE_X9Y16          FDRE                                         r  link/Ycounter/count0/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.829    -0.861    link/Ycounter/count0/clk
    SLICE_X9Y16          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.266ns (23.091%)  route 0.884ns (76.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=6, routed)           0.674     0.894    link/VE/btnD_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.939 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.211     1.150    link/Ycounter/count0/CE0
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.829    -0.861    link/Ycounter/count0/clk
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.266ns (23.091%)  route 0.884ns (76.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=6, routed)           0.674     0.894    link/VE/btnD_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.939 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.211     1.150    link/Ycounter/count0/CE0
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.829    -0.861    link/Ycounter/count0/clk
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_4/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.377ns (31.279%)  route 0.828ns (68.721%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.521     0.743    link/VE/btnU_IBUF
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.048     0.791 f  link/VE/ff_instance_1_i_2/O
                         net (fo=5, routed)           0.307     1.098    link/Ycounter/count0/ff_instance_2_20
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.107     1.205 r  link/Ycounter/count0/ff_instance_3_i_1__7/O
                         net (fo=1, routed)           0.000     1.205    link/Ycounter/count0/ff_instance_3_i_1__7_n_0
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.829    -0.861    link/Ycounter/count0/clk
    SLICE_X13Y16         FDRE                                         r  link/Ycounter/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count0/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.312ns (25.316%)  route 0.920ns (74.684%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.563     0.785    link/VE/btnU_IBUF
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.830 f  link/VE/ff_instance_0_i_3__8/O
                         net (fo=7, routed)           0.357     1.187    link/Xcounter/count0/ff_instance_2_2
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.232 r  link/Xcounter/count0/ff_instance_3_i_1__8/O
                         net (fo=1, routed)           0.000     1.232    link/Xcounter/count0/ff_instance_3_i_1__8_n_0
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.856    -0.834    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count0/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.312ns (25.295%)  route 0.921ns (74.705%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.563     0.785    link/VE/btnU_IBUF
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.830 f  link/VE/ff_instance_0_i_3__8/O
                         net (fo=7, routed)           0.358     1.188    link/VE/NWALL_1
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.045     1.233 r  link/VE/ff_instance_0_i_2__11/O
                         net (fo=1, routed)           0.000     1.233    link/Xcounter/count0/D08_out
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.856    -0.834    link/Xcounter/count0/clk
    SLICE_X6Y17          FDRE                                         r  link/Xcounter/count0/ff_instance_0/C





