<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_80003es2lan.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/e1000/base/e1000_80003es2lan.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/e1000/base/e1000_80003es2lan.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>e1000</a>/<a href='./'>base</a>/<a href='e1000_80003es2lan.h.html'>e1000_80003es2lan.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_E1000_80003ES2LAN_H_">_E1000_80003ES2LAN_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_E1000_80003ES2LAN_H_" data-ref="_M/_E1000_80003ES2LAN_H_">_E1000_80003ES2LAN_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL" data-ref="_M/E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL">E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL</dfn>	0x00</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OFFSET_INB_CTRL" data-ref="_M/E1000_KMRNCTRLSTA_OFFSET_INB_CTRL">E1000_KMRNCTRLSTA_OFFSET_INB_CTRL</dfn>	0x02</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OFFSET_HD_CTRL" data-ref="_M/E1000_KMRNCTRLSTA_OFFSET_HD_CTRL">E1000_KMRNCTRLSTA_OFFSET_HD_CTRL</dfn>	0x10</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OFFSET_MAC2PHY_OPMODE" data-ref="_M/E1000_KMRNCTRLSTA_OFFSET_MAC2PHY_OPMODE">E1000_KMRNCTRLSTA_OFFSET_MAC2PHY_OPMODE</dfn>	0x1F</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS" data-ref="_M/E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS">E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS</dfn>	0x0008</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS" data-ref="_M/E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS">E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS</dfn>	0x0800</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING" data-ref="_M/E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING">E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING</dfn>	0x0010</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT" data-ref="_M/E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT">E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT</dfn> 0x0004</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT" data-ref="_M/E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT">E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT</dfn>	0x0000</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OPMODE_E_IDLE" data-ref="_M/E1000_KMRNCTRLSTA_OPMODE_E_IDLE">E1000_KMRNCTRLSTA_OPMODE_E_IDLE</dfn>		0x2000</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OPMODE_MASK" data-ref="_M/E1000_KMRNCTRLSTA_OPMODE_MASK">E1000_KMRNCTRLSTA_OPMODE_MASK</dfn>		0x000C</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA_OPMODE_INBAND_MDIO" data-ref="_M/E1000_KMRNCTRLSTA_OPMODE_INBAND_MDIO">E1000_KMRNCTRLSTA_OPMODE_INBAND_MDIO</dfn>	0x0004</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT_GCEX_MASK" data-ref="_M/E1000_TCTL_EXT_GCEX_MASK">E1000_TCTL_EXT_GCEX_MASK</dfn> 0x000FFC00 /* Gig Carry Extend Padding */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_TCTL_EXT_GCEX_80003ES2LAN" data-ref="_M/DEFAULT_TCTL_EXT_GCEX_80003ES2LAN">DEFAULT_TCTL_EXT_GCEX_80003ES2LAN</dfn>	0x00010000</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_TIPG_IPGT_1000_80003ES2LAN" data-ref="_M/DEFAULT_TIPG_IPGT_1000_80003ES2LAN">DEFAULT_TIPG_IPGT_1000_80003ES2LAN</dfn>	0x8</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_TIPG_IPGT_10_100_80003ES2LAN" data-ref="_M/DEFAULT_TIPG_IPGT_10_100_80003ES2LAN">DEFAULT_TIPG_IPGT_10_100_80003ES2LAN</dfn>	0x9</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* GG82563 PHY Specific Status Register (Page 0, Register 16 */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_POLARITY_REVERSAL_DISABLE" data-ref="_M/GG82563_PSCR_POLARITY_REVERSAL_DISABLE">GG82563_PSCR_POLARITY_REVERSAL_DISABLE</dfn>	0x0002 /* 1=Reversal Dis */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_MASK" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_MASK">GG82563_PSCR_CROSSOVER_MODE_MASK</dfn>	0x0060</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_MDI" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_MDI">GG82563_PSCR_CROSSOVER_MODE_MDI</dfn>		0x0000 /* 00=Manual MDI */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_MDIX" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_MDIX">GG82563_PSCR_CROSSOVER_MODE_MDIX</dfn>	0x0020 /* 01=Manual MDIX */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_AUTO" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_AUTO">GG82563_PSCR_CROSSOVER_MODE_AUTO</dfn>	0x0060 /* 11=Auto crossover */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* PHY Specific Control Register 2 (Page 0, Register 26) */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_REVERSE_AUTO_NEG" data-ref="_M/GG82563_PSCR2_REVERSE_AUTO_NEG">GG82563_PSCR2_REVERSE_AUTO_NEG</dfn>		0x2000 /* 1=Reverse Auto-Neg */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* MAC Specific Control Register (Page 2, Register 21) */</i></td></tr>
<tr><th id="70">70</th><td><i>/* Tx clock speed for Link Down and 1000BASE-T for the following speeds */</i></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_MASK" data-ref="_M/GG82563_MSCR_TX_CLK_MASK">GG82563_MSCR_TX_CLK_MASK</dfn>		0x0007</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_10MBPS_2_5" data-ref="_M/GG82563_MSCR_TX_CLK_10MBPS_2_5">GG82563_MSCR_TX_CLK_10MBPS_2_5</dfn>		0x0004</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_100MBPS_25" data-ref="_M/GG82563_MSCR_TX_CLK_100MBPS_25">GG82563_MSCR_TX_CLK_100MBPS_25</dfn>		0x0005</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_1000MBPS_25" data-ref="_M/GG82563_MSCR_TX_CLK_1000MBPS_25">GG82563_MSCR_TX_CLK_1000MBPS_25</dfn>		0x0007</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_ASSERT_CRS_ON_TX" data-ref="_M/GG82563_MSCR_ASSERT_CRS_ON_TX">GG82563_MSCR_ASSERT_CRS_ON_TX</dfn>		0x0010 /* 1=Assert */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* DSP Distance Register (Page 5, Register 26)</i></td></tr>
<tr><th id="79">79</th><td><i> * 0 = &lt;50M</i></td></tr>
<tr><th id="80">80</th><td><i> * 1 = 50-80M</i></td></tr>
<tr><th id="81">81</th><td><i> * 2 = 80-100M</i></td></tr>
<tr><th id="82">82</th><td><i> * 3 = 110-140M</i></td></tr>
<tr><th id="83">83</th><td><i> * 4 = &gt;140M</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/GG82563_DSPD_CABLE_LENGTH" data-ref="_M/GG82563_DSPD_CABLE_LENGTH">GG82563_DSPD_CABLE_LENGTH</dfn>		0x0007</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/* Kumeran Mode Control Register (Page 193, Register 16) */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_PASS_FALSE_CARRIER" data-ref="_M/GG82563_KMCR_PASS_FALSE_CARRIER">GG82563_KMCR_PASS_FALSE_CARRIER</dfn>		0x0800</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* Max number of times Kumeran read/write should be validated */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/GG82563_MAX_KMRN_RETRY" data-ref="_M/GG82563_MAX_KMRN_RETRY">GG82563_MAX_KMRN_RETRY</dfn>			0x5</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* Power Management Control Register (Page 193, Register 20) */</i></td></tr>
<tr><th id="94">94</th><td><i>/* 1=Enable SERDES Electrical Idle */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_ENABLE_ELECTRICAL_IDLE" data-ref="_M/GG82563_PMCR_ENABLE_ELECTRICAL_IDLE">GG82563_PMCR_ENABLE_ELECTRICAL_IDLE</dfn>	0x0001</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/* In-Band Control Register (Page 194, Register 18) */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/GG82563_ICR_DIS_PADDING" data-ref="_M/GG82563_ICR_DIS_PADDING">GG82563_ICR_DIS_PADDING</dfn>			0x0010 /* Disable Padding */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="34">endif</span></u></td></tr>
<tr><th id="101">101</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_80003es2lan.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/e1000/base/e1000_80003es2lan.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
