INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week11/DAC/DAC.srcs/sources_1/new/DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week11/DAC/DAC.srcs/sources_1/new/LCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week11/DAC/DAC.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week11/DAC/DAC.srcs/sources_1/new/oneshot_universal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneshot_universal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week11/DAC/DAC.srcs/sources_1/new/seg_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week11/DAC/DAC.srcs/sim_1/new/tb_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DAC
