-- Project:   Final
-- Generated: 12/11/2024 02:18:37
-- PSoC Creator  4.4

ENTITY Final IS
    PORT(
        Tx_4(0)_PAD : OUT std_ulogic;
        Rx_4(0)_PAD : IN std_ulogic;
        Tx_3(0)_PAD : OUT std_ulogic;
        servo_pwm(0)_PAD : OUT std_ulogic;
        Rx_3(0)_PAD : IN std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        motor(0)_PAD : OUT std_ulogic;
        HE(0)_PAD : IN std_ulogic;
        Rx_2(0)_PAD : IN std_ulogic;
        Tx_2(0)_PAD : OUT std_ulogic;
        P_front_right(0)_PAD : IN std_ulogic;
        P_left_1(0)_PAD : IN std_ulogic;
        P_left_2(0)_PAD : IN std_ulogic;
        P_right_2(0)_PAD : IN std_ulogic;
        P_right_1(0)_PAD : IN std_ulogic;
        P_front_left(0)_PAD : IN std_ulogic;
        P_front(0)_PAD : IN std_ulogic;
        P_back_left(0)_PAD : IN std_ulogic;
        P_back(0)_PAD : IN std_ulogic;
        P_back_right(0)_PAD : IN std_ulogic;
        LED_status(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Final;

ARCHITECTURE __DEFAULT__ OF Final IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL HE(0)__PA : bit;
    SIGNAL LED_status(0)__PA : bit;
    SIGNAL MODIN10_0 : bit;
    SIGNAL MODIN10_1 : bit;
    SIGNAL MODIN13_3 : bit;
    SIGNAL MODIN13_4 : bit;
    SIGNAL MODIN13_5 : bit;
    SIGNAL MODIN13_6 : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN6_0 : bit;
    SIGNAL MODIN6_1 : bit;
    SIGNAL MODIN9_3 : bit;
    SIGNAL MODIN9_4 : bit;
    SIGNAL MODIN9_5 : bit;
    SIGNAL MODIN9_6 : bit;
    SIGNAL Net_181 : bit;
    SIGNAL Net_234 : bit;
    SIGNAL Net_24 : bit;
    SIGNAL Net_2889 : bit;
    SIGNAL Net_2890 : bit;
    SIGNAL Net_2891 : bit;
    SIGNAL Net_2911 : bit;
    SIGNAL Net_2913 : bit;
    SIGNAL Net_3022 : bit;
    SIGNAL Net_3097 : bit;
    SIGNAL Net_3098 : bit;
    SIGNAL Net_3101 : bit;
    SIGNAL Net_3112 : bit;
    SIGNAL Net_3114 : bit;
    SIGNAL Net_3127 : bit;
    SIGNAL Net_323 : bit;
    SIGNAL Net_3258 : bit;
    SIGNAL Net_3618 : bit;
    SIGNAL Net_3850 : bit;
    SIGNAL Net_4313 : bit;
    SIGNAL Net_4314 : bit;
    SIGNAL Net_4315 : bit;
    SIGNAL Net_4316 : bit;
    SIGNAL Net_4317 : bit;
    SIGNAL Net_4329 : bit;
    SIGNAL Net_4341 : bit;
    SIGNAL Net_4353 : bit;
    SIGNAL Net_70 : bit;
    ATTRIBUTE udbclken_assigned OF Net_70 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_70 : SIGNAL IS true;
    SIGNAL Net_70_local : bit;
    SIGNAL Net_85 : bit;
    ATTRIBUTE udbclken_assigned OF Net_85 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_85 : SIGNAL IS true;
    SIGNAL Net_85_local : bit;
    SIGNAL Net_892 : bit;
    ATTRIBUTE udbclken_assigned OF Net_892 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_892 : SIGNAL IS true;
    SIGNAL Net_892_local : bit;
    SIGNAL Net_898 : bit;
    SIGNAL P_back(0)__PA : bit;
    SIGNAL P_back_left(0)__PA : bit;
    SIGNAL P_back_right(0)__PA : bit;
    SIGNAL P_front(0)__PA : bit;
    SIGNAL P_front_left(0)__PA : bit;
    SIGNAL P_front_right(0)__PA : bit;
    SIGNAL P_left_1(0)__PA : bit;
    SIGNAL P_left_2(0)__PA : bit;
    SIGNAL P_right_1(0)__PA : bit;
    SIGNAL P_right_2(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Rx_2(0)__PA : bit;
    SIGNAL Rx_3(0)__PA : bit;
    SIGNAL Rx_4(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL Tx_2(0)__PA : bit;
    SIGNAL Tx_3(0)__PA : bit;
    SIGNAL Tx_4(0)__PA : bit;
    SIGNAL \LED:control_1\ : bit;
    SIGNAL \LED:control_2\ : bit;
    SIGNAL \LED:control_3\ : bit;
    SIGNAL \LED:control_4\ : bit;
    SIGNAL \LED:control_5\ : bit;
    SIGNAL \LED:control_6\ : bit;
    SIGNAL \LED:control_7\ : bit;
    SIGNAL \MODE:control_1\ : bit;
    SIGNAL \MODE:control_2\ : bit;
    SIGNAL \MODE:control_3\ : bit;
    SIGNAL \MODE:control_4\ : bit;
    SIGNAL \MODE:control_5\ : bit;
    SIGNAL \MODE:control_6\ : bit;
    SIGNAL \MODE:control_7\ : bit;
    SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM:PWMUDB:control_0\ : bit;
    SIGNAL \PWM:PWMUDB:control_1\ : bit;
    SIGNAL \PWM:PWMUDB:control_2\ : bit;
    SIGNAL \PWM:PWMUDB:control_3\ : bit;
    SIGNAL \PWM:PWMUDB:control_4\ : bit;
    SIGNAL \PWM:PWMUDB:control_5\ : bit;
    SIGNAL \PWM:PWMUDB:control_6\ : bit;
    SIGNAL \PWM:PWMUDB:control_7\ : bit;
    SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM:PWMUDB:status_0\ : bit;
    SIGNAL \PWM:PWMUDB:status_2\ : bit;
    SIGNAL \PWM:PWMUDB:status_3\ : bit;
    SIGNAL \PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \STOP:control_1\ : bit;
    SIGNAL \STOP:control_2\ : bit;
    SIGNAL \STOP:control_3\ : bit;
    SIGNAL \STOP:control_4\ : bit;
    SIGNAL \STOP:control_5\ : bit;
    SIGNAL \STOP:control_6\ : bit;
    SIGNAL \STOP:control_7\ : bit;
    SIGNAL \Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE soft OF \Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Timer:TimerUDB:capture_last\ : bit;
    SIGNAL \Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Timer:TimerUDB:int_capt_count_0\ : bit;
    SIGNAL \Timer:TimerUDB:int_capt_count_1\ : bit;
    SIGNAL \Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Timer:TimerUDB:status_tc\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \UART_2:BUART:counter_load_not\ : bit;
    SIGNAL \UART_2:BUART:pollcount_0\ : bit;
    SIGNAL \UART_2:BUART:pollcount_1\ : bit;
    SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_2:BUART:rx_count_0\ : bit;
    SIGNAL \UART_2:BUART:rx_count_1\ : bit;
    SIGNAL \UART_2:BUART:rx_count_2\ : bit;
    SIGNAL \UART_2:BUART:rx_count_3\ : bit;
    SIGNAL \UART_2:BUART:rx_count_4\ : bit;
    SIGNAL \UART_2:BUART:rx_count_5\ : bit;
    SIGNAL \UART_2:BUART:rx_count_6\ : bit;
    SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_2:BUART:rx_last\ : bit;
    SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_2:BUART:rx_state_0\ : bit;
    SIGNAL \UART_2:BUART:rx_state_2\ : bit;
    SIGNAL \UART_2:BUART:rx_state_3\ : bit;
    SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_2:BUART:rx_status_3\ : bit;
    SIGNAL \UART_2:BUART:rx_status_4\ : bit;
    SIGNAL \UART_2:BUART:rx_status_5\ : bit;
    SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_2:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_2:BUART:tx_state_0\ : bit;
    SIGNAL \UART_2:BUART:tx_state_1\ : bit;
    SIGNAL \UART_2:BUART:tx_state_2\ : bit;
    SIGNAL \UART_2:BUART:tx_status_0\ : bit;
    SIGNAL \UART_2:BUART:tx_status_2\ : bit;
    SIGNAL \UART_2:BUART:txn\ : bit;
    SIGNAL \UART_2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_2:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_2:Net_9_local\ : bit;
    SIGNAL \UART_3:BUART:counter_load_not\ : bit;
    SIGNAL \UART_3:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_3:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_3:BUART:rx_count_0\ : bit;
    SIGNAL \UART_3:BUART:rx_count_1\ : bit;
    SIGNAL \UART_3:BUART:rx_count_2\ : bit;
    SIGNAL \UART_3:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_3:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_3:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_3:BUART:rx_last\ : bit;
    SIGNAL \UART_3:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_3:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_3:BUART:rx_state_0\ : bit;
    SIGNAL \UART_3:BUART:rx_state_2\ : bit;
    SIGNAL \UART_3:BUART:rx_state_3\ : bit;
    SIGNAL \UART_3:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_3:BUART:rx_status_3\ : bit;
    SIGNAL \UART_3:BUART:rx_status_4\ : bit;
    SIGNAL \UART_3:BUART:rx_status_5\ : bit;
    SIGNAL \UART_3:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_3:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_3:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_3:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_3:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_3:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_3:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_3:BUART:tx_state_0\ : bit;
    SIGNAL \UART_3:BUART:tx_state_1\ : bit;
    SIGNAL \UART_3:BUART:tx_state_2\ : bit;
    SIGNAL \UART_3:BUART:tx_status_0\ : bit;
    SIGNAL \UART_3:BUART:tx_status_2\ : bit;
    SIGNAL \UART_3:BUART:txn\ : bit;
    SIGNAL \UART_3:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_3:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_3:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_3:Net_9_local\ : bit;
    SIGNAL \UART_4:BUART:counter_load_not\ : bit;
    SIGNAL \UART_4:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_4:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_4:BUART:rx_count_0\ : bit;
    SIGNAL \UART_4:BUART:rx_count_1\ : bit;
    SIGNAL \UART_4:BUART:rx_count_2\ : bit;
    SIGNAL \UART_4:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_4:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_4:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_4:BUART:rx_last\ : bit;
    SIGNAL \UART_4:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_4:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_4:BUART:rx_state_0\ : bit;
    SIGNAL \UART_4:BUART:rx_state_2\ : bit;
    SIGNAL \UART_4:BUART:rx_state_3\ : bit;
    SIGNAL \UART_4:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_4:BUART:rx_status_3\ : bit;
    SIGNAL \UART_4:BUART:rx_status_4\ : bit;
    SIGNAL \UART_4:BUART:rx_status_5\ : bit;
    SIGNAL \UART_4:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_4:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_4:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_4:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_4:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_4:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_4:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_4:BUART:tx_state_0\ : bit;
    SIGNAL \UART_4:BUART:tx_state_1\ : bit;
    SIGNAL \UART_4:BUART:tx_state_2\ : bit;
    SIGNAL \UART_4:BUART:tx_status_0\ : bit;
    SIGNAL \UART_4:BUART:tx_status_2\ : bit;
    SIGNAL \UART_4:BUART:txn\ : bit;
    SIGNAL \UART_4:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_4:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_4:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_4:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL motor(0)__PA : bit;
    SIGNAL servo_pwm(0)__PA : bit;
    SIGNAL tmpOE__Tx_4_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Tx_4_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Rx_4(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_4(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF servo_pwm(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF servo_pwm(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Rx_3(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_3(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF motor(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF motor(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF HE(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF HE(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Rx_2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Rx_2(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF P_front_right(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF P_front_right(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF P_left_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF P_left_1(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF P_left_2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF P_left_2(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF P_right_2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF P_right_2(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF P_right_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF P_right_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF P_front_left(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF P_front_left(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF P_front(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF P_front(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF P_back_left(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF P_back_left(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF P_back(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF P_back(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF P_back_right(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF P_back_right(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF LED_status(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF LED_status(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Net_4314 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \UART_3:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_4313 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \UART_4:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_counter_load\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_postpoll\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_status_5\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_4316 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:status_2\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_3258 : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:status_tc\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF Net_4315 : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \UART_2:BUART:counter_load_not\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_status_0\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_status_2\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_counter_load\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_postpoll\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_4\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_5\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF Net_2913 : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF Net_2911 : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF Net_234 : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF Net_3618 : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF Net_3098 : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF Net_3097 : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \UART_3:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \UART_3:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \UART_3:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \UART_3:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \UART_4:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART_4:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART_4:BUART:sTX:TxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \UART_4:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART_4:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:TxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \MODE:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \STOP:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \LED:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \UART_3:BUART:txn\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_state_1\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_state_0\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_state_2\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_bitclk\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_state_0\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_load_fifo\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_state_3\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_state_2\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_bitclk_enable\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_status_3\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \UART_3:BUART:rx_last\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_0\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF Net_24 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \UART_4:BUART:txn\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_state_1\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_state_0\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_state_2\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_bitclk\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \UART_4:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_state_0\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_load_fifo\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_state_3\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_state_2\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_bitclk_enable\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF MODIN6_1 : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF MODIN6_0 : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_status_3\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \UART_4:BUART:rx_last\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF MODIN10_1 : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF MODIN10_0 : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:status_0\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF Net_181 : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:capture_last\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \UART_2:BUART:txn\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_1\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_0\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_2\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_bitclk\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_0\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_load_fifo\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_3\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_2\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \UART_2:BUART:pollcount_1\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \UART_2:BUART:pollcount_0\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_3\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_last\ : LABEL IS "macrocell119";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \UART_4:Net_9\,
            dclk_0 => \UART_4:Net_9_local\,
            dclk_glb_1 => \UART_1:Net_9\,
            dclk_1 => \UART_1:Net_9_local\,
            dclk_glb_2 => \UART_2:Net_9\,
            dclk_2 => \UART_2:Net_9_local\,
            dclk_glb_3 => \UART_3:Net_9\,
            dclk_3 => \UART_3:Net_9_local\,
            dclk_glb_4 => Net_70,
            dclk_4 => Net_70_local,
            dclk_glb_5 => Net_892,
            dclk_5 => Net_892_local,
            dclk_glb_6 => Net_85,
            dclk_6 => Net_85_local);

    Tx_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83d9836c-1d22-42b8-b67a-4f7cf9fbde3c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_4(0)__PA,
            oe => open,
            pin_input => Net_4313,
            pad_out => Tx_4(0)_PAD,
            pad_in => Tx_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "626fd37d-277e-48ea-8189-0b8ec287f2c5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_4(0)__PA,
            oe => open,
            fb => Net_4317,
            pad_in => Rx_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b32cd975-2a77-4025-92f9-6fd1db9c4df6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_3(0)__PA,
            oe => open,
            pin_input => Net_4314,
            pad_out => Tx_3(0)_PAD,
            pad_in => Tx_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    servo_pwm:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    servo_pwm(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "servo_pwm",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => servo_pwm(0)__PA,
            oe => open,
            pin_input => Net_24,
            pad_out => servo_pwm(0)_PAD,
            pad_in => servo_pwm(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "9ace532e-4a20-4ed2-a2b4-848cad9a6121",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_3(0)__PA,
            oe => open,
            fb => Net_4329,
            pad_in => Rx_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_4353,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_4316,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "984269cc-4d2d-4778-aa6c-4b1241358fd6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor(0)__PA,
            oe => open,
            pin_input => Net_3258,
            pad_out => motor(0)_PAD,
            pad_in => motor(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HE:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f0e2d7ef-b041-4d4b-ab62-cfd049bf98c7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HE(0)__PA,
            oe => open,
            fb => Net_3127,
            pad_in => HE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c3c8bbc3-ddb7-43e8-a44b-016294f94e66",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_2(0)__PA,
            oe => open,
            fb => Net_4341,
            pad_in => Rx_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "86a11b86-0c24-4736-8b39-be8de8223662",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_2(0)__PA,
            oe => open,
            pin_input => Net_4315,
            pad_out => Tx_2(0)_PAD,
            pad_in => Tx_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_front_right:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7a3ce083-5421-405b-ba24-c36efce5eef9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_front_right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_front_right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P_front_right(0)__PA,
            oe => open,
            fb => Net_3022,
            pad_in => P_front_right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_left_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "113c546a-702d-4ef0-a0e0-2f80be33f0de",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_left_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_left_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_left_1(0)__PA,
            oe => open,
            pad_in => P_left_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_left_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a65797af-a21e-4cf7-a0dd-1b5701af8bee",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_left_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_left_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_left_2(0)__PA,
            oe => open,
            pad_in => P_left_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_right_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "81b3d14e-8160-40d7-b8f3-997d503a0726",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_right_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_right_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_right_2(0)__PA,
            oe => open,
            pad_in => P_right_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_right_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0a485c91-328c-4317-8c01-86093c274d29",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_right_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_right_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_right_1(0)__PA,
            oe => open,
            pad_in => P_right_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_front_left:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_front_left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_front_left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P_front_left(0)__PA,
            oe => open,
            fb => Net_2890,
            pad_in => P_front_left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_front:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6ab4de01-1a1a-43af-86fb-f57b7484a7cd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_front(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_front",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P_front(0)__PA,
            oe => open,
            fb => Net_2891,
            pad_in => P_front(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_back_left:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "9caca911-9509-4d64-9add-55d1bbeaae3e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_back_left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_back_left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P_back_left(0)__PA,
            oe => open,
            fb => Net_3114,
            pad_in => P_back_left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_back:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b084f5c5-4c20-4f0b-af93-05a9316ccdf3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_back(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_back",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P_back(0)__PA,
            oe => open,
            fb => Net_3101,
            pad_in => P_back(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_back_right:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "792c9118-ccb4-4b75-ae7f-3af673aad9ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_back_right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_back_right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P_back_right(0)__PA,
            oe => open,
            fb => Net_3112,
            pad_in => P_back_right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_status:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "322b6e5d-6626-4858-ba1d-91102d3103a8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_status(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_status",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_status(0)__PA,
            oe => open,
            pin_input => Net_3850,
            pad_out => LED_status(0)_PAD,
            pad_in => LED_status(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_4314:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_4314,
            main_0 => \UART_3:BUART:txn\);

    \UART_3:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:counter_load_not\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\);

    \UART_3:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_status_0\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_fifo_empty\,
            main_4 => \UART_3:BUART:tx_state_2\);

    \UART_3:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_status_2\,
            main_0 => \UART_3:BUART:tx_fifo_notfull\);

    \UART_3:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_counter_load\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_state_3\,
            main_3 => \UART_3:BUART:rx_state_2\);

    \UART_3:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_postpoll\,
            main_0 => Net_4329,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \UART_3:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_status_4\,
            main_0 => \UART_3:BUART:rx_load_fifo\,
            main_1 => \UART_3:BUART:rx_fifofull\);

    \UART_3:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_status_5\,
            main_0 => \UART_3:BUART:rx_fifonotempty\,
            main_1 => \UART_3:BUART:rx_state_stop1_reg\);

    \PWM_1:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:status_2\,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:tc_i\);

    Net_4313:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_4313,
            main_0 => \UART_4:BUART:txn\);

    \UART_4:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:counter_load_not\,
            main_0 => \UART_4:BUART:tx_state_1\,
            main_1 => \UART_4:BUART:tx_state_0\,
            main_2 => \UART_4:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_4:BUART:tx_state_2\);

    \UART_4:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_status_0\,
            main_0 => \UART_4:BUART:tx_state_1\,
            main_1 => \UART_4:BUART:tx_state_0\,
            main_2 => \UART_4:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_4:BUART:tx_fifo_empty\,
            main_4 => \UART_4:BUART:tx_state_2\);

    \UART_4:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_status_2\,
            main_0 => \UART_4:BUART:tx_fifo_notfull\);

    \UART_4:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_counter_load\,
            main_0 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_4:BUART:rx_state_0\,
            main_2 => \UART_4:BUART:rx_state_3\,
            main_3 => \UART_4:BUART:rx_state_2\);

    \UART_4:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_postpoll\,
            main_0 => Net_4317,
            main_1 => MODIN6_1,
            main_2 => MODIN6_0);

    \UART_4:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_status_4\,
            main_0 => \UART_4:BUART:rx_load_fifo\,
            main_1 => \UART_4:BUART:rx_fifofull\);

    \UART_4:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_status_5\,
            main_0 => \UART_4:BUART:rx_fifonotempty\,
            main_1 => \UART_4:BUART:rx_state_stop1_reg\);

    Net_4316:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_4316,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => Net_4353,
            main_1 => MODIN10_1,
            main_2 => MODIN10_0);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:status_2\,
            main_0 => \PWM:PWMUDB:runmode_enable\,
            main_1 => \PWM:PWMUDB:tc_i\);

    Net_3258:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3258,
            main_0 => Net_181,
            main_1 => Net_323);

    \Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:capt_fifo_load\,
            main_0 => \Timer:TimerUDB:control_7\,
            main_1 => Net_3127,
            main_2 => \Timer:TimerUDB:capture_last\);

    \Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:status_tc\,
            main_0 => \Timer:TimerUDB:control_7\,
            main_1 => \Timer:TimerUDB:per_zero\);

    Net_4315:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_4315,
            main_0 => \UART_2:BUART:txn\);

    \UART_2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:counter_load_not\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_status_0\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_fifo_empty\,
            main_4 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_status_2\,
            main_0 => \UART_2:BUART:tx_fifo_notfull\);

    \UART_2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_counter_load\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\);

    \UART_2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_postpoll\,
            main_0 => \UART_2:BUART:pollcount_1\,
            main_1 => Net_4341,
            main_2 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_4\,
            main_0 => \UART_2:BUART:rx_load_fifo\,
            main_1 => \UART_2:BUART:rx_fifofull\);

    \UART_2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_5\,
            main_0 => \UART_2:BUART:rx_fifonotempty\,
            main_1 => \UART_2:BUART:rx_state_stop1_reg\);

    Net_2913:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2913,
            main_0 => Net_2890,
            main_1 => Net_2889);

    Net_2911:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2911,
            main_0 => Net_3022,
            main_1 => Net_2889);

    Net_234:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_234,
            main_0 => Net_2889,
            main_1 => Net_2891);

    Net_3618:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3618,
            main_0 => Net_2889,
            main_1 => Net_3101);

    Net_3098:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3098,
            main_0 => Net_2889,
            main_1 => Net_3112);

    Net_3097:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3097,
            main_0 => Net_2889,
            main_1 => Net_3114);

    \UART_3:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            cs_addr_2 => \UART_3:BUART:tx_state_1\,
            cs_addr_1 => \UART_3:BUART:tx_state_0\,
            cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_3:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            cs_addr_0 => \UART_3:BUART:counter_load_not\,
            ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_3:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_3:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_3:BUART:tx_fifo_notfull\,
            status_2 => \UART_3:BUART:tx_status_2\,
            status_1 => \UART_3:BUART:tx_fifo_empty\,
            status_0 => \UART_3:BUART:tx_status_0\);

    \UART_3:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            cs_addr_2 => \UART_3:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_3:BUART:rx_state_0\,
            cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\,
            route_si => \UART_3:BUART:rx_postpoll\,
            f0_load => \UART_3:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_3:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_3:Net_9\,
            reset => open,
            load => \UART_3:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART_3:BUART:rx_count_2\,
            count_1 => \UART_3:BUART:rx_count_1\,
            count_0 => \UART_3:BUART:rx_count_0\,
            tc => \UART_3:BUART:rx_count7_tc\);

    \UART_3:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            status_6 => open,
            status_5 => \UART_3:BUART:rx_status_5\,
            status_4 => \UART_3:BUART:rx_status_4\,
            status_3 => \UART_3:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \PWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            control_7 => \PWM_1:PWMUDB:control_7\,
            control_6 => \PWM_1:PWMUDB:control_6\,
            control_5 => \PWM_1:PWMUDB:control_5\,
            control_4 => \PWM_1:PWMUDB:control_4\,
            control_3 => \PWM_1:PWMUDB:control_3\,
            control_2 => \PWM_1:PWMUDB:control_2\,
            control_1 => \PWM_1:PWMUDB:control_1\,
            control_0 => \PWM_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_1:PWMUDB:status_3\,
            status_2 => \PWM_1:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_1:PWMUDB:status_0\);

    \PWM_1:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\,
            z0_comb => \PWM_1:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \UART_4:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_4:Net_9\,
            cs_addr_2 => \UART_4:BUART:tx_state_1\,
            cs_addr_1 => \UART_4:BUART:tx_state_0\,
            cs_addr_0 => \UART_4:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_4:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_4:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_4:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_4:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_4:Net_9\,
            cs_addr_0 => \UART_4:BUART:counter_load_not\,
            ce0_reg => \UART_4:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_4:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_4:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_4:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_4:BUART:tx_fifo_notfull\,
            status_2 => \UART_4:BUART:tx_status_2\,
            status_1 => \UART_4:BUART:tx_fifo_empty\,
            status_0 => \UART_4:BUART:tx_status_0\);

    \UART_4:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_4:Net_9\,
            cs_addr_2 => \UART_4:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_4:BUART:rx_state_0\,
            cs_addr_0 => \UART_4:BUART:rx_bitclk_enable\,
            route_si => \UART_4:BUART:rx_postpoll\,
            f0_load => \UART_4:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_4:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_4:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_4:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_4:Net_9\,
            reset => open,
            load => \UART_4:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN9_6,
            count_5 => MODIN9_5,
            count_4 => MODIN9_4,
            count_3 => MODIN9_3,
            count_2 => \UART_4:BUART:rx_count_2\,
            count_1 => \UART_4:BUART:rx_count_1\,
            count_0 => \UART_4:BUART:rx_count_0\,
            tc => \UART_4:BUART:rx_count7_tc\);

    \UART_4:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_4:Net_9\,
            status_6 => open,
            status_5 => \UART_4:BUART:rx_status_5\,
            status_4 => \UART_4:BUART:rx_status_4\,
            status_3 => \UART_4:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN13_6,
            count_5 => MODIN13_5,
            count_4 => MODIN13_4,
            count_3 => MODIN13_3,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_85,
            control_7 => \PWM:PWMUDB:control_7\,
            control_6 => \PWM:PWMUDB:control_6\,
            control_5 => \PWM:PWMUDB:control_5\,
            control_4 => \PWM:PWMUDB:control_4\,
            control_3 => \PWM:PWMUDB:control_3\,
            control_2 => \PWM:PWMUDB:control_2\,
            control_1 => \PWM:PWMUDB:control_1\,
            control_0 => \PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_85,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM:PWMUDB:status_3\,
            status_2 => \PWM:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM:PWMUDB:status_0\);

    \PWM:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_85,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            cl0_comb => \PWM:PWMUDB:cmp1_less\,
            z0_comb => \PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_892,
            control_7 => \Timer:TimerUDB:control_7\,
            control_6 => \Timer:TimerUDB:control_6\,
            control_5 => \Timer:TimerUDB:control_5\,
            control_4 => \Timer:TimerUDB:control_4\,
            control_3 => \Timer:TimerUDB:control_3\,
            control_2 => \Timer:TimerUDB:control_2\,
            control_1 => \Timer:TimerUDB:control_1\,
            control_0 => \Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_892,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer:TimerUDB:status_3\,
            status_2 => \Timer:TimerUDB:status_2\,
            status_1 => \Timer:TimerUDB:capt_int_temp\,
            status_0 => \Timer:TimerUDB:status_tc\,
            interrupt => Net_898);

    \Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_892,
            cs_addr_1 => \Timer:TimerUDB:control_7\,
            cs_addr_0 => \Timer:TimerUDB:per_zero\,
            f0_load => \Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_892,
            cs_addr_1 => \Timer:TimerUDB:control_7\,
            cs_addr_0 => \Timer:TimerUDB:per_zero\,
            f0_load => \Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    HE_Interrupt:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_898,
            clock => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:tx_state_1\,
            cs_addr_1 => \UART_2:BUART:tx_state_0\,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_0 => \UART_2:BUART:counter_load_not\,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_2:BUART:tx_fifo_notfull\,
            status_2 => \UART_2:BUART:tx_status_2\,
            status_1 => \UART_2:BUART:tx_fifo_empty\,
            status_0 => \UART_2:BUART:tx_status_0\);

    \UART_2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_2:BUART:rx_state_0\,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\,
            route_si => \UART_2:BUART:rx_postpoll\,
            f0_load => \UART_2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_2:Net_9\,
            reset => open,
            load => \UART_2:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_2:BUART:rx_count_6\,
            count_5 => \UART_2:BUART:rx_count_5\,
            count_4 => \UART_2:BUART:rx_count_4\,
            count_3 => \UART_2:BUART:rx_count_3\,
            count_2 => \UART_2:BUART:rx_count_2\,
            count_1 => \UART_2:BUART:rx_count_1\,
            count_0 => \UART_2:BUART:rx_count_0\,
            tc => \UART_2:BUART:rx_count7_tc\);

    \UART_2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => \UART_2:BUART:rx_status_5\,
            status_4 => \UART_2:BUART:rx_status_4\,
            status_3 => \UART_2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \MODE:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MODE:control_7\,
            control_6 => \MODE:control_6\,
            control_5 => \MODE:control_5\,
            control_4 => \MODE:control_4\,
            control_3 => \MODE:control_3\,
            control_2 => \MODE:control_2\,
            control_1 => \MODE:control_1\,
            control_0 => Net_2889,
            busclk => ClockBlock_BUS_CLK);

    turn_interrupt:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_234,
            clock => ClockBlock_BUS_CLK);

    front_right_interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2911,
            clock => ClockBlock_BUS_CLK);

    front_left_interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2913,
            clock => ClockBlock_BUS_CLK);

    front_interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_234,
            clock => ClockBlock_BUS_CLK);

    \STOP:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \STOP:control_7\,
            control_6 => \STOP:control_6\,
            control_5 => \STOP:control_5\,
            control_4 => \STOP:control_4\,
            control_3 => \STOP:control_3\,
            control_2 => \STOP:control_2\,
            control_1 => \STOP:control_1\,
            control_0 => Net_323,
            busclk => ClockBlock_BUS_CLK);

    back_interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3618,
            clock => ClockBlock_BUS_CLK);

    back_left_interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3097,
            clock => ClockBlock_BUS_CLK);

    back_right_interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3098,
            clock => ClockBlock_BUS_CLK);

    \LED:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LED:control_7\,
            control_6 => \LED:control_6\,
            control_5 => \LED:control_5\,
            control_4 => \LED:control_4\,
            control_3 => \LED:control_3\,
            control_2 => \LED:control_2\,
            control_1 => \LED:control_1\,
            control_0 => Net_3850,
            busclk => ClockBlock_BUS_CLK);

    \UART_3:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:txn\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:txn\,
            main_1 => \UART_3:BUART:tx_state_1\,
            main_2 => \UART_3:BUART:tx_state_0\,
            main_3 => \UART_3:BUART:tx_shift_out\,
            main_4 => \UART_3:BUART:tx_state_2\,
            main_5 => \UART_3:BUART:tx_counter_dp\,
            main_6 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_state_1\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\,
            main_4 => \UART_3:BUART:tx_counter_dp\,
            main_5 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_state_0\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_fifo_empty\,
            main_4 => \UART_3:BUART:tx_state_2\,
            main_5 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_state_2\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\,
            main_4 => \UART_3:BUART:tx_counter_dp\,
            main_5 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_bitclk\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\);

    \UART_3:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_3:Net_9\);

    \UART_3:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_state_0\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_bitclk_enable\,
            main_3 => \UART_3:BUART:rx_state_3\,
            main_4 => \UART_3:BUART:rx_state_2\,
            main_5 => Net_4329,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \UART_3:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_load_fifo\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_bitclk_enable\,
            main_3 => \UART_3:BUART:rx_state_3\,
            main_4 => \UART_3:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_3:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_state_3\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_bitclk_enable\,
            main_3 => \UART_3:BUART:rx_state_3\,
            main_4 => \UART_3:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_3:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_state_2\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_bitclk_enable\,
            main_3 => \UART_3:BUART:rx_state_3\,
            main_4 => \UART_3:BUART:rx_state_2\,
            main_5 => Net_4329,
            main_6 => \UART_3:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \UART_3:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_bitclk_enable\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:rx_count_2\,
            main_1 => \UART_3:BUART:rx_count_1\,
            main_2 => \UART_3:BUART:rx_count_0\);

    \UART_3:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_state_3\,
            main_3 => \UART_3:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:rx_count_2\,
            main_1 => \UART_3:BUART:rx_count_1\,
            main_2 => Net_4329,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:rx_count_2\,
            main_1 => \UART_3:BUART:rx_count_1\,
            main_2 => Net_4329,
            main_3 => MODIN1_0);

    \UART_3:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_status_3\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_3:BUART:rx_state_0\,
            main_2 => \UART_3:BUART:rx_bitclk_enable\,
            main_3 => \UART_3:BUART:rx_state_3\,
            main_4 => \UART_3:BUART:rx_state_2\,
            main_5 => Net_4329,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \UART_3:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:rx_last\,
            clock_0 => \UART_3:Net_9\,
            main_0 => Net_4329);

    \PWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:runmode_enable\,
            clock_0 => Net_70,
            main_0 => \PWM_1:PWMUDB:control_7\);

    \PWM_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:prevCompare1\,
            clock_0 => Net_70,
            main_0 => \PWM_1:PWMUDB:cmp1_less\);

    \PWM_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:status_0\,
            clock_0 => Net_70,
            main_0 => \PWM_1:PWMUDB:prevCompare1\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    Net_24:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_24,
            clock_0 => Net_70,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    \UART_4:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:txn\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:txn\,
            main_1 => \UART_4:BUART:tx_state_1\,
            main_2 => \UART_4:BUART:tx_state_0\,
            main_3 => \UART_4:BUART:tx_shift_out\,
            main_4 => \UART_4:BUART:tx_state_2\,
            main_5 => \UART_4:BUART:tx_counter_dp\,
            main_6 => \UART_4:BUART:tx_bitclk\);

    \UART_4:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_state_1\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_state_1\,
            main_1 => \UART_4:BUART:tx_state_0\,
            main_2 => \UART_4:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_4:BUART:tx_state_2\,
            main_4 => \UART_4:BUART:tx_counter_dp\,
            main_5 => \UART_4:BUART:tx_bitclk\);

    \UART_4:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_state_0\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_state_1\,
            main_1 => \UART_4:BUART:tx_state_0\,
            main_2 => \UART_4:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_4:BUART:tx_fifo_empty\,
            main_4 => \UART_4:BUART:tx_state_2\,
            main_5 => \UART_4:BUART:tx_bitclk\);

    \UART_4:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_state_2\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_state_1\,
            main_1 => \UART_4:BUART:tx_state_0\,
            main_2 => \UART_4:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_4:BUART:tx_state_2\,
            main_4 => \UART_4:BUART:tx_counter_dp\,
            main_5 => \UART_4:BUART:tx_bitclk\);

    \UART_4:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_bitclk\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_state_1\,
            main_1 => \UART_4:BUART:tx_state_0\,
            main_2 => \UART_4:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_4:BUART:tx_state_2\);

    \UART_4:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_4:Net_9\);

    \UART_4:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_9) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_state_0\,
            clock_0 => \UART_4:Net_9\,
            main_0 => Net_4317,
            main_1 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_4:BUART:rx_state_0\,
            main_3 => \UART_4:BUART:rx_bitclk_enable\,
            main_4 => \UART_4:BUART:rx_state_3\,
            main_5 => \UART_4:BUART:rx_state_2\,
            main_6 => MODIN6_1,
            main_7 => MODIN6_0,
            main_8 => MODIN9_6,
            main_9 => MODIN9_5,
            main_10 => MODIN9_4);

    \UART_4:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_load_fifo\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_4:BUART:rx_state_0\,
            main_2 => \UART_4:BUART:rx_bitclk_enable\,
            main_3 => \UART_4:BUART:rx_state_3\,
            main_4 => \UART_4:BUART:rx_state_2\,
            main_5 => MODIN9_6,
            main_6 => MODIN9_5,
            main_7 => MODIN9_4);

    \UART_4:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_state_3\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_4:BUART:rx_state_0\,
            main_2 => \UART_4:BUART:rx_bitclk_enable\,
            main_3 => \UART_4:BUART:rx_state_3\,
            main_4 => \UART_4:BUART:rx_state_2\,
            main_5 => MODIN9_6,
            main_6 => MODIN9_5,
            main_7 => MODIN9_4);

    \UART_4:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_6) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_8) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_state_2\,
            clock_0 => \UART_4:Net_9\,
            main_0 => Net_4317,
            main_1 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_4:BUART:rx_state_0\,
            main_3 => \UART_4:BUART:rx_bitclk_enable\,
            main_4 => \UART_4:BUART:rx_state_3\,
            main_5 => \UART_4:BUART:rx_state_2\,
            main_6 => \UART_4:BUART:rx_last\,
            main_7 => MODIN9_6,
            main_8 => MODIN9_5,
            main_9 => MODIN9_4);

    \UART_4:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_bitclk_enable\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:rx_count_2\,
            main_1 => \UART_4:BUART:rx_count_1\,
            main_2 => \UART_4:BUART:rx_count_0\);

    \UART_4:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_4:Net_9\,
            main_0 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_4:BUART:rx_state_0\,
            main_2 => \UART_4:BUART:rx_state_3\,
            main_3 => \UART_4:BUART:rx_state_2\);

    MODIN6_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN6_1,
            clock_0 => \UART_4:Net_9\,
            main_0 => Net_4317,
            main_1 => \UART_4:BUART:rx_count_2\,
            main_2 => \UART_4:BUART:rx_count_1\,
            main_3 => MODIN6_1,
            main_4 => MODIN6_0);

    MODIN6_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN6_0,
            clock_0 => \UART_4:Net_9\,
            main_0 => Net_4317,
            main_1 => \UART_4:BUART:rx_count_2\,
            main_2 => \UART_4:BUART:rx_count_1\,
            main_3 => MODIN6_0);

    \UART_4:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_status_3\,
            clock_0 => \UART_4:Net_9\,
            main_0 => Net_4317,
            main_1 => \UART_4:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_4:BUART:rx_state_0\,
            main_3 => \UART_4:BUART:rx_bitclk_enable\,
            main_4 => \UART_4:BUART:rx_state_3\,
            main_5 => \UART_4:BUART:rx_state_2\,
            main_6 => MODIN6_1,
            main_7 => MODIN6_0);

    \UART_4:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_4:BUART:rx_last\,
            clock_0 => \UART_4:Net_9\,
            main_0 => Net_4317);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => Net_4353,
            main_6 => MODIN10_1,
            main_7 => MODIN10_0,
            main_8 => MODIN13_6,
            main_9 => MODIN13_5,
            main_10 => MODIN13_4);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => MODIN13_6,
            main_6 => MODIN13_5,
            main_7 => MODIN13_4);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => MODIN13_6,
            main_6 => MODIN13_5,
            main_7 => MODIN13_4);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => Net_4353,
            main_6 => \UART_1:BUART:rx_last\,
            main_7 => MODIN13_6,
            main_8 => MODIN13_5,
            main_9 => MODIN13_4);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    MODIN10_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN10_1,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_4353,
            main_3 => MODIN10_1,
            main_4 => MODIN10_0);

    MODIN10_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN10_0,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_4353,
            main_3 => MODIN10_0);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => Net_4353,
            main_6 => MODIN10_1,
            main_7 => MODIN10_0);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_4353);

    \PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_85,
            main_0 => \PWM:PWMUDB:control_7\);

    \PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_85,
            main_0 => \PWM:PWMUDB:cmp1_less\);

    \PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:status_0\,
            clock_0 => Net_85,
            main_0 => \PWM:PWMUDB:prevCompare1\,
            main_1 => \PWM:PWMUDB:cmp1_less\);

    Net_181:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_181,
            clock_0 => Net_85,
            main_0 => \PWM:PWMUDB:runmode_enable\,
            main_1 => \PWM:PWMUDB:cmp1_less\);

    \Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:capture_last\,
            clock_0 => Net_892,
            main_0 => Net_3127);

    \Timer:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3) + (main_0 * main_2 * main_4) + (!main_1 * main_2 * main_4) + (main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:int_capt_count_1\,
            clock_0 => Net_892,
            main_0 => \Timer:TimerUDB:control_1\,
            main_1 => \Timer:TimerUDB:control_0\,
            main_2 => \Timer:TimerUDB:capt_fifo_load\,
            main_3 => \Timer:TimerUDB:int_capt_count_1\,
            main_4 => \Timer:TimerUDB:int_capt_count_0\);

    \Timer:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * !main_1 * main_3 * !main_4) + (!main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:int_capt_count_0\,
            clock_0 => Net_892,
            main_0 => \Timer:TimerUDB:control_1\,
            main_1 => \Timer:TimerUDB:control_0\,
            main_2 => \Timer:TimerUDB:capt_fifo_load\,
            main_3 => \Timer:TimerUDB:int_capt_count_1\,
            main_4 => \Timer:TimerUDB:int_capt_count_0\);

    \Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_892,
            main_0 => \Timer:TimerUDB:control_1\,
            main_1 => \Timer:TimerUDB:control_0\,
            main_2 => \Timer:TimerUDB:capt_fifo_load\,
            main_3 => \Timer:TimerUDB:int_capt_count_1\,
            main_4 => \Timer:TimerUDB:int_capt_count_0\);

    \UART_2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:txn\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:txn\,
            main_1 => \UART_2:BUART:tx_state_1\,
            main_2 => \UART_2:BUART:tx_state_0\,
            main_3 => \UART_2:BUART:tx_shift_out\,
            main_4 => \UART_2:BUART:tx_state_2\,
            main_5 => \UART_2:BUART:tx_counter_dp\,
            main_6 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_1\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\,
            main_4 => \UART_2:BUART:tx_counter_dp\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_fifo_empty\,
            main_4 => \UART_2:BUART:tx_state_2\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\,
            main_4 => \UART_2:BUART:tx_counter_dp\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_bitclk\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_2:Net_9\);

    \UART_2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\,
            main_7 => \UART_2:BUART:rx_count_4\,
            main_8 => \UART_2:BUART:pollcount_1\,
            main_9 => Net_4341,
            main_10 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_load_fifo\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\,
            main_7 => \UART_2:BUART:rx_count_4\);

    \UART_2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\,
            main_7 => \UART_2:BUART:rx_count_4\);

    \UART_2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\,
            main_7 => \UART_2:BUART:rx_count_4\,
            main_8 => Net_4341,
            main_9 => \UART_2:BUART:rx_last\);

    \UART_2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_bitclk_enable\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:rx_count_0\);

    \UART_2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\);

    \UART_2:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:pollcount_1\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:pollcount_1\,
            main_3 => Net_4341,
            main_4 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:pollcount_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => Net_4341,
            main_3 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:pollcount_1\,
            main_6 => Net_4341,
            main_7 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_last\,
            clock_0 => \UART_2:Net_9\,
            main_0 => Net_4341);

END __DEFAULT__;
