// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFSobel3x3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_mat_V_V_dout,
        p_src_mat_V_V_empty_n,
        p_src_mat_V_V_read,
        p_out_mat_V_V_din,
        p_out_mat_V_V_full_n,
        p_out_mat_V_V_write,
        p_out_mat1_V_V_din,
        p_out_mat1_V_V_full_n,
        p_out_mat1_V_V_write
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_pp0_stage0 = 13'd8;
parameter    ap_ST_fsm_state7 = 13'd16;
parameter    ap_ST_fsm_state8 = 13'd32;
parameter    ap_ST_fsm_state9 = 13'd64;
parameter    ap_ST_fsm_state10 = 13'd128;
parameter    ap_ST_fsm_state11 = 13'd256;
parameter    ap_ST_fsm_state12 = 13'd512;
parameter    ap_ST_fsm_state13 = 13'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 13'd2048;
parameter    ap_ST_fsm_state23 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_mat_V_V_dout;
input   p_src_mat_V_V_empty_n;
output   p_src_mat_V_V_read;
output  [15:0] p_out_mat_V_V_din;
input   p_out_mat_V_V_full_n;
output   p_out_mat_V_V_write;
output  [15:0] p_out_mat1_V_V_din;
input   p_out_mat1_V_V_full_n;
output   p_out_mat1_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_mat_V_V_read;
reg p_out_mat_V_V_write;
reg p_out_mat1_V_V_write;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_mat_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond1_i_reg_1113;
reg   [0:0] or_cond_i_reg_1129;
reg    p_out_mat_V_V_blk_n;
reg    ap_enable_reg_pp1_iter8;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter7_reg;
reg   [0:0] tmp_20_reg_1153;
reg   [0:0] tmp_20_reg_1153_pp1_iter7_reg;
reg    p_out_mat1_V_V_blk_n;
reg   [10:0] t_V_reg_310;
reg   [10:0] t_V_reg_310_pp0_iter1_reg;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [10:0] t_V_8_reg_378;
reg   [10:0] t_V_8_reg_378_pp1_iter1_reg;
wire    ap_block_state14_pp1_stage0_iter0;
reg    ap_predicate_op147_read_state15;
reg    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_state16_pp1_stage0_iter2;
wire    ap_block_state17_pp1_stage0_iter3;
wire    ap_block_state18_pp1_stage0_iter4;
wire    ap_block_state19_pp1_stage0_iter5;
wire    ap_block_state20_pp1_stage0_iter6;
wire    ap_block_state21_pp1_stage0_iter7;
reg    ap_predicate_op222_write_state22;
reg    ap_predicate_op223_write_state22;
reg    ap_block_state22_pp1_stage0_iter8;
reg    ap_block_pp1_stage0_11001;
reg   [10:0] t_V_8_reg_378_pp1_iter2_reg;
reg   [7:0] src_buf_2_1_reg_390;
reg   [7:0] src_buf_2_1_reg_390_pp1_iter6_reg;
reg   [7:0] src_buf_2_reg_402;
reg   [7:0] src_buf_1_1_reg_414;
reg   [7:0] src_buf_1_reg_426;
reg   [7:0] src_buf_0_1_reg_438;
reg   [7:0] src_buf_0_1_reg_438_pp1_iter6_reg;
reg   [7:0] src_buf_reg_450;
reg   [7:0] storemerge_reg_462;
reg   [7:0] reg_474;
wire   [7:0] buf_0_V_q0;
reg   [7:0] reg_481;
wire    ap_CS_fsm_state9;
reg    ap_enable_reg_pp1_iter4;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter3_reg;
wire   [7:0] buf_1_V_q0;
reg   [7:0] reg_485;
wire   [7:0] buf_2_V_q0;
reg   [7:0] reg_489;
reg   [12:0] row_ind_2_V_1_load_reg_985;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_2_V_2_load_reg_990;
reg   [12:0] row_ind_2_V_load_reg_996;
wire   [1:0] init_row_ind_fu_508_p2;
wire   [31:0] init_buf_fu_533_p1;
wire   [0:0] exitcond3_fu_502_p2;
wire   [31:0] tmp_3_fu_537_p1;
reg   [31:0] tmp_3_reg_1014;
wire   [0:0] tmp_4_fu_541_p2;
wire    ap_CS_fsm_state3;
wire   [1:0] tmp_19_fu_546_p1;
reg   [1:0] tmp_19_reg_1023;
wire   [1:0] tmp_24_fu_550_p1;
reg   [1:0] tmp_24_reg_1027;
wire   [0:0] exitcond2_fu_553_p2;
reg   [0:0] exitcond2_reg_1032;
wire   [10:0] col_V_fu_559_p2;
reg   [10:0] col_V_reg_1036;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] init_buf_1_fu_572_p2;
wire    ap_CS_fsm_state7;
wire   [10:0] col_V_2_fu_584_p2;
reg   [10:0] col_V_2_reg_1049;
wire    ap_CS_fsm_state8;
reg   [10:0] buf_0_V_addr_reg_1054;
wire   [0:0] exitcond1_fu_578_p2;
wire   [7:0] tmp_17_fu_597_p5;
reg   [7:0] tmp_17_reg_1070;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_42_2_fu_624_p2;
reg   [0:0] tmp_42_2_reg_1078;
wire    ap_CS_fsm_state12;
wire   [0:0] exitcond_fu_608_p2;
wire   [0:0] tmp_2_fu_630_p2;
reg   [0:0] tmp_2_reg_1083;
wire    ap_CS_fsm_state13;
wire   [1:0] ret_V_1_fu_646_p2;
reg   [1:0] ret_V_1_reg_1088;
wire   [0:0] or_cond_fu_652_p2;
reg   [0:0] or_cond_reg_1093;
wire   [1:0] tmp_26_fu_657_p1;
reg   [1:0] tmp_26_reg_1098;
wire   [1:0] tmp_27_fu_661_p1;
reg   [1:0] tmp_27_reg_1103;
wire   [1:0] tmp_28_fu_665_p1;
reg   [1:0] tmp_28_reg_1108;
wire   [0:0] exitcond1_i_fu_669_p2;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter1_reg;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter2_reg;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter4_reg;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter5_reg;
reg   [0:0] exitcond1_i_reg_1113_pp1_iter6_reg;
wire   [10:0] col_V_3_fu_675_p2;
reg   [10:0] col_V_3_reg_1117;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] tmp_11_fu_681_p2;
reg   [0:0] tmp_11_reg_1122;
reg   [0:0] tmp_11_reg_1122_pp1_iter1_reg;
reg   [0:0] tmp_11_reg_1122_pp1_iter2_reg;
reg   [0:0] tmp_11_reg_1122_pp1_iter3_reg;
reg   [0:0] tmp_11_reg_1122_pp1_iter4_reg;
reg   [0:0] tmp_11_reg_1122_pp1_iter5_reg;
wire   [0:0] or_cond_i_fu_687_p2;
reg   [0:0] or_cond_i_reg_1129_pp1_iter1_reg;
wire   [1:0] tmp_29_fu_703_p1;
reg   [1:0] tmp_29_reg_1133;
reg   [1:0] tmp_29_reg_1133_pp1_iter1_reg;
reg   [1:0] tmp_29_reg_1133_pp1_iter2_reg;
reg   [1:0] tmp_29_reg_1133_pp1_iter3_reg;
reg   [1:0] tmp_29_reg_1133_pp1_iter4_reg;
wire   [0:0] tmp_20_fu_721_p2;
reg   [0:0] tmp_20_reg_1153_pp1_iter4_reg;
reg   [0:0] tmp_20_reg_1153_pp1_iter5_reg;
reg   [0:0] tmp_20_reg_1153_pp1_iter6_reg;
wire   [7:0] buf_cop_1_V_fu_738_p5;
reg   [7:0] buf_cop_1_V_reg_1159;
wire   [7:0] buf_cop_0_V_1_fu_778_p3;
reg   [7:0] buf_cop_0_V_1_reg_1164;
reg    ap_enable_reg_pp1_iter5;
wire   [7:0] buf_cop_2_V_1_fu_785_p3;
reg   [7:0] buf_cop_2_V_1_reg_1171;
wire   [7:0] buf_cop_1_V_1_fu_792_p3;
reg   [7:0] buf_cop_1_V_1_reg_1178;
reg    ap_enable_reg_pp1_iter6;
wire   [8:0] ret_V_2_fu_828_p2;
reg   [8:0] ret_V_2_reg_1183;
wire   [8:0] ret_V_3_fu_842_p2;
reg   [8:0] ret_V_3_reg_1188;
wire   [9:0] tmp_14_fu_848_p2;
reg   [9:0] tmp_14_reg_1193;
wire   [9:0] tmp_16_fu_874_p2;
reg   [9:0] tmp_16_reg_1198;
wire   [7:0] buf_cop_1_V_2_fu_880_p3;
reg   [7:0] buf_cop_1_V_2_reg_1203;
wire   [7:0] buf_cop_2_V_2_fu_887_p3;
reg   [7:0] buf_cop_2_V_2_reg_1208;
wire   [10:0] g_x_V_fu_908_p2;
reg   [10:0] g_x_V_reg_1213;
wire   [10:0] g_y_V_fu_947_p2;
reg   [10:0] g_y_V_reg_1218;
wire   [9:0] row_V_fu_961_p2;
wire    ap_CS_fsm_state23;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_condition_pp1_exit_iter5_state19;
reg    ap_enable_reg_pp1_iter7;
reg   [10:0] buf_0_V_address0;
reg    buf_0_V_ce0;
reg   [10:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
reg   [10:0] buf_1_V_address0;
reg    buf_1_V_ce0;
reg   [10:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [10:0] buf_2_V_address0;
reg    buf_2_V_ce0;
reg   [10:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
wire   [1:0] ap_phi_mux_i_op_assign_phi_fu_293_p4;
reg   [1:0] i_op_assign_reg_289;
reg   [31:0] i_op_assign_1_reg_300;
reg   [10:0] ap_phi_mux_t_V_phi_fu_314_p4;
reg   [10:0] t_V_6_reg_322;
wire    ap_CS_fsm_state11;
reg   [12:0] zero_ind_V_reg_354;
reg   [12:0] row_ind_1_V_1_reg_333;
reg   [12:0] row_ind_0_V_reg_343;
reg   [9:0] t_V_7_reg_366;
reg   [10:0] ap_phi_mux_t_V_8_phi_fu_382_p4;
reg   [7:0] ap_phi_mux_src_buf_2_1_phi_fu_394_p4;
reg   [7:0] ap_phi_mux_src_buf_2_phi_fu_406_p4;
reg   [7:0] ap_phi_mux_src_buf_1_1_phi_fu_418_p4;
reg   [7:0] ap_phi_mux_src_buf_1_phi_fu_430_p4;
reg   [7:0] ap_phi_mux_src_buf_0_1_phi_fu_442_p4;
reg   [7:0] ap_phi_mux_src_buf_phi_fu_454_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_storemerge_reg_462;
reg   [7:0] ap_phi_reg_pp1_iter1_storemerge_reg_462;
reg   [7:0] ap_phi_reg_pp1_iter2_storemerge_reg_462;
reg   [7:0] ap_phi_reg_pp1_iter3_storemerge_reg_462;
reg   [7:0] ap_phi_reg_pp1_iter4_storemerge_reg_462;
reg   [7:0] ap_phi_reg_pp1_iter5_storemerge_reg_462;
reg   [7:0] ap_phi_reg_pp1_iter6_storemerge_reg_462;
wire   [63:0] tmp_7_fu_565_p1;
wire   [63:0] tmp_8_fu_590_p1;
wire   [63:0] tmp_12_fu_707_p1;
wire   [63:0] tmp_13_fu_714_p1;
reg    ap_block_pp1_stage0_01001;
reg   [12:0] row_ind_2_V_1_fu_134;
wire   [12:0] row_ind_0_V_1_fu_514_p1;
reg   [12:0] row_ind_2_V_2_fu_138;
reg   [12:0] row_ind_2_V_fu_142;
wire   [10:0] lhs_V_cast_fu_614_p1;
wire   [10:0] ret_V_fu_618_p2;
wire   [1:0] tmp_25_fu_642_p1;
wire   [0:0] tmp_9_fu_636_p2;
wire   [12:0] tmp_21_fu_692_p5;
wire   [7:0] tmp_22_fu_749_p5;
wire   [7:0] tmp_23_fu_760_p5;
wire   [7:0] buf_cop_0_V_fu_727_p5;
wire   [7:0] buf_cop_2_V_fu_771_p3;
wire   [8:0] r_V_fu_798_p3;
wire   [8:0] r_V_1_fu_810_p3;
wire   [8:0] rhs_V_fu_825_p1;
wire   [8:0] lhs_V_fu_822_p1;
wire   [8:0] rhs_V_3_fu_838_p1;
wire   [8:0] lhs_V_1_fu_834_p1;
wire   [9:0] r_V_1_cast_fu_818_p1;
wire   [9:0] r_V_cast_fu_806_p1;
wire   [8:0] ret_V_4_fu_854_p2;
wire   [8:0] ret_V_5_fu_860_p2;
wire   [9:0] tmp_51_cast_fu_866_p1;
wire   [9:0] tmp_52_cast_fu_870_p1;
wire  signed [10:0] tmp_47_cast_fu_899_p1;
wire   [10:0] tmp_45_cast_fu_893_p1;
wire   [10:0] tmp_15_fu_902_p2;
wire   [10:0] tmp_46_cast_fu_896_p1;
wire   [8:0] r_V_2_fu_914_p3;
wire   [8:0] r_V_3_fu_926_p3;
wire  signed [10:0] tmp_53_cast_fu_938_p1;
wire   [10:0] r_V_2_cast_fu_922_p1;
wire   [10:0] tmp_18_fu_941_p2;
wire   [10:0] r_V_3_cast_fu_934_p1;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
end

xFAverageGaussianbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

xFAverageGaussianbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(reg_474)
);

xFAverageGaussianbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(reg_474)
);

Canny_accel_mux_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Canny_accel_mux_3eOg_U25(
    .din0(reg_481),
    .din1(reg_485),
    .din2(reg_489),
    .din3(tmp_24_reg_1027),
    .dout(tmp_17_fu_597_p5)
);

Canny_accel_mux_3fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
Canny_accel_mux_3fYi_U26(
    .din0(zero_ind_V_reg_354),
    .din1(row_ind_0_V_reg_343),
    .din2(row_ind_1_V_1_reg_333),
    .din3(ret_V_1_reg_1088),
    .dout(tmp_21_fu_692_p5)
);

Canny_accel_mux_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Canny_accel_mux_3eOg_U27(
    .din0(reg_481),
    .din1(reg_485),
    .din2(reg_489),
    .din3(tmp_27_reg_1103),
    .dout(buf_cop_0_V_fu_727_p5)
);

Canny_accel_mux_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Canny_accel_mux_3eOg_U28(
    .din0(reg_481),
    .din1(reg_485),
    .din2(reg_489),
    .din3(tmp_28_reg_1108),
    .dout(buf_cop_1_V_fu_738_p5)
);

Canny_accel_mux_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Canny_accel_mux_3eOg_U29(
    .din0(reg_481),
    .din1(reg_485),
    .din2(reg_489),
    .din3(tmp_29_reg_1133_pp1_iter4_reg),
    .dout(tmp_22_fu_749_p5)
);

Canny_accel_mux_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Canny_accel_mux_3eOg_U30(
    .din0(reg_481),
    .din1(reg_485),
    .din2(reg_489),
    .din3(tmp_26_reg_1098),
    .dout(tmp_23_fu_760_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_4_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((tmp_4_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((exitcond1_i_fu_669_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter5_state19)) begin
                ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter4;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if (((tmp_20_reg_1153_pp1_iter4_reg == 1'd0) & (exitcond1_i_reg_1113_pp1_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter6_storemerge_reg_462 <= ap_phi_mux_src_buf_0_1_phi_fu_442_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter6_storemerge_reg_462 <= ap_phi_reg_pp1_iter5_storemerge_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_op_assign_1_reg_300 <= init_buf_1_fu_572_p2;
    end else if (((exitcond3_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_op_assign_1_reg_300 <= init_buf_fu_533_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_502_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_op_assign_reg_289 <= init_row_ind_fu_508_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_op_assign_reg_289 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        row_ind_0_V_reg_343 <= row_ind_2_V_2_load_reg_990;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        row_ind_0_V_reg_343 <= row_ind_1_V_1_reg_333;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        row_ind_1_V_1_reg_333 <= row_ind_2_V_load_reg_996;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        row_ind_1_V_1_reg_333 <= zero_ind_V_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_buf_0_1_reg_438 <= buf_cop_0_V_1_reg_1164;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        src_buf_0_1_reg_438 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_buf_1_1_reg_414 <= buf_cop_1_V_1_reg_1178;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        src_buf_1_1_reg_414 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_buf_1_reg_426 <= buf_cop_1_V_2_reg_1203;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        src_buf_1_reg_426 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_buf_2_1_reg_390 <= buf_cop_2_V_1_reg_1171;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        src_buf_2_1_reg_390 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_buf_2_reg_402 <= buf_cop_2_V_2_reg_1208;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        src_buf_2_reg_402 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_buf_reg_450 <= storemerge_reg_462;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        src_buf_reg_450 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if (((tmp_20_reg_1153_pp1_iter5_reg == 1'd1) & (exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0))) begin
            storemerge_reg_462 <= buf_cop_0_V_1_reg_1164;
        end else if ((1'b1 == 1'b1)) begin
            storemerge_reg_462 <= ap_phi_reg_pp1_iter6_storemerge_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_6_reg_322 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        t_V_6_reg_322 <= col_V_2_reg_1049;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        t_V_7_reg_366 <= 10'd1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        t_V_7_reg_366 <= row_V_fu_961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t_V_8_reg_378 <= col_V_3_reg_1117;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        t_V_8_reg_378 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_reg_310 <= col_V_reg_1036;
    end else if (((tmp_4_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_reg_310 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        zero_ind_V_reg_354 <= row_ind_2_V_1_load_reg_985;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        zero_ind_V_reg_354 <= row_ind_0_V_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_storemerge_reg_462 <= ap_phi_reg_pp1_iter0_storemerge_reg_462;
        col_V_3_reg_1117 <= col_V_3_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter2_storemerge_reg_462 <= ap_phi_reg_pp1_iter1_storemerge_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_storemerge_reg_462 <= ap_phi_reg_pp1_iter2_storemerge_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter4_storemerge_reg_462 <= ap_phi_reg_pp1_iter3_storemerge_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter5_storemerge_reg_462 <= ap_phi_reg_pp1_iter4_storemerge_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        buf_0_V_addr_reg_1054 <= tmp_8_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_cop_0_V_1_reg_1164 <= buf_cop_0_V_1_fu_778_p3;
        buf_cop_2_V_1_reg_1171 <= buf_cop_2_V_1_fu_785_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_cop_1_V_1_reg_1178 <= buf_cop_1_V_1_fu_792_p3;
        buf_cop_1_V_2_reg_1203 <= buf_cop_1_V_2_fu_880_p3;
        buf_cop_2_V_2_reg_1208 <= buf_cop_2_V_2_fu_887_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_1122_pp1_iter4_reg == 1'd1) & (exitcond1_i_reg_1113_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buf_cop_1_V_reg_1159 <= buf_cop_1_V_fu_738_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_V_2_reg_1049 <= col_V_2_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_V_reg_1036 <= col_V_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        exitcond1_i_reg_1113 <= exitcond1_i_fu_669_p2;
        exitcond1_i_reg_1113_pp1_iter1_reg <= exitcond1_i_reg_1113;
        or_cond_i_reg_1129_pp1_iter1_reg <= or_cond_i_reg_1129;
        t_V_8_reg_378_pp1_iter1_reg <= t_V_8_reg_378;
        tmp_11_reg_1122_pp1_iter1_reg <= tmp_11_reg_1122;
        tmp_29_reg_1133_pp1_iter1_reg <= tmp_29_reg_1133;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        exitcond1_i_reg_1113_pp1_iter2_reg <= exitcond1_i_reg_1113_pp1_iter1_reg;
        exitcond1_i_reg_1113_pp1_iter3_reg <= exitcond1_i_reg_1113_pp1_iter2_reg;
        exitcond1_i_reg_1113_pp1_iter4_reg <= exitcond1_i_reg_1113_pp1_iter3_reg;
        exitcond1_i_reg_1113_pp1_iter5_reg <= exitcond1_i_reg_1113_pp1_iter4_reg;
        exitcond1_i_reg_1113_pp1_iter6_reg <= exitcond1_i_reg_1113_pp1_iter5_reg;
        exitcond1_i_reg_1113_pp1_iter7_reg <= exitcond1_i_reg_1113_pp1_iter6_reg;
        src_buf_0_1_reg_438_pp1_iter6_reg <= src_buf_0_1_reg_438;
        src_buf_2_1_reg_390_pp1_iter6_reg <= src_buf_2_1_reg_390;
        t_V_8_reg_378_pp1_iter2_reg <= t_V_8_reg_378_pp1_iter1_reg;
        tmp_11_reg_1122_pp1_iter2_reg <= tmp_11_reg_1122_pp1_iter1_reg;
        tmp_11_reg_1122_pp1_iter3_reg <= tmp_11_reg_1122_pp1_iter2_reg;
        tmp_11_reg_1122_pp1_iter4_reg <= tmp_11_reg_1122_pp1_iter3_reg;
        tmp_11_reg_1122_pp1_iter5_reg <= tmp_11_reg_1122_pp1_iter4_reg;
        tmp_20_reg_1153_pp1_iter4_reg <= tmp_20_reg_1153;
        tmp_20_reg_1153_pp1_iter5_reg <= tmp_20_reg_1153_pp1_iter4_reg;
        tmp_20_reg_1153_pp1_iter6_reg <= tmp_20_reg_1153_pp1_iter5_reg;
        tmp_20_reg_1153_pp1_iter7_reg <= tmp_20_reg_1153_pp1_iter6_reg;
        tmp_29_reg_1133_pp1_iter2_reg <= tmp_29_reg_1133_pp1_iter1_reg;
        tmp_29_reg_1133_pp1_iter3_reg <= tmp_29_reg_1133_pp1_iter2_reg;
        tmp_29_reg_1133_pp1_iter4_reg <= tmp_29_reg_1133_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond2_reg_1032 <= exitcond2_fu_553_p2;
        t_V_reg_310_pp0_iter1_reg <= t_V_reg_310;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        g_x_V_reg_1213 <= g_x_V_fu_908_p2;
        g_y_V_reg_1218 <= g_y_V_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_fu_669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        or_cond_i_reg_1129 <= or_cond_i_fu_687_p2;
        tmp_11_reg_1122 <= tmp_11_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        or_cond_reg_1093 <= or_cond_fu_652_p2;
        ret_V_1_reg_1088 <= ret_V_1_fu_646_p2;
        tmp_26_reg_1098 <= tmp_26_fu_657_p1;
        tmp_27_reg_1103 <= tmp_27_fu_661_p1;
        tmp_28_reg_1108 <= tmp_28_fu_665_p1;
        tmp_2_reg_1083 <= tmp_2_fu_630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op147_read_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_474 <= p_src_mat_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((exitcond1_i_reg_1113_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_481 <= buf_0_V_q0;
        reg_485 <= buf_1_V_q0;
        reg_489 <= buf_2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ret_V_2_reg_1183 <= ret_V_2_fu_828_p2;
        ret_V_3_reg_1188 <= ret_V_3_fu_842_p2;
        tmp_14_reg_1193[9 : 1] <= tmp_14_fu_848_p2[9 : 1];
        tmp_16_reg_1198 <= tmp_16_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_502_p2 == 1'd0) & (ap_phi_mux_i_op_assign_phi_fu_293_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_2_V_1_fu_134[1 : 0] <= row_ind_0_V_1_fu_514_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_2_V_1_load_reg_985[1 : 0] <= row_ind_2_V_1_fu_134[1 : 0];
        row_ind_2_V_2_load_reg_990[1 : 0] <= row_ind_2_V_2_fu_138[1 : 0];
        row_ind_2_V_load_reg_996[1 : 0] <= row_ind_2_V_fu_142[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_502_p2 == 1'd0) & (ap_phi_mux_i_op_assign_phi_fu_293_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_2_V_2_fu_138[1 : 0] <= row_ind_0_V_1_fu_514_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_op_assign_phi_fu_293_p4 == 2'd1) & ~(ap_phi_mux_i_op_assign_phi_fu_293_p4 == 2'd0) & (exitcond3_fu_502_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_2_V_fu_142[1 : 0] <= row_ind_0_V_1_fu_514_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_17_reg_1070 <= tmp_17_fu_597_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_19_reg_1023 <= tmp_19_fu_546_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_reg_1113_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_20_reg_1153 <= tmp_20_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_24_reg_1027 <= tmp_24_fu_550_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_1093 == 1'd1) & (exitcond1_i_fu_669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_29_reg_1133 <= tmp_29_fu_703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_3_reg_1014[1 : 0] <= tmp_3_fu_537_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_608_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_42_2_reg_1078 <= tmp_42_2_fu_624_p2;
    end
end

always @ (*) begin
    if ((exitcond2_fu_553_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_condition_pp1_exit_iter5_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter5_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf_0_1_phi_fu_442_p4 = buf_cop_0_V_1_reg_1164;
    end else begin
        ap_phi_mux_src_buf_0_1_phi_fu_442_p4 = src_buf_0_1_reg_438;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_mux_src_buf_1_1_phi_fu_418_p4 = buf_cop_1_V_1_reg_1178;
    end else begin
        ap_phi_mux_src_buf_1_1_phi_fu_418_p4 = src_buf_1_1_reg_414;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_mux_src_buf_1_phi_fu_430_p4 = buf_cop_1_V_2_reg_1203;
    end else begin
        ap_phi_mux_src_buf_1_phi_fu_430_p4 = src_buf_1_reg_426;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf_2_1_phi_fu_394_p4 = buf_cop_2_V_1_reg_1171;
    end else begin
        ap_phi_mux_src_buf_2_1_phi_fu_394_p4 = src_buf_2_1_reg_390;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_mux_src_buf_2_phi_fu_406_p4 = buf_cop_2_V_2_reg_1208;
    end else begin
        ap_phi_mux_src_buf_2_phi_fu_406_p4 = src_buf_2_reg_402;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_mux_src_buf_phi_fu_454_p4 = storemerge_reg_462;
    end else begin
        ap_phi_mux_src_buf_phi_fu_454_p4 = src_buf_reg_450;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_1113 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_t_V_8_phi_fu_382_p4 = col_V_3_reg_1117;
    end else begin
        ap_phi_mux_t_V_8_phi_fu_382_p4 = t_V_8_reg_378;
    end
end

always @ (*) begin
    if (((exitcond2_reg_1032 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_phi_fu_314_p4 = col_V_reg_1036;
    end else begin
        ap_phi_mux_t_V_phi_fu_314_p4 = t_V_reg_310;
    end
end

always @ (*) begin
    if (((exitcond_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        buf_0_V_address0 = tmp_13_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_0_V_address0 = tmp_8_fu_590_p1;
    end else begin
        buf_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_0_V_address1 = tmp_12_fu_707_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buf_0_V_address1 = buf_0_V_addr_reg_1054;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_0_V_address1 = tmp_7_fu_565_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buf_0_V_d1 = tmp_17_reg_1070;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buf_0_V_d1 = reg_474;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((or_cond_i_reg_1129_pp1_iter1_reg == 1'd1) & (exitcond1_i_reg_1113_pp1_iter1_reg == 1'd0) & (tmp_26_reg_1098 == 2'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((tmp_19_reg_1023 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        buf_1_V_address0 = tmp_13_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_1_V_address0 = tmp_8_fu_590_p1;
    end else begin
        buf_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_1_V_address1 = tmp_12_fu_707_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_1_V_address1 = tmp_7_fu_565_p1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1129_pp1_iter1_reg == 1'd1) & (exitcond1_i_reg_1113_pp1_iter1_reg == 1'd0) & (tmp_26_reg_1098 == 2'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((tmp_19_reg_1023 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        buf_2_V_address0 = tmp_13_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_2_V_address0 = tmp_8_fu_590_p1;
    end else begin
        buf_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_2_V_address1 = tmp_12_fu_707_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_2_V_address1 = tmp_7_fu_565_p1;
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_26_reg_1098 == 2'd0) & ~(tmp_26_reg_1098 == 2'd1) & (or_cond_i_reg_1129_pp1_iter1_reg == 1'd1) & (exitcond1_i_reg_1113_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | (~(tmp_19_reg_1023 == 2'd0) & ~(tmp_19_reg_1023 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_20_reg_1153_pp1_iter7_reg == 1'd0) & (exitcond1_i_reg_1113_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        p_out_mat1_V_V_blk_n = p_out_mat1_V_V_full_n;
    end else begin
        p_out_mat1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op223_write_state22 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_out_mat1_V_V_write = 1'b1;
    end else begin
        p_out_mat1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_20_reg_1153_pp1_iter7_reg == 1'd0) & (exitcond1_i_reg_1113_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        p_out_mat_V_V_blk_n = p_out_mat_V_V_full_n;
    end else begin
        p_out_mat_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op222_write_state22 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_out_mat_V_V_write = 1'b1;
    end else begin
        p_out_mat_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1129 == 1'd1) & (exitcond1_i_reg_1113 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_V_V_blk_n = p_src_mat_V_V_empty_n;
    end else begin
        p_src_mat_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op147_read_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_mat_V_V_read = 1'b1;
    end else begin
        p_src_mat_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_4_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond2_fu_553_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((exitcond2_fu_553_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((exitcond1_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state12 : begin
            if (((exitcond_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0)) & ~((ap_enable_reg_pp1_iter7 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter7 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((p_src_mat_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((p_src_mat_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter8 == 1'b1) & (((p_out_mat1_V_V_full_n == 1'b0) & (ap_predicate_op223_write_state22 == 1'b1)) | ((p_out_mat_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state22 == 1'b1)))) | ((p_src_mat_V_V_empty_n == 1'b0) & (ap_predicate_op147_read_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter8 == 1'b1) & (((p_out_mat1_V_V_full_n == 1'b0) & (ap_predicate_op223_write_state22 == 1'b1)) | ((p_out_mat_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state22 == 1'b1)))) | ((p_src_mat_V_V_empty_n == 1'b0) & (ap_predicate_op147_read_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter8 == 1'b1) & (((p_out_mat1_V_V_full_n == 1'b0) & (ap_predicate_op223_write_state22 == 1'b1)) | ((p_out_mat_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state22 == 1'b1)))) | ((p_src_mat_V_V_empty_n == 1'b0) & (ap_predicate_op147_read_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage0_iter1 = ((p_src_mat_V_V_empty_n == 1'b0) & (ap_predicate_op147_read_state15 == 1'b1));
end

assign ap_block_state16_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp1_stage0_iter8 = (((p_out_mat1_V_V_full_n == 1'b0) & (ap_predicate_op223_write_state22 == 1'b1)) | ((p_out_mat_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state22 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (p_src_mat_V_V_empty_n == 1'b0);
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_op_assign_phi_fu_293_p4 = i_op_assign_reg_289;

assign ap_phi_reg_pp1_iter0_storemerge_reg_462 = 'bx;

always @ (*) begin
    ap_predicate_op147_read_state15 = ((or_cond_i_reg_1129 == 1'd1) & (exitcond1_i_reg_1113 == 1'd0));
end

always @ (*) begin
    ap_predicate_op222_write_state22 = ((tmp_20_reg_1153_pp1_iter7_reg == 1'd0) & (exitcond1_i_reg_1113_pp1_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_write_state22 = ((tmp_20_reg_1153_pp1_iter7_reg == 1'd0) & (exitcond1_i_reg_1113_pp1_iter7_reg == 1'd0));
end

assign buf_cop_0_V_1_fu_778_p3 = ((tmp_11_reg_1122_pp1_iter4_reg[0:0] === 1'b1) ? buf_cop_0_V_fu_727_p5 : ap_phi_mux_src_buf_0_1_phi_fu_442_p4);

assign buf_cop_1_V_1_fu_792_p3 = ((tmp_11_reg_1122_pp1_iter5_reg[0:0] === 1'b1) ? buf_cop_1_V_reg_1159 : ap_phi_mux_src_buf_1_1_phi_fu_418_p4);

assign buf_cop_1_V_2_fu_880_p3 = ((tmp_20_reg_1153_pp1_iter5_reg[0:0] === 1'b1) ? buf_cop_1_V_1_fu_792_p3 : ap_phi_mux_src_buf_1_1_phi_fu_418_p4);

assign buf_cop_2_V_1_fu_785_p3 = ((tmp_11_reg_1122_pp1_iter4_reg[0:0] === 1'b1) ? buf_cop_2_V_fu_771_p3 : ap_phi_mux_src_buf_2_1_phi_fu_394_p4);

assign buf_cop_2_V_2_fu_887_p3 = ((tmp_20_reg_1153_pp1_iter5_reg[0:0] === 1'b1) ? buf_cop_2_V_1_reg_1171 : src_buf_2_1_reg_390);

assign buf_cop_2_V_fu_771_p3 = ((or_cond_reg_1093[0:0] === 1'b1) ? tmp_22_fu_749_p5 : tmp_23_fu_760_p5);

assign col_V_2_fu_584_p2 = (t_V_6_reg_322 + 11'd1);

assign col_V_3_fu_675_p2 = (ap_phi_mux_t_V_8_phi_fu_382_p4 + 11'd1);

assign col_V_fu_559_p2 = (ap_phi_mux_t_V_phi_fu_314_p4 + 11'd1);

assign exitcond1_fu_578_p2 = ((t_V_6_reg_322 == 11'd1280) ? 1'b1 : 1'b0);

assign exitcond1_i_fu_669_p2 = ((ap_phi_mux_t_V_8_phi_fu_382_p4 == 11'd1281) ? 1'b1 : 1'b0);

assign exitcond2_fu_553_p2 = ((ap_phi_mux_t_V_phi_fu_314_p4 == 11'd1280) ? 1'b1 : 1'b0);

assign exitcond3_fu_502_p2 = ((i_op_assign_reg_289 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond_fu_608_p2 = ((t_V_7_reg_366 == 10'd721) ? 1'b1 : 1'b0);

assign g_x_V_fu_908_p2 = (tmp_15_fu_902_p2 - tmp_46_cast_fu_896_p1);

assign g_y_V_fu_947_p2 = (tmp_18_fu_941_p2 + r_V_3_cast_fu_934_p1);

assign init_buf_1_fu_572_p2 = (i_op_assign_1_reg_300 + 32'd1);

assign init_buf_fu_533_p1 = row_ind_2_V_2_fu_138;

assign init_row_ind_fu_508_p2 = (i_op_assign_reg_289 + 2'd1);

assign lhs_V_1_fu_834_p1 = ap_phi_mux_src_buf_phi_fu_454_p4;

assign lhs_V_cast_fu_614_p1 = t_V_7_reg_366;

assign lhs_V_fu_822_p1 = buf_cop_0_V_1_reg_1164;

assign or_cond_fu_652_p2 = (tmp_9_fu_636_p2 & tmp_42_2_reg_1078);

assign or_cond_i_fu_687_p2 = (tmp_2_reg_1083 & tmp_11_fu_681_p2);

assign p_out_mat1_V_V_din = $signed(g_y_V_reg_1218);

assign p_out_mat_V_V_din = $signed(g_x_V_reg_1213);

assign r_V_1_cast_fu_818_p1 = r_V_1_fu_810_p3;

assign r_V_1_fu_810_p3 = {{buf_cop_1_V_1_fu_792_p3}, {1'd0}};

assign r_V_2_cast_fu_922_p1 = r_V_2_fu_914_p3;

assign r_V_2_fu_914_p3 = {{src_buf_0_1_reg_438_pp1_iter6_reg}, {1'd0}};

assign r_V_3_cast_fu_934_p1 = r_V_3_fu_926_p3;

assign r_V_3_fu_926_p3 = {{src_buf_2_1_reg_390_pp1_iter6_reg}, {1'd0}};

assign r_V_cast_fu_806_p1 = r_V_fu_798_p3;

assign r_V_fu_798_p3 = {{ap_phi_mux_src_buf_1_phi_fu_430_p4}, {1'd0}};

assign ret_V_1_fu_646_p2 = (2'd1 - tmp_25_fu_642_p1);

assign ret_V_2_fu_828_p2 = (rhs_V_fu_825_p1 + lhs_V_fu_822_p1);

assign ret_V_3_fu_842_p2 = (rhs_V_3_fu_838_p1 + lhs_V_1_fu_834_p1);

assign ret_V_4_fu_854_p2 = (rhs_V_3_fu_838_p1 + rhs_V_fu_825_p1);

assign ret_V_5_fu_860_p2 = (lhs_V_1_fu_834_p1 + lhs_V_fu_822_p1);

assign ret_V_fu_618_p2 = ($signed(11'd1329) + $signed(lhs_V_cast_fu_614_p1));

assign rhs_V_3_fu_838_p1 = ap_phi_mux_src_buf_2_phi_fu_406_p4;

assign rhs_V_fu_825_p1 = buf_cop_2_V_1_reg_1171;

assign row_V_fu_961_p2 = (t_V_7_reg_366 + 10'd1);

assign row_ind_0_V_1_fu_514_p1 = i_op_assign_reg_289;

assign tmp_11_fu_681_p2 = ((ap_phi_mux_t_V_8_phi_fu_382_p4 < 11'd1280) ? 1'b1 : 1'b0);

assign tmp_12_fu_707_p1 = t_V_8_reg_378_pp1_iter1_reg;

assign tmp_13_fu_714_p1 = t_V_8_reg_378_pp1_iter2_reg;

assign tmp_14_fu_848_p2 = (r_V_1_cast_fu_818_p1 - r_V_cast_fu_806_p1);

assign tmp_15_fu_902_p2 = ($signed(tmp_47_cast_fu_899_p1) + $signed(tmp_45_cast_fu_893_p1));

assign tmp_16_fu_874_p2 = (tmp_51_cast_fu_866_p1 - tmp_52_cast_fu_870_p1);

assign tmp_18_fu_941_p2 = ($signed(tmp_53_cast_fu_938_p1) - $signed(r_V_2_cast_fu_922_p1));

assign tmp_19_fu_546_p1 = i_op_assign_1_reg_300[1:0];

assign tmp_20_fu_721_p2 = ((t_V_8_reg_378_pp1_iter2_reg == 11'd0) ? 1'b1 : 1'b0);

assign tmp_24_fu_550_p1 = row_ind_2_V_2_load_reg_990[1:0];

assign tmp_25_fu_642_p1 = t_V_7_reg_366[1:0];

assign tmp_26_fu_657_p1 = row_ind_1_V_1_reg_333[1:0];

assign tmp_27_fu_661_p1 = zero_ind_V_reg_354[1:0];

assign tmp_28_fu_665_p1 = row_ind_0_V_reg_343[1:0];

assign tmp_29_fu_703_p1 = tmp_21_fu_692_p5[1:0];

assign tmp_2_fu_630_p2 = ((t_V_7_reg_366 < 10'd720) ? 1'b1 : 1'b0);

assign tmp_3_fu_537_p1 = row_ind_2_V_fu_142;

assign tmp_42_2_fu_624_p2 = (($signed(ret_V_fu_618_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign tmp_45_cast_fu_893_p1 = ret_V_2_reg_1183;

assign tmp_46_cast_fu_896_p1 = ret_V_3_reg_1188;

assign tmp_47_cast_fu_899_p1 = $signed(tmp_14_reg_1193);

assign tmp_4_fu_541_p2 = (($signed(i_op_assign_1_reg_300) < $signed(tmp_3_reg_1014)) ? 1'b1 : 1'b0);

assign tmp_51_cast_fu_866_p1 = ret_V_4_fu_854_p2;

assign tmp_52_cast_fu_870_p1 = ret_V_5_fu_860_p2;

assign tmp_53_cast_fu_938_p1 = $signed(tmp_16_reg_1198);

assign tmp_7_fu_565_p1 = t_V_reg_310_pp0_iter1_reg;

assign tmp_8_fu_590_p1 = t_V_6_reg_322;

assign tmp_9_fu_636_p2 = ((t_V_7_reg_366 > 10'd719) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    row_ind_2_V_1_load_reg_985[12:2] <= 11'b00000000000;
    row_ind_2_V_2_load_reg_990[12:2] <= 11'b00000000000;
    row_ind_2_V_load_reg_996[12:2] <= 11'b00000000000;
    tmp_3_reg_1014[31:2] <= 30'b000000000000000000000000000000;
    tmp_14_reg_1193[0] <= 1'b0;
    row_ind_2_V_1_fu_134[12:2] <= 11'b00000000000;
    row_ind_2_V_2_fu_138[12:2] <= 11'b00000000000;
    row_ind_2_V_fu_142[12:2] <= 11'b00000000000;
end

endmodule //xFSobel3x3
