|intrinsics|ASM|XED_iform|ISA|CPUID|form|ret|op
0|_mm256_add_pd|VADDPD|VADDPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
1|_mm256_add_ps|VADDPS|VADDPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
2|_mm256_addsub_pd|VADDSUBPD|VADDSUBPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
3|_mm256_addsub_ps|VADDSUBPS|VADDSUBPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
4|_mm256_and_pd|VANDPD|VANDPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
5|_mm256_and_ps|VANDPS|VANDPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
6|_mm256_andnot_pd|VANDNPD|VANDNPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
7|_mm256_andnot_ps|VANDNPS|VANDNPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
8|_mm256_blend_pd|VBLENDPD|VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256d|__m256d,__m256d,const int,
9|_mm256_blend_ps|VBLENDPS|VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256|__m256,__m256,const int,
10|_mm256_blendv_pd|VBLENDVPD|VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm, ymm|__m256d|__m256d,__m256d,__m256d,
11|_mm256_blendv_ps|VBLENDVPS|VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm, ymm|__m256|__m256,__m256,__m256,
12|_mm256_div_pd|VDIVPD|VDIVPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
13|_mm256_div_ps|VDIVPS|VDIVPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
14|_mm256_dp_ps|VDPPS|VDPPS_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256|__m256,__m256,const int,
15|_mm256_hadd_pd|VHADDPD|VHADDPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
16|_mm256_hadd_ps|VHADDPS|VHADDPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
17|_mm256_hsub_pd|VHSUBPD|VHSUBPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
18|_mm256_hsub_ps|VHSUBPS|VHSUBPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
19|_mm256_max_pd|VMAXPD|VMAXPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
20|_mm256_max_ps|VMAXPS|VMAXPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
21|_mm256_min_pd|VMINPD|VMINPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
22|_mm256_min_ps|VMINPS|VMINPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
23|_mm256_mul_pd|VMULPD|VMULPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
24|_mm256_mul_ps|VMULPS|VMULPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
25|_mm256_or_pd|VORPD|VORPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
26|_mm256_or_ps|VORPS|VORPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
27|_mm256_shuffle_pd|VSHUFPD|VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256d|__m256d,__m256d,const int,
28|_mm256_shuffle_ps|VSHUFPS|VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256|__m256,__m256,const int,
29|_mm256_sub_pd|VSUBPD|VSUBPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
30|_mm256_sub_ps|VSUBPS|VSUBPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
31|_mm256_xor_pd|VXORPD|VXORPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
32|_mm256_xor_ps|VXORPS|VXORPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
33|_mm_cmp_pd|VCMPPD|VCMPPD_XMMdq_XMMdq_XMMdq_IMMb|AVX|['AVX']|xmm, xmm, xmm, imm8|__m128d|__m128d,__m128d,const int,
34|_mm256_cmp_pd|VCMPPD|VCMPPD_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256d|__m256d,__m256d,const int,
35|_mm_cmp_ps|VCMPPS|VCMPPS_XMMdq_XMMdq_XMMdq_IMMb|AVX|['AVX']|xmm, xmm, xmm, imm8|__m128|__m128,__m128,const int,
36|_mm256_cmp_ps|VCMPPS|VCMPPS_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256|__m256,__m256,const int,
37|_mm_cmp_sd|VCMPSD|VCMPSD_XMMdq_XMMdq_XMMq_IMMb|AVX|['AVX']|xmm, xmm, xmm, imm8|__m128d|__m128d,__m128d,const int,
38|_mm_cmp_ss|VCMPSS|VCMPSS_XMMdq_XMMdq_XMMd_IMMb|AVX|['AVX']|xmm, xmm, xmm, imm8|__m128|__m128,__m128,const int,
39|_mm256_cvtepi32_pd|VCVTDQ2PD|VCVTDQ2PD_YMMqq_XMMdq|AVX|['AVX']|ymm, xmm|__m256d|__m128i,
40|_mm256_cvtepi32_ps|VCVTDQ2PS|VCVTDQ2PS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256|__m256i,
41|_mm256_cvtpd_ps|VCVTPD2PS|VCVTPD2PS_XMMdq_YMMqq|AVX|['AVX']|xmm, ymm|__m128|__m256d,
42|_mm256_cvtps_epi32|VCVTPS2DQ|VCVTPS2DQ_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256i|__m256,
43|_mm256_cvtps_pd|VCVTPS2PD|VCVTPS2PD_YMMqq_XMMdq|AVX|['AVX']|ymm, xmm|__m256d|__m128,
44|_mm256_cvttpd_epi32|VCVTTPD2DQ|VCVTTPD2DQ_XMMdq_YMMqq|AVX|['AVX']|xmm, ymm|__m128i|__m256d,
45|_mm256_cvtpd_epi32|VCVTPD2DQ|VCVTPD2DQ_XMMdq_YMMqq|AVX|['AVX']|xmm, ymm|__m128i|__m256d,
46|_mm256_cvttps_epi32|VCVTTPS2DQ|VCVTTPS2DQ_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256i|__m256,
47|_mm256_extractf128_ps|VEXTRACTF128|VEXTRACTF128_XMMdq_YMMdq_IMMb|AVX|['AVX']|xmm, ymm, imm8|__m128|__m256,const int,
48|_mm256_extractf128_pd|VEXTRACTF128|VEXTRACTF128_XMMdq_YMMdq_IMMb|AVX|['AVX']|xmm, ymm, imm8|__m128d|__m256d,const int,
49|_mm256_extractf128_si256|VEXTRACTF128|VEXTRACTF128_XMMdq_YMMdq_IMMb|AVX|['AVX']|xmm, ymm, imm8|__m128i|__m256i,const int,
50|_mm256_extract_epi32|seq|seq|AVX|['AVX']||__int32|__m256i,const int,
51|_mm256_extract_epi64|seq|seq|AVX|['AVX']||__int64|__m256i,const int,
52|_mm256_zeroall|VZEROALL|VZEROALL|AVX|['AVX']||void|void,
53|_mm256_zeroupper|VZEROUPPER|VZEROUPPER|AVX|['AVX']||void|void,
54|_mm256_permutevar_ps|VPERMILPS|VPERMILPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256i,
55|_mm_permutevar_ps|VPERMILPS|VPERMILPS_XMMdq_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm, xmm|__m128|__m128,__m128i,
56|_mm256_permute_ps|VPERMILPS|VPERMILPS_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256|__m256,int,
57|_mm_permute_ps|VPERMILPS|VPERMILPS_XMMdq_XMMdq_IMMb|AVX|['AVX']|xmm, xmm, imm8|__m128|__m128,int,
58|_mm256_permutevar_pd|VPERMILPD|VPERMILPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256i,
59|_mm_permutevar_pd|VPERMILPD|VPERMILPD_XMMdq_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm, xmm|__m128d|__m128d,__m128i,
60|_mm256_permute_pd|VPERMILPD|VPERMILPD_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256d|__m256d,int,
61|_mm_permute_pd|VPERMILPD|VPERMILPD_XMMdq_XMMdq_IMMb|AVX|['AVX']|xmm, xmm, imm8|__m128d|__m128d,int,
62|_mm256_permute2f128_ps|VPERM2F128|VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256|__m256,__m256,int,
63|_mm256_permute2f128_pd|VPERM2F128|VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256d|__m256d,__m256d,int,
64|_mm256_permute2f128_si256|VPERM2F128|VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, ymm, imm8|__m256i|__m256i,__m256i,int,
65|_mm256_broadcast_ss|VBROADCASTSS|VBROADCASTSS_YMMqq_MEMd|AVX|['AVX']|ymm, m32|__m256|float const *,
66|_mm_broadcast_ss|VBROADCASTSS|VBROADCASTSS_XMMdq_MEMd|AVX|['AVX']|xmm, m32|__m128|float const *,
67|_mm256_broadcast_sd|VBROADCASTSD|VBROADCASTSD_YMMqq_MEMq|AVX|['AVX']|ymm, m64|__m256d|double const *,
68|_mm256_broadcast_ps|VBROADCASTF128|VBROADCASTF128_YMMqq_MEMdq|AVX|['AVX']|ymm, m128|__m256|__m128 const *,
69|_mm256_broadcast_pd|VBROADCASTF128|VBROADCASTF128_YMMqq_MEMdq|AVX|['AVX']|ymm, m128|__m256d|__m128d const *,
70|_mm256_insertf128_ps|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256|__m256,__m128,int,
71|_mm256_insertf128_pd|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256d|__m256d,__m128d,int,
72|_mm256_insertf128_si256|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256i|__m256i,__m128i,int,
73|_mm256_insert_epi8|seq|seq|AVX|['AVX']||__m256i|__m256i,__int8,const int,
74|_mm256_insert_epi16|seq|seq|AVX|['AVX']||__m256i|__m256i,__int16,const int,
75|_mm256_insert_epi32|seq|seq|AVX|['AVX']||__m256i|__m256i,__int32,const int,
76|_mm256_insert_epi64|seq|seq|AVX|['AVX']||__m256i|__m256i,__int64,const int,
77|_mm256_load_pd|VMOVAPD|VMOVAPD_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256d|double const *,
78|_mm256_store_pd|VMOVAPD|VMOVAPD_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|double *,__m256d,
79|_mm256_load_ps|VMOVAPS|VMOVAPS_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256|float const *,
80|_mm256_store_ps|VMOVAPS|VMOVAPS_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|float *,__m256,
81|_mm256_loadu_pd|VMOVUPD|VMOVUPD_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256d|double const *,
82|_mm256_storeu_pd|VMOVUPD|VMOVUPD_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|double *,__m256d,
83|_mm256_loadu_ps|VMOVUPS|VMOVUPS_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256|float const *,
84|_mm256_storeu_ps|VMOVUPS|VMOVUPS_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|float *,__m256,
85|_mm256_load_si256|VMOVDQA|VMOVDQA_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256i|__m256i const *,
86|_mm256_store_si256|VMOVDQA|VMOVDQA_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|__m256i *,__m256i,
87|_mm256_loadu_si256|VMOVDQU|VMOVDQU_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256i|__m256i const *,
88|_mm256_storeu_si256|VMOVDQU|VMOVDQU_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|__m256i *,__m256i,
89|_mm256_maskload_pd|VMASKMOVPD|VMASKMOVPD_YMMqq_YMMqq_MEMqq|AVX|['AVX']|ymm, ymm, m256|__m256d|double const *,__m256i,
90|_mm256_maskstore_pd|VMASKMOVPD|VMASKMOVPD_MEMqq_YMMqq_YMMqq|AVX|['AVX']|m256, ymm, ymm|void|double *,__m256i,__m256d,
91|_mm_maskload_pd|VMASKMOVPD|VMASKMOVPD_XMMdq_XMMdq_MEMdq|AVX|['AVX']|xmm, xmm, m128|__m128d|double const *,__m128i,
92|_mm_maskstore_pd|VMASKMOVPD|VMASKMOVPD_MEMdq_XMMdq_XMMdq|AVX|['AVX']|m128, xmm, xmm|void|double *,__m128i,__m128d,
93|_mm256_maskload_ps|VMASKMOVPS|VMASKMOVPS_YMMqq_YMMqq_MEMqq|AVX|['AVX']|ymm, ymm, m256|__m256|float const *,__m256i,
94|_mm256_maskstore_ps|VMASKMOVPS|VMASKMOVPS_MEMqq_YMMqq_YMMqq|AVX|['AVX']|m256, ymm, ymm|void|float *,__m256i,__m256,
95|_mm_maskload_ps|VMASKMOVPS|VMASKMOVPS_XMMdq_XMMdq_MEMdq|AVX|['AVX']|xmm, xmm, m128|__m128|float const *,__m128i,
96|_mm_maskstore_ps|VMASKMOVPS|VMASKMOVPS_MEMdq_XMMdq_XMMdq|AVX|['AVX']|m128, xmm, xmm|void|float *,__m128i,__m128,
97|_mm256_movehdup_ps|VMOVSHDUP|VMOVSHDUP_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256|__m256,
98|_mm256_moveldup_ps|VMOVSLDUP|VMOVSLDUP_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256|__m256,
99|_mm256_movedup_pd|VMOVDDUP|VMOVDDUP_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256d|__m256d,
100|_mm256_lddqu_si256|VLDDQU|VLDDQU_YMMqq_MEMqq|AVX|['AVX']|ymm, m256|__m256i|__m256i const *,
101|_mm256_stream_si256|VMOVNTDQ|VMOVNTDQ_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|__m256i *,__m256i,
102|_mm256_stream_pd|VMOVNTPD|VMOVNTPD_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|double *,__m256d,
103|_mm256_stream_ps|VMOVNTPS|VMOVNTPS_MEMqq_YMMqq|AVX|['AVX']|m256, ymm|void|float *,__m256,
104|_mm256_rcp_ps|VRCPPS|VRCPPS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256|__m256,
105|_mm256_rsqrt_ps|VRSQRTPS|VRSQRTPS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256|__m256,
106|_mm256_sqrt_pd|VSQRTPD|VSQRTPD_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256d|__m256d,
107|_mm256_sqrt_ps|VSQRTPS|VSQRTPS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|__m256|__m256,
108|_mm256_round_pd|VROUNDPD|VROUNDPD_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256d|__m256d,int,
109|_mm256_round_ps|VROUNDPS|VROUNDPS_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256|__m256,int,
110|_mm256_unpackhi_pd|VUNPCKHPD|VUNPCKHPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
111|_mm256_unpackhi_ps|VUNPCKHPS|VUNPCKHPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
112|_mm256_unpacklo_pd|VUNPCKLPD|VUNPCKLPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|__m256d,__m256d,
113|_mm256_unpacklo_ps|VUNPCKLPS|VUNPCKLPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|__m256,__m256,
114|_mm256_testz_si256|VPTEST|VPTEST_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256i,__m256i,
115|_mm256_testc_si256|VPTEST|VPTEST_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256i,__m256i,
116|_mm256_testnzc_si256|VPTEST|VPTEST_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256i,__m256i,
117|_mm256_testz_pd|VTESTPD|VTESTPD_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256d,__m256d,
118|_mm256_testc_pd|VTESTPD|VTESTPD_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256d,__m256d,
119|_mm256_testnzc_pd|VTESTPD|VTESTPD_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256d,__m256d,
120|_mm_testz_pd|VTESTPD|VTESTPD_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm|int|__m128d,__m128d,
121|_mm_testc_pd|VTESTPD|VTESTPD_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm|int|__m128d,__m128d,
122|_mm_testnzc_pd|VTESTPD|VTESTPD_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm|int|__m128d,__m128d,
123|_mm256_testz_ps|VTESTPS|VTESTPS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256,__m256,
124|_mm256_testc_ps|VTESTPS|VTESTPS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256,__m256,
125|_mm256_testnzc_ps|VTESTPS|VTESTPS_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm|int|__m256,__m256,
126|_mm_testz_ps|VTESTPS|VTESTPS_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm|int|__m128,__m128,
127|_mm_testc_ps|VTESTPS|VTESTPS_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm|int|__m128,__m128,
128|_mm_testnzc_ps|VTESTPS|VTESTPS_XMMdq_XMMdq|AVX|['AVX']|xmm, xmm|int|__m128,__m128,
129|_mm256_movemask_pd|VMOVMSKPD|VMOVMSKPD_GPR32d_YMMqq|AVX|['AVX']|r32, ymm|int|__m256d,
130|_mm256_movemask_ps|VMOVMSKPS|VMOVMSKPS_GPR32d_YMMqq|AVX|['AVX']|r32, ymm|int|__m256,
131|_mm256_setzero_pd|VXORPD|VXORPD_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256d|void,
132|_mm256_setzero_ps|VXORPS|VXORPS_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256|void,
133|_mm256_setzero_si256|VPXOR|VPXOR_YMMqq_YMMqq_YMMqq|AVX|['AVX']|ymm, ymm, ymm|__m256i|void,
134|_mm256_set_pd|seq|seq|AVX|['AVX']||__m256d|double,double,double,double,
135|_mm256_set_ps|seq|seq|AVX|['AVX']||__m256|float,float,float,float,float,float,float,float,
136|_mm256_set_epi8|seq|seq|AVX|['AVX']||__m256i|char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,
137|_mm256_set_epi16|seq|seq|AVX|['AVX']||__m256i|short,short,short,short,short,short,short,short,short,short,short,short,short,short,short,short,
138|_mm256_set_epi32|seq|seq|AVX|['AVX']||__m256i|int,int,int,int,int,int,int,int,
139|_mm256_set_epi64x|seq|seq|AVX|['AVX']||__m256i|__int64,__int64,__int64,__int64,
140|_mm256_setr_pd|seq|seq|AVX|['AVX']||__m256d|double,double,double,double,
141|_mm256_setr_ps|seq|seq|AVX|['AVX']||__m256|float,float,float,float,float,float,float,float,
142|_mm256_setr_epi8|seq|seq|AVX|['AVX']||__m256i|char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,
143|_mm256_setr_epi16|seq|seq|AVX|['AVX']||__m256i|short,short,short,short,short,short,short,short,short,short,short,short,short,short,short,short,
144|_mm256_setr_epi32|seq|seq|AVX|['AVX']||__m256i|int,int,int,int,int,int,int,int,
145|_mm256_setr_epi64x|seq|seq|AVX|['AVX']||__m256i|__int64,__int64,__int64,__int64,
146|_mm256_set1_pd|seq|seq|AVX|['AVX']||__m256d|double,
147|_mm256_set1_ps|seq|seq|AVX|['AVX']||__m256|float,
148|_mm256_set1_epi8|seq|seq|AVX|['AVX']||__m256i|char,
149|_mm256_set1_epi16|seq|seq|AVX|['AVX']||__m256i|short,
150|_mm256_set1_epi32|seq|seq|AVX|['AVX']||__m256i|int,
151|_mm256_set1_epi64x|seq|seq|AVX|['AVX']||__m256i|long long,
152|_mm256_castpd_ps|none|none|AVX|['AVX']||__m256|__m256d,
153|_mm256_castps_pd|none|none|AVX|['AVX']||__m256d|__m256,
154|_mm256_castps_si256|none|none|AVX|['AVX']||__m256i|__m256,
155|_mm256_castpd_si256|none|none|AVX|['AVX']||__m256i|__m256d,
156|_mm256_castsi256_ps|none|none|AVX|['AVX']||__m256|__m256i,
157|_mm256_castsi256_pd|none|none|AVX|['AVX']||__m256d|__m256i,
158|_mm256_castps256_ps128|none|none|AVX|['AVX']||__m128|__m256,
159|_mm256_castpd256_pd128|none|none|AVX|['AVX']||__m128d|__m256d,
160|_mm256_castsi256_si128|none|none|AVX|['AVX']||__m128i|__m256i,
161|_mm256_castps128_ps256|none|none|AVX|['AVX']||__m256|__m128,
162|_mm256_castpd128_pd256|none|none|AVX|['AVX']||__m256d|__m128d,
163|_mm256_castsi128_si256|none|none|AVX|['AVX']||__m256i|__m128i,
164|_mm256_zextps128_ps256|none|none|AVX|['AVX']||__m256|__m128,
165|_mm256_zextpd128_pd256|none|none|AVX|['AVX']||__m256d|__m128d,
166|_mm256_zextsi128_si256|none|none|AVX|['AVX']||__m256i|__m128i,
167|_mm256_floor_ps|VROUNDPS|VROUNDPS_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256|__m256,
168|_mm256_ceil_ps|VROUNDPS|VROUNDPS_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256|__m256,
169|_mm256_floor_pd|VROUNDPD|VROUNDPD_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256d|__m256d,
170|_mm256_ceil_pd|VROUNDPD|VROUNDPD_YMMqq_YMMqq_IMMb|AVX|['AVX']|ymm, ymm, imm8|__m256d|__m256d,
171|_mm256_undefined_ps|||AVX|['AVX']||__m256|void,
172|_mm256_undefined_pd|||AVX|['AVX']||__m256d|void,
173|_mm256_undefined_si256|||AVX|['AVX']||__m256i|void,
174|_mm256_set_m128|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256|__m128,__m128,
175|_mm256_set_m128d|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256d|__m128d,__m128d,
176|_mm256_set_m128i|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256i|__m128i,__m128i,
177|_mm256_setr_m128|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256|__m128,__m128,
178|_mm256_setr_m128d|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256d|__m128d,__m128d,
179|_mm256_setr_m128i|VINSERTF128|VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb|AVX|['AVX']|ymm, ymm, xmm, imm8|__m256i|__m128i,__m128i,
180|_mm256_loadu2_m128|seq|seq|AVX|['AVX']||__m256|float const*,float const*,
181|_mm256_loadu2_m128d|seq|seq|AVX|['AVX']||__m256d|double const*,double const*,
182|_mm256_loadu2_m128i|seq|seq|AVX|['AVX']||__m256i|__m128i const*,__m128i const*,
183|_mm256_storeu2_m128|seq|seq|AVX|['AVX']||void|float*,float*,__m256,
184|_mm256_storeu2_m128d|seq|seq|AVX|['AVX']||void|double*,double*,__m256d,
185|_mm256_storeu2_m128i|seq|seq|AVX|['AVX']||void|__m128i*,__m128i*,__m256i,
186|_mm256_cvtss_f32|VMOVSS|VMOVSS_MEMd_XMMd|AVX|['AVX']|m32, xmm|float|__m256,
187|_mm256_cvtsd_f64|VMOVSD|VMOVSD_MEMq_XMMq|AVX|['AVX']|m64, xmm|double|__m256d,
188|_mm256_cvtsi256_si32|VMOVD|VMOVD_GPR32d_XMMd|AVX|['AVX']|r32, xmm|int|__m256i,
189|_mm256_extract_epi8|seq|seq|AVX2|['AVX2']||int|__m256i,const int,
190|_mm256_extract_epi16|seq|seq|AVX2|['AVX2']||int|__m256i,const int,
191|_mm256_abs_epi8|VPABSB|VPABSB_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm|__m256i|__m256i,
192|_mm256_abs_epi16|VPABSW|VPABSW_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm|__m256i|__m256i,
193|_mm256_abs_epi32|VPABSD|VPABSD_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm|__m256i|__m256i,
194|_mm256_add_epi8|VPADDB|VPADDB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
195|_mm256_add_epi16|VPADDW|VPADDW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
196|_mm256_add_epi32|VPADDD|VPADDD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
197|_mm256_add_epi64|VPADDQ|VPADDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
198|_mm256_adds_epi8|VPADDSB|VPADDSB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
199|_mm256_adds_epi16|VPADDSW|VPADDSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
200|_mm256_adds_epu8|VPADDUSB|VPADDUSB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
201|_mm256_adds_epu16|VPADDUSW|VPADDUSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
202|_mm256_alignr_epi8|VPALIGNR|VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, ymm, imm8|__m256i|__m256i,__m256i,const int,
203|_mm256_and_si256|VPAND|VPAND_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
204|_mm256_andnot_si256|VPANDN|VPANDN_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
205|_mm256_avg_epu8|VPAVGB|VPAVGB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
206|_mm256_avg_epu16|VPAVGW|VPAVGW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
207|_mm256_blend_epi16|VPBLENDW|VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, ymm, imm8|__m256i|__m256i,__m256i,const int,
208|_mm_blend_epi32|VPBLENDD|VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb|AVX2|['AVX2']|xmm, xmm, xmm, imm8|__m128i|__m128i,__m128i,const int,
209|_mm256_blend_epi32|VPBLENDD|VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, ymm, imm8|__m256i|__m256i,__m256i,const int,
210|_mm256_blendv_epi8|VPBLENDVB|VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm, ymm|__m256i|__m256i,__m256i,__m256i,
211|_mm_broadcastb_epi8|VPBROADCASTB|VPBROADCASTB_XMMdq_XMMb|AVX2|['AVX2']|xmm, xmm|__m128i|__m128i,
212|_mm256_broadcastb_epi8|VPBROADCASTB|VPBROADCASTB_YMMqq_XMMb|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
213|_mm_broadcastd_epi32|VPBROADCASTD|VPBROADCASTD_XMMdq_XMMd|AVX2|['AVX2']|xmm, xmm|__m128i|__m128i,
214|_mm256_broadcastd_epi32|VPBROADCASTD|VPBROADCASTD_YMMqq_XMMd|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
215|_mm_broadcastq_epi64|VPBROADCASTQ|VPBROADCASTQ_XMMdq_XMMq|AVX2|['AVX2']|xmm, xmm|__m128i|__m128i,
216|_mm256_broadcastq_epi64|VPBROADCASTQ|VPBROADCASTQ_YMMqq_XMMq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
217|_mm_broadcastsd_pd|MOVDDUP|MOVDDUP_XMMdq_XMMq|AVX2|['AVX2']|xmm, xmm|__m128d|__m128d,
218|_mm256_broadcastsd_pd|VBROADCASTSD|VBROADCASTSD_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256d|__m128d,
219|_mm_broadcastsi128_si256|VBROADCASTI128|VBROADCASTI128_YMMqq_MEMdq|AVX2|['AVX2']|ymm, m128|__m256i|__m128i,
220|_mm256_broadcastsi128_si256|VBROADCASTI128|VBROADCASTI128_YMMqq_MEMdq|AVX2|['AVX2']|ymm, m128|__m256i|__m128i,
221|_mm_broadcastss_ps|VBROADCASTSS|VBROADCASTSS_XMMdq_XMMdq|AVX2|['AVX2']|xmm, xmm|__m128|__m128,
222|_mm256_broadcastss_ps|VBROADCASTSS|VBROADCASTSS_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256|__m128,
223|_mm_broadcastw_epi16|VPBROADCASTW|VPBROADCASTW_XMMdq_XMMw|AVX2|['AVX2']|xmm, xmm|__m128i|__m128i,
224|_mm256_broadcastw_epi16|VPBROADCASTW|VPBROADCASTW_YMMqq_XMMw|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
225|_mm256_cmpeq_epi8|VPCMPEQB|VPCMPEQB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
226|_mm256_cmpeq_epi16|VPCMPEQW|VPCMPEQW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
227|_mm256_cmpeq_epi32|VPCMPEQD|VPCMPEQD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
228|_mm256_cmpeq_epi64|VPCMPEQQ|VPCMPEQQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
229|_mm256_cmpgt_epi8|VPCMPGTB|VPCMPGTB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
230|_mm256_cmpgt_epi16|VPCMPGTW|VPCMPGTW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
231|_mm256_cmpgt_epi32|VPCMPGTD|VPCMPGTD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
232|_mm256_cmpgt_epi64|VPCMPGTQ|VPCMPGTQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
233|_mm256_cvtepi16_epi32|VPMOVSXWD|VPMOVSXWD_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
234|_mm256_cvtepi16_epi64|VPMOVSXWQ|VPMOVSXWQ_YMMqq_XMMq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
235|_mm256_cvtepi32_epi64|VPMOVSXDQ|VPMOVSXDQ_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
236|_mm256_cvtepi8_epi16|VPMOVSXBW|VPMOVSXBW_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
237|_mm256_cvtepi8_epi32|VPMOVSXBD|VPMOVSXBD_YMMqq_XMMq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
238|_mm256_cvtepi8_epi64|VPMOVSXBQ|VPMOVSXBQ_YMMqq_XMMd|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
239|_mm256_cvtepu16_epi32|VPMOVZXWD|VPMOVZXWD_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
240|_mm256_cvtepu16_epi64|VPMOVZXWQ|VPMOVZXWQ_YMMqq_XMMq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
241|_mm256_cvtepu32_epi64|VPMOVZXDQ|VPMOVZXDQ_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
242|_mm256_cvtepu8_epi16|VPMOVZXBW|VPMOVZXBW_YMMqq_XMMdq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
243|_mm256_cvtepu8_epi32|VPMOVZXBD|VPMOVZXBD_YMMqq_XMMq|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
244|_mm256_cvtepu8_epi64|VPMOVZXBQ|VPMOVZXBQ_YMMqq_XMMd|AVX2|['AVX2']|ymm, xmm|__m256i|__m128i,
245|_mm256_extracti128_si256|VEXTRACTI128|VEXTRACTI128_XMMdq_YMMqq_IMMb|AVX2|['AVX2']|xmm, ymm, imm8|__m128i|__m256i,const int,
246|_mm256_hadd_epi16|VPHADDW|VPHADDW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
247|_mm256_hadd_epi32|VPHADDD|VPHADDD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
248|_mm256_hadds_epi16|VPHADDSW|VPHADDSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
249|_mm256_hsub_epi16|VPHSUBW|VPHSUBW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
250|_mm256_hsub_epi32|VPHSUBD|VPHSUBD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
251|_mm256_hsubs_epi16|VPHSUBSW|VPHSUBSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
252|_mm_i32gather_pd|VGATHERDPD|VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128d|double const*,__m128i,const int,
253|_mm256_i32gather_pd|VGATHERDPD|VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256d|double const*,__m128i,const int,
254|_mm_i32gather_ps|VGATHERDPS|VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128|float const*,__m128i,const int,
255|_mm256_i32gather_ps|VGATHERDPS|VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256|float const*,__m256i,const int,
256|_mm_i32gather_epi32|VPGATHERDD|VPGATHERDD_XMMu32_MEMd_XMMi32_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128i|int const*,__m128i,const int,
257|_mm256_i32gather_epi32|VPGATHERDD|VPGATHERDD_YMMu32_MEMd_YMMi32_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256i|int const*,__m256i,const int,
258|_mm_i32gather_epi64|VPGATHERDQ|VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128i|__int64 const*,__m128i,const int,
259|_mm256_i32gather_epi64|VPGATHERDQ|VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256i|__int64 const*,__m128i,const int,
260|_mm_i64gather_pd|VGATHERQPD|VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128d|double const*,__m128i,const int,
261|_mm256_i64gather_pd|VGATHERQPD|VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256|AVX2|['AVX2']|ymm, vm64x, ymm|__m256d|double const*,__m256i,const int,
262|_mm_i64gather_ps|VGATHERQPS|VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128|float const*,__m128i,const int,
263|_mm256_i64gather_ps|VGATHERQPS|VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256|AVX2|['AVX2']|xmm, vm64y, xmm|__m128|float const*,__m256i,const int,
264|_mm_i64gather_epi32|VPGATHERQD|VPGATHERQD_XMMu32_MEMd_XMMi32_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128i|int const*,__m128i,const int,
265|_mm256_i64gather_epi32|VPGATHERQD|VPGATHERQD_XMMu32_MEMd_XMMi32_VL256|AVX2|['AVX2']|xmm, vm64y, xmm|__m128i|int const*,__m256i,const int,
266|_mm_i64gather_epi64|VPGATHERQQ|VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128i|__int64 const*,__m128i,const int,
267|_mm256_i64gather_epi64|VPGATHERQQ|VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256|AVX2|['AVX2']|ymm, vm64x, ymm|__m256i|__int64 const*,__m256i,const int,
268|_mm256_inserti128_si256|VINSERTI128|VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb|AVX2|['AVX2']|ymm, ymm, xmm, imm8|__m256i|__m256i,__m128i,const int,
269|_mm256_madd_epi16|VPMADDWD|VPMADDWD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
270|_mm256_maddubs_epi16|VPMADDUBSW|VPMADDUBSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
271|_mm_mask_i32gather_pd|VGATHERDPD|VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128d|__m128d,double const*,__m128i,__m128d,const int,
272|_mm256_mask_i32gather_pd|VGATHERDPD|VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256d|__m256d,double const*,__m128i,__m256d,const int,
273|_mm_mask_i32gather_ps|VGATHERDPS|VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128|__m128,float const*,__m128i,__m128,const int,
274|_mm256_mask_i32gather_ps|VGATHERDPS|VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256|__m256,float const*,__m256i,__m256,const int,
275|_mm_mask_i32gather_epi32|VPGATHERDD|VPGATHERDD_XMMu32_MEMd_XMMi32_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128i|__m128i,int const*,__m128i,__m128i,const int,
276|_mm256_mask_i32gather_epi32|VPGATHERDD|VPGATHERDD_YMMu32_MEMd_YMMi32_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256i|__m256i,int const*,__m256i,__m256i,const int,
277|_mm_mask_i32gather_epi64|VPGATHERDQ|VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128|AVX2|['AVX2']|xmm, vm32x, xmm|__m128i|__m128i,__int64 const*,__m128i,__m128i,const int,
278|_mm256_mask_i32gather_epi64|VPGATHERDQ|VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256|AVX2|['AVX2']|ymm, vm32x, ymm|__m256i|__m256i,__int64 const*,__m128i,__m256i,const int,
279|_mm_mask_i64gather_pd|VGATHERQPD|VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128d|__m128d,double const*,__m128i,__m128d,const int,
280|_mm256_mask_i64gather_pd|VGATHERQPD|VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256|AVX2|['AVX2']|ymm, vm64x, ymm|__m256d|__m256d,double const*,__m256i,__m256d,const int,
281|_mm_mask_i64gather_ps|VGATHERQPS|VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128|__m128,float const*,__m128i,__m128,const int,
282|_mm256_mask_i64gather_ps|VGATHERQPS|VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256|AVX2|['AVX2']|xmm, vm64y, xmm|__m128|__m128,float const*,__m256i,__m128,const int,
283|_mm_mask_i64gather_epi32|VPGATHERQD|VPGATHERQD_XMMu32_MEMd_XMMi32_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128i|__m128i,int const*,__m128i,__m128i,const int,
284|_mm256_mask_i64gather_epi32|VPGATHERQD|VPGATHERQD_XMMu32_MEMd_XMMi32_VL256|AVX2|['AVX2']|xmm, vm64y, xmm|__m128i|__m128i,int const*,__m256i,__m128i,const int,
285|_mm_mask_i64gather_epi64|VPGATHERQQ|VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128|AVX2|['AVX2']|xmm, vm64x, xmm|__m128i|__m128i,__int64 const*,__m128i,__m128i,const int,
286|_mm256_mask_i64gather_epi64|VPGATHERQQ|VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256|AVX2|['AVX2']|ymm, vm64x, ymm|__m256i|__m256i,__int64 const*,__m256i,__m256i,const int,
287|_mm_maskload_epi32|VPMASKMOVD|VPMASKMOVD_XMMdq_XMMdq_MEMdq|AVX2|['AVX2']|xmm, xmm, m128|__m128i|int const*,__m128i,
288|_mm256_maskload_epi32|VPMASKMOVD|VPMASKMOVD_YMMqq_YMMqq_MEMqq|AVX2|['AVX2']|ymm, ymm, m256|__m256i|int const*,__m256i,
289|_mm_maskload_epi64|VPMASKMOVQ|VPMASKMOVQ_XMMdq_XMMdq_MEMdq|AVX2|['AVX2']|xmm, xmm, m128|__m128i|__int64 const*,__m128i,
290|_mm256_maskload_epi64|VPMASKMOVQ|VPMASKMOVQ_YMMqq_YMMqq_MEMqq|AVX2|['AVX2']|ymm, ymm, m256|__m256i|__int64 const*,__m256i,
291|_mm_maskstore_epi32|VPMASKMOVD|VPMASKMOVD_MEMdq_XMMdq_XMMdq|AVX2|['AVX2']|m128, xmm, xmm|void|int*,__m128i,__m128i,
292|_mm256_maskstore_epi32|VPMASKMOVD|VPMASKMOVD_MEMqq_YMMqq_YMMqq|AVX2|['AVX2']|m256, ymm, ymm|void|int*,__m256i,__m256i,
293|_mm_maskstore_epi64|VPMASKMOVQ|VPMASKMOVQ_MEMdq_XMMdq_XMMdq|AVX2|['AVX2']|m128, xmm, xmm|void|__int64*,__m128i,__m128i,
294|_mm256_maskstore_epi64|VPMASKMOVQ|VPMASKMOVQ_MEMqq_YMMqq_YMMqq|AVX2|['AVX2']|m256, ymm, ymm|void|__int64*,__m256i,__m256i,
295|_mm256_max_epi8|VPMAXSB|VPMAXSB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
296|_mm256_max_epi16|VPMAXSW|VPMAXSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
297|_mm256_max_epi32|VPMAXSD|VPMAXSD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
298|_mm256_max_epu8|VPMAXUB|VPMAXUB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
299|_mm256_max_epu16|VPMAXUW|VPMAXUW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
300|_mm256_max_epu32|VPMAXUD|VPMAXUD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
301|_mm256_min_epi8|VPMINSB|VPMINSB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
302|_mm256_min_epi16|VPMINSW|VPMINSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
303|_mm256_min_epi32|VPMINSD|VPMINSD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
304|_mm256_min_epu8|VPMINUB|VPMINUB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
305|_mm256_min_epu16|VPMINUW|VPMINUW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
306|_mm256_min_epu32|VPMINUD|VPMINUD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
307|_mm256_movemask_epi8|VPMOVMSKB|VPMOVMSKB_GPR32d_YMMqq|AVX2|['AVX2']|r32, ymm|int|__m256i,
308|_mm256_mpsadbw_epu8|VMPSADBW|VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, ymm, imm8|__m256i|__m256i,__m256i,const int,
309|_mm256_mul_epi32|VPMULDQ|VPMULDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
310|_mm256_mul_epu32|VPMULUDQ|VPMULUDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
311|_mm256_mulhi_epi16|VPMULHW|VPMULHW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
312|_mm256_mulhi_epu16|VPMULHUW|VPMULHUW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
313|_mm256_mulhrs_epi16|VPMULHRSW|VPMULHRSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
314|_mm256_mullo_epi16|VPMULLW|VPMULLW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
315|_mm256_mullo_epi32|VPMULLD|VPMULLD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
316|_mm256_or_si256|VPOR|VPOR_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
317|_mm256_packs_epi16|VPACKSSWB|VPACKSSWB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
318|_mm256_packs_epi32|VPACKSSDW|VPACKSSDW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
319|_mm256_packus_epi16|VPACKUSWB|VPACKUSWB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
320|_mm256_packus_epi32|VPACKUSDW|VPACKUSDW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
321|_mm256_permute2x128_si256|VPERM2I128|VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, ymm, imm8|__m256i|__m256i,__m256i,const int,
322|_mm256_permute4x64_epi64|VPERMQ|VPERMQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
323|_mm256_permute4x64_pd|VPERMPD|VPERMPD_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256d|__m256d,const int,
324|_mm256_permutevar8x32_epi32|VPERMD|VPERMD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
325|_mm256_permutevar8x32_ps|VPERMPS|VPERMPS_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256|__m256,__m256i,
326|_mm256_sad_epu8|VPSADBW|VPSADBW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
327|_mm256_shuffle_epi32|VPSHUFD|VPSHUFD_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
328|_mm256_shuffle_epi8|VPSHUFB|VPSHUFB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
329|_mm256_shufflehi_epi16|VPSHUFHW|VPSHUFHW_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
330|_mm256_shufflelo_epi16|VPSHUFLW|VPSHUFLW_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
331|_mm256_sign_epi8|VPSIGNB|VPSIGNB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
332|_mm256_sign_epi16|VPSIGNW|VPSIGNW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
333|_mm256_sign_epi32|VPSIGND|VPSIGND_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
334|_mm256_slli_si256|VPSLLDQ|VPSLLDQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
335|_mm256_bslli_epi128|VPSLLDQ|VPSLLDQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
336|_mm256_sll_epi16|VPSLLW|VPSLLW_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
337|_mm256_slli_epi16|VPSLLW|VPSLLW_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
338|_mm256_sll_epi32|VPSLLD|VPSLLD_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
339|_mm256_slli_epi32|VPSLLD|VPSLLD_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
340|_mm256_sll_epi64|VPSLLQ|VPSLLQ_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
341|_mm256_slli_epi64|VPSLLQ|VPSLLQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
342|_mm_sllv_epi32|VPSLLVD|VPSLLVD_XMMdq_XMMdq_XMMdq|AVX2|['AVX2']|xmm, xmm, xmm|__m128i|__m128i,__m128i,
343|_mm256_sllv_epi32|VPSLLVD|VPSLLVD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
344|_mm_sllv_epi64|VPSLLVQ|VPSLLVQ_XMMdq_XMMdq_XMMdq|AVX2|['AVX2']|xmm, xmm, xmm|__m128i|__m128i,__m128i,
345|_mm256_sllv_epi64|VPSLLVQ|VPSLLVQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
346|_mm256_sra_epi16|VPSRAW|VPSRAW_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
347|_mm256_srai_epi16|VPSRAW|VPSRAW_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
348|_mm256_sra_epi32|VPSRAD|VPSRAD_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
349|_mm256_srai_epi32|VPSRAD|VPSRAD_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
350|_mm_srav_epi32|VPSRAVD|VPSRAVD_XMMdq_XMMdq_XMMdq|AVX2|['AVX2']|xmm, xmm, xmm|__m128i|__m128i,__m128i,
351|_mm256_srav_epi32|VPSRAVD|VPSRAVD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
352|_mm256_srli_si256|VPSRLDQ|VPSRLDQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
353|_mm256_bsrli_epi128|VPSRLDQ|VPSRLDQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,const int,
354|_mm256_srl_epi16|VPSRLW|VPSRLW_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
355|_mm256_srli_epi16|VPSRLW|VPSRLW_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
356|_mm256_srl_epi32|VPSRLD|VPSRLD_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
357|_mm256_srli_epi32|VPSRLD|VPSRLD_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
358|_mm256_srl_epi64|VPSRLQ|VPSRLQ_YMMqq_YMMqq_XMMq|AVX2|['AVX2']|ymm, ymm, xmm|__m256i|__m256i,__m128i,
359|_mm256_srli_epi64|VPSRLQ|VPSRLQ_YMMqq_YMMqq_IMMb|AVX2|['AVX2']|ymm, ymm, imm8|__m256i|__m256i,int,
360|_mm_srlv_epi32|VPSRLVD|VPSRLVD_XMMdq_XMMdq_XMMdq|AVX2|['AVX2']|xmm, xmm, xmm|__m128i|__m128i,__m128i,
361|_mm256_srlv_epi32|VPSRLVD|VPSRLVD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
362|_mm_srlv_epi64|VPSRLVQ|VPSRLVQ_XMMdq_XMMdq_XMMdq|AVX2|['AVX2']|xmm, xmm, xmm|__m128i|__m128i,__m128i,
363|_mm256_srlv_epi64|VPSRLVQ|VPSRLVQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
364|_mm256_stream_load_si256|VMOVNTDQA|VMOVNTDQA_YMMqq_MEMqq|AVX2|['AVX2']|ymm, m256|__m256i|__m256i const*,
365|_mm256_sub_epi8|VPSUBB|VPSUBB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
366|_mm256_sub_epi16|VPSUBW|VPSUBW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
367|_mm256_sub_epi32|VPSUBD|VPSUBD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
368|_mm256_sub_epi64|VPSUBQ|VPSUBQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
369|_mm256_subs_epi8|VPSUBSB|VPSUBSB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
370|_mm256_subs_epi16|VPSUBSW|VPSUBSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
371|_mm256_subs_epu8|VPSUBUSB|VPSUBUSB_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
372|_mm256_subs_epu16|VPSUBUSW|VPSUBUSW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
373|_mm256_xor_si256|VPXOR|VPXOR_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
374|_mm256_unpackhi_epi8|VPUNPCKHBW|VPUNPCKHBW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
375|_mm256_unpackhi_epi16|VPUNPCKHWD|VPUNPCKHWD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
376|_mm256_unpackhi_epi32|VPUNPCKHDQ|VPUNPCKHDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
377|_mm256_unpackhi_epi64|VPUNPCKHQDQ|VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
378|_mm256_unpacklo_epi8|VPUNPCKLBW|VPUNPCKLBW_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
379|_mm256_unpacklo_epi16|VPUNPCKLWD|VPUNPCKLWD_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
380|_mm256_unpacklo_epi32|VPUNPCKLDQ|VPUNPCKLDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
381|_mm256_unpacklo_epi64|VPUNPCKLQDQ|VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq|AVX2|['AVX2']|ymm, ymm, ymm|__m256i|__m256i,__m256i,
382|_m_from_int64|MOVQ|MOVQ_MMXq_GPR64|MMX|['MMX']|mm, r64|__m64|__int64,
383|_m_to_int64|MOVQ|MOVQ_GPR64_MMXq|MMX|['MMX']|r64, mm|__int64|__m64,
384|_m_empty|EMMS|EMMS|MMX|['MMX']||void|void,
385|_m_from_int|MOVD|MOVD_MMXq_GPR32|MMX|['MMX']|mm, r32|__m64|int,
386|_m_to_int|MOVD|MOVD_GPR32_MMXd|MMX|['MMX']|r32, mm|int|__m64,
387|_m_packsswb|PACKSSWB|PACKSSWB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
388|_m_packssdw|PACKSSDW|PACKSSDW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
389|_m_packuswb|PACKUSWB|PACKUSWB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
390|_m_punpckhbw|PUNPCKHBW|PUNPCKHBW_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
391|_m_punpckhwd|PUNPCKLBW|PUNPCKLBW_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
392|_m_punpckhdq|PUNPCKHDQ|PUNPCKHDQ_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
393|_m_punpcklbw|PUNPCKLBW|PUNPCKLBW_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
394|_m_punpcklwd|PUNPCKLWD|PUNPCKLWD_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
395|_m_punpckldq|PUNPCKLDQ|PUNPCKLDQ_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
396|_m_paddb|PADDB|PADDB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
397|_m_paddw|PADDW|PADDW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
398|_m_paddd|PADDD|PADDD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
399|_m_paddsb|PADDSB|PADDSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
400|_m_paddsw|PADDSW|PADDSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
401|_m_paddusb|PADDUSB|PADDUSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
402|_m_paddusw|PADDUSW|PADDUSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
403|_m_psubb|PSUBB|PSUBB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
404|_m_psubw|PSUBW|PSUBW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
405|_m_psubd|PSUBD|PSUBD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
406|_m_psubsb|PSUBSB|PSUBSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
407|_m_psubsw|PSUBSW|PSUBSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
408|_m_psubusb|PSUBUSB|PSUBUSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
409|_m_psubusw|PSUBUSW|PSUBUSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
410|_m_pmaddwd|PMADDWD|PMADDWD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
411|_m_pmulhw|PMULHW|PMULHW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
412|_m_pmullw|PMULLW|PMULLW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
413|_m_psllw|PSLLW|PSLLW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
414|_m_psllwi|PSLLW|PSLLW_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
415|_m_pslld|PSLLD|PSLLD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
416|_m_pslldi|PSLLD|PSLLD_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
417|_m_psllq|PSLLQ|PSLLQ_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
418|_m_psllqi|PSLLQ|PSLLQ_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
419|_m_psraw|PSRAW|PSRAW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
420|_m_psrawi|PSRAW|PSRAW_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
421|_m_psrad|PSRAD|PSRAD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
422|_m_psradi|PSRAD|PSRAD_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
423|_m_psrlw|PSRLW|PSRLW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
424|_m_psrlwi|PSRLW|PSRLW_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
425|_m_psrld|PSRLD|PSRLD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
426|_m_psrldi|PSRLD|PSRLD_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
427|_m_psrlq|PSRLQ|PSRLQ_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
428|_m_psrlqi|PSRLQ|PSRLQ_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
429|_m_pand|PAND|PAND_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
430|_m_pandn|PANDN|PANDN_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
431|_m_por|POR|POR_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
432|_m_pxor|PXOR|PXOR_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
433|_m_pcmpeqb|PCMPEQB|PCMPEQB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
434|_m_pcmpeqw|PCMPEQW|PCMPEQW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
435|_m_pcmpeqd|PCMPEQD|PCMPEQD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
436|_m_pcmpgtb|PCMPGTB|PCMPGTB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
437|_m_pcmpgtw|PCMPGTW|PCMPGTW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
438|_m_pcmpgtd|PCMPGTD|PCMPGTD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
439|_mm_empty|EMMS|EMMS|MMX|['MMX']||void|void,
440|_mm_add_pi8|PADDB|PADDB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
441|_mm_add_pi16|PADDW|PADDW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
442|_mm_add_pi32|PADDD|PADDD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
443|_mm_adds_pi8|PADDSB|PADDSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
444|_mm_adds_pi16|PADDSW|PADDSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
445|_mm_adds_pu8|PADDUSB|PADDUSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
446|_mm_adds_pu16|PADDUSW|PADDUSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
447|_mm_sub_pi8|PSUBB|PSUBB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
448|_mm_sub_pi16|PSUBW|PSUBW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
449|_mm_sub_pi32|PSUBD|PSUBD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
450|_mm_subs_pi8|PSUBSB|PSUBSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
451|_mm_subs_pi16|PSUBSW|PSUBSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
452|_mm_subs_pu8|PSUBUSB|PSUBUSB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
453|_mm_subs_pu16|PSUBUSW|PSUBUSW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
454|_mm_madd_pi16|PMADDWD|PMADDWD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
455|_mm_mulhi_pi16|PMULHW|PMULHW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
456|_mm_mullo_pi16|PMULLW|PMULLW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
457|_mm_sll_pi16|PSLLW|PSLLW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
458|_mm_slli_pi16|PSLLW|PSLLW_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
459|_mm_sll_pi32|PSLLD|PSLLD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
460|_mm_slli_pi32|PSLLD|PSLLD_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
461|_mm_sll_si64|PSLLQ|PSLLQ_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
462|_mm_slli_si64|PSLLQ|PSLLQ_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
463|_mm_sra_pi16|PSRAW|PSRAW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
464|_mm_srai_pi16|PSRAW|PSRAW_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
465|_mm_sra_pi32|PSRAD|PSRAD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
466|_mm_srai_pi32|PSRAD|PSRAD_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
467|_mm_srl_pi16|PSRLW|PSRLW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
468|_mm_srli_pi16|PSRLW|PSRLW_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
469|_mm_srl_pi32|PSRLD|PSRLD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
470|_mm_srli_pi32|PSRLD|PSRLD_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
471|_mm_srl_si64|PSRLQ|PSRLQ_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
472|_mm_srli_si64|PSRLQ|PSRLQ_MMXq_IMMb|MMX|['MMX']|mm, imm8|__m64|__m64,int,
473|_mm_and_si64|PAND|PAND_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
474|_mm_andnot_si64|PANDN|PANDN_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
475|_mm_or_si64|POR|POR_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
476|_mm_xor_si64|PXOR|PXOR_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
477|_mm_cmpeq_pi8|PCMPEQB|PCMPEQB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
478|_mm_cmpeq_pi16|PCMPEQW|PCMPEQW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
479|_mm_cmpeq_pi32|PCMPEQD|PCMPEQD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
480|_mm_cmpgt_pi8|PCMPGTB|PCMPGTB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
481|_mm_cmpgt_pi16|PCMPGTW|PCMPGTW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
482|_mm_cmpgt_pi32|PCMPGTD|PCMPGTD_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
483|_mm_cvtsi32_si64|MOVD|MOVD_MMXq_GPR32|MMX|['MMX']|mm, r32|__m64|int,
484|_mm_cvtsi64_si32|MOVD|MOVD_GPR32_MMXd|MMX|['MMX']|r32, mm|int|__m64,
485|_mm_cvtm64_si64|MOVQ|MOVQ_GPR64_MMXq|MMX|['MMX']|r64, mm|__int64|__m64,
486|_mm_cvtsi64_m64|MOVQ|MOVQ_MMXq_GPR64|MMX|['MMX']|mm, r64|__m64|__int64,
487|_mm_setzero_si64|PXOR|PXOR_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|void,
488|_mm_set_pi32|seq|seq|MMX|['MMX']||__m64|int,int,
489|_mm_set_pi16|seq|seq|MMX|['MMX']||__m64|short,short,short,short,
490|_mm_set_pi8|seq|seq|MMX|['MMX']||__m64|char,char,char,char,char,char,char,char,
491|_mm_set1_pi32|seq|seq|MMX|['MMX']||__m64|int,
492|_mm_set1_pi16|seq|seq|MMX|['MMX']||__m64|short,
493|_mm_set1_pi8|seq|seq|MMX|['MMX']||__m64|char,
494|_mm_setr_pi32|seq|seq|MMX|['MMX']||__m64|int,int,
495|_mm_setr_pi16|seq|seq|MMX|['MMX']||__m64|short,short,short,short,
496|_mm_setr_pi8|seq|seq|MMX|['MMX']||__m64|char,char,char,char,char,char,char,char,
497|_mm_packs_pi16|PACKSSWB|PACKSSWB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
498|_mm_packs_pi32|PACKSSDW|PACKSSDW_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
499|_mm_packs_pu16|PACKUSWB|PACKUSWB_MMXq_MMXq|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
500|_mm_unpackhi_pi8|PUNPCKHBW|PUNPCKHBW_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
501|_mm_unpackhi_pi16|PUNPCKLBW|PUNPCKLBW_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
502|_mm_unpackhi_pi32|PUNPCKHDQ|PUNPCKHDQ_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
503|_mm_unpacklo_pi8|PUNPCKLBW|PUNPCKLBW_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
504|_mm_unpacklo_pi16|PUNPCKLWD|PUNPCKLWD_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
505|_mm_unpacklo_pi32|PUNPCKLDQ|PUNPCKLDQ_MMXq_MMXd|MMX|['MMX']|mm, mm|__m64|__m64,__m64,
506|_MM_TRANSPOSE4_PS|seq|seq|SSE|['SSE']||void|__m128,__m128,__m128,__m128,
507|_mm_getcsr|STMXCSR|STMXCSR_MEMd|SSE|['SSE']|m32|unsigned int|void,
508|_mm_setcsr|LDMXCSR|LDMXCSR_MEMd|SSE|['SSE']|m32|void|unsigned int,
509|_MM_GET_EXCEPTION_STATE|||SSE|['SSE']||unsigned int|
510|_MM_SET_EXCEPTION_STATE|||SSE|['SSE']||void|unsigned int,
511|_MM_GET_EXCEPTION_MASK|||SSE|['SSE']||unsigned int|
512|_MM_SET_EXCEPTION_MASK|||SSE|['SSE']||void|unsigned int,
513|_MM_GET_ROUNDING_MODE|||SSE|['SSE']||unsigned int|
514|_MM_SET_ROUNDING_MODE|||SSE|['SSE']||void|unsigned int,
515|_MM_GET_FLUSH_ZERO_MODE|||SSE|['SSE']||unsigned int|
516|_MM_SET_FLUSH_ZERO_MODE|||SSE|['SSE']||void|unsigned int,
517|_mm_prefetch|PREFETCHT2|PREFETCHT2_MEMmprefetch|SSE|['SSE']|m8|void|char const*,int,
518|_mm_sfence|SFENCE|SFENCE|SSE|['SSE']||void|void,
519|_mm_max_pi16|PMAXSW|PMAXSW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
520|_m_pmaxsw|PMAXSW|PMAXSW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
521|_mm_max_pu8|PMAXUB|PMAXUB_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
522|_m_pmaxub|PMAXUB|PMAXUB_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
523|_mm_min_pi16|PMINSW|PMINSW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
524|_m_pminsw|PMINSW|PMINSW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
525|_mm_min_pu8|PMINUB|PMINUB_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
526|_m_pminub|PMINUB|PMINUB_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
527|_mm_mulhi_pu16|PMULHUW|PMULHUW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
528|_m_pmulhuw|PMULHUW|PMULHUW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
529|_mm_avg_pu8|PAVGB|PAVGB_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
530|_m_pavgb|PAVGB|PAVGB_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
531|_mm_avg_pu16|PAVGW|PAVGW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
532|_m_pavgw|PAVGW|PAVGW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
533|_mm_sad_pu8|PSADBW|PSADBW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
534|_m_psadbw|PSADBW|PSADBW_MMXq_MMXq|SSE|['SSE']|mm, mm|__m64|__m64,__m64,
535|_mm_cvtsi32_ss|CVTSI2SS|CVTSI2SS_XMMss_GPR32d|SSE|['SSE']|xmm, r32|__m128|__m128,int,
536|_mm_cvt_si2ss|CVTSI2SS|CVTSI2SS_XMMss_GPR32d|SSE|['SSE']|xmm, r32|__m128|__m128,int,
537|_mm_cvtsi64_ss|CVTSI2SS|CVTSI2SS_XMMss_GPR64q|SSE|['SSE']|xmm, r64|__m128|__m128,__int64,
538|_mm_cvtpi32_ps|CVTPI2PS|CVTPI2PS_XMMq_MMXq|SSE|['SSE']|xmm, mm|__m128|__m128,__m64,
539|_mm_cvt_pi2ps|CVTPI2PS|CVTPI2PS_XMMq_MMXq|SSE|['SSE']|xmm, mm|__m128|__m128,__m64,
540|_mm_cvtpi16_ps|seq|seq|SSE|['SSE']||__m128|__m64,
541|_mm_cvtpu16_ps|seq|seq|SSE|['SSE']||__m128|__m64,
542|_mm_cvtpi8_ps|seq|seq|SSE|['SSE']||__m128|__m64,
543|_mm_cvtpu8_ps|seq|seq|SSE|['SSE']||__m128|__m64,
544|_mm_cvtpi32x2_ps|seq|seq|SSE|['SSE']||__m128|__m64,__m64,
545|_mm_stream_pi|MOVNTQ|MOVNTQ_MEMq_MMXq|SSE|['SSE']|m64, mm|void|__m64*,__m64,
546|_mm_maskmove_si64|MASKMOVQ|MASKMOVQ_MMXq_MMXq|SSE|['SSE']|mm, mm|void|__m64,__m64,char*,
547|_m_maskmovq|MASKMOVQ|MASKMOVQ_MMXq_MMXq|SSE|['SSE']|mm, mm|void|__m64,__m64,char*,
548|_mm_extract_pi16|PEXTRW|PEXTRW_GPR32_MMXq_IMMb|SSE|['SSE']|r32, mm, imm8|int|__m64,int,
549|_m_pextrw|PEXTRW|PEXTRW_GPR32_MMXq_IMMb|SSE|['SSE']|r32, mm, imm8|int|__m64,int,
550|_mm_insert_pi16|PINSRW|PINSRW_MMXq_GPR32_IMMb|SSE|['SSE']|mm, r32, imm8|__m64|__m64,int,int,
551|_m_pinsrw|PINSRW|PINSRW_MMXq_GPR32_IMMb|SSE|['SSE']|mm, r32, imm8|__m64|__m64,int,int,
552|_mm_movemask_pi8|PMOVMSKB|PMOVMSKB_GPR32_MMXq|SSE|['SSE']|r32, mm|int|__m64,
553|_m_pmovmskb|PMOVMSKB|PMOVMSKB_GPR32_MMXq|SSE|['SSE']|r32, mm|int|__m64,
554|_mm_shuffle_pi16|PSHUFW|PSHUFW_MMXq_MMXq_IMMb|SSE|['SSE']|mm, mm, imm8|__m64|__m64,int,
555|_m_pshufw|PSHUFW|PSHUFW_MMXq_MMXq_IMMb|SSE|['SSE']|mm, mm, imm8|__m64|__m64,int,
556|_mm_add_ss|ADDSS|ADDSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
557|_mm_add_ps|ADDPS|ADDPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
558|_mm_sub_ss|SUBSS|SUBSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
559|_mm_sub_ps|SUBPS|SUBPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
560|_mm_mul_ss|MULSS|MULSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
561|_mm_mul_ps|MULPS|MULPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
562|_mm_div_ss|DIVSS|DIVSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
563|_mm_div_ps|DIVPS|DIVPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
564|_mm_sqrt_ss|SQRTSS|SQRTSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,
565|_mm_sqrt_ps|SQRTPS|SQRTPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,
566|_mm_rcp_ss|RCPSS|RCPSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,
567|_mm_rcp_ps|RCPPS|RCPPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,
568|_mm_rsqrt_ss|RSQRTSS|RSQRTSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,
569|_mm_rsqrt_ps|RSQRTPS|RSQRTPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,
570|_mm_min_ss|MINSS|MINSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
571|_mm_min_ps|MINPS|MINPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
572|_mm_max_ss|MAXSS|MAXSS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
573|_mm_max_ps|MAXPS|MAXPS_XMMps_XMMps|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
574|_mm_and_ps|ANDPS|ANDPS_XMMxud_XMMxud|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
575|_mm_andnot_ps|ANDNPS|ANDNPS_XMMxud_XMMxud|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
576|_mm_or_ps|ORPS|ORPS_XMMxud_XMMxud|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
577|_mm_xor_ps|XORPS|XORPS_XMMxud_XMMxud|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
578|_mm_cmpeq_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
579|_mm_cmpeq_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
580|_mm_cmplt_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
581|_mm_cmplt_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
582|_mm_cmple_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
583|_mm_cmple_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
584|_mm_cmpgt_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
585|_mm_cmpgt_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
586|_mm_cmpge_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
587|_mm_cmpge_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
588|_mm_cmpneq_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
589|_mm_cmpneq_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
590|_mm_cmpnlt_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
591|_mm_cmpnlt_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
592|_mm_cmpnle_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
593|_mm_cmpnle_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
594|_mm_cmpngt_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
595|_mm_cmpngt_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
596|_mm_cmpnge_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
597|_mm_cmpnge_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
598|_mm_cmpord_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
599|_mm_cmpord_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
600|_mm_cmpunord_ss|CMPSS|CMPSS_XMMss_XMMss_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
601|_mm_cmpunord_ps|CMPPS|CMPPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,
602|_mm_comieq_ss|COMISS|COMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
603|_mm_comilt_ss|COMISS|COMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
604|_mm_comile_ss|COMISS|COMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
605|_mm_comigt_ss|COMISS|COMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
606|_mm_comige_ss|COMISS|COMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
607|_mm_comineq_ss|COMISS|COMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
608|_mm_ucomieq_ss|UCOMISS|UCOMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
609|_mm_ucomilt_ss|UCOMISS|UCOMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
610|_mm_ucomile_ss|UCOMISS|UCOMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
611|_mm_ucomigt_ss|UCOMISS|UCOMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
612|_mm_ucomige_ss|UCOMISS|UCOMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
613|_mm_ucomineq_ss|UCOMISS|UCOMISS_XMMss_XMMss|SSE|['SSE']|xmm, xmm|int|__m128,__m128,
614|_mm_cvtss_si32|CVTSS2SI|CVTSS2SI_GPR32d_XMMss|SSE|['SSE']|r32, xmm|int|__m128,
615|_mm_cvt_ss2si|CVTSS2SI|CVTSS2SI_GPR32d_XMMss|SSE|['SSE']|r32, xmm|int|__m128,
616|_mm_cvtss_si64|CVTSS2SI|CVTSS2SI_GPR64q_XMMss|SSE|['SSE']|r64, xmm|__int64|__m128,
617|_mm_cvtss_f32|MOVSS|MOVSS_MEMss_XMMss|SSE|['SSE']|m32, xmm|float|__m128,
618|_mm_cvtps_pi32|CVTPS2PI|CVTPS2PI_MMXq_XMMq|SSE|['SSE']|mm, xmm|__m64|__m128,
619|_mm_cvt_ps2pi|CVTPS2PI|CVTPS2PI_MMXq_XMMq|SSE|['SSE']|mm, xmm|__m64|__m128,
620|_mm_cvttss_si32|CVTTSS2SI|CVTTSS2SI_GPR32d_XMMss|SSE|['SSE']|r32, xmm|int|__m128,
621|_mm_cvtt_ss2si|CVTTSS2SI|CVTTSS2SI_GPR32d_XMMss|SSE|['SSE']|r32, xmm|int|__m128,
622|_mm_cvttss_si64|CVTTSS2SI|CVTTSS2SI_GPR64q_XMMss|SSE|['SSE']|r64, xmm|__int64|__m128,
623|_mm_cvttps_pi32|CVTTPS2PI|CVTTPS2PI_MMXq_XMMq|SSE|['SSE']|mm, xmm|__m64|__m128,
624|_mm_cvtt_ps2pi|CVTTPS2PI|CVTTPS2PI_MMXq_XMMq|SSE|['SSE']|mm, xmm|__m64|__m128,
625|_mm_cvtps_pi16|seq|seq|SSE|['SSE']||__m64|__m128,
626|_mm_cvtps_pi8|seq|seq|SSE|['SSE']||__m64|__m128,
627|_mm_set_ss|seq|seq|SSE|['SSE']||__m128|float,
628|_mm_set1_ps|seq|seq|SSE|['SSE']||__m128|float,
629|_mm_set_ps1|seq|seq|SSE|['SSE']||__m128|float,
630|_mm_set_ps|seq|seq|SSE|['SSE']||__m128|float,float,float,float,
631|_mm_setr_ps|seq|seq|SSE|['SSE']||__m128|float,float,float,float,
632|_mm_setzero_ps|XORPS|XORPS_XMMxud_XMMxud|SSE|['SSE']|xmm, xmm|__m128|void,
633|_mm_loadh_pi|MOVHPS|MOVHPS_XMMq_MEMq|SSE|['SSE']|xmm, m64|__m128|__m128,__m64 const*,
634|_mm_loadl_pi|MOVLPS|MOVLPS_XMMq_MEMq|SSE|['SSE']|xmm, m64|__m128|__m128,__m64 const*,
635|_mm_load_ss|MOVSS|MOVSS_XMMdq_MEMss|SSE|['SSE']|xmm, m32|__m128|float const*,
636|_mm_load1_ps|seq|seq|SSE|['SSE']||__m128|float const*,
637|_mm_load_ps1|seq|seq|SSE|['SSE']||__m128|float const*,
638|_mm_load_ps|MOVAPS|MOVAPS_XMMps_MEMps|SSE|['SSE']|xmm, m128|__m128|float const*,
639|_mm_loadu_ps|MOVUPS|MOVUPS_XMMps_MEMps|SSE|['SSE']|xmm, m128|__m128|float const*,
640|_mm_loadr_ps|seq|seq|SSE|['SSE']||__m128|float const*,
641|_mm_stream_ps|MOVNTPS|MOVNTPS_MEMdq_XMMps|SSE|['SSE']|m128, xmm|void|float*,__m128,
642|_mm_storeh_pi|MOVHPS|MOVHPS_MEMq_XMMps|SSE|['SSE']|m64, xmm|void|__m64*,__m128,
643|_mm_storel_pi|MOVLPS|MOVLPS_MEMq_XMMps|SSE|['SSE']|m64, xmm|void|__m64*,__m128,
644|_mm_store_ss|MOVSS|MOVSS_MEMss_XMMss|SSE|['SSE']|m32, xmm|void|float*,__m128,
645|_mm_store1_ps|seq|seq|SSE|['SSE']||void|float*,__m128,
646|_mm_store_ps1|seq|seq|SSE|['SSE']||void|float*,__m128,
647|_mm_store_ps|MOVAPS|MOVAPS_MEMps_XMMps|SSE|['SSE']|m128, xmm|void|float*,__m128,
648|_mm_storeu_ps|MOVUPS|MOVUPS_MEMps_XMMps|SSE|['SSE']|m128, xmm|void|float*,__m128,
649|_mm_storer_ps|MOVUPS|MOVUPS_MEMps_XMMps|SSE|['SSE']|m128, xmm|void|float*,__m128,
650|_mm_move_ss|MOVSS|MOVSS_XMMss_XMMss_0F10|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
651|_mm_shuffle_ps|SHUFPS|SHUFPS_XMMps_XMMps_IMMb|SSE|['SSE']|xmm, xmm, imm8|__m128|__m128,__m128,unsigned int,
652|_mm_unpackhi_ps|UNPCKHPS|UNPCKHPS_XMMps_XMMdq|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
653|_mm_unpacklo_ps|UNPCKLPS|UNPCKLPS_XMMps_XMMq|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
654|_mm_movehl_ps|MOVHLPS|MOVHLPS_XMMq_XMMq|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
655|_mm_movelh_ps|MOVLHPS|MOVLHPS_XMMq_XMMq|SSE|['SSE']|xmm, xmm|__m128|__m128,__m128,
656|_mm_movemask_ps|MOVMSKPS|MOVMSKPS_GPR32_XMMps|SSE|['SSE']|r32, xmm|int|__m128,
657|_mm_malloc|||SSE|['SSE']||void*|size_t,size_t,
658|_mm_free|||SSE|['SSE']||void|void *,
659|_mm_undefined_ps|||SSE|['SSE']||__m128|void,
660|_mm_storeu_si16|seq|seq|SSE|['SSE']||void|void*,__m128i,
661|_mm_loadu_si64|MOVQ|MOVQ_XMMdq_MEMq_0F6E|SSE|['SSE']|xmm, m64|__m128i|void const*,
662|_mm_storeu_si64|MOVQ|MOVQ_MEMq_XMMq_0F7E|SSE|['SSE']|m64, xmm|void|void*,__m128i,
663|_mm_loadu_si16|seq|seq|SSE|['SSE']||__m128i|void const*,
664|_mm_undefined_pd|||SSE2|['SSE2']||__m128d|void,
665|_mm_undefined_si128|||SSE2|['SSE2']||__m128i|void,
666|_mm_loadu_si32|MOVD|MOVD_XMMdq_MEMd|SSE2|['SSE2']|xmm, m32|__m128i|void const*,
667|_mm_storeu_si32|MOVD|MOVD_MEMd_XMMd|SSE2|['SSE2']|m32, xmm|void|void*,__m128i,
668|_mm_pause|PAUSE|PAUSE|SSE2|['SSE2']||void|void,
669|_mm_clflush|CLFLUSH|CLFLUSH_MEMmprefetch|SSE2|['SSE2']|m8|void|void const*,
670|_mm_lfence|LFENCE|LFENCE|SSE2|['SSE2']||void|void,
671|_mm_mfence|MFENCE|MFENCE|SSE2|['SSE2']||void|void,
672|_mm_add_epi8|PADDB|PADDB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
673|_mm_add_epi16|PADDW|PADDW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
674|_mm_add_epi32|PADDD|PADDD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
675|_mm_add_si64|PADDQ|PADDQ_MMXq_MMXq|SSE2|['SSE2']|mm, mm|__m64|__m64,__m64,
676|_mm_add_epi64|PADDQ|PADDQ_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
677|_mm_adds_epi8|PADDSB|PADDSB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
678|_mm_adds_epi16|PADDSW|PADDSW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
679|_mm_adds_epu8|PADDUSB|PADDUSB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
680|_mm_adds_epu16|PADDUSW|PADDUSW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
681|_mm_avg_epu8|PAVGB|PAVGB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
682|_mm_avg_epu16|PAVGW|PAVGW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
683|_mm_madd_epi16|PMADDWD|PMADDWD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
684|_mm_max_epi16|PMAXSW|PMAXSW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
685|_mm_max_epu8|PMAXUB|PMAXUB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
686|_mm_min_epi16|PMINSW|PMINSW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
687|_mm_min_epu8|PMINUB|PMINUB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
688|_mm_mulhi_epi16|PMULHW|PMULHW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
689|_mm_mulhi_epu16|PMULHUW|PMULHUW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
690|_mm_mullo_epi16|PMULLW|PMULLW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
691|_mm_mul_su32|PMULUDQ|PMULUDQ_MMXq_MMXq|SSE2|['SSE2']|mm, mm|__m64|__m64,__m64,
692|_mm_mul_epu32|PMULUDQ|PMULUDQ_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
693|_mm_sad_epu8|PSADBW|PSADBW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
694|_mm_sub_epi8|PSUBB|PSUBB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
695|_mm_sub_epi16|PSUBW|PSUBW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
696|_mm_sub_epi32|PSUBD|PSUBD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
697|_mm_sub_si64|PSUBQ|PSUBQ_MMXq_MMXq|SSE2|['SSE2']|mm, mm|__m64|__m64,__m64,
698|_mm_sub_epi64|PSUBQ|PSUBQ_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
699|_mm_subs_epi8|PSUBSB|PSUBSB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
700|_mm_subs_epi16|PSUBSW|PSUBSW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
701|_mm_subs_epu8|PSUBUSB|PSUBUSB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
702|_mm_subs_epu16|PSUBUSW|PSUBUSW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
703|_mm_slli_si128|PSLLDQ|PSLLDQ_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
704|_mm_bslli_si128|PSLLDQ|PSLLDQ_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
705|_mm_bsrli_si128|PSRLDQ|PSRLDQ_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
706|_mm_slli_epi16|PSLLW|PSLLW_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
707|_mm_sll_epi16|PSLLW|PSLLW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
708|_mm_slli_epi32|PSLLD|PSLLD_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
709|_mm_sll_epi32|PSLLD|PSLLD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
710|_mm_slli_epi64|PSLLQ|PSLLQ_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
711|_mm_sll_epi64|PSLLQ|PSLLQ_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
712|_mm_srai_epi16|PSRAW|PSRAW_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
713|_mm_sra_epi16|PSRAW|PSRAW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
714|_mm_srai_epi32|PSRAD|PSRAD_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
715|_mm_sra_epi32|PSRAD|PSRAD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
716|_mm_srli_si128|PSRLDQ|PSRLDQ_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
717|_mm_srli_epi16|PSRLW|PSRLW_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
718|_mm_srl_epi16|PSRLW|PSRLW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
719|_mm_srli_epi32|PSRLD|PSRLD_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
720|_mm_srl_epi32|PSRLD|PSRLD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
721|_mm_srli_epi64|PSRLQ|PSRLQ_XMMdq_IMMb|SSE2|['SSE2']|xmm, imm8|__m128i|__m128i,int,
722|_mm_srl_epi64|PSRLQ|PSRLQ_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
723|_mm_and_si128|PAND|PAND_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
724|_mm_andnot_si128|PANDN|PANDN_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
725|_mm_or_si128|POR|POR_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
726|_mm_xor_si128|PXOR|PXOR_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
727|_mm_cmpeq_epi8|PCMPEQB|PCMPEQB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
728|_mm_cmpeq_epi16|PCMPEQW|PCMPEQW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
729|_mm_cmpeq_epi32|PCMPEQD|PCMPEQD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
730|_mm_cmpgt_epi8|PCMPGTB|PCMPGTB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
731|_mm_cmpgt_epi16|PCMPGTW|PCMPGTW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
732|_mm_cmpgt_epi32|PCMPGTD|PCMPGTD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
733|_mm_cmplt_epi8|PCMPGTB|PCMPGTB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
734|_mm_cmplt_epi16|PCMPGTW|PCMPGTW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
735|_mm_cmplt_epi32|PCMPGTD|PCMPGTD_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
736|_mm_cvtepi32_pd|CVTDQ2PD|CVTDQ2PD_XMMpd_XMMq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128i,
737|_mm_cvtsi32_sd|CVTSI2SD|CVTSI2SD_XMMsd_GPR32d|SSE2|['SSE2']|xmm, r32|__m128d|__m128d,int,
738|_mm_cvtsi64_sd|CVTSI2SD|CVTSI2SD_XMMsd_GPR64q|SSE2|['SSE2']|xmm, r64|__m128d|__m128d,__int64,
739|_mm_cvtsi64x_sd|CVTSI2SD|CVTSI2SD_XMMsd_GPR64q|SSE2|['SSE2']|xmm, r64|__m128d|__m128d,__int64,
740|_mm_cvtepi32_ps|CVTDQ2PS|CVTDQ2PS_XMMps_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128|__m128i,
741|_mm_cvtpi32_pd|CVTPI2PD|CVTPI2PD_XMMpd_MMXq|SSE2|['SSE2']|xmm, mm|__m128d|__m64,
742|_mm_cvtsi32_si128|MOVD|MOVD_XMMdq_GPR32|SSE2|['SSE2']|xmm, r32|__m128i|int,
743|_mm_cvtsi64_si128|MOVQ|MOVQ_XMMdq_GPR64|SSE2|['SSE2']|xmm, r64|__m128i|__int64,
744|_mm_cvtsi64x_si128|MOVQ|MOVQ_XMMdq_GPR64|SSE2|['SSE2']|xmm, r64|__m128i|__int64,
745|_mm_cvtsi128_si32|MOVD|MOVD_GPR32_XMMd|SSE2|['SSE2']|r32, xmm|int|__m128i,
746|_mm_cvtsi128_si64|MOVQ|MOVQ_GPR64_XMMq|SSE2|['SSE2']|r64, xmm|__int64|__m128i,
747|_mm_cvtsi128_si64x|MOVQ|MOVQ_GPR64_XMMq|SSE2|['SSE2']|r64, xmm|__int64|__m128i,
748|_mm_set_epi64|seq|seq|SSE2|['SSE2']||__m128i|__m64,__m64,
749|_mm_set_epi64x|seq|seq|SSE2|['SSE2']||__m128i|__int64,__int64,
750|_mm_set_epi32|seq|seq|SSE2|['SSE2']||__m128i|int,int,int,int,
751|_mm_set_epi16|seq|seq|SSE2|['SSE2']||__m128i|short,short,short,short,short,short,short,short,
752|_mm_set_epi8|seq|seq|SSE2|['SSE2']||__m128i|char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,
753|_mm_set1_epi64|seq|seq|SSE2|['SSE2']||__m128i|__m64,
754|_mm_set1_epi64x|seq|seq|SSE2|['SSE2']||__m128i|__int64,
755|_mm_set1_epi32|seq|seq|SSE2|['SSE2']||__m128i|int,
756|_mm_set1_epi16|seq|seq|SSE2|['SSE2']||__m128i|short,
757|_mm_set1_epi8|seq|seq|SSE2|['SSE2']||__m128i|char,
758|_mm_setr_epi64|seq|seq|SSE2|['SSE2']||__m128i|__m64,__m64,
759|_mm_setr_epi32|seq|seq|SSE2|['SSE2']||__m128i|int,int,int,int,
760|_mm_setr_epi16|seq|seq|SSE2|['SSE2']||__m128i|short,short,short,short,short,short,short,short,
761|_mm_setr_epi8|seq|seq|SSE2|['SSE2']||__m128i|char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,char,
762|_mm_setzero_si128|PXOR|PXOR_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|
763|_mm_loadl_epi64|MOVQ|MOVQ_XMMdq_MEMq_0F7E|SSE2|['SSE2']|xmm, m64|__m128i|__m128i const*,
764|_mm_load_si128|MOVDQA|MOVDQA_XMMdq_MEMdq|SSE2|['SSE2']|xmm, m128|__m128i|__m128i const*,
765|_mm_loadu_si128|MOVDQU|MOVDQU_XMMdq_MEMdq|SSE2|['SSE2']|xmm, m128|__m128i|__m128i const*,
766|_mm_maskmoveu_si128|MASKMOVDQU|MASKMOVDQU_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|void|__m128i,__m128i,char*,
767|_mm_store_si128|MOVDQA|MOVDQA_MEMdq_XMMdq|SSE2|['SSE2']|m128, xmm|void|__m128i*,__m128i,
768|_mm_storeu_si128|MOVDQU|MOVDQU_MEMdq_XMMdq|SSE2|['SSE2']|m128, xmm|void|__m128i*,__m128i,
769|_mm_storel_epi64|MOVQ|MOVQ_MEMq_XMMq_0F7E|SSE2|['SSE2']|m64, xmm|void|__m128i*,__m128i,
770|_mm_stream_si128|MOVNTDQ|MOVNTDQ_MEMdq_XMMdq|SSE2|['SSE2']|m128, xmm|void|__m128i*,__m128i,
771|_mm_stream_si32|MOVNTI|MOVNTI_MEMd_GPR32|SSE2|['SSE2']|m32, r32|void|int*,int,
772|_mm_stream_si64|MOVNTI|MOVNTI_MEMq_GPR64|SSE2|['SSE2']|m64, r64|void|__int64*,__int64,
773|_mm_movepi64_pi64|MOVDQ2Q|MOVDQ2Q_MMXq_XMMq|SSE2|['SSE2']|mm, xmm|__m64|__m128i,
774|_mm_movpi64_epi64|MOVQ2DQ|MOVQ2DQ_XMMdq_MMXq|SSE2|['SSE2']|xmm, mm|__m128i|__m64,
775|_mm_move_epi64|MOVQ|MOVQ_XMMdq_XMMq_0F7E|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,
776|_mm_packs_epi16|PACKSSWB|PACKSSWB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
777|_mm_packs_epi32|PACKSSDW|PACKSSDW_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
778|_mm_packus_epi16|PACKUSWB|PACKUSWB_XMMdq_XMMdq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
779|_mm_extract_epi16|PEXTRW|PEXTRW_GPR32_XMMdq_IMMb|SSE2|['SSE2']|r32, xmm, imm8|int|__m128i,int,
780|_mm_insert_epi16|PINSRW|PINSRW_XMMdq_GPR32_IMMb|SSE2|['SSE2']|xmm, r32, imm8|__m128i|__m128i,int,int,
781|_mm_movemask_epi8|PMOVMSKB|PMOVMSKB_GPR32_XMMdq|SSE2|['SSE2']|r32, xmm|int|__m128i,
782|_mm_shuffle_epi32|PSHUFD|PSHUFD_XMMdq_XMMdq_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128i|__m128i,int,
783|_mm_shufflehi_epi16|PSHUFHW|PSHUFHW_XMMdq_XMMdq_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128i|__m128i,int,
784|_mm_shufflelo_epi16|PSHUFLW|PSHUFLW_XMMdq_XMMdq_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128i|__m128i,int,
785|_mm_unpackhi_epi8|PUNPCKHBW|PUNPCKHBW_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
786|_mm_unpackhi_epi16|PUNPCKHWD|PUNPCKHWD_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
787|_mm_unpackhi_epi32|PUNPCKHDQ|PUNPCKHDQ_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
788|_mm_unpackhi_epi64|PUNPCKHQDQ|PUNPCKHQDQ_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
789|_mm_unpacklo_epi8|PUNPCKLBW|PUNPCKLBW_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
790|_mm_unpacklo_epi16|PUNPCKLWD|PUNPCKLWD_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
791|_mm_unpacklo_epi32|PUNPCKLDQ|PUNPCKLDQ_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
792|_mm_unpacklo_epi64|PUNPCKLQDQ|PUNPCKLQDQ_XMMdq_XMMq|SSE2|['SSE2']|xmm, xmm|__m128i|__m128i,__m128i,
793|_mm_add_sd|ADDSD|ADDSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
794|_mm_add_pd|ADDPD|ADDPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
795|_mm_div_sd|DIVSD|DIVSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
796|_mm_div_pd|DIVPD|DIVPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
797|_mm_max_sd|MAXSD|MAXSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
798|_mm_max_pd|MAXPD|MAXPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
799|_mm_min_sd|MINSD|MINSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
800|_mm_min_pd|MINPD|MINPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
801|_mm_mul_sd|MULSD|MULSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
802|_mm_mul_pd|MULPD|MULPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
803|_mm_sqrt_sd|SQRTSD|SQRTSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
804|_mm_sqrt_pd|SQRTPD|SQRTPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,
805|_mm_sub_sd|SUBSD|SUBSD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
806|_mm_sub_pd|SUBPD|SUBPD_XMMpd_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
807|_mm_and_pd|ANDPD|ANDPD_XMMxuq_XMMxuq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
808|_mm_andnot_pd|ANDNPD|ANDNPD_XMMxuq_XMMxuq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
809|_mm_or_pd|ORPD|ORPD_XMMxuq_XMMxuq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
810|_mm_xor_pd|XORPD|XORPD_XMMxuq_XMMxuq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
811|_mm_cmpeq_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
812|_mm_cmplt_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
813|_mm_cmple_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
814|_mm_cmpgt_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
815|_mm_cmpge_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
816|_mm_cmpord_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
817|_mm_cmpunord_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
818|_mm_cmpneq_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
819|_mm_cmpnlt_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
820|_mm_cmpnle_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
821|_mm_cmpngt_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
822|_mm_cmpnge_sd|CMPSD|CMPSD_XMM_XMMsd_XMMsd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
823|_mm_cmpeq_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
824|_mm_cmplt_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
825|_mm_cmple_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
826|_mm_cmpgt_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
827|_mm_cmpge_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
828|_mm_cmpord_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
829|_mm_cmpunord_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
830|_mm_cmpneq_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
831|_mm_cmpnlt_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
832|_mm_cmpnle_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
833|_mm_cmpngt_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
834|_mm_cmpnge_pd|CMPPD|CMPPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
835|_mm_comieq_sd|COMISD|COMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
836|_mm_comilt_sd|COMISD|COMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
837|_mm_comile_sd|COMISD|COMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
838|_mm_comigt_sd|COMISD|COMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
839|_mm_comige_sd|COMISD|COMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
840|_mm_comineq_sd|COMISD|COMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
841|_mm_ucomieq_sd|UCOMISD|UCOMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
842|_mm_ucomilt_sd|UCOMISD|UCOMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
843|_mm_ucomile_sd|UCOMISD|UCOMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
844|_mm_ucomigt_sd|UCOMISD|UCOMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
845|_mm_ucomige_sd|UCOMISD|UCOMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
846|_mm_ucomineq_sd|UCOMISD|UCOMISD_XMMsd_XMMsd|SSE2|['SSE2']|xmm, xmm|int|__m128d,__m128d,
847|_mm_cvtpd_ps|CVTPD2PS|CVTPD2PS_XMMps_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128|__m128d,
848|_mm_cvtps_pd|CVTPS2PD|CVTPS2PD_XMMpd_XMMq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128,
849|_mm_cvtpd_epi32|CVTPD2DQ|CVTPD2DQ_XMMdq_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128i|__m128d,
850|_mm_cvtsd_si32|CVTSD2SI|CVTSD2SI_GPR32d_XMMsd|SSE2|['SSE2']|r32, xmm|int|__m128d,
851|_mm_cvtsd_si64|CVTSD2SI|CVTSD2SI_GPR64q_XMMsd|SSE2|['SSE2']|r64, xmm|__int64|__m128d,
852|_mm_cvtsd_si64x|CVTSD2SI|CVTSD2SI_GPR64q_XMMsd|SSE2|['SSE2']|r64, xmm|__int64|__m128d,
853|_mm_cvtsd_ss|CVTSD2SS|CVTSD2SS_XMMss_XMMsd|SSE2|['SSE2']|xmm, xmm|__m128|__m128,__m128d,
854|_mm_cvtsd_f64|MOVSD|MOVSD_XMM_MEMsd_XMMsd|SSE2|['SSE2']|m64, xmm|double|__m128d,
855|_mm_cvtss_sd|CVTSS2SD|CVTSS2SD_XMMsd_XMMss|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128,
856|_mm_cvttpd_epi32|CVTTPD2DQ|CVTTPD2DQ_XMMdq_XMMpd|SSE2|['SSE2']|xmm, xmm|__m128i|__m128d,
857|_mm_cvttsd_si32|CVTTSD2SI|CVTTSD2SI_GPR32d_XMMsd|SSE2|['SSE2']|r32, xmm|int|__m128d,
858|_mm_cvttsd_si64|CVTTSD2SI|CVTTSD2SI_GPR64q_XMMsd|SSE2|['SSE2']|r64, xmm|__int64|__m128d,
859|_mm_cvttsd_si64x|CVTTSD2SI|CVTTSD2SI_GPR64q_XMMsd|SSE2|['SSE2']|r64, xmm|__int64|__m128d,
860|_mm_cvtps_epi32|CVTPS2DQ|CVTPS2DQ_XMMdq_XMMps|SSE2|['SSE2']|xmm, xmm|__m128i|__m128,
861|_mm_cvttps_epi32|CVTTPS2DQ|CVTTPS2DQ_XMMdq_XMMps|SSE2|['SSE2']|xmm, xmm|__m128i|__m128,
862|_mm_cvtpd_pi32|CVTPD2PI|CVTPD2PI_MMXq_XMMpd|SSE2|['SSE2']|mm, xmm|__m64|__m128d,
863|_mm_cvttpd_pi32|CVTTPD2PI|CVTTPD2PI_MMXq_XMMpd|SSE2|['SSE2']|mm, xmm|__m64|__m128d,
864|_mm_set_sd|seq|seq|SSE2|['SSE2']||__m128d|double,
865|_mm_set1_pd|seq|seq|SSE2|['SSE2']||__m128d|double,
866|_mm_set_pd1|seq|seq|SSE2|['SSE2']||__m128d|double,
867|_mm_set_pd|seq|seq|SSE2|['SSE2']||__m128d|double,double,
868|_mm_setr_pd|seq|seq|SSE2|['SSE2']||__m128d|double,double,
869|_mm_setzero_pd|XORPD|XORPD_XMMxuq_XMMxuq|SSE2|['SSE2']|xmm, xmm|__m128d|void,
870|_mm_load_pd|MOVAPD|MOVAPD_XMMpd_MEMpd|SSE2|['SSE2']|xmm, m128|__m128d|double const*,
871|_mm_load1_pd|MOVAPD|MOVAPD_XMMpd_MEMpd|SSE2|['SSE2']|xmm, m128|__m128d|double const*,
872|_mm_load_pd1|MOVAPD|MOVAPD_XMMpd_MEMpd|SSE2|['SSE2']|xmm, m128|__m128d|double const*,
873|_mm_loadr_pd|MOVAPD|MOVAPD_XMMpd_MEMpd|SSE2|['SSE2']|xmm, m128|__m128d|double const*,
874|_mm_loadu_pd|MOVUPD|MOVUPD_XMMpd_MEMpd|SSE2|['SSE2']|xmm, m128|__m128d|double const*,
875|_mm_load_sd|MOVSD|MOVSD_XMM_XMMdq_MEMsd|SSE2|['SSE2']|xmm, m64|__m128d|double const*,
876|_mm_loadh_pd|MOVHPD|MOVHPD_XMMsd_MEMq|SSE2|['SSE2']|xmm, m64|__m128d|__m128d,double const*,
877|_mm_loadl_pd|MOVLPD|MOVLPD_XMMsd_MEMq|SSE2|['SSE2']|xmm, m64|__m128d|__m128d,double const*,
878|_mm_stream_pd|MOVNTPD|MOVNTPD_MEMdq_XMMpd|SSE2|['SSE2']|m128, xmm|void|double*,__m128d,
879|_mm_store_sd|MOVSD|MOVSD_XMM_MEMsd_XMMsd|SSE2|['SSE2']|m64, xmm|void|double*,__m128d,
880|_mm_store1_pd|seq|seq|SSE2|['SSE2']||void|double*,__m128d,
881|_mm_store_pd1|seq|seq|SSE2|['SSE2']||void|double*,__m128d,
882|_mm_store_pd|MOVAPD|MOVAPD_MEMpd_XMMpd|SSE2|['SSE2']|m128, xmm|void|double*,__m128d,
883|_mm_storeu_pd|MOVUPD|MOVUPD_MEMpd_XMMpd|SSE2|['SSE2']|m128, xmm|void|double*,__m128d,
884|_mm_storer_pd|seq|seq|SSE2|['SSE2']||void|double*,__m128d,
885|_mm_storeh_pd|MOVHPD|MOVHPD_MEMq_XMMsd|SSE2|['SSE2']|m64, xmm|void|double*,__m128d,
886|_mm_storel_pd|MOVLPD|MOVLPD_MEMq_XMMsd|SSE2|['SSE2']|m64, xmm|void|double*,__m128d,
887|_mm_unpackhi_pd|UNPCKHPD|UNPCKHPD_XMMpd_XMMq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
888|_mm_unpacklo_pd|UNPCKLPD|UNPCKLPD_XMMpd_XMMq|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
889|_mm_movemask_pd|MOVMSKPD|MOVMSKPD_GPR32_XMMpd|SSE2|['SSE2']|r32, xmm|int|__m128d,
890|_mm_shuffle_pd|SHUFPD|SHUFPD_XMMpd_XMMpd_IMMb|SSE2|['SSE2']|xmm, xmm, imm8|__m128d|__m128d,__m128d,int,
891|_mm_move_sd|MOVSD|MOVSD_XMM_XMMsd_XMMsd_0F10|SSE2|['SSE2']|xmm, xmm|__m128d|__m128d,__m128d,
892|_mm_castpd_ps|none|none|SSE2|['SSE2']||__m128|__m128d,
893|_mm_castpd_si128|none|none|SSE2|['SSE2']||__m128i|__m128d,
894|_mm_castps_pd|none|none|SSE2|['SSE2']||__m128d|__m128,
895|_mm_castps_si128|none|none|SSE2|['SSE2']||__m128i|__m128,
896|_mm_castsi128_pd|none|none|SSE2|['SSE2']||__m128d|__m128i,
897|_mm_castsi128_ps|none|none|SSE2|['SSE2']||__m128|__m128i,
898|_mm_addsub_ps|ADDSUBPS|ADDSUBPS_XMMps_XMMps|SSE3|['SSE3']|xmm, xmm|__m128|__m128,__m128,
899|_mm_addsub_pd|ADDSUBPD|ADDSUBPD_XMMpd_XMMpd|SSE3|['SSE3']|xmm, xmm|__m128d|__m128d,__m128d,
900|_mm_hadd_pd|HADDPD|HADDPD_XMMpd_XMMpd|SSE3|['SSE3']|xmm, xmm|__m128d|__m128d,__m128d,
901|_mm_hadd_ps|HADDPS|HADDPS_XMMps_XMMps|SSE3|['SSE3']|xmm, xmm|__m128|__m128,__m128,
902|_mm_hsub_pd|HSUBPD|HSUBPD_XMMpd_XMMpd|SSE3|['SSE3']|xmm, xmm|__m128d|__m128d,__m128d,
903|_mm_hsub_ps|HSUBPS|HSUBPS_XMMps_XMMps|SSE3|['SSE3']|xmm, xmm|__m128|__m128,__m128,
904|_mm_lddqu_si128|LDDQU|LDDQU_XMMpd_MEMdq|SSE3|['SSE3']|xmm, m128|__m128i|__m128i const*,
905|_mm_movedup_pd|MOVDDUP|MOVDDUP_XMMdq_XMMq|SSE3|['SSE3']|xmm, xmm|__m128d|__m128d,
906|_mm_loaddup_pd|MOVDDUP|MOVDDUP_XMMdq_MEMq|SSE3|['SSE3']|xmm, m64|__m128d|double const*,
907|_mm_movehdup_ps|MOVSHDUP|MOVSHDUP_XMMps_XMMps|SSE3|['SSE3']|xmm, xmm|__m128|__m128,
908|_mm_moveldup_ps|MOVSLDUP|MOVSLDUP_XMMps_XMMps|SSE3|['SSE3']|xmm, xmm|__m128|__m128,
909|_mm_blend_pd|BLENDPD|BLENDPD_XMMdq_XMMdq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,__m128d,const int,
910|_mm_blend_ps|BLENDPS|BLENDPS_XMMdq_XMMdq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,__m128,const int,
911|_mm_blendv_pd|BLENDVPD|BLENDVPD_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128d|__m128d,__m128d,__m128d,
912|_mm_blendv_ps|BLENDVPS|BLENDVPS_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128|__m128,__m128,__m128,
913|_mm_blendv_epi8|PBLENDVB|PBLENDVB_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,__m128i,
914|_mm_blend_epi16|PBLENDW|PBLENDW_XMMdq_XMMdq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128i|__m128i,__m128i,const int,
915|_mm_dp_pd|DPPD|DPPD_XMMdq_XMMdq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,__m128d,const int,
916|_mm_dp_ps|DPPS|DPPS_XMMdq_XMMdq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,__m128,const int,
917|_mm_extract_ps|EXTRACTPS|EXTRACTPS_GPR32d_XMMdq_IMMb|SSE4.1|['SSE4.1']|r32, xmm, imm8|int|__m128,const int,
918|_mm_extract_epi8|PEXTRB|PEXTRB_GPR32d_XMMdq_IMMb|SSE4.1|['SSE4.1']|r32, xmm, imm8|int|__m128i,const int,
919|_mm_extract_epi32|PEXTRD|PEXTRD_GPR32d_XMMdq_IMMb|SSE4.1|['SSE4.1']|r32, xmm, imm8|int|__m128i,const int,
920|_mm_extract_epi64|PEXTRQ|PEXTRQ_GPR64q_XMMdq_IMMb|SSE4.1|['SSE4.1']|r64, xmm, imm8|__int64|__m128i,const int,
921|_mm_insert_ps|INSERTPS|INSERTPS_XMMps_XMMps_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,__m128,const int,
922|_mm_insert_epi8|PINSRB|PINSRB_XMMdq_GPR32d_IMMb|SSE4.1|['SSE4.1']|xmm, r32, imm8|__m128i|__m128i,int,const int,
923|_mm_insert_epi32|PINSRD|PINSRD_XMMdq_GPR32d_IMMb|SSE4.1|['SSE4.1']|xmm, r32, imm8|__m128i|__m128i,int,const int,
924|_mm_insert_epi64|PINSRQ|PINSRQ_XMMdq_GPR64q_IMMb|SSE4.1|['SSE4.1']|xmm, r64, imm8|__m128i|__m128i,__int64,const int,
925|_mm_max_epi8|PMAXSB|PMAXSB_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
926|_mm_max_epi32|PMAXSD|PMAXSD_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
927|_mm_max_epu32|PMAXUD|PMAXUD_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
928|_mm_max_epu16|PMAXUW|PMAXUW_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
929|_mm_min_epi8|PMINSB|PMINSB_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
930|_mm_min_epi32|PMINSD|PMINSD_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
931|_mm_min_epu32|PMINUD|PMINUD_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
932|_mm_min_epu16|PMINUW|PMINUW_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
933|_mm_packus_epi32|PACKUSDW|PACKUSDW_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
934|_mm_cmpeq_epi64|PCMPEQQ|PCMPEQQ_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
935|_mm_cvtepi8_epi16|PMOVSXBW|PMOVSXBW_XMMdq_XMMq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
936|_mm_cvtepi8_epi32|PMOVSXBD|PMOVSXBD_XMMdq_XMMd|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
937|_mm_cvtepi8_epi64|PMOVSXBQ|PMOVSXBQ_XMMdq_XMMw|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
938|_mm_cvtepi16_epi32|PMOVSXWD|PMOVSXWD_XMMdq_XMMq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
939|_mm_cvtepi16_epi64|PMOVSXWQ|PMOVSXWQ_XMMdq_XMMd|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
940|_mm_cvtepi32_epi64|PMOVSXDQ|PMOVSXDQ_XMMdq_XMMq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
941|_mm_cvtepu8_epi16|PMOVZXBW|PMOVZXBW_XMMdq_XMMq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
942|_mm_cvtepu8_epi32|PMOVZXBD|PMOVZXBD_XMMdq_XMMd|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
943|_mm_cvtepu8_epi64|PMOVZXBQ|PMOVZXBQ_XMMdq_XMMw|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
944|_mm_cvtepu16_epi32|PMOVZXWD|PMOVZXWD_XMMdq_XMMq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
945|_mm_cvtepu16_epi64|PMOVZXWQ|PMOVZXWQ_XMMdq_XMMd|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
946|_mm_cvtepu32_epi64|PMOVZXDQ|PMOVZXDQ_XMMdq_XMMq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
947|_mm_mul_epi32|PMULDQ|PMULDQ_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
948|_mm_mullo_epi32|PMULLD|PMULLD_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,__m128i,
949|_mm_testz_si128|PTEST|PTEST_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|int|__m128i,__m128i,
950|_mm_testc_si128|PTEST|PTEST_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|int|__m128i,__m128i,
951|_mm_testnzc_si128|PTEST|PTEST_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|int|__m128i,__m128i,
952|_mm_test_all_zeros|PTEST|PTEST_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|int|__m128i,__m128i,
953|_mm_test_mix_ones_zeros|PTEST|PTEST_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|int|__m128i,__m128i,
954|_mm_test_all_ones|PTEST|PTEST_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|int|__m128i,
955|_mm_round_pd|ROUNDPD|ROUNDPD_XMMpd_XMMpd_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,int,
956|_mm_floor_pd|ROUNDPD|ROUNDPD_XMMpd_XMMpd_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,
957|_mm_ceil_pd|ROUNDPD|ROUNDPD_XMMpd_XMMpd_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,
958|_mm_round_ps|ROUNDPS|ROUNDPS_XMMps_XMMps_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,int,
959|_mm_floor_ps|ROUNDPS|ROUNDPS_XMMps_XMMps_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,
960|_mm_ceil_ps|ROUNDPS|ROUNDPS_XMMps_XMMps_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,
961|_mm_round_sd|ROUNDSD|ROUNDSD_XMMq_XMMq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,__m128d,int,
962|_mm_floor_sd|ROUNDSD|ROUNDSD_XMMq_XMMq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
963|_mm_ceil_sd|ROUNDSD|ROUNDSD_XMMq_XMMq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128d|__m128d,__m128d,
964|_mm_round_ss|ROUNDSS|ROUNDSS_XMMd_XMMd_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,__m128,int,
965|_mm_floor_ss|ROUNDSS|ROUNDSS_XMMd_XMMd_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,__m128,
966|_mm_ceil_ss|ROUNDSS|ROUNDSS_XMMd_XMMd_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128|__m128,__m128,
967|_mm_minpos_epu16|PHMINPOSUW|PHMINPOSUW_XMMdq_XMMdq|SSE4.1|['SSE4.1']|xmm, xmm|__m128i|__m128i,
968|_mm_mpsadbw_epu8|MPSADBW|MPSADBW_XMMdq_XMMdq_IMMb|SSE4.1|['SSE4.1']|xmm, xmm, imm8|__m128i|__m128i,__m128i,const int,
969|_mm_stream_load_si128|MOVNTDQA|MOVNTDQA_XMMdq_MEMdq|SSE4.1|['SSE4.1']|xmm, m128|__m128i|__m128i *,
970|_mm_cmpistrm|PCMPISTRM|PCMPISTRM_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|__m128i|__m128i,__m128i,const int,
971|_mm_cmpistri|PCMPISTRI|PCMPISTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,__m128i,const int,
972|_mm_cmpistrz|PCMPISTRI|PCMPISTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,__m128i,const int,
973|_mm_cmpistrc|PCMPISTRI|PCMPISTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,__m128i,const int,
974|_mm_cmpistrs|PCMPISTRI|PCMPISTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,__m128i,const int,
975|_mm_cmpistro|PCMPISTRI|PCMPISTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,__m128i,const int,
976|_mm_cmpistra|PCMPISTRI|PCMPISTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,__m128i,const int,
977|_mm_cmpestrm|PCMPESTRM|PCMPESTRM_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|__m128i|__m128i,int,__m128i,int,const int,
978|_mm_cmpestri|PCMPESTRI|PCMPESTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,int,__m128i,int,const int,
979|_mm_cmpestrz|PCMPESTRI|PCMPESTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,int,__m128i,int,const int,
980|_mm_cmpestrc|PCMPESTRI|PCMPESTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,int,__m128i,int,const int,
981|_mm_cmpestrs|PCMPESTRI|PCMPESTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,int,__m128i,int,const int,
982|_mm_cmpestro|PCMPESTRI|PCMPESTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,int,__m128i,int,const int,
983|_mm_cmpestra|PCMPESTRI|PCMPESTRI_XMMdq_XMMdq_IMMb|SSE4.2|['SSE4.2']|xmm, xmm, imm8|int|__m128i,int,__m128i,int,const int,
984|_mm_cmpgt_epi64|PCMPGTQ|PCMPGTQ_XMMdq_XMMdq|SSE4.2|['SSE4.2']|xmm, xmm|__m128i|__m128i,__m128i,
985|_mm_crc32_u8|CRC32|CRC32_GPRyy_GPR8b|SSE4.2|['SSE4.2']|r32, r8|unsigned int|unsigned int,unsigned char,
986|_mm_crc32_u16|CRC32|CRC32_GPRyy_GPRv|SSE4.2|['SSE4.2']|r32, r16|unsigned int|unsigned int,unsigned short,
987|_mm_crc32_u32|CRC32|CRC32_GPRyy_GPRv|SSE4.2|['SSE4.2']|r32, r32|unsigned int|unsigned int,unsigned int,
988|_mm_crc32_u64|CRC32|CRC32_GPRyy_GPRv|SSE4.2|['SSE4.2']|r64, r64|unsigned __int64|unsigned __int64,unsigned __int64,
989|_mm_abs_pi8|PABSB|PABSB_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,
990|_mm_abs_epi8|PABSB|PABSB_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,
991|_mm_abs_pi16|PABSW|PABSW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,
992|_mm_abs_epi16|PABSW|PABSW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,
993|_mm_abs_pi32|PABSD|PABSD_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,
994|_mm_abs_epi32|PABSD|PABSD_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,
995|_mm_shuffle_epi8|PSHUFB|PSHUFB_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
996|_mm_shuffle_pi8|PSHUFB|PSHUFB_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
997|_mm_alignr_epi8|PALIGNR|PALIGNR_XMMdq_XMMdq_IMMb|SSSE3|['SSSE3']|xmm, xmm, imm8|__m128i|__m128i,__m128i,int,
998|_mm_alignr_pi8|PALIGNR|PALIGNR_MMXq_MMXq_IMMb|SSSE3|['SSSE3']|mm, mm, imm8|__m64|__m64,__m64,int,
999|_mm_hadd_epi16|PHADDW|PHADDW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1000|_mm_hadds_epi16|PHADDSW|PHADDSW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1001|_mm_hadd_epi32|PHADDD|PHADDD_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1002|_mm_hadd_pi16|PHADDW|PHADDW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1003|_mm_hadd_pi32|PHADDW|PHADDW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1004|_mm_hadds_pi16|PHADDSW|PHADDSW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1005|_mm_hsub_epi16|PHSUBW|PHSUBW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1006|_mm_hsubs_epi16|PHSUBSW|PHSUBSW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1007|_mm_hsub_epi32|PHSUBD|PHSUBD_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1008|_mm_hsub_pi16|PHSUBW|PHSUBW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1009|_mm_hsub_pi32|PHSUBD|PHSUBD_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1010|_mm_hsubs_pi16|PHSUBSW|PHSUBSW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1011|_mm_maddubs_epi16|PMADDUBSW|PMADDUBSW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1012|_mm_maddubs_pi16|PMADDUBSW|PMADDUBSW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1013|_mm_mulhrs_epi16|PMULHRSW|PMULHRSW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1014|_mm_mulhrs_pi16|PMULHRSW|PMULHRSW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1015|_mm_sign_epi8|PSIGNB|PSIGNB_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1016|_mm_sign_epi16|PSIGNW|PSIGNW_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1017|_mm_sign_epi32|PSIGND|PSIGND_XMMdq_XMMdq|SSSE3|['SSSE3']|xmm, xmm|__m128i|__m128i,__m128i,
1018|_mm_sign_pi8|PSIGNB|PSIGNB_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1019|_mm_sign_pi16|PSIGNW|PSIGNW_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
1020|_mm_sign_pi32|PSIGND|PSIGND_MMXq_MMXq|SSSE3|['SSSE3']|mm, mm|__m64|__m64,__m64,
