
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-119-generic) on Tue Sep 17 02:17:29 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.918 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:188:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:189:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:98:39)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:98:52)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:98:65)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:98:85)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:98:103)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:98:121)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:98:139)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:117:90)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:117:103)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:117:123)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:117:141)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:117:159)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:117:177)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:142:37)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:142:63)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:142:83)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:142:101)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:142:119)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:142:137)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:161:77)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:161:90)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:161:103)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:161:123)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:161:141)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:161:159)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:161:177)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.94 seconds. CPU system time: 0.71 seconds. Elapsed time: 8.64 seconds; current allocated memory: 243.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 974 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,274 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,592 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,465 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,132,742 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,138 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,140 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,238 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,228 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,238 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,223 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,223 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,223 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,248 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:170:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:171:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:172:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:149:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:150:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:126:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:127:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:128:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:105:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:106:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_5' (code_generated.cpp:170:20) in function 'task3' completely with a factor of 3 (code_generated.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_6' (code_generated.cpp:171:47) in function 'task3' completely with a factor of 220 (code_generated.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_7' (code_generated.cpp:172:43) in function 'task3' completely with a factor of 2 (code_generated.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_4' (code_generated.cpp:149:20) in function 'task2' completely with a factor of 22 (code_generated.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_5' (code_generated.cpp:150:39) in function 'task2' completely with a factor of 3 (code_generated.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_5' (code_generated.cpp:126:20) in function 'task1' completely with a factor of 180 (code_generated.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_6' (code_generated.cpp:127:47) in function 'task1' completely with a factor of 2 (code_generated.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_7' (code_generated.cpp:128:39) in function 'task1' completely with a factor of 2 (code_generated.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (code_generated.cpp:105:20) in function 'task0' completely with a factor of 2 (code_generated.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_5' (code_generated.cpp:106:39) in function 'task0' completely with a factor of 180 (code_generated.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_tmp(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_A(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_B(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_D(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_tmp(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'store_D(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:204:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:205:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:206:11)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 3 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:207:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:208:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vtmp' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vD' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of length 17100 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 18900 and bit width 64 in loop 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 19950 and bit width 64 in loop 'VITIS_LOOP_36_1'(code_generated.cpp:36:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 9900 and bit width 128 in loop 'VITIS_LOOP_47_1'(code_generated.cpp:47:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:47:19)
INFO: [HLS 214-115] Multiple burst reads of length 10450 and bit width 128 in loop 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:60:19)
INFO: [HLS 214-115] Multiple burst writes of length 17100 and bit width 64 in loop 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:73:19)
INFO: [HLS 214-115] Multiple burst writes of length 9900 and bit width 128 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 360.28 seconds. CPU system time: 1.59 seconds. Elapsed time: 378.03 seconds; current allocated memory: 260.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 260.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 24.11 seconds; current allocated memory: 282.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.96 seconds; current allocated memory: 324.469 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 60.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 63.04 seconds; current allocated memory: 369.508 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_166_2'(code_generated.cpp:166:27) and 'VITIS_LOOP_168_4'(code_generated.cpp:168:35) in function 'task3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_121_1'(code_generated.cpp:121:23) and 'VITIS_LOOP_124_4'(code_generated.cpp:124:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) and 'VITIS_LOOP_86_2'(code_generated.cpp:86:26) in function 'store_D' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_1'(code_generated.cpp:47:19) and 'VITIS_LOOP_48_2'(code_generated.cpp:48:26) in function 'load_D' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) and 'VITIS_LOOP_61_2'(code_generated.cpp:61:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(code_generated.cpp:36:19) and 'VITIS_LOOP_37_2'(code_generated.cpp:37:26) in function 'load_B' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_2' (code_generated.cpp:166:27) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_1' (code_generated.cpp:145:23) in function 'task2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (code_generated.cpp:121:23) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (code_generated.cpp:73:19) in function 'store_tmp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (code_generated.cpp:85:19) in function 'store_D'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_tmp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (code_generated.cpp:47:19) in function 'load_D'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (code_generated.cpp:60:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (code_generated.cpp:36:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (code_generated.cpp:25:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 56.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 63.87 seconds; current allocated memory: 694.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.32 seconds; current allocated memory: 714.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.04 seconds; current allocated memory: 714.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.07 seconds; current allocated memory: 714.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 714.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.16 seconds; current allocated memory: 723.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 723.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 2.35 seconds; current allocated memory: 723.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 723.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 723.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 723.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 723.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 723.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [672]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', code_generated.cpp:48) on local variable 'indvar' [676]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln48', code_generated.cpp:48) [688]  (0.706 ns)
	'select' operation 8 bit ('select_ln47_1', code_generated.cpp:47) [690]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln47', code_generated.cpp:47) [692]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.27 seconds; current allocated memory: 750.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.38 seconds; current allocated memory: 750.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 750.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.74 seconds; current allocated memory: 750.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.8 seconds; current allocated memory: 751.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.18 seconds; current allocated memory: 751.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 751.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 2.11 seconds; current allocated memory: 751.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.28 seconds; current allocated memory: 751.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.89 seconds; current allocated memory: 752.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.56 seconds; current allocated memory: 796.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.65 seconds; current allocated memory: 808.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1_VITIS_LOOP_147_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_145_1_VITIS_LOOP_147_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.07 seconds; current allocated memory: 839.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.62 seconds; current allocated memory: 839.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_2_VITIS_LOOP_168_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_166_2_VITIS_LOOP_168_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 981.58 seconds. CPU system time: 0.3 seconds. Elapsed time: 984.98 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.13 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.2 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.56 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.83 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_85_1_VITIS_LOOP_86_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [672]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', code_generated.cpp:86) on local variable 'indvar' [682]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', code_generated.cpp:86) [688]  (0.706 ns)
	'select' operation 8 bit ('select_ln85_1', code_generated.cpp:85) [690]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln85', code_generated.cpp:85) [692]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.15 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.36 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.99 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.24 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 14040 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_tmp' is 14760 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' is 14040 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 14760 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' pipeline 'VITIS_LOOP_47_1_VITIS_LOOP_48_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' is 25080 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D' is 26400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' is 17160 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 18040 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 14040 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 246245 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 720 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1080 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.82 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_145_1_VITIS_LOOP_147_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 25080 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.24 seconds. CPU system time: 0.22 seconds. Elapsed time: 13.48 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_166_2_VITIS_LOOP_168_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 290209 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_121_6_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 39.16 seconds. CPU system time: 0.24 seconds. Elapsed time: 51.51 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_361_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.06 seconds. CPU system time: 0.34 seconds. Elapsed time: 25.9 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_86_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_111_8_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_tmp' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtmp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vD' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vtmp', 'vA', 'vB', 'vC', 'vD' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 154420 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 720 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1080 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.95 seconds. CPU system time: 1.19 seconds. Elapsed time: 61.68 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.98 seconds. CPU system time: 0.89 seconds. Elapsed time: 9.4 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.36 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.9 seconds; current allocated memory: 2.223 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1641.61 seconds. CPU system time: 7.28 seconds. Elapsed time: 1944.19 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1328.469 ; gain = 24.867 ; free physical = 22698 ; free virtual = 358406
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
create_ip: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.488 ; gain = 87.020 ; free physical = 22626 ; free virtual = 358333
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 02:54:06 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 223.11 seconds. CPU system time: 2.72 seconds. Elapsed time: 259.2 seconds; current allocated memory: 14.230 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1867.15 seconds. Total CPU system time: 10.62 seconds. Total elapsed time: 2212.38 seconds; peak allocated memory: 2.237 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 17 02:54:20 2024...
