Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Thu Nov 17 17:20:58 2022
| Host             : DESKTOP-7ILI8OM running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file chip_top_power_routed.rpt -pb chip_top_power_summary_routed.pb -rpx chip_top_power_routed.rpx
| Design           : chip_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.453        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.333        |
| Device Static (W)        | 0.119        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 78.4         |
| Junction Temperature (C) | 31.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.053 |       46 |       --- |             --- |
| Slice Logic              |     0.084 |    96962 |       --- |             --- |
|   LUT as Logic           |     0.053 |    37670 |     63400 |           59.42 |
|   LUT as Distributed RAM |     0.025 |    15010 |     19000 |           79.00 |
|   F7/F8 Muxes            |     0.003 |     9927 |     63400 |           15.66 |
|   CARRY4                 |     0.001 |     1366 |     15850 |            8.62 |
|   Register               |     0.001 |    22988 |    126800 |           18.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      238 |     19000 |            1.25 |
|   Others                 |    <0.001 |      956 |       --- |             --- |
| Signals                  |     0.164 |    62828 |       --- |             --- |
| Block RAM                |     0.127 |      128 |       135 |           94.81 |
| MMCM                     |     0.116 |        1 |         6 |           16.67 |
| PLL                      |     0.196 |        2 |         6 |           33.33 |
| DSPs                     |     0.007 |       23 |       240 |            9.58 |
| I/O                      |     0.516 |       63 |       210 |           30.00 |
| PHASER                   |     0.070 |       14 |       --- |             --- |
| Static Power             |     0.119 |          |           |                 |
| Total                    |     1.453 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.481 |       0.456 |      0.026 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.264 |       0.246 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.236 |       0.232 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.014 |       0.011 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                              | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                                                                                          | clk_gen/inst/clk_out1_clk_wiz_0                                                                                                                                                                     |            20.0 |
| clk_out1_clk_wiz_0_1                                                                                                                                        | clk_gen/inst/clk_out1_clk_wiz_0                                                                                                                                                                     |            20.0 |
| clk_out2_clk_wiz_0                                                                                                                                          | clk_gen/inst/clk_out2_clk_wiz_0                                                                                                                                                                     |             5.0 |
| clk_out2_clk_wiz_0_1                                                                                                                                        | clk_gen/inst/clk_out2_clk_wiz_0                                                                                                                                                                     |             5.0 |
| clk_pll_i                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            20.0 |
| clk_pll_i_1                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            20.0 |
| clkfbout_clk_wiz_0                                                                                                                                          | clk_gen/inst/clkfbout_clk_wiz_0                                                                                                                                                                     |            10.0 |
| clkfbout_clk_wiz_0_1                                                                                                                                        | clk_gen/inst/clkfbout_clk_wiz_0                                                                                                                                                                     |            10.0 |
| clock100                                                                                                                                                    | clock100                                                                                                                                                                                            |            10.0 |
| freq_refclk                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             2.5 |
| freq_refclk_1                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             2.5 |
| iserdes_clkdiv                                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            20.0 |
| iserdes_clkdiv_1                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            20.0 |
| iserdes_clkdiv_2                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            20.0 |
| iserdes_clkdiv_3                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            20.0 |
| mem_refclk                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             5.0 |
| mem_refclk_1                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             5.0 |
| oserdes_clk                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             5.0 |
| oserdes_clk_1                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             5.0 |
| oserdes_clk_2                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             5.0 |
| oserdes_clk_3                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             5.0 |
| oserdes_clk_4                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             5.0 |
| oserdes_clk_5                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             5.0 |
| oserdes_clk_6                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             5.0 |
| oserdes_clk_7                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             5.0 |
| oserdes_clkdiv                                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_1                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            20.0 |
| oserdes_clkdiv_2                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_3                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            20.0 |
| oserdes_clkdiv_4                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            20.0 |
| oserdes_clkdiv_6                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_7                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            20.0 |
| pll_clk3_out                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            20.0 |
| pll_clk3_out_1                                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            20.0 |
| pll_clkfbout                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| pll_clkfbout_1                                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            80.0 |
| sync_pulse_1                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            80.0 |
| sys_clk_pin                                                                                                                                                 | clock100                                                                                                                                                                                            |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             5.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| chip_top                                      |     1.333 |
|   JtagTunnel                                  |     0.002 |
|   clk_gen                                     |     0.107 |
|     inst                                      |     0.107 |
|   dut                                         |     0.320 |
|     bh                                        |     0.002 |
|     cbus                                      |     0.005 |
|       buffer                                  |     0.002 |
|     debug_1                                   |     0.003 |
|       dmInner                                 |     0.002 |
|       dmOuter                                 |     0.001 |
|     dtm                                       |     0.001 |
|     mbus                                      |     0.003 |
|       coupler_to_memory_controller_named_axi4 |     0.003 |
|     sbus                                      |     0.005 |
|       coupler_to_port_named_mmio_port_axi4    |     0.004 |
|     tile                                      |     0.300 |
|       buffer                                  |     0.004 |
|       core                                    |     0.029 |
|       dcache                                  |     0.149 |
|       fpuOpt                                  |     0.063 |
|       frontend                                |     0.048 |
|       ptw                                     |     0.006 |
|   mem                                         |     0.812 |
|     DDR_ctrl                                  |     0.809 |
|       u_mig_7series_0_mig                     |     0.808 |
|     clk_conv                                  |     0.004 |
|       inst                                    |     0.004 |
|   mmio                                        |     0.084 |
|     bram_inst                                 |     0.078 |
|       bram_ctrl_inst                          |     0.024 |
|       bram_storage_inst                       |     0.054 |
|     peri_Xbar                                 |     0.002 |
|       inst                                    |     0.002 |
|     spi_inst                                  |     0.002 |
|       axi_spi_inst                            |     0.002 |
|     uart_inst                                 |     0.001 |
+-----------------------------------------------+-----------+


