{"Source Block": ["miaow/src/verilog/rtl/salu/salu_controller.v@66:76@HdlIdDef", "\n//**change [psp]\nreg salu2sgpr_req;\nreg salu2sgpr_req_trig;\n\nreg sgpr_fw_check;\nassign sgpr_fw_check = {control_en_fw, dst_reg_fw[11:9]} && 4'b1110;\n//**\n\n//**change [psp]\n//create a lock mechanism that locks the request line\n"], "Clone Blocks": [["miaow/src/verilog/rtl/salu/salu_controller.v@67:77", "//**change [psp]\nreg salu2sgpr_req;\nreg salu2sgpr_req_trig;\n\nreg sgpr_fw_check;\nassign sgpr_fw_check = {control_en_fw, dst_reg_fw[11:9]} && 4'b1110;\n//**\n\n//**change [psp]\n//create a lock mechanism that locks the request line\n//until rfa notifies its been satisfied\n"]], "Diff Content": {"Delete": [[71, "reg sgpr_fw_check;\n"]], "Add": [[71, "wire sgpr_fw_check;\n"]]}}