Startpoint: dut/_17086_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dut/_17153_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dut/_17086_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.28    0.28 v dut/_17086_/Q (sky130_fd_sc_hd__dfxtp_1)
   5.10    5.39 ^ dut/_11719_/Y (sky130_fd_sc_hd__nor4_1)
   0.70    6.09 v dut/_11875_/Y (sky130_fd_sc_hd__a31oi_1)
   4.77   10.86 ^ dut/_11881_/Y (sky130_fd_sc_hd__nor4_1)
   0.40   11.26 v dut/_12017_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00   11.26 v dut/_17153_/D (sky130_fd_sc_hd__dfxtp_1)
          11.26   data arrival time

  11.55   11.55   clock clk (rise edge)
   0.00   11.55   clock network delay (ideal)
   0.00   11.55   clock reconvergence pessimism
          11.55 ^ dut/_17153_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.35   11.20   library setup time
          11.20   data required time
---------------------------------------------------------
          11.20   data required time
         -11.26   data arrival time
---------------------------------------------------------
          -0.05   slack (VIOLATED)


