{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__696.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__700.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_917_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_918_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_919_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_920_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_921_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_922_925_926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_924_925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_917.out","add_917_931_932.in0"],
          ["add_output_cgra_stencil_3_930_931.out","add_917_931_932.in1"],
          ["self.out_output_cgra_stencil","add_917_931_932.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_918.out","add_918_929_930.in0"],
          ["add_919_928_929.out","add_918_929_930.in1"],
          ["add_output_cgra_stencil_3_930_931.in1","add_918_929_930.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_919.out","add_919_928_929.in0"],
          ["add_920_927_928.out","add_919_928_929.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_920.out","add_920_927_928.in0"],
          ["add_921_926_927.out","add_920_927_928.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_921.out","add_921_926_927.in0"],
          ["add_922_925_926.out","add_921_926_927.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_922.out","add_922_925_926.in0"],
          ["add_923_924_925.out","add_922_925_926.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_923.out","add_923_924_925.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_924.out","add_923_924_925.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_930_931.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_917.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_917.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_918.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_918.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_919.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_919.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_920.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_920.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_921.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_921.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_922.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_922.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_923.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_923.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_924.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_924.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_988_1002_1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_989_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_991_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_992_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_993_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_994_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1001_1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_988.out","add_988_1002_1003.in0"],
          ["add_output_cgra_stencil_4_1001_1002.out","add_988_1002_1003.in1"],
          ["self.out_output_cgra_stencil","add_988_1002_1003.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_989.out","add_989_1000_1001.in0"],
          ["add_990_999_1000.out","add_989_1000_1001.in1"],
          ["add_output_cgra_stencil_4_1001_1002.in1","add_989_1000_1001.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_990.out","add_990_999_1000.in0"],
          ["add_991_998_999.out","add_990_999_1000.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_991.out","add_991_998_999.in0"],
          ["add_992_997_998.out","add_991_998_999.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_992.out","add_992_997_998.in0"],
          ["add_993_996_997.out","add_992_997_998.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_993.out","add_993_996_997.in0"],
          ["add_994_995_996.out","add_993_996_997.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_994.out","add_994_995_996.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_995.out","add_994_995_996.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1001_1002.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_988.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_988.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_989.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_989.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_990.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_990.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_991.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_991.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_992.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_992.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_993.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_993.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_994.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_994.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_995.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_995.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1059_1073_1074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1060_1071_1072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1061_1070_1071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1062_1069_1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1063_1068_1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1064_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1065_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1072_1073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1061":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1063":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1059.out","add_1059_1073_1074.in0"],
          ["add_output_cgra_stencil_5_1072_1073.out","add_1059_1073_1074.in1"],
          ["self.out_output_cgra_stencil","add_1059_1073_1074.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1060.out","add_1060_1071_1072.in0"],
          ["add_1061_1070_1071.out","add_1060_1071_1072.in1"],
          ["add_output_cgra_stencil_5_1072_1073.in1","add_1060_1071_1072.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1061.out","add_1061_1070_1071.in0"],
          ["add_1062_1069_1070.out","add_1061_1070_1071.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1062.out","add_1062_1069_1070.in0"],
          ["add_1063_1068_1069.out","add_1062_1069_1070.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1063.out","add_1063_1068_1069.in0"],
          ["add_1064_1067_1068.out","add_1063_1068_1069.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1064.out","add_1064_1067_1068.in0"],
          ["add_1065_1066_1067.out","add_1064_1067_1068.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1065.out","add_1065_1066_1067.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1066.out","add_1065_1066_1067.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1072_1073.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1059.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1059.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1060.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1060.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1061.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1061.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1062.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1062.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1063.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1063.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1064.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1064.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1065.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1065.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1066.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1066.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1130_1144_1145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1131_1142_1143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1132_1141_1142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1133_1140_1141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1134_1139_1140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1135_1138_1139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1136_1137_1138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1143_1144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1130.out","add_1130_1144_1145.in0"],
          ["add_output_cgra_stencil_6_1143_1144.out","add_1130_1144_1145.in1"],
          ["self.out_output_cgra_stencil","add_1130_1144_1145.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1131.out","add_1131_1142_1143.in0"],
          ["add_1132_1141_1142.out","add_1131_1142_1143.in1"],
          ["add_output_cgra_stencil_6_1143_1144.in1","add_1131_1142_1143.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1132.out","add_1132_1141_1142.in0"],
          ["add_1133_1140_1141.out","add_1132_1141_1142.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1133.out","add_1133_1140_1141.in0"],
          ["add_1134_1139_1140.out","add_1133_1140_1141.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1134.out","add_1134_1139_1140.in0"],
          ["add_1135_1138_1139.out","add_1134_1139_1140.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1135.out","add_1135_1138_1139.in0"],
          ["add_1136_1137_1138.out","add_1135_1138_1139.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1136.out","add_1136_1137_1138.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1137.out","add_1136_1137_1138.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1143_1144.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1130.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1130.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1131.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1131.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1132.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1132.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1133.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1133.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1134.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1134.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1135.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1135.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1136.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1136.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1137.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1137.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1201_1215_1216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1202_1213_1214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1203_1212_1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1204_1211_1212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1205_1210_1211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1206_1209_1210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1207_1208_1209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1214_1215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1201.out","add_1201_1215_1216.in0"],
          ["add_output_cgra_stencil_7_1214_1215.out","add_1201_1215_1216.in1"],
          ["self.out_output_cgra_stencil","add_1201_1215_1216.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1202.out","add_1202_1213_1214.in0"],
          ["add_1203_1212_1213.out","add_1202_1213_1214.in1"],
          ["add_output_cgra_stencil_7_1214_1215.in1","add_1202_1213_1214.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1203.out","add_1203_1212_1213.in0"],
          ["add_1204_1211_1212.out","add_1203_1212_1213.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1204.out","add_1204_1211_1212.in0"],
          ["add_1205_1210_1211.out","add_1204_1211_1212.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1205.out","add_1205_1210_1211.in0"],
          ["add_1206_1209_1210.out","add_1205_1210_1211.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1206.out","add_1206_1209_1210.in0"],
          ["add_1207_1208_1209.out","add_1206_1209_1210.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1207.out","add_1207_1208_1209.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1208.out","add_1207_1208_1209.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1214_1215.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1201.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1201.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1202.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1202.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1203.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1203.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1204.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1204.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1205.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1205.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1206.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1206.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1207.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1207.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1208.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1208.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1272_1286_1287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1273_1284_1285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1274_1283_1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1275_1282_1283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1276_1281_1282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1277_1280_1281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1278_1279_1280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1285_1286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1279":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1272.out","add_1272_1286_1287.in0"],
          ["add_output_cgra_stencil_8_1285_1286.out","add_1272_1286_1287.in1"],
          ["self.out_output_cgra_stencil","add_1272_1286_1287.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1273.out","add_1273_1284_1285.in0"],
          ["add_1274_1283_1284.out","add_1273_1284_1285.in1"],
          ["add_output_cgra_stencil_8_1285_1286.in1","add_1273_1284_1285.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1274.out","add_1274_1283_1284.in0"],
          ["add_1275_1282_1283.out","add_1274_1283_1284.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1275.out","add_1275_1282_1283.in0"],
          ["add_1276_1281_1282.out","add_1275_1282_1283.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1276.out","add_1276_1281_1282.in0"],
          ["add_1277_1280_1281.out","add_1276_1281_1282.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1277.out","add_1277_1280_1281.in0"],
          ["add_1278_1279_1280.out","add_1277_1280_1281.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1278.out","add_1278_1279_1280.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1279.out","add_1278_1279_1280.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1285_1286.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1272.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1272.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1273.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1273.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1274.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1274.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1275.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1275.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1276.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1276.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1277.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1277.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1278.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1278.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1279.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1279.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__705.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__715":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__715.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__720.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__725.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__730.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_776_790_791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_777_788_789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_778_787_788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_779_786_787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_780_785_786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_781_784_785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_782_783_784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_789_790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_776.out","add_776_790_791.in0"],
          ["add_output_cgra_stencil_1_789_790.out","add_776_790_791.in1"],
          ["self.out_output_cgra_stencil","add_776_790_791.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_777.out","add_777_788_789.in0"],
          ["add_778_787_788.out","add_777_788_789.in1"],
          ["add_output_cgra_stencil_1_789_790.in1","add_777_788_789.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_778.out","add_778_787_788.in0"],
          ["add_779_786_787.out","add_778_787_788.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_779.out","add_779_786_787.in0"],
          ["add_780_785_786.out","add_779_786_787.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_780.out","add_780_785_786.in0"],
          ["add_781_784_785.out","add_780_785_786.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_781.out","add_781_784_785.in0"],
          ["add_782_783_784.out","add_781_784_785.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_782.out","add_782_783_784.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_783.out","add_782_783_784.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_789_790.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_776.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_776.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_777.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_777.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_778.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_778.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_779.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_779.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_780.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_780.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_781.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_781.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_782.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_782.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_783.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_783.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_846_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_847_858_859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_848_857_858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_849_856_857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_850_855_856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_851_854_855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_852_853_854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_846.out","add_846_860_861.in0"],
          ["add_output_cgra_stencil_2_859_860.out","add_846_860_861.in1"],
          ["self.out_output_cgra_stencil","add_846_860_861.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_847.out","add_847_858_859.in0"],
          ["add_848_857_858.out","add_847_858_859.in1"],
          ["add_output_cgra_stencil_2_859_860.in1","add_847_858_859.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_848.out","add_848_857_858.in0"],
          ["add_849_856_857.out","add_848_857_858.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_849.out","add_849_856_857.in0"],
          ["add_850_855_856.out","add_849_856_857.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_850.out","add_850_855_856.in0"],
          ["add_851_854_855.out","add_850_855_856.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_851.out","add_851_854_855.in0"],
          ["add_852_853_854.out","add_851_854_855.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_852.out","add_852_853_854.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_853.out","add_852_853_854.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_859_860.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_847.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_847.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_848.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_848.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_849.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_849.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_850.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_850.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_851.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_851.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_852.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_852.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_853.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_853.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_846.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_846.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
