Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 21 17:30:46 2025
| Host         : DESKTOP-0NF6N2J running 64-bit major release  (build 9200)
| Command      : report_drc -file AES_WRAPPER_drc_routed.rpt -pb AES_WRAPPER_drc_routed.pb -rpx AES_WRAPPER_drc_routed.rpx
| Design       : AES_WRAPPER
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net aes_inst/ADD_ROUND_TOP/done_reg_1[0] is a gated clock net sourced by a combinational pin aes_inst/ADD_ROUND_TOP/next_state_reg[2]_i_2/O, cell aes_inst/ADD_ROUND_TOP/next_state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net aes_inst/EXPANSION_TOP/current_state_reg[0]_0 is a gated clock net sourced by a combinational pin aes_inst/EXPANSION_TOP/add_round_en_reg_i_2/O, cell aes_inst/EXPANSION_TOP/add_round_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


