[06/30 09:06:56      0s] 
[06/30 09:06:56      0s] Cadence Innovus(TM) Implementation System.
[06/30 09:06:56      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/30 09:06:56      0s] 
[06/30 09:06:56      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[06/30 09:06:56      0s] Options:	
[06/30 09:06:56      0s] Date:		Mon Jun 30 09:06:56 2025
[06/30 09:06:56      0s] Host:		exotic-rhel (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (1core*2cpus*Intel(R) Core(TM) i5-5300U CPU @ 2.30GHz 3072KB)
[06/30 09:06:56      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[06/30 09:06:56      0s] 
[06/30 09:06:56      0s] License:
[06/30 09:07:05      0s] 		[09:07:05.304554] Configured Lic search path (23.02-s006): /run/media/exotic/Cadence/Installed/license/license_x.dat:/run/media/exotic/Cadence/Installed/license/license_mentors.dat

[06/30 09:07:07      1s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[06/30 09:07:07      1s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/30 09:08:22    111s] Memory management switch to non-aggressive memory release mode.
[06/30 09:08:22    111s] 
[06/30 09:08:22    111s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[06/30 09:08:22    111s] 
[06/30 09:08:33    119s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[06/30 09:08:46    127s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[06/30 09:08:46    127s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[06/30 09:08:46    127s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[06/30 09:08:46    127s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[06/30 09:08:46    127s] @(#)CDS: CPE v23.14-s082
[06/30 09:08:46    127s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[06/30 09:08:46    127s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[06/30 09:08:46    127s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[06/30 09:08:46    127s] @(#)CDS: RCDB 11.15.0
[06/30 09:08:46    127s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[06/30 09:08:46    127s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[06/30 09:08:46    127s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[06/30 09:08:46    127s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB.

[06/30 09:08:46    127s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[06/30 09:08:57    135s] Info: Process UID = 7861 / d23ae760-861a-474f-8bce-b74f22cc7224 / ej4I65ldPX
[06/30 09:08:57    135s] 
[06/30 09:08:57    135s] **INFO:  MMMC transition support version v31-84 
[06/30 09:08:57    135s] 
[06/30 09:08:57    135s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/30 09:08:57    135s] <CMD> suppressMessage ENCEXT-2799
[06/30 09:08:58    136s] <CMD> getVersion
[06/30 09:08:58    136s] <CMD> getVersion
[06/30 09:09:01    136s] <CMD> getVersion
[06/30 09:09:06    136s] [INFO] Loading PVS 24.10 fill procedures
[06/30 09:09:07    137s] <CMD> win
[06/30 09:15:14    191s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/30 09:15:14    191s] <CMD> set ::dft::debug_attribute 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_constraint_performance_statistics_precision 2
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_efficient_set_timing_derate 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_diskcaching_io_performance 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_dump_reset_clock 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_efficient_clocks_collection 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_efficient_hier_obj 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_efficient_save_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_enable_view_pruning_enhancements 4
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_is_imm_info_cached 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_latch_period_based_threshold 0.0001
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[06/30 09:15:14    191s] <CMD> set dbgDualViewAwareXTree 1
[06/30 09:15:14    191s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[06/30 09:15:14    191s] <CMD> set defHierChar /
[06/30 09:15:14    191s] <CMD> set distributed_client_message_echo 1
[06/30 09:15:14    191s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/30 09:15:14    191s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[06/30 09:15:14    191s] <CMD> set enc_before_startup_file 0
[06/30 09:15:14    191s] <CMD> set enc_check_rename_command_name 1
[06/30 09:15:14    191s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/30 09:15:14    191s] <CMD> set init_design_settop 0
[06/30 09:15:14    191s] <CMD> set init_gnd_net {VSS iovss vss}
[06/30 09:15:14    191s] <CMD> set init_lef_file {../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef}
[06/30 09:15:14    191s] <CMD> set init_mmmc_file Fabric_MMMC.view
[06/30 09:15:14    191s] <CMD> set init_pwr_net {VDD iovdd vdd}
[06/30 09:15:14    191s] <CMD> set init_verilog SRC/fabric_netlists.v
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set latch_time_borrow_mode max_borrow
[06/30 09:15:14    191s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[06/30 09:15:14    191s] <CMD> set pegDefaultResScaleFactor 1
[06/30 09:15:14    191s] <CMD> set pegDetailResScaleFactor 1
[06/30 09:15:14    191s] <CMD> set pegEnableDualViewForTQuantus 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/30 09:15:14    191s] <CMD> set spgUnflattenIlmInCheckPlace 2
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_aocv_efficient_accurate_mode 1
[06/30 09:15:14    191s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> suppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> suppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_clock_root_frequency_compatibility 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_efficient_lib_pin 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_enable_add_brackets_name 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_enable_efficient_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_disable_efficient_derate_mode 1
[06/30 09:15:14    191s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> suppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> suppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/30 09:15:14    191s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/30 09:15:14    191s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_multi_threaded_reporting 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_new_power_view_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_view_based_tlatch_mode 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_extract_model_disable_3d_arcs 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_extract_model_improved_waveform_cache 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:14    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[06/30 09:15:15    191s] <CMD> set timing_library_ca_derate_data_consistency 0
[06/30 09:15:15    191s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[06/30 09:15:15    191s] <CMD> set timing_library_refactor_db_arc_processing 1
[06/30 09:15:15    191s] <CMD> set timing_library_refactor_db_arc_processing3 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_path_based_override_distance 1e+30
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_backward_compatible_to_adjust 0
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_efficient_collection_handling 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_efficient_cone_marking 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_improved_drv_reporting 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_enable_variable_verbose_fields 0
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_latch_analysis_compatibility 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> get_message -id GLOBAL-100 -suppress
[06/30 09:15:15    191s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[06/30 09:15:15    191s] <CMD> set defStreamOutCheckUncolored false
[06/30 09:15:15    191s] <CMD> set init_lef_check_antenna 1
[06/30 09:15:15    191s] <CMD> set init_verilog_tolerate_port_mismatch 0
[06/30 09:15:15    191s] <CMD> set lefdefInputCheckColoredShape 0
[06/30 09:15:15    191s] <CMD> set load_netlist_ignore_undefined_cell 1
[06/30 09:15:15    191s] <CMD> set init_design_uniquify 1
[06/30 09:15:15    191s] <CMD> init_design
[06/30 09:15:16    191s] #% Begin Load MMMC data ... (date=06/30 09:15:16, mem=1761.3M)
[06/30 09:15:17    192s] #% End Load MMMC data ... (date=06/30 09:15:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=1763.2M, current mem=1763.2M)
[06/30 09:15:17    192s] 
[06/30 09:15:17    192s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ...
[06/30 09:15:17    192s] 
[06/30 09:15:17    192s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ...
[06/30 09:15:17    192s] Set DBUPerIGU to M1 pitch 480.
[06/30 09:15:17    192s] 
[06/30 09:15:17    192s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-200' for more detail.
[06/30 09:15:17    192s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/30 09:15:17    192s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:17    192s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/30 09:15:17    192s] Type 'man IMPLF-201' for more detail.
[06/30 09:15:18    192s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/30 09:15:18    192s] Loading view definition file from Fabric_MMMC.view
[06/30 09:15:18    192s] Reading MAX_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[06/30 09:15:50    193s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[06/30 09:15:51    193s] Reading MIN_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[06/30 09:15:51    194s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[06/30 09:15:51    194s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:33.0, peak res=1791.8M, current mem=1749.8M)
[06/30 09:15:51    194s] *** End library_loading (cpu=0.03min, real=0.55min, mem=76.5M, fe_cpu=3.29min, fe_real=8.93min, fe_mem=1882.7M) ***
[06/30 09:15:51    194s] #% Begin Load netlist data ... (date=06/30 09:15:51, mem=1748.9M)
[06/30 09:15:51    194s] *** Begin netlist parsing (mem=1882.7M) ***
[06/30 09:15:51    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/30 09:15:51    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:51    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/30 09:15:51    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/30 09:15:52    194s] Type 'man IMPVL-159' for more detail.
[06/30 09:15:52    194s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/30 09:15:52    194s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:15:52    194s] Created 78 new cells from 2 timing libraries.
[06/30 09:15:52    194s] Reading netlist ...
[06/30 09:15:52    194s] Backslashed names will retain backslash and a trailing blank character.
[06/30 09:15:52    194s] Reading verilog netlist 'SRC/fabric_netlists.v'
[06/30 09:15:52    194s] **WARN: (IMPVL-209):	In Verilog file './SRC/sub_module/memories.v', check line 46 near the text dffr for the issue: 'case mismatch in cell name between cell definition and instance. Update instance cell name to match with the cell definition name to avoid potential errors and irregularities'.  Update the text accordingly.
[06/30 09:15:52    194s] Type 'man IMPVL-209' for more detail.
[06/30 09:15:52    194s] 	included from	[SRC/fabric_netlists.v:24]
[06/30 09:15:52    194s] **WARN: (IMPVL-346):	Module 'dffr' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[06/30 09:15:52    194s] Type 'man IMPVL-346' for more detail.
[06/30 09:15:52    194s] 
[06/30 09:15:52    194s] *** Memory Usage v#2 (Current mem = 1882.738M, initial mem = 839.773M) ***
[06/30 09:15:52    194s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1882.7M) ***
[06/30 09:15:53    194s] #% End Load netlist data ... (date=06/30 09:15:52, total cpu=0:00:00.5, real=0:00:02.0, peak res=1757.1M, current mem=1757.1M)
[06/30 09:15:53    194s] Ignoring unreferenced cell DFFR.
[06/30 09:15:53    194s] Ignoring unreferenced cell dffr1.
[06/30 09:15:53    194s] Ignoring unreferenced cell MULTI_MODE_DFFSRQ.
[06/30 09:15:53    194s] Warning: The top level cell is ambiguous.
[06/30 09:15:53    194s] Setting top level cell to be fpga_top.
[06/30 09:15:54    195s] Hooked 156 DB cells to tlib cells.
[06/30 09:15:54    195s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1764.4M, current mem=1764.4M)
[06/30 09:15:54    195s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'dffr' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[06/30 09:15:54    195s] Type 'man IMPDB-2504' for more detail.
[06/30 09:15:54    195s] Cell 'dffr' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'dffr' as output for net 'mem_out[0]' in module 'mux_tree_tapbuf_size4_mem'.
[06/30 09:15:54    195s] Cell 'dffr' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'dffr' as output for net 'mem_outb[0]' in module 'mux_tree_tapbuf_size4_mem'.
[06/30 09:15:54    195s] 1 empty module found.
[06/30 09:15:54    195s] Starting recursive module instantiation check.
[06/30 09:15:54    195s] No recursion found.
[06/30 09:15:54    195s] Term dir updated for 0 vinsts of 1 cells.
[06/30 09:15:54    195s] Building hierarchical netlist for Cell fpga_top ...
[06/30 09:15:54    195s] ***** UseNewTieNetMode *****.
[06/30 09:15:57    197s] *** Netlist is NOT unique.
[06/30 09:15:57    197s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[06/30 09:15:57    197s] ** info: there are 242 modules.
[06/30 09:15:57    197s] ** info: there are 39587 stdCell insts.
[06/30 09:15:57    197s] ** info: there are 39587 stdCell insts with at least one signal pin.
[06/30 09:15:57    197s] ** info: there are 71 Pad insts.
[06/30 09:15:58    197s] 
[06/30 09:15:58    197s] *** Memory Usage v#2 (Current mem = 1935.738M, initial mem = 839.773M) ***
[06/30 09:16:00    198s] Initializing I/O assignment ...
[06/30 09:16:00    198s] Adjusting Core to Bottom to: 0.1800.
[06/30 09:16:00    198s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/30 09:16:00    198s] Type 'man IMPFP-3961' for more detail.
[06/30 09:16:00    198s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/30 09:16:00    198s] Start create_tracks
[06/30 09:16:00    198s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/30 09:16:02    200s] Extraction setup Started for TopCell fpga_top 
[06/30 09:16:02    200s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/30 09:16:02    200s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2773' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2773' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/30 09:16:02    200s] Type 'man IMPEXT-2776' for more detail.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/30 09:16:02    200s] Summary of Active RC-Corners : 
[06/30 09:16:02    200s]  
[06/30 09:16:02    200s]  Analysis View: WORST_CASE
[06/30 09:16:02    200s]     RC-Corner Name        : RC_BEST
[06/30 09:16:02    200s]     RC-Corner Index       : 0
[06/30 09:16:02    200s]     RC-Corner Temperature : 40 Celsius
[06/30 09:16:02    200s]     RC-Corner Cap Table   : ''
[06/30 09:16:02    200s]     RC-Corner PreRoute Res Factor         : 1
[06/30 09:16:02    200s]     RC-Corner PreRoute Cap Factor         : 1
[06/30 09:16:02    200s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/30 09:16:02    200s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/30 09:16:02    200s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/30 09:16:02    200s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/30 09:16:02    200s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/30 09:16:02    200s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/30 09:16:03    200s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/30 09:16:03    200s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/30 09:16:03    200s]  
[06/30 09:16:03    200s]  Analysis View: Best_CASE
[06/30 09:16:03    200s]     RC-Corner Name        : RC_WORST
[06/30 09:16:03    200s]     RC-Corner Index       : 1
[06/30 09:16:03    200s]     RC-Corner Temperature : 125 Celsius
[06/30 09:16:03    200s]     RC-Corner Cap Table   : ''
[06/30 09:16:03    200s]     RC-Corner PreRoute Res Factor         : 1
[06/30 09:16:03    200s]     RC-Corner PreRoute Cap Factor         : 1
[06/30 09:16:03    200s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/30 09:16:03    200s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/30 09:16:03    200s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/30 09:16:03    200s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/30 09:16:03    200s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/30 09:16:03    200s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/30 09:16:03    200s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/30 09:16:03    200s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/30 09:16:03    200s] eee: RC Grid memory allocated = 201348 (47 X 51 X 7 X 12b)
[06/30 09:16:03    200s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:16:03    200s] eee: pegSigSF=1.070000
[06/30 09:16:03    200s] Initializing multi-corner resistance tables ...
[06/30 09:16:03    200s] eee: Grid unit RC data computation started
[06/30 09:16:03    200s] eee: Grid unit RC data computation completed
[06/30 09:16:03    200s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/30 09:16:03    200s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:16:03    200s] eee: LAM-FP: thresh=1 ; dimX=4095.238095 ; dimY=4476.190476 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:16:03    200s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:16:03    200s] eee: NetCapCache creation started. (Current Mem: 2138.809M) 
[06/30 09:16:03    200s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2138.809M) 
[06/30 09:16:03    200s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1720.000000, 1880.000000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (46 X 50)
[06/30 09:16:03    200s] eee: Metal Layers Info:
[06/30 09:16:03    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:16:03    200s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:16:03    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:16:03    200s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:16:03    200s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:16:03    200s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:16:03    200s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:16:03    200s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:16:03    200s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:16:03    200s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:16:03    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:16:03    200s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:16:03    200s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:16:03    200s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:16:03    200s] *Info: initialize multi-corner CTS.
[06/30 09:16:03    200s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2075.1M, current mem=1814.5M)
[06/30 09:16:06    202s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[06/30 09:16:06    202s] Current (total cpu=0:03:25, real=0:09:10, peak res=2136.2M, current mem=2136.2M)
[06/30 09:16:07    202s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[06/30 09:16:07    202s] 
[06/30 09:16:07    202s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[06/30 09:16:07    202s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=2161.5M, current mem=2135.6M)
[06/30 09:16:07    202s] Current (total cpu=0:03:26, real=0:09:11, peak res=2161.5M, current mem=2135.6M)
[06/30 09:16:07    203s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[06/30 09:16:08    203s] Current (total cpu=0:03:26, real=0:09:12, peak res=2161.5M, current mem=2135.6M)
[06/30 09:16:08    203s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[06/30 09:16:08    203s] 
[06/30 09:16:08    203s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[06/30 09:16:08    203s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2136.0M, current mem=2136.0M)
[06/30 09:16:08    203s] Current (total cpu=0:03:27, real=0:09:12, peak res=2161.5M, current mem=2136.0M)
[06/30 09:16:08    203s] Reading timing constraints file 'SDC/cbx_1__2_.sdc' ...
[06/30 09:16:09    203s] Current (total cpu=0:03:27, real=0:09:13, peak res=2161.5M, current mem=2136.0M)
[06/30 09:16:09    203s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__2_.sdc, Line 13).
[06/30 09:16:09    203s] 
[06/30 09:16:09    204s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__2_.sdc completed, with 1 WARNING
[06/30 09:16:09    204s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2136.8M, current mem=2136.8M)
[06/30 09:16:09    204s] Current (total cpu=0:03:27, real=0:09:13, peak res=2161.5M, current mem=2136.8M)
[06/30 09:16:09    204s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[06/30 09:16:09    204s] Current (total cpu=0:03:28, real=0:09:13, peak res=2161.5M, current mem=2136.8M)
[06/30 09:16:09    204s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[06/30 09:16:09    204s] 
[06/30 09:16:10    204s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[06/30 09:16:10    204s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2137.2M, current mem=2137.2M)
[06/30 09:16:10    204s] Current (total cpu=0:03:28, real=0:09:14, peak res=2161.5M, current mem=2137.2M)
[06/30 09:16:10    204s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[06/30 09:16:10    205s] Current (total cpu=0:03:28, real=0:09:14, peak res=2161.5M, current mem=2137.2M)
[06/30 09:16:10    205s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[06/30 09:16:10    205s] 
[06/30 09:16:10    205s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[06/30 09:16:10    205s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2137.7M, current mem=2137.7M)
[06/30 09:16:11    205s] Current (total cpu=0:03:28, real=0:09:15, peak res=2161.5M, current mem=2137.7M)
[06/30 09:16:11    205s] Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
[06/30 09:16:11    205s] Current (total cpu=0:03:29, real=0:09:15, peak res=2161.5M, current mem=2137.7M)
[06/30 09:16:11    205s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__1_.sdc, Line 13).
[06/30 09:16:11    205s] 
[06/30 09:16:11    206s] INFO (CTE): Reading of timing constraints file SDC/cby_2__1_.sdc completed, with 1 WARNING
[06/30 09:16:11    206s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=2138.6M, current mem=2138.6M)
[06/30 09:16:11    206s] Current (total cpu=0:03:29, real=0:09:15, peak res=2161.5M, current mem=2138.6M)
[06/30 09:16:11    206s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[06/30 09:16:12    206s] Current (total cpu=0:03:29, real=0:09:16, peak res=2161.5M, current mem=2138.6M)
[06/30 09:16:15    209s] INFO (CTE): Constraints read successfully.
[06/30 09:16:15    210s] Ending "Constraint file reading stats" (total cpu=0:00:03.6, real=0:00:03.0, peak res=2143.0M, current mem=2143.0M)
[06/30 09:16:16    210s] Current (total cpu=0:03:33, real=0:09:20, peak res=2161.5M, current mem=2143.0M)
[06/30 09:16:16    210s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[06/30 09:16:16    210s] Current (total cpu=0:03:33, real=0:09:20, peak res=2161.5M, current mem=2143.0M)
[06/30 09:16:17    211s] INFO (CTE): Constraints read successfully.
[06/30 09:16:18    211s] Ending "Constraint file reading stats" (total cpu=0:00:01.3, real=0:00:02.0, peak res=2145.5M, current mem=2145.5M)
[06/30 09:16:18    211s] Current (total cpu=0:03:35, real=0:09:22, peak res=2161.5M, current mem=2145.5M)
[06/30 09:16:18    211s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[06/30 09:16:18    211s] Current (total cpu=0:03:35, real=0:09:22, peak res=2161.5M, current mem=2145.6M)
[06/30 09:16:19    212s] INFO (CTE): Constraints read successfully.
[06/30 09:16:19    212s] Ending "Constraint file reading stats" (total cpu=0:00:00.8, real=0:00:01.0, peak res=2147.7M, current mem=2147.7M)
[06/30 09:16:19    212s] Current (total cpu=0:03:36, real=0:09:23, peak res=2161.5M, current mem=2147.7M)
[06/30 09:16:19    212s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[06/30 09:16:19    213s] Current (total cpu=0:03:36, real=0:09:23, peak res=2161.5M, current mem=2147.7M)
[06/30 09:16:19    213s] INFO (CTE): Constraints read successfully.
[06/30 09:16:20    213s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2148.2M, current mem=2148.2M)
[06/30 09:16:20    213s] Current (total cpu=0:03:36, real=0:09:24, peak res=2161.5M, current mem=2148.2M)
[06/30 09:16:20    213s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[06/30 09:16:20    213s] Current (total cpu=0:03:37, real=0:09:24, peak res=2161.5M, current mem=2148.2M)
[06/30 09:16:20    213s] INFO (CTE): Constraints read successfully.
[06/30 09:16:20    213s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2149.1M, current mem=2149.1M)
[06/30 09:16:20    213s] Current (total cpu=0:03:37, real=0:09:24, peak res=2161.5M, current mem=2149.1M)
[06/30 09:16:20    213s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[06/30 09:16:20    214s] Current (total cpu=0:03:37, real=0:09:24, peak res=2161.5M, current mem=2149.1M)
[06/30 09:16:21    214s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[06/30 09:16:21    214s] 
[06/30 09:16:30    222s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[06/30 09:16:30    222s] Ending "Constraint file reading stats" (total cpu=0:00:08.8, real=0:00:10.0, peak res=2149.1M, current mem=2142.4M)
[06/30 09:16:30    222s] Current (total cpu=0:03:46, real=0:09:34, peak res=2161.5M, current mem=2142.4M)
[06/30 09:16:30    222s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[06/30 09:16:30    223s] Current (total cpu=0:03:46, real=0:09:34, peak res=2161.5M, current mem=2142.4M)
[06/30 09:16:30    223s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[06/30 09:16:30    223s] 
[06/30 09:16:30    223s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[06/30 09:16:30    223s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2142.8M, current mem=2142.8M)
[06/30 09:16:31    223s] Current (total cpu=0:03:46, real=0:09:35, peak res=2161.5M, current mem=2142.8M)
[06/30 09:16:31    223s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[06/30 09:16:31    223s] Current (total cpu=0:03:47, real=0:09:35, peak res=2161.5M, current mem=2142.8M)
[06/30 09:16:31    223s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[06/30 09:16:31    223s] 
[06/30 09:16:31    223s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[06/30 09:16:31    223s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2143.2M, current mem=2143.2M)
[06/30 09:16:31    223s] Current (total cpu=0:03:47, real=0:09:35, peak res=2161.5M, current mem=2143.2M)
[06/30 09:16:31    223s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[06/30 09:16:31    224s] Current (total cpu=0:03:47, real=0:09:35, peak res=2161.5M, current mem=2143.2M)
[06/30 09:16:31    224s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[06/30 09:16:31    224s] 
[06/30 09:16:31    224s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[06/30 09:16:32    224s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2143.6M, current mem=2143.6M)
[06/30 09:16:32    224s] Current (total cpu=0:03:47, real=0:09:36, peak res=2161.5M, current mem=2143.6M)
[06/30 09:16:32    224s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[06/30 09:16:32    224s] Current (total cpu=0:03:48, real=0:09:36, peak res=2161.5M, current mem=2143.6M)
[06/30 09:16:32    224s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[06/30 09:16:32    224s] 
[06/30 09:16:32    224s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[06/30 09:16:32    224s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2143.9M, current mem=2143.9M)
[06/30 09:16:32    224s] Current (total cpu=0:03:48, real=0:09:36, peak res=2161.5M, current mem=2143.9M)
[06/30 09:16:32    224s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[06/30 09:16:33    225s] Current (total cpu=0:03:48, real=0:09:37, peak res=2161.5M, current mem=2143.9M)
[06/30 09:16:33    225s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).
[06/30 09:16:33    225s] 
[06/30 09:16:33    225s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[06/30 09:16:33    225s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2144.3M, current mem=2144.3M)
[06/30 09:16:33    225s] Current (total cpu=0:03:49, real=0:09:37, peak res=2161.5M, current mem=2144.3M)
[06/30 09:16:33    225s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[06/30 09:16:33    225s] Current (total cpu=0:03:49, real=0:09:37, peak res=2161.5M, current mem=2144.3M)
[06/30 09:16:33    225s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).
[06/30 09:16:33    225s] 
[06/30 09:16:33    225s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[06/30 09:16:34    226s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2144.9M, current mem=2144.9M)
[06/30 09:16:34    226s] Current (total cpu=0:03:49, real=0:09:38, peak res=2161.5M, current mem=2144.9M)
[06/30 09:16:34    226s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[06/30 09:16:34    226s] Current (total cpu=0:03:49, real=0:09:38, peak res=2161.5M, current mem=2144.9M)
[06/30 09:16:34    226s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).
[06/30 09:16:34    226s] 
[06/30 09:16:34    226s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[06/30 09:16:34    226s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2145.3M, current mem=2145.3M)
[06/30 09:16:34    226s] Current (total cpu=0:03:50, real=0:09:38, peak res=2161.5M, current mem=2145.3M)
[06/30 09:16:35    226s] Reading timing constraints file 'SDC/sb_0__2_.sdc' ...
[06/30 09:16:35    226s] Current (total cpu=0:03:50, real=0:09:39, peak res=2161.5M, current mem=2145.3M)
[06/30 09:16:35    227s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__2_.sdc, Line 13).
[06/30 09:16:35    227s] 
[06/30 09:16:35    227s] INFO (CTE): Reading of timing constraints file SDC/sb_0__2_.sdc completed, with 1 WARNING
[06/30 09:16:35    227s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2145.6M, current mem=2145.6M)
[06/30 09:16:35    227s] Current (total cpu=0:03:50, real=0:09:39, peak res=2161.5M, current mem=2145.6M)
[06/30 09:16:35    227s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/30 09:16:36    227s] Current (total cpu=0:03:51, real=0:09:40, peak res=2161.5M, current mem=2145.6M)
[06/30 09:16:36    227s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).
[06/30 09:16:36    227s] 
[06/30 09:16:36    227s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[06/30 09:16:36    227s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2146.3M, current mem=2146.3M)
[06/30 09:16:36    227s] Current (total cpu=0:03:51, real=0:09:40, peak res=2161.5M, current mem=2146.3M)
[06/30 09:16:36    228s] Current (total cpu=0:03:51, real=0:09:40, peak res=2161.5M, current mem=2146.3M)
[06/30 09:16:36    228s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).
[06/30 09:16:36    228s] 
[06/30 09:16:36    228s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[06/30 09:16:37    228s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2146.7M, current mem=2146.7M)
[06/30 09:16:37    228s] Current (total cpu=0:03:52, real=0:09:41, peak res=2161.5M, current mem=2146.7M)
[06/30 09:16:37    228s] Current (total cpu=0:03:52, real=0:09:41, peak res=2161.5M, current mem=2146.7M)
[06/30 09:16:37    228s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__2_.sdc, Line 13).
[06/30 09:16:37    228s] 
[06/30 09:16:37    228s] INFO (CTE): Reading of timing constraints file SDC/sb_1__2_.sdc completed, with 1 WARNING
[06/30 09:16:37    228s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2147.1M, current mem=2147.1M)
[06/30 09:16:37    229s] Current (total cpu=0:03:52, real=0:09:41, peak res=2161.5M, current mem=2147.1M)
[06/30 09:16:38    229s] Current (total cpu=0:03:52, real=0:09:42, peak res=2161.5M, current mem=2147.1M)
[06/30 09:16:38    229s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__0_.sdc, Line 13).
[06/30 09:16:38    229s] 
[06/30 09:16:38    229s] INFO (CTE): Reading of timing constraints file SDC/sb_2__0_.sdc completed, with 1 WARNING
[06/30 09:16:38    229s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2147.5M, current mem=2147.5M)
[06/30 09:16:38    229s] Current (total cpu=0:03:53, real=0:09:42, peak res=2161.5M, current mem=2147.5M)
[06/30 09:16:38    229s] Current (total cpu=0:03:53, real=0:09:42, peak res=2161.5M, current mem=2147.5M)
[06/30 09:16:38    229s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__1_.sdc, Line 13).
[06/30 09:16:38    229s] 
[06/30 09:16:38    229s] INFO (CTE): Reading of timing constraints file SDC/sb_2__1_.sdc completed, with 1 WARNING
[06/30 09:16:39    230s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2147.9M, current mem=2147.9M)
[06/30 09:16:39    230s] Current (total cpu=0:03:53, real=0:09:43, peak res=2161.5M, current mem=2147.9M)
[06/30 09:16:39    230s] Current (total cpu=0:03:53, real=0:09:43, peak res=2161.5M, current mem=2147.9M)
[06/30 09:16:39    230s] Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/sb_2__2_.sdc, Line 13).
[06/30 09:16:39    230s] 
[06/30 09:16:39    230s] INFO (CTE): Constraints read successfully.
[06/30 09:16:39    230s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2148.2M, current mem=2148.2M)
[06/30 09:16:39    230s] Current (total cpu=0:03:54, real=0:09:43, peak res=2161.5M, current mem=2148.2M)
[06/30 09:16:40    230s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:16:40    230s] 
[06/30 09:16:40    230s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/30 09:16:40    230s] Summary for sequential cells identification: 
[06/30 09:16:40    230s]   Identified SBFF number: 3
[06/30 09:16:40    230s]   Identified MBFF number: 0
[06/30 09:16:40    230s]   Identified SB Latch number: 5
[06/30 09:16:40    230s]   Identified MB Latch number: 0
[06/30 09:16:40    230s]   Not identified SBFF number: 0
[06/30 09:16:40    230s]   Not identified MBFF number: 0
[06/30 09:16:40    230s]   Not identified SB Latch number: 0
[06/30 09:16:40    230s]   Not identified MB Latch number: 0
[06/30 09:16:40    230s]   Number of sequential cells which are not FFs: 2
[06/30 09:16:40    230s] Total number of combinational cells: 56
[06/30 09:16:40    230s] Total number of sequential cells: 10
[06/30 09:16:40    230s] Total number of tristate cells: 6
[06/30 09:16:40    230s] Total number of level shifter cells: 0
[06/30 09:16:40    230s] Total number of power gating cells: 0
[06/30 09:16:40    230s] Total number of isolation cells: 0
[06/30 09:16:40    230s] Total number of power switch cells: 0
[06/30 09:16:40    230s] Total number of pulse generator cells: 0
[06/30 09:16:40    230s] Total number of always on buffers: 0
[06/30 09:16:40    230s] Total number of retention cells: 0
[06/30 09:16:40    230s] Total number of physical cells: 6
[06/30 09:16:40    230s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[06/30 09:16:40    230s] Total number of usable buffers: 5
[06/30 09:16:40    230s] List of unusable buffers:
[06/30 09:16:40    230s] Total number of unusable buffers: 0
[06/30 09:16:40    230s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[06/30 09:16:40    230s] Total number of usable inverters: 5
[06/30 09:16:40    230s] List of unusable inverters:
[06/30 09:16:40    230s] Total number of unusable inverters: 0
[06/30 09:16:40    230s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[06/30 09:16:40    230s] Total number of identified usable delay cells: 3
[06/30 09:16:40    230s] List of identified unusable delay cells:
[06/30 09:16:40    230s] Total number of identified unusable delay cells: 0
[06/30 09:16:40    230s] 
[06/30 09:16:40    230s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/30 09:16:40    230s] 
[06/30 09:16:40    230s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:16:40    230s] 
[06/30 09:16:40    230s] TimeStamp Deleting Cell Server End ...
[06/30 09:16:40    231s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2148.2M, current mem=2143.7M)
[06/30 09:16:40    231s] 
[06/30 09:16:40    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:16:40    231s] Summary for sequential cells identification: 
[06/30 09:16:40    231s]   Identified SBFF number: 3
[06/30 09:16:40    231s]   Identified MBFF number: 0
[06/30 09:16:40    231s]   Identified SB Latch number: 5
[06/30 09:16:40    231s]   Identified MB Latch number: 0
[06/30 09:16:40    231s]   Not identified SBFF number: 0
[06/30 09:16:40    231s]   Not identified MBFF number: 0
[06/30 09:16:40    231s]   Not identified SB Latch number: 0
[06/30 09:16:40    231s]   Not identified MB Latch number: 0
[06/30 09:16:40    231s]   Number of sequential cells which are not FFs: 2
[06/30 09:16:40    231s]  Visiting view : WORST_CASE
[06/30 09:16:40    231s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:16:40    231s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:16:40    231s]  Visiting view : Best_CASE
[06/30 09:16:40    231s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:16:40    231s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:16:40    231s] TLC MultiMap info (StdDelay):
[06/30 09:16:40    231s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:16:40    231s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:16:40    231s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:16:40    231s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:16:40    231s]  Setting StdDelay to: 25.6ps
[06/30 09:16:40    231s] 
[06/30 09:16:40    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:16:40    231s] 
[06/30 09:16:40    231s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:16:40    231s] 
[06/30 09:16:40    231s] TimeStamp Deleting Cell Server End ...
[06/30 09:16:41    231s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadInOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/30 09:16:41    231s] Type 'man IMPSYC-2' for more detail.
[06/30 09:16:41    231s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/30 09:16:41    231s] Type 'man IMPSYC-2' for more detail.
[06/30 09:16:41    231s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadIn; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/30 09:16:41    231s] Type 'man IMPSYC-2' for more detail.
[06/30 09:16:41    231s] 
[06/30 09:16:41    231s] *** Summary of all messages that are not suppressed in this session:
[06/30 09:16:41    231s] Severity  ID               Count  Summary                                  
[06/30 09:16:41    231s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/30 09:16:41    231s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/30 09:16:41    231s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[06/30 09:16:41    231s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/30 09:16:41    231s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/30 09:16:41    231s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/30 09:16:41    231s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[06/30 09:16:41    231s] WARNING   IMPVL-209            1  In Verilog file '%s', check line %d near...
[06/30 09:16:41    231s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[06/30 09:16:41    231s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/30 09:16:41    231s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[06/30 09:16:41    231s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[06/30 09:16:41    231s] *** Message Summary: 256 warning(s), 0 error(s)
[06/30 09:16:41    231s] 
[06/30 09:16:48    232s] <CMD> setDrawView fplan
[06/30 09:16:51    233s] <CMD> zoomBox -485.56900 -368.32900 2711.75300 2493.95700
[06/30 09:16:51    233s] <CMD> zoomBox -749.28800 -748.01900 3676.07100 3213.62200
[06/30 09:16:54    233s] <CMD> pan -1465.57800 -113.22900
[06/30 09:16:56    234s] <CMD> selectObject Module grid_clb_1__2_
[06/30 09:16:58    234s] <CMD> selectObject Module grid_clb_2__1_
[06/30 09:16:58    235s] <CMD> selectObject Module grid_clb_2__2_
[06/30 09:16:59    235s] <CMD> selectObject Module grid_clb_1__1_
[06/30 09:17:08    237s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__1_ {(-659.5740000000 , 924.5690000000) (-264.5710000000 , 1356.3170000000)} is not completely inside the core box. 
[06/30 09:17:19    239s] <CMD> deselectAll
[06/30 09:17:19    239s] <CMD> selectObject Module grid_clb_2__2_
[06/30 09:17:21    239s] <CMD> selectObject Module grid_clb_2__1_
[06/30 09:17:22    239s] <CMD> selectObject Module grid_clb_1__2_
[06/30 09:17:23    240s] <CMD> selectObject Module cby_2__2_
[06/30 09:17:23    240s] <CMD> selectObject Module cby_2__1_
[06/30 09:17:24    240s] <CMD> selectObject Module cby_1__2_
[06/30 09:17:24    240s] <CMD> selectObject Module cby_1__1_
[06/30 09:17:25    241s] <CMD> selectObject Module cby_0__2_
[06/30 09:17:26    241s] <CMD> selectObject Module cby_0__1_
[06/30 09:17:27    241s] <CMD> selectObject Module cbx_2__2_
[06/30 09:17:28    241s] <CMD> selectObject Module cbx_1__2_
[06/30 09:17:28    242s] <CMD> selectObject Module cbx_2__1_
[06/30 09:17:29    242s] <CMD> selectObject Module cbx_1__1_
[06/30 09:17:31    242s] <CMD> selectObject Module cbx_2__0_
[06/30 09:17:31    242s] <CMD> selectObject Module cbx_1__0_
[06/30 09:17:32    243s] <CMD> selectObject Module sb_2__2_
[06/30 09:17:32    243s] <CMD> selectObject Module sb_2__1_
[06/30 09:17:34    243s] <CMD> selectObject Module sb_2__0_
[06/30 09:17:34    243s] <CMD> selectObject Module sb_1__2_
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of sb_1__2_ {(-1302.7080000000 , 0.0000000000) (-1249.3280000000 , 58.3450000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of sb_2__0_ {(-1213.5400000000 , 0.0000000000) (-1170.0970000000 , 47.4850000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of sb_2__1_ {(-1140.9700000000 , 0.0000000000) (-1088.0600000000 , 57.8320000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of sb_2__2_ {(-1052.5860000000 , 0.0000000000) (-1009.1430000000 , 47.4850000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cbx_1__0_ {(-980.0160000000 , 0.0000000000) (-931.0010000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cbx_2__0_ {(-898.1380000000 , 0.0000000000) (-849.1230000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cbx_1__1_ {(-816.2600000000 , 0.0000000000) (-767.6220000000 , 53.1640000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cbx_2__1_ {(-735.0120000000 , 0.0000000000) (-686.3740000000 , 53.1640000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cbx_1__2_ {(-653.7640000000 , 0.0000000000) (-604.7490000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cbx_2__2_ {(-571.8860000000 , 0.0000000000) (-522.8710000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cby_0__1_ {(-490.0080000000 , 0.0000000000) (-440.9930000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cby_0__2_ {(-408.1300000000 , 0.0000000000) (-359.1150000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cby_1__1_ {(-326.2520000000 , 0.0000000000) (-277.6140000000 , 53.1640000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cby_1__2_ {(-245.0040000000 , 0.0000000000) (-196.3660000000 , 53.1640000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cby_2__1_ {(-163.7560000000 , 0.0000000000) (-114.7410000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of cby_2__2_ {(-81.8780000000 , 0.0000000000) (-32.8630000000 , 53.5750000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__2_ {(-1978.7220000000 , 131.5460000000) (-1583.8750000000 , 563.1230000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__1_ {(-1319.1480000000 , 131.5460000000) (-924.3010000000 , 563.1230000000)} is not completely inside the core box. 
[06/30 09:17:44    245s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__2_ {(-659.5740000000 , 131.5460000000) (-264.7270000000 , 563.1230000000)} is not completely inside the core box. 
[06/30 09:17:46    246s] <CMD> deselectAll
[06/30 09:17:49    247s] <CMD> gui_select -rect {-1287.43000 -49.57900 -1785.49700 179.41700}
[06/30 09:17:59    249s] **WARN: (IMPFP-10191):	The provided box of sb_0__0_ {(-1734.0260000000 , 0.0000000000) (-1690.5790000000 , 47.4880000000)} is not completely inside the core box. 
[06/30 09:17:59    249s] **WARN: (IMPFP-10191):	The provided box of sb_0__1_ {(-1661.4560000000 , 0.0000000000) (-1608.5420000000 , 57.8360000000)} is not completely inside the core box. 
[06/30 09:17:59    249s] **WARN: (IMPFP-10191):	The provided box of sb_0__2_ {(-1573.0720000000 , 0.0000000000) (-1529.6250000000 , 47.4880000000)} is not completely inside the core box. 
[06/30 09:17:59    249s] **WARN: (IMPFP-10191):	The provided box of sb_1__0_ {(-1500.5020000000 , 0.0000000000) (-1447.5880000000 , 57.8360000000)} is not completely inside the core box. 
[06/30 09:17:59    249s] **WARN: (IMPFP-10191):	The provided box of sb_1__1_ {(-1412.1180000000 , 0.0000000000) (-1346.6160000000 , 71.5960000000)} is not completely inside the core box. 
[06/30 09:18:01    249s] <CMD> deselectAll
[06/30 09:18:15    252s] <CMD> create_relative_floorplan -place grid_clb_1__1_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {0  5  0}
[06/30 09:18:15    252s] <CMD> create_relative_floorplan -place grid_clb_1__2_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {2  -5  2}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place grid_clb_2__1_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {0  5  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place grid_clb_2__2_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {2  -5  2}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -10  1} -vertical_edge_separate {2  10  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -96.94  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {0  0  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  79  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -111.34  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -197  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cbx_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  151  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cbx_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  233  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cby_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  315  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cbx_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -177  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cbx_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -275  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cbx_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -362  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cby_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -444  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cby_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -264  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cby_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -351  1} -vertical_edge_separate {2  11.34  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_0__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  410  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place sb_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  160  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cbx_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  260  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cby_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  360  0}
[06/30 09:18:16    252s] <CMD> create_relative_floorplan -place cby_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  460  0}
[06/30 09:18:27    254s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[06/30 09:18:27    254s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[06/30 09:18:27    254s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[06/30 09:18:27    254s] Type 'man IMPFP-4008' for more detail.
[06/30 09:18:27    254s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[06/30 09:18:27    254s] Type 'man IMPFP-4008' for more detail.
[06/30 09:18:27    254s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1720.0000000000 , 1880.0000000000)} to {(-220.1200000000 , -220.1200000000) (1940.1200000000 , 2100.1200000000)}.
[06/30 09:18:27    254s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/30 09:18:27    254s] Start create_tracks
[06/30 09:18:27    254s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/30 09:18:27    254s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1855.2 1935.78 400.32 400.26 1455.36 1535.1 425.28 425.46 1430.88 1510.74
[06/30 09:18:29    254s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(425.2800000000 , 425.4600000000) (1430.8800000000 , 1510.7400000000)} to {(425.4800000000 , 425.4200000000) (1431.0800000000 , 1510.7000000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/30 09:18:29    254s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (1855.2000000000 , 1935.7800000000)} to {(0.2000000000 , -0.0400000000) (1855.4000000000 , 1935.7400000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/30 09:18:29    254s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(400.3200000000 , 400.2600000000) (1455.3600000000 , 1535.1000000000)} to {(400.5200000000 , 400.2200000000) (1455.5600000000 , 1535.0600000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/30 09:18:29    254s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/30 09:18:29    254s] Type 'man IMPFP-3961' for more detail.
[06/30 09:18:29    254s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/30 09:18:29    254s] Start create_tracks
[06/30 09:18:29    254s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/30 09:18:29    254s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/30 09:18:31    255s] <CMD> fit
[06/30 09:18:34    256s] <CMD> selectObject Module grid_clb_2__2_
[06/30 09:18:38    257s] <CMD> gui_select -rect {400.07600 1555.57700 1458.60100 410.89400}
[06/30 09:18:38    257s] <CMD> deselectAll
[06/30 09:18:49    259s] <CMD> deselectAll
[06/30 09:18:49    259s] <CMD> selectObject Module grid_clb_2__2_
[06/30 09:18:53    260s] <CMD> gui_select -rect {1372.44200 961.69600 409.30700 1112.47400}
[06/30 09:18:53    260s] <CMD> deselectAll
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'sb_0__0_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'sb_1__0_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'sb_1__1_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'sb_1__2_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'sb_2__0_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'cbx_1__0_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'cbx_2__0_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'cbx_1__2_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'cby_1__1_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'cby_1__2_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:04    263s] **WARN: (IMPFP-4028):	Cannot rotate/flip/reshape 'cby_2__2_' as it has been specified with relative floorplan constraint. To delete the constraint, use delete_relative_floorplan <obj_name>.
[06/30 09:19:07    263s] <CMD> deselectAll
[06/30 09:19:09    264s] <CMD> selectObject Module sb_1__1_
[06/30 09:19:15    265s] <CMD> deselectAll
[06/30 09:19:16    266s] <CMD> zoomBox 44.19400 237.89900 1762.73500 1776.36000
[06/30 09:19:16    266s] <CMD> zoomBox 163.58000 368.62400 1624.34000 1676.31600
[06/30 09:19:18    266s] <CMD> selectObject Module sb_1__1_
[06/30 09:19:21    267s] <CMD> uiSetTool move
[06/30 09:19:24    267s] <CMD> getFPlanMode -autoSyncMasterClone -quiet
[06/30 09:19:24    267s] <CMD> create_relative_floorplan -ref_type object -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0} -place sb_1__1_ -ref grid_clb_1__1_ -no_record
[06/30 09:19:24    267s] <CMD> setObjFPlanBox Module sb_1__1_ 903.586 992.42 968.866 1064.24
[06/30 09:19:27    268s] <CMD> getFPlanMode -autoSyncMasterClone -quiet
[06/30 09:19:27    268s] <CMD> create_relative_floorplan -ref_type object -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0} -place sb_1__1_ -ref grid_clb_1__1_ -no_record
[06/30 09:19:27    268s] <CMD> setObjFPlanBox Module sb_1__1_ 909.256 990.531 974.536 1062.351
[06/30 09:19:35    270s] <CMD> undo
[06/30 09:19:36    271s] <CMD> undo
[06/30 09:19:36    271s] <CMD> undo
[06/30 09:19:37    271s] <CMD> undo
[06/30 09:19:38    271s] <CMD> undo
[06/30 09:19:38    271s] <CMD> undo
[06/30 09:19:38    271s] <CMD> undo
[06/30 09:19:38    271s] <CMD> undo
[06/30 09:19:38    271s] <CMD> undo
[06/30 09:19:39    271s] <CMD> undo
[06/30 09:19:39    271s] <CMD> undo
[06/30 09:19:39    271s] <CMD> undo
[06/30 09:19:39    271s] <CMD> undo
[06/30 09:19:39    272s] <CMD> undo
[06/30 09:19:40    272s] <CMD> undo
[06/30 09:19:43    273s] <CMD> uiSetTool select
[06/30 09:19:45    273s] <CMD> undo
[06/30 09:19:45    273s] <CMD> undo
[06/30 09:19:45    273s] <CMD> undo
[06/30 09:19:46    273s] <CMD> undo
[06/30 09:19:47    273s] <CMD> fit
[06/30 09:19:50    274s] <CMD> zoomBox -96.72300 80.87400 1925.09000 1890.82800
[06/30 09:19:50    274s] <CMD> zoomBox 43.33900 231.92100 1761.88000 1770.38200
[06/30 09:19:50    274s] <CMD> zoomBox 162.39200 360.31100 1623.15200 1668.00300
[06/30 09:19:51    275s] <CMD> zoomBox 263.58700 469.44300 1505.23300 1580.98100
[06/30 09:19:53    275s] <CMD> deselectAll
[06/30 09:20:03    277s] <CMD> selectObject Module sb_1__1_
[06/30 09:20:04    277s] <CMD> deselectAll
[06/30 09:20:04    277s] <CMD> selectObject Module sb_1__1_
[06/30 09:20:28    281s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  55  0}
[06/30 09:20:43    284s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  60  0}
[06/30 09:20:59    286s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  70  0}
[06/30 09:21:03    287s] <CMD> deselectAll
[06/30 09:21:05    287s] <CMD> fit
[06/30 09:21:29    291s] <CMD> setDesignMode -process 130
[06/30 09:21:29    291s] ##  Process: 130           (User Set)               
[06/30 09:21:29    291s] ##     Node: (not set)                           
[06/30 09:21:29    291s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/30 09:21:29    291s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[06/30 09:21:29    291s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/30 09:21:29    291s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/30 09:21:29    291s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/30 09:21:29    291s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/30 09:21:29    291s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -override -verbose -netlistOverride
[06/30 09:21:30    291s] 39587 new pwr-pin connections were made to global net 'vdd'.
[06/30 09:21:30    291s] <CMD> globalNetConnect vss -type pgpin -pin VSS -override -verbose -netlistOverride
[06/30 09:21:30    291s] 39587 new gnd-pin connections were made to global net 'vss'.
[06/30 09:21:30    291s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
[06/30 09:21:30    291s] 84 new pwr-pin connections were made to global net 'vdd'.
[06/30 09:21:30    291s] <CMD> globalNetConnect vss -type pgpin -pin vss -override -verbose -netlistOverride
[06/30 09:21:30    291s] 84 new gnd-pin connections were made to global net 'vss'.
[06/30 09:21:30    291s] <CMD> globalNetConnect iovdd -type pgpin -pin iovdd -override -verbose -netlistOverride
[06/30 09:21:30    291s] 84 new pwr-pin connections were made to global net 'iovdd'.
[06/30 09:21:30    291s] <CMD> globalNetConnect iovss -type pgpin -pin iovss -override -verbose -netlistOverride
[06/30 09:21:30    291s] 84 new gnd-pin connections were made to global net 'iovss'.
[06/30 09:21:30    291s] <CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/30 09:21:30    291s] #% Begin addRing (date=06/30 09:21:30, mem=2088.4M)
[06/30 09:21:30    291s] 
[06/30 09:21:30    291s] 
[06/30 09:21:30    291s] viaInitial starts at Mon Jun 30 09:21:30 2025
viaInitial ends at Mon Jun 30 09:21:30 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:30    291s] Ring generation is complete.
[06/30 09:21:30    291s] vias are now being generated.
[06/30 09:21:31    291s] addRing created 8 wires.
[06/30 09:21:31    291s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/30 09:21:31    291s] +--------+----------------+----------------+
[06/30 09:21:31    291s] |  Layer |     Created    |     Deleted    |
[06/30 09:21:31    291s] +--------+----------------+----------------+
[06/30 09:21:31    291s] |TopMetal1|        4       |       NA       |
[06/30 09:21:31    291s] | TopVia2|        8       |        0       |
[06/30 09:21:31    291s] |TopMetal2|        4       |       NA       |
[06/30 09:21:31    291s] +--------+----------------+----------------+
[06/30 09:21:31    292s] #% End addRing (date=06/30 09:21:31, total cpu=0:00:00.3, real=0:00:01.0, peak res=2093.8M, current mem=2093.8M)
[06/30 09:21:31    292s] <CMD> addStripe -nets {vdd vss} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/30 09:21:31    292s] #% Begin addStripe (date=06/30 09:21:31, mem=2093.8M)
[06/30 09:21:31    292s] 
[06/30 09:21:31    292s] Initialize fgc environment(mem: 2469.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Starting stripe generation ...
[06/30 09:21:31    292s] Non-Default Mode Option Settings :
[06/30 09:21:31    292s]   NONE
[06/30 09:21:31    292s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2469.1M)
[06/30 09:21:31    292s] Stripe generation is complete.
[06/30 09:21:31    292s] vias are now being generated.
[06/30 09:21:31    292s] addStripe created 20 wires.
[06/30 09:21:31    292s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[06/30 09:21:31    292s] +--------+----------------+----------------+
[06/30 09:21:31    292s] |  Layer |     Created    |     Deleted    |
[06/30 09:21:31    292s] +--------+----------------+----------------+
[06/30 09:21:31    292s] | TopVia2|       40       |        0       |
[06/30 09:21:31    292s] |TopMetal2|       20       |       NA       |
[06/30 09:21:31    292s] +--------+----------------+----------------+
[06/30 09:21:31    292s] #% End addStripe (date=06/30 09:21:31, total cpu=0:00:00.3, real=0:00:00.0, peak res=2093.8M, current mem=2088.1M)
[06/30 09:21:31    292s] <CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/30 09:21:32    292s] #% Begin sroute (date=06/30 09:21:31, mem=2088.1M)
[06/30 09:21:32    292s] *** Begin SPECIAL ROUTE on Mon Jun 30 09:21:32 2025 ***
[06/30 09:21:32    292s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[06/30 09:21:32    292s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[06/30 09:21:32    292s] 
[06/30 09:21:32    292s] Begin option processing ...
[06/30 09:21:32    292s] srouteConnectPowerBump set to false
[06/30 09:21:32    292s] routeSelectNet set to "vdd vss"
[06/30 09:21:32    292s] routeSpecial set to true
[06/30 09:21:32    292s] srouteBlockPin set to "useLef"
[06/30 09:21:32    292s] srouteBottomLayerLimit set to 1
[06/30 09:21:32    292s] srouteBottomTargetLayerLimit set to 1
[06/30 09:21:32    292s] srouteConnectConverterPin set to false
[06/30 09:21:32    292s] srouteConnectPadPin set to false
[06/30 09:21:32    292s] srouteCrossoverViaBottomLayer set to 1
[06/30 09:21:32    292s] srouteCrossoverViaTopLayer set to 7
[06/30 09:21:32    292s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/30 09:21:32    292s] srouteFollowCorePinEnd set to 3
[06/30 09:21:32    292s] srouteFollowPadPin set to false
[06/30 09:21:32    292s] srouteJogControl set to "preferWithChanges differentLayer"
[06/30 09:21:32    292s] sroutePadPinAllPorts set to true
[06/30 09:21:32    292s] sroutePreserveExistingRoutes set to true
[06/30 09:21:32    292s] srouteRoutePowerBarPortOnBothDir set to true
[06/30 09:21:32    292s] srouteStopBlockPin set to "nearestTarget"
[06/30 09:21:32    292s] srouteTopLayerLimit set to 7
[06/30 09:21:32    292s] srouteTopTargetLayerLimit set to 7
[06/30 09:21:32    292s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 231.00 megs.
[06/30 09:21:32    292s] 
[06/30 09:21:32    292s] Reading DB technology information...
[06/30 09:21:32    292s] Finished reading DB technology information.
[06/30 09:21:32    292s] Reading floorplan and netlist information...
[06/30 09:21:32    292s] Finished reading floorplan and netlist information.
[06/30 09:21:32    292s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/30 09:21:32    292s] Read in 84 macros, 15 used
[06/30 09:21:32    292s] Read in 92 components
[06/30 09:21:32    292s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[06/30 09:21:32    292s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[06/30 09:21:32    292s] Read in 71 logical pins
[06/30 09:21:32    292s] Read in 71 nets
[06/30 09:21:32    292s] Read in 6 special nets, 2 routed
[06/30 09:21:32    292s] Read in 352 terminals
[06/30 09:21:32    292s] 2 nets selected.
[06/30 09:21:32    292s] 
[06/30 09:21:32    292s] Begin power routing ...
[06/30 09:21:32    292s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/30 09:21:32    292s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/30 09:21:34    293s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[06/30 09:21:34    293s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/30 09:21:35    294s] CPU time for vdd FollowPin 1 seconds
[06/30 09:21:36    295s] CPU time for vss FollowPin 1 seconds
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/30 09:21:36    295s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/30 09:21:36    295s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:21:39    298s]   Number of Block ports routed: 0
[06/30 09:21:39    298s]   Number of Stripe ports routed: 0
[06/30 09:21:39    298s]   Number of Core ports routed: 576
[06/30 09:21:39    298s]   Number of Power Bump ports routed: 0
[06/30 09:21:39    298s]   Number of Followpin connections: 288
[06/30 09:21:39    298s] End power routing: cpu: 0:00:06, real: 0:00:07, peak: 260.00 megs.
[06/30 09:21:39    298s] 
[06/30 09:21:39    298s] 
[06/30 09:21:39    298s] 
[06/30 09:21:39    298s]  Begin updating DB with routing results ...
[06/30 09:21:39    298s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/30 09:21:39    298s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[06/30 09:21:39    298s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[06/30 09:21:39    298s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[06/30 09:21:39    298s] Type 'man IMPTR-2108' for more detail.
[06/30 09:21:39    298s]  As a result, your trialRoute congestion could be incorrect.
[06/30 09:21:39    298s] Pin and blockage extraction finished
[06/30 09:21:39    298s] 
[06/30 09:21:39    298s] sroute created 1440 wires.
[06/30 09:21:39    298s] ViaGen created 20736 vias, deleted 0 via to avoid violation.
[06/30 09:21:39    298s] +--------+----------------+----------------+
[06/30 09:21:39    298s] |  Layer |     Created    |     Deleted    |
[06/30 09:21:39    298s] +--------+----------------+----------------+
[06/30 09:21:39    298s] | Metal1 |       864      |       NA       |
[06/30 09:21:39    298s] |  Via1  |      3456      |        0       |
[06/30 09:21:39    298s] | Metal2 |       576      |       NA       |
[06/30 09:21:39    298s] |  Via2  |      3456      |        0       |
[06/30 09:21:39    298s] |  Via3  |      3456      |        0       |
[06/30 09:21:39    298s] |  Via4  |      3456      |        0       |
[06/30 09:21:39    298s] | TopVia1|      3456      |        0       |
[06/30 09:21:39    298s] | TopVia2|      3456      |        0       |
[06/30 09:21:39    298s] +--------+----------------+----------------+
[06/30 09:21:39    298s] #% End sroute (date=06/30 09:21:39, total cpu=0:00:06.1, real=0:00:07.0, peak res=2088.1M, current mem=2056.8M)
[06/30 09:21:39    298s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/30 09:21:39    298s] #% Begin sroute (date=06/30 09:21:39, mem=2056.8M)
[06/30 09:21:40    298s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/30 09:21:40    298s] *** Begin SPECIAL ROUTE on Mon Jun 30 09:21:40 2025 ***
[06/30 09:21:40    298s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[06/30 09:21:40    298s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[06/30 09:21:40    298s] 
[06/30 09:21:40    298s] Begin option processing ...
[06/30 09:21:40    298s] srouteConnectPowerBump set to false
[06/30 09:21:40    298s] routeSelectNet set to "iovdd iovss vdd vss"
[06/30 09:21:40    298s] routeSpecial set to true
[06/30 09:21:40    298s] srouteBottomLayerLimit set to 1
[06/30 09:21:40    298s] srouteBottomTargetLayerLimit set to 1
[06/30 09:21:40    298s] srouteConnectBlockPin set to false
[06/30 09:21:40    298s] srouteConnectConverterPin set to false
[06/30 09:21:40    298s] srouteConnectCorePin set to false
[06/30 09:21:40    298s] srouteConnectStripe set to false
[06/30 09:21:40    298s] srouteCrossoverViaBottomLayer set to 1
[06/30 09:21:40    298s] srouteCrossoverViaTopLayer set to 7
[06/30 09:21:40    298s] srouteFollowCorePinEnd set to 3
[06/30 09:21:40    298s] srouteJogControl set to "preferWithChanges differentLayer"
[06/30 09:21:40    298s] sroutePadPinAllPorts set to true
[06/30 09:21:40    298s] sroutePreserveExistingRoutes set to true
[06/30 09:21:40    298s] srouteRoutePowerBarPortOnBothDir set to true
[06/30 09:21:40    298s] srouteStopBlockPin set to "nearestTarget"
[06/30 09:21:40    298s] srouteTopLayerLimit set to 7
[06/30 09:21:40    298s] srouteTopTargetLayerLimit set to 7
[06/30 09:21:40    298s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 260.00 megs.
[06/30 09:21:40    298s] 
[06/30 09:21:40    298s] Reading DB technology information...
[06/30 09:21:40    298s] Finished reading DB technology information.
[06/30 09:21:40    298s] Reading floorplan and netlist information...
[06/30 09:21:40    298s] Finished reading floorplan and netlist information.
[06/30 09:21:40    298s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/30 09:21:40    298s] Read in 14 macros, 14 used
[06/30 09:21:40    298s] Read in 92 components
[06/30 09:21:40    298s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[06/30 09:21:40    298s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[06/30 09:21:40    298s] Read in 71 logical pins
[06/30 09:21:40    298s] Read in 71 nets
[06/30 09:21:40    298s] Read in 6 special nets, 2 routed
[06/30 09:21:40    298s] Read in 352 terminals
[06/30 09:21:40    298s] 4 nets selected.
[06/30 09:21:40    298s] 
[06/30 09:21:40    298s] Begin power routing ...
[06/30 09:21:40    299s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/30 09:21:40    299s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:21:41    299s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:21:41    299s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/30 09:21:41    299s] Type 'man IMPSR-1256' for more detail.
[06/30 09:21:41    299s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/30 09:21:41    299s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/30 09:21:41    299s] Type 'man IMPSR-1256' for more detail.
[06/30 09:21:41    299s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/30 09:22:05    321s]   Number of IO ports routed: 8  open: 15
[06/30 09:22:05    321s]   Number of Pad ports routed: 0
[06/30 09:22:05    321s]   Number of Pad Ring connections: 274
[06/30 09:22:05    321s] End power routing: cpu: 0:00:22, real: 0:00:25, peak: 478.00 megs.
[06/30 09:22:05    321s] 
[06/30 09:22:05    321s] 
[06/30 09:22:05    321s] 
[06/30 09:22:05    321s]  Begin updating DB with routing results ...
[06/30 09:22:05    321s]  Updating DB with 0 via definition ...
[06/30 09:22:05    321s] sroute created 283 wires.
[06/30 09:22:05    321s] ViaGen created 9 vias, deleted 1 via to avoid violation.
[06/30 09:22:05    321s] +--------+----------------+----------------+
[06/30 09:22:05    321s] |  Layer |     Created    |     Deleted    |
[06/30 09:22:05    321s] +--------+----------------+----------------+
[06/30 09:22:05    321s] | Metal3 |       57       |       NA       |
[06/30 09:22:05    321s] |  Via3  |        1       |        0       |
[06/30 09:22:05    321s] | Metal4 |       58       |       NA       |
[06/30 09:22:05    321s] |  Via4  |        3       |        0       |
[06/30 09:22:05    321s] | Metal5 |       58       |       NA       |
[06/30 09:22:05    321s] | TopVia1|        3       |        0       |
[06/30 09:22:05    321s] |TopMetal1|       58       |       NA       |
[06/30 09:22:05    321s] | TopVia2|        2       |        1       |
[06/30 09:22:05    321s] |TopMetal2|       52       |       NA       |
[06/30 09:22:05    321s] +--------+----------------+----------------+
[06/30 09:22:05    321s] #% End sroute (date=06/30 09:22:05, total cpu=0:00:22.7, real=0:00:26.0, peak res=2066.5M, current mem=1839.7M)
[06/30 09:22:05    321s] <CMD> sroute -connect { padPin } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/30 09:22:05    321s] #% Begin sroute (date=06/30 09:22:05, mem=1839.7M)
[06/30 09:22:05    321s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[06/30 09:22:05    321s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/30 09:22:05    321s] *** Begin SPECIAL ROUTE on Mon Jun 30 09:22:05 2025 ***
[06/30 09:22:05    321s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[06/30 09:22:05    321s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[06/30 09:22:05    321s] 
[06/30 09:22:05    321s] Begin option processing ...
[06/30 09:22:05    321s] srouteConnectPowerBump set to false
[06/30 09:22:05    321s] routeSelectNet set to "vdd vss"
[06/30 09:22:05    321s] routeSpecial set to true
[06/30 09:22:05    321s] srouteBlockPin set to "useLef"
[06/30 09:22:05    321s] srouteBottomLayerLimit set to 1
[06/30 09:22:05    321s] srouteBottomTargetLayerLimit set to 1
[06/30 09:22:06    321s] srouteConnectBlockPin set to false
[06/30 09:22:06    321s] srouteConnectConverterPin set to false
[06/30 09:22:06    321s] srouteConnectCorePin set to false
[06/30 09:22:06    321s] srouteConnectStripe set to false
[06/30 09:22:06    321s] srouteCrossoverViaBottomLayer set to 1
[06/30 09:22:06    321s] srouteCrossoverViaTopLayer set to 7
[06/30 09:22:06    321s] srouteFollowCorePinEnd set to 3
[06/30 09:22:06    321s] srouteFollowPadPin set to false
[06/30 09:22:06    321s] srouteJogControl set to "preferWithChanges differentLayer"
[06/30 09:22:06    321s] sroutePadPinAllPorts set to true
[06/30 09:22:06    321s] sroutePreserveExistingRoutes set to true
[06/30 09:22:06    321s] srouteRoutePowerBarPortOnBothDir set to true
[06/30 09:22:06    321s] srouteStopBlockPin set to "nearestTarget"
[06/30 09:22:06    321s] srouteTopLayerLimit set to 7
[06/30 09:22:06    321s] srouteTopTargetLayerLimit set to 7
[06/30 09:22:06    321s] End option processing: cpu: 0:00:00, real: 0:00:01, peak: 478.00 megs.
[06/30 09:22:06    321s] 
[06/30 09:22:06    321s] Reading DB technology information...
[06/30 09:22:06    321s] Finished reading DB technology information.
[06/30 09:22:06    321s] Reading floorplan and netlist information...
[06/30 09:22:06    321s] Finished reading floorplan and netlist information.
[06/30 09:22:06    321s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/30 09:22:06    321s] Read in 14 macros, 14 used
[06/30 09:22:06    321s] Read in 92 components
[06/30 09:22:06    321s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[06/30 09:22:06    321s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[06/30 09:22:06    321s] Read in 71 logical pins
[06/30 09:22:06    321s] Read in 71 nets
[06/30 09:22:06    321s] Read in 6 special nets, 4 routed
[06/30 09:22:06    321s] Read in 352 terminals
[06/30 09:22:06    321s] 2 nets selected.
[06/30 09:22:06    321s] 
[06/30 09:22:06    321s] Begin power routing ...
[06/30 09:22:35    349s]   Number of IO ports routed: 0  open: 15
[06/30 09:22:35    349s] End power routing: cpu: 0:00:27, real: 0:00:29, peak: 649.00 megs.
[06/30 09:22:35    349s] 
[06/30 09:22:35    349s] 
[06/30 09:22:35    349s] 
[06/30 09:22:35    349s]  Begin updating DB with routing results ...
[06/30 09:22:35    349s]  Updating DB with 0 via definition ...
[06/30 09:22:35    349s] sroute created 0 wire.
[06/30 09:22:35    349s] ViaGen created 0 via, deleted 0 via to avoid violation.
[06/30 09:22:35    349s] #% End sroute (date=06/30 09:22:35, total cpu=0:00:27.9, real=0:00:30.0, peak res=2111.1M, current mem=1845.0M)
[06/30 09:22:54    353s] <CMD> zoomBox 1523.22000 1324.79400 1427.83000 1521.72900
[06/30 09:22:56    353s] <CMD> zoomBox 1286.31500 1247.90200 1644.52800 1568.57900
[06/30 09:22:57    353s] <CMD> zoomBox 1098.33500 1065.43800 1784.55900 1679.75500
[06/30 09:22:57    353s] <CMD> zoomBox 1028.93400 998.07400 1836.25700 1720.80000
[06/30 09:22:57    353s] <CMD> zoomBox 947.28600 918.82100 1897.07800 1769.08800
[06/30 09:22:58    353s] <CMD> zoomBox 851.22900 825.58400 1968.63200 1825.89800
[06/30 09:22:58    354s] <CMD> zoomBox 48.35800 46.27400 2566.70500 2300.73200
[06/30 09:22:59    354s] <CMD> zoomBox -206.33200 -200.94300 2756.42900 2451.36100
[06/30 09:30:12    417s] <CMD> setDrawView place
[06/30 09:30:13    418s] <CMD> setDrawView place
[06/30 09:30:15    418s] <CMD> setDrawView fplan
[06/30 09:30:32    420s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[06/30 09:30:33    420s] **WARN: (PRL-39):	Number of local CPUs specified (8) > Actual number of CPUs in the host (2). The lower value will be used.
[06/30 09:30:33    420s] Setting releaseMultiCpuLicenseMode to false.
[06/30 09:30:33    420s] <CMD> setDistributeHost -local
[06/30 09:30:33    420s] The timeout for a remote job to respond is 3600 seconds.
[06/30 09:30:33    420s] Submit command for task runs will be: local
[06/30 09:30:33    420s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/30 09:30:33    420s] <CMD> setEndCapMode -reset
[06/30 09:30:33    420s] <CMD> setEndCapMode -boundary_tap false
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[06/30 09:30:33    420s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:30:33    420s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[06/30 09:30:33    420s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/30 09:30:33    420s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[06/30 09:30:33    420s] <CMD> setPlaceMode -reset
[06/30 09:30:34    421s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/30 09:30:34    421s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:30:34    421s] <CMD> setPlaceMode -fp false
[06/30 09:30:34    421s] <CMD> place_design
[06/30 09:30:34    421s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[06/30 09:30:34    421s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/30 09:30:36    421s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:07:04.4/0:23:20.9 (0.3), mem = 2887.1M
[06/30 09:30:36    421s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 80, number of sequential = 80, percentage of missing scan cell = 0.00% (0 / 80)
[06/30 09:30:37    421s] *** Starting placeDesign default flow ***
[06/30 09:30:37    422s] [oiLAM] Zs 7, 8
[06/30 09:30:37    422s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=2887.1M
[06/30 09:30:37    422s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=2887.1M
[06/30 09:30:37    422s] Multithreaded Timing Analysis is initialized with 2 threads
[06/30 09:30:37    422s] 
[06/30 09:30:37    422s] Info: 2 threads available for lower-level modules during optimization.
[06/30 09:30:37    422s] *** Start deleteBufferTree ***
[06/30 09:30:41    427s] Info: Detect buffers to remove automatically.
[06/30 09:30:41    427s] Analyzing netlist ...
[06/30 09:30:43    429s] Updating netlist
[06/30 09:30:46    431s] 
[06/30 09:30:47    432s] *summary: 15992 instances (buffers/inverters) removed
[06/30 09:30:47    432s] *** Finish deleteBufferTree (0:00:10.1) ***
[06/30 09:30:47    432s] Info: pop threads available for lower-level modules during optimization.
[06/30 09:30:47    432s] **INFO: Enable pre-place timing setting for timing analysis
[06/30 09:30:47    432s] Set Using Default Delay Limit as 101.
[06/30 09:30:47    432s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/30 09:30:47    432s] Set Default Net Delay as 0 ps.
[06/30 09:30:47    432s] Set Default Net Load as 0 pF. 
[06/30 09:30:47    432s] Set Default Input Pin Transition as 1 ps.
[06/30 09:30:47    432s] **INFO: Analyzing IO path groups for slack adjustment
[06/30 09:30:49    435s] Effort level <high> specified for reg2reg_tmp.7861 path_group
[06/30 09:30:49    435s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:30:50    436s] AAE DB initialization (MEM=1815.468750 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/30 09:30:50    436s] #################################################################################
[06/30 09:30:50    436s] # Design Stage: PreRoute
[06/30 09:30:50    436s] # Design Name: fpga_top
[06/30 09:30:50    436s] # Design Mode: 130nm
[06/30 09:30:50    436s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:30:50    436s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:30:50    436s] # Signoff Settings: SI Off 
[06/30 09:30:50    436s] #################################################################################
[06/30 09:30:52    438s] Calculate delays in BcWc mode...
[06/30 09:30:52    439s] Topological Sorting (REAL = 0:00:00.0, MEM = 2863.3M, InitMEM = 2861.3M)
[06/30 09:30:52    439s] Start delay calculation (fullDC) (2 T). (MEM=1820.5)
[06/30 09:30:53    439s] Start AAE Lib Loading. (MEM=1801.878906)
[06/30 09:30:53    439s] End AAE Lib Loading. (MEM=1806.246094 CPU=0:00:00.1 Real=0:00:00.0)
[06/30 09:30:53    439s] End AAE Lib Interpolated Model. (MEM=1806.246094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:31:02    453s] Total number of fetched objects 25014
[06/30 09:31:02    453s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:31:02    453s] End delay calculation. (MEM=1840.06 CPU=0:00:13.0 REAL=0:00:07.0)
[06/30 09:31:04    455s] End delay calculation (fullDC). (MEM=1791.74 CPU=0:00:16.2 REAL=0:00:12.0)
[06/30 09:31:04    455s] *** CDM Built up (cpu=0:00:19.0  real=0:00:14.0  mem= 3320.9M) ***
[06/30 09:31:11    460s] **INFO: Disable pre-place timing setting for timing analysis
[06/30 09:31:11    461s] Set Using Default Delay Limit as 1000.
[06/30 09:31:11    461s] Set Default Net Delay as 1000 ps.
[06/30 09:31:11    461s] Set Default Input Pin Transition as 0.1 ps.
[06/30 09:31:11    461s] Set Default Net Load as 0.5 pF. 
[06/30 09:31:11    461s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/30 09:31:11    461s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3295.4M, EPOCH TIME: 1751290271.990617
[06/30 09:31:12    461s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[06/30 09:31:12    461s]  Deleted 0 physical inst  (cell - / prefix -).
[06/30 09:31:12    461s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.089, REAL:0.204, MEM:3295.4M, EPOCH TIME: 1751290272.194803
[06/30 09:31:12    461s] INFO: #ExclusiveGroups=0
[06/30 09:31:12    461s] INFO: There are no Exclusive Groups.
[06/30 09:31:12    461s] *** Starting "NanoPlace(TM) placement v#9 (mem=3295.4M)" ...
[06/30 09:31:12    461s] Wait...
[06/30 09:31:12    461s] Estimated loop count for BSM: 1065
[06/30 09:31:12    461s] *** Build Buffered Sizing Timing Model
[06/30 09:31:12    461s] (cpu=0:00:00.1 mem=3311.4M) ***
[06/30 09:31:12    461s] *** Build Virtual Sizing Timing Model
[06/30 09:31:12    461s] (cpu=0:00:00.2 mem=3311.4M) ***
[06/30 09:31:12    461s] No user-set net weight.
[06/30 09:31:12    461s] Net fanout histogram:
[06/30 09:31:12    461s] 2		: 22969 (92.0%) nets
[06/30 09:31:12    461s] 3		: 409 (1.6%) nets
[06/30 09:31:12    461s] 4     -	14	: 793 (3.2%) nets
[06/30 09:31:12    461s] 15    -	39	: 560 (2.2%) nets
[06/30 09:31:12    461s] 40    -	79	: 240 (1.0%) nets
[06/30 09:31:12    461s] 80    -	159	: 3 (0.0%) nets
[06/30 09:31:12    461s] 160   -	319	: 0 (0.0%) nets
[06/30 09:31:12    461s] 320   -	639	: 0 (0.0%) nets
[06/30 09:31:12    461s] 640   -	1279	: 0 (0.0%) nets
[06/30 09:31:12    461s] 1280  -	2559	: 0 (0.0%) nets
[06/30 09:31:12    461s] 2560  -	5119	: 0 (0.0%) nets
[06/30 09:31:12    461s] 5120+		: 0 (0.0%) nets
[06/30 09:31:12    461s] no activity file in design. spp won't run.
[06/30 09:31:12    461s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[06/30 09:31:12    461s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/30 09:31:12    461s] Define the scan chains before using this option.
[06/30 09:31:12    461s] Type 'man IMPSP-9042' for more detail.
[06/30 09:31:12    461s] Processing tracks to init pin-track alignment.
[06/30 09:31:12    461s] z: 1, totalTracks: 1
[06/30 09:31:12    461s] z: 3, totalTracks: 1
[06/30 09:31:12    461s] z: 5, totalTracks: 1
[06/30 09:31:12    461s] z: 7, totalTracks: 1
[06/30 09:31:12    461s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:31:12    461s] Cell fpga_top LLGs are deleted
[06/30 09:31:12    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:31:12    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:31:12    461s] # Building fpga_top llgBox search-tree.
[06/30 09:31:12    461s] #std cell=23595 (0 fixed + 23595 movable) #buf cell=0 #inv cell=4830 #block=0 (0 floating + 0 preplaced)
[06/30 09:31:12    461s] #ioInst=84 #net=24974 #term=80141 #term/net=3.21, #fixedIo=84, #floatIo=0, #fixedPin=71, #floatPin=0
[06/30 09:31:12    461s] stdCell: 23595 single + 0 double + 0 multi
[06/30 09:31:12    461s] #unpreplaced instances with no terms = 8
[06/30 09:31:12    461s] Total standard cell length = 97.9229 (mm), area = 0.3701 (mm^2)
[06/30 09:31:12    461s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3311.4M, EPOCH TIME: 1751290272.918986
[06/30 09:31:12    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:31:12    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:31:12    461s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3311.4M, EPOCH TIME: 1751290272.920854
[06/30 09:31:12    461s] Max number of tech site patterns supported in site array is 256.
[06/30 09:31:12    461s] Core basic site is CoreSite
[06/30 09:31:12    461s] DP-Init: Signature of floorplan is 14103cce6b1f1260. Signature of routing blockage is f5bd208edb2015ad.
[06/30 09:31:12    461s] After signature check, allow fast init is false, keep pre-filter is false.
[06/30 09:31:12    461s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/30 09:31:12    461s] Use non-trimmed site array because memory saving is not enough.
[06/30 09:31:12    461s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 09:31:12    461s] SiteArray: use 3,309,568 bytes
[06/30 09:31:13    461s] SiteArray: current memory after site array memory allocation 3330.5M
[06/30 09:31:13    461s] SiteArray: FP blocked sites are writable
[06/30 09:31:13    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f75cd2c4500.
[06/30 09:31:13    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 1 thread pools are available.
[06/30 09:31:13    461s] Keep-away cache is enable on metals: 1-7
[06/30 09:31:13    461s] Estimated cell power/ground rail width = 0.531 um
[06/30 09:31:13    461s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:31:13    461s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3458.5M, EPOCH TIME: 1751290273.188032
[06/30 09:31:13    461s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 09:31:13    461s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.028, REAL:0.016, MEM:3458.5M, EPOCH TIME: 1751290273.203679
[06/30 09:31:13    461s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 09:31:13    461s] Atter site array init, number of instance map data is 0.
[06/30 09:31:13    461s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.163, REAL:0.295, MEM:3458.5M, EPOCH TIME: 1751290273.215856
[06/30 09:31:13    461s] 
[06/30 09:31:13    461s] Scanning PG Shapes for Pre-Colorizing...Done.
[06/30 09:31:13    461s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:31:13    461s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:31:13    461s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.178, REAL:0.311, MEM:3458.5M, EPOCH TIME: 1751290273.229925
[06/30 09:31:13    461s] 
[06/30 09:31:13    461s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:31:13    461s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:31:13    461s] Average module density = 0.339.
[06/30 09:31:13    461s] Density for the design = 0.339.
[06/30 09:31:13    461s]        = stdcell_area 204006 sites (370148 um^2) / alloc_area 601265 sites (1090935 um^2).
[06/30 09:31:13    461s] Pin Density = 0.1333.
[06/30 09:31:13    461s]             = total # of pins 80141 / total area 601265.
[06/30 09:31:13    461s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3458.5M, EPOCH TIME: 1751290273.254380
[06/30 09:31:13    461s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.008, REAL:0.008, MEM:3458.5M, EPOCH TIME: 1751290273.262107
[06/30 09:31:13    461s] OPERPROF: Starting pre-place ADS at level 1, MEM:3458.5M, EPOCH TIME: 1751290273.268230
[06/30 09:31:13    461s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3458.5M, EPOCH TIME: 1751290273.304929
[06/30 09:31:13    461s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3458.5M, EPOCH TIME: 1751290273.305319
[06/30 09:31:13    461s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.002, REAL:0.002, MEM:3458.5M, EPOCH TIME: 1751290273.307234
[06/30 09:31:13    461s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3458.5M, EPOCH TIME: 1751290273.307440
[06/30 09:31:13    461s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3458.5M, EPOCH TIME: 1751290273.307585
[06/30 09:31:13    461s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.018, REAL:0.020, MEM:3458.5M, EPOCH TIME: 1751290273.327430
[06/30 09:31:13    461s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3458.5M, EPOCH TIME: 1751290273.328103
[06/30 09:31:13    461s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.005, REAL:0.005, MEM:3458.5M, EPOCH TIME: 1751290273.333568
[06/30 09:31:13    461s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.024, REAL:0.026, MEM:3458.5M, EPOCH TIME: 1751290273.333863
[06/30 09:31:13    461s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.028, REAL:0.031, MEM:3458.5M, EPOCH TIME: 1751290273.335798
[06/30 09:31:13    461s] ADSU 0.339 -> 0.342. site 601265.000 -> 597031.400. GS 30.240
[06/30 09:31:13    461s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.130, REAL:0.138, MEM:3458.5M, EPOCH TIME: 1751290273.406610
[06/30 09:31:13    461s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3458.5M, EPOCH TIME: 1751290273.410431
[06/30 09:31:13    461s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3458.5M, EPOCH TIME: 1751290273.415343
[06/30 09:31:13    461s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3458.5M, EPOCH TIME: 1751290273.415556
[06/30 09:31:13    461s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.005, REAL:0.005, MEM:3458.5M, EPOCH TIME: 1751290273.415637
[06/30 09:31:13    461s] Initial padding reaches pin density 0.431 for top
[06/30 09:31:13    461s] InitPadU 0.342 -> 0.411 for top
[06/30 09:31:13    462s] 
[06/30 09:31:13    462s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[06/30 09:31:13    462s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3458.5M, EPOCH TIME: 1751290273.580073
[06/30 09:31:13    462s] Enable eGR PG blockage caching
[06/30 09:31:13    462s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.009, REAL:0.067, MEM:3458.5M, EPOCH TIME: 1751290273.647240
[06/30 09:31:13    462s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3458.5M, EPOCH TIME: 1751290273.647387
[06/30 09:31:13    462s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3458.5M, EPOCH TIME: 1751290273.647457
[06/30 09:31:13    462s] no activity file in design. spp won't run.
[06/30 09:31:13    462s] [spp] 0
[06/30 09:31:13    462s] [adp] 0:1:1:3
[06/30 09:31:13    462s] Ignore, current top cell is fpga_top.
[06/30 09:31:24    476s] Unignore, current top cell is fpga_top.
[06/30 09:31:24    476s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:14.323, REAL:10.458, MEM:3468.1M, EPOCH TIME: 1751290284.105396
[06/30 09:31:24    476s] Ignore, current top cell is fpga_top.
[06/30 09:31:24    476s] Clock gating cells determined by native netlist tracing.
[06/30 09:31:24    476s] no activity file in design. spp won't run.
[06/30 09:31:24    476s] no activity file in design. spp won't run.
[06/30 09:31:24    476s] Unignore, current top cell is fpga_top.
[06/30 09:31:24    476s] Ignore, current top cell is fpga_top.
[06/30 09:31:24    476s] Effort level <high> specified for reg2reg path_group
[06/30 09:31:31    487s] Unignore, current top cell is fpga_top.
[06/30 09:31:31    487s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3468.1M, EPOCH TIME: 1751290291.246324
[06/30 09:31:31    488s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.011, REAL:0.012, MEM:3468.1M, EPOCH TIME: 1751290291.257977
[06/30 09:31:31    488s] === lastAutoLevel = 9 
[06/30 09:31:31    488s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3468.1M, EPOCH TIME: 1751290291.329129
[06/30 09:31:32    488s] OPERPROF:     Starting NP-Place at level 3, MEM:3500.1M, EPOCH TIME: 1751290292.668522
[06/30 09:31:33    489s] Iteration  1: Total net bbox = 4.089e+05 (1.69e+05 2.40e+05)
[06/30 09:31:33    489s]               Est.  stn bbox = 4.374e+05 (1.81e+05 2.57e+05)
[06/30 09:31:33    489s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 3500.1M
[06/30 09:31:33    489s] Iteration  2: Total net bbox = 4.089e+05 (1.69e+05 2.40e+05)
[06/30 09:31:33    489s]               Est.  stn bbox = 4.374e+05 (1.81e+05 2.57e+05)
[06/30 09:31:33    489s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3500.1M
[06/30 09:31:33    489s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75df247308.
[06/30 09:31:33    489s] exp_mt_sequential is set from setPlaceMode option to 1
[06/30 09:31:33    489s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[06/30 09:31:33    489s] place_exp_mt_interval set to default 32
[06/30 09:31:33    489s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/30 09:31:36    493s] Iteration  3: Total net bbox = 3.773e+05 (1.85e+05 1.92e+05)
[06/30 09:31:36    493s]               Est.  stn bbox = 5.093e+05 (2.51e+05 2.58e+05)
[06/30 09:31:36    493s]               cpu = 0:00:04.3 real = 0:00:03.0 mem = 3532.1M
[06/30 09:31:36    493s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75df247308.
[06/30 09:31:36    493s] Total number of setup views is 1.
[06/30 09:31:36    493s] Total number of active setup views is 1.
[06/30 09:31:36    493s] Active setup views:
[06/30 09:31:36    493s]     WORST_CASE
[06/30 09:31:42    503s] Iteration  4: Total net bbox = 4.387e+05 (2.12e+05 2.27e+05)
[06/30 09:31:42    503s]               Est.  stn bbox = 5.733e+05 (2.77e+05 2.96e+05)
[06/30 09:31:42    503s]               cpu = 0:00:09.7 real = 0:00:06.0 mem = 3532.1M
[06/30 09:31:42    503s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75df247308.
[06/30 09:31:51    519s] Iteration  5: Total net bbox = 5.071e+05 (2.48e+05 2.59e+05)
[06/30 09:31:51    519s]               Est.  stn bbox = 6.933e+05 (3.38e+05 3.55e+05)
[06/30 09:31:51    519s]               cpu = 0:00:15.6 real = 0:00:09.0 mem = 3532.1M
[06/30 09:31:51    519s] OPERPROF:     Finished NP-Place at level 3, CPU:30.773, REAL:18.842, MEM:3532.1M, EPOCH TIME: 1751290311.510637
[06/30 09:31:51    519s] OPERPROF:   Finished NP-MAIN at level 2, CPU:31.108, REAL:20.287, MEM:3532.1M, EPOCH TIME: 1751290311.616234
[06/30 09:31:51    519s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3532.1M, EPOCH TIME: 1751290311.642631
[06/30 09:31:51    519s] Ignore, current top cell is fpga_top.
[06/30 09:31:51    519s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:31:51    519s] Unignore, current top cell is fpga_top.
[06/30 09:31:51    519s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.016, REAL:0.017, MEM:3532.1M, EPOCH TIME: 1751290311.659677
[06/30 09:31:51    519s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3532.1M, EPOCH TIME: 1751290311.666080
[06/30 09:31:51    519s] OPERPROF:     Starting NP-Place at level 3, MEM:3532.1M, EPOCH TIME: 1751290311.888843
[06/30 09:31:51    519s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75dfdaf308.
[06/30 09:32:02    537s] Iteration  6: Total net bbox = 5.205e+05 (2.60e+05 2.60e+05)
[06/30 09:32:02    537s]               Est.  stn bbox = 7.381e+05 (3.69e+05 3.69e+05)
[06/30 09:32:02    537s]               cpu = 0:00:17.7 real = 0:00:11.0 mem = 3564.1M
[06/30 09:32:02    537s] OPERPROF:     Finished NP-Place at level 3, CPU:17.773, REAL:10.386, MEM:3564.1M, EPOCH TIME: 1751290322.274974
[06/30 09:32:02    537s] OPERPROF:   Finished NP-MAIN at level 2, CPU:18.140, REAL:10.713, MEM:3532.1M, EPOCH TIME: 1751290322.378647
[06/30 09:32:02    537s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3532.1M, EPOCH TIME: 1751290322.397418
[06/30 09:32:02    537s] Ignore, current top cell is fpga_top.
[06/30 09:32:02    537s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:32:02    537s] Unignore, current top cell is fpga_top.
[06/30 09:32:02    537s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.007, REAL:0.008, MEM:3532.1M, EPOCH TIME: 1751290322.405138
[06/30 09:32:02    537s] Ignore, current top cell is fpga_top.
[06/30 09:32:02    537s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3532.1M, EPOCH TIME: 1751290322.407452
[06/30 09:32:02    537s] Starting Early Global Route rough congestion estimation: mem = 3532.1M
[06/30 09:32:02    537s] (I)      Initializing eGR engine (rough)
[06/30 09:32:02    537s] Set min layer with default ( 2 )
[06/30 09:32:02    537s] Set max layer with parameter ( 7 )
[06/30 09:32:02    537s] (I)      clean place blk overflow:
[06/30 09:32:02    537s] (I)      H : enabled 0.60 0
[06/30 09:32:02    537s] (I)      V : enabled 0.60 0
[06/30 09:32:02    537s] (I)      Initializing eGR engine (rough)
[06/30 09:32:02    537s] Set min layer with default ( 2 )
[06/30 09:32:02    537s] Set max layer with parameter ( 7 )
[06/30 09:32:02    537s] (I)      clean place blk overflow:
[06/30 09:32:02    537s] (I)      H : enabled 0.60 0
[06/30 09:32:02    537s] (I)      V : enabled 0.60 0
[06/30 09:32:02    537s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.35 MB )
[06/30 09:32:02    537s] (I)      Running eGR Rough flow
[06/30 09:32:02    537s] (I)      # wire layers (front) : 8
[06/30 09:32:02    537s] (I)      # wire layers (back)  : 0
[06/30 09:32:02    537s] (I)      min wire layer : 1
[06/30 09:32:02    537s] (I)      max wire layer : 7
[06/30 09:32:02    537s] (I)      # cut layers (front) : 7
[06/30 09:32:02    537s] (I)      # cut layers (back)  : 0
[06/30 09:32:02    537s] (I)      min cut layer : 1
[06/30 09:32:02    537s] (I)      max cut layer : 6
[06/30 09:32:02    537s] (I)      ================================= Layers =================================
[06/30 09:32:02    537s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:02    537s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:32:02    537s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:02    537s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:32:02    537s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:32:02    537s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:32:02    537s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:32:02    537s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:32:02    537s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:32:02    537s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:32:02    537s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:32:02    537s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:02    537s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:32:02    537s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:32:02    537s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:32:02    537s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:32:02    537s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:02    537s] (I)      Started Import and model ( Curr Mem: 3.35 MB )
[06/30 09:32:03    537s] (I)      == Non-default Options ==
[06/30 09:32:03    537s] (I)      Print mode                                         : 2
[06/30 09:32:03    537s] (I)      Stop if highly congested                           : false
[06/30 09:32:03    537s] (I)      Local connection modeling                          : true
[06/30 09:32:03    537s] (I)      Maximum routing layer                              : 7
[06/30 09:32:03    537s] (I)      Top routing layer                                  : 7
[06/30 09:32:03    537s] (I)      Assign partition pins                              : false
[06/30 09:32:03    537s] (I)      Support large GCell                                : true
[06/30 09:32:03    537s] (I)      Number of threads                                  : 2
[06/30 09:32:03    537s] (I)      Number of rows per GCell                           : 18
[06/30 09:32:03    537s] (I)      Max num rows per GCell                             : 32
[06/30 09:32:03    537s] (I)      Route tie net to shape                             : auto
[06/30 09:32:03    537s] (I)      Method to set GCell size                           : row
[06/30 09:32:03    537s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:32:03    537s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:32:03    537s] (I)      ============== Pin Summary ==============
[06/30 09:32:03    537s] (I)      +-------+--------+---------+------------+
[06/30 09:32:03    537s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:32:03    537s] (I)      +-------+--------+---------+------------+
[06/30 09:32:03    537s] (I)      |     1 |  79727 |   99.57 |        Pin |
[06/30 09:32:03    537s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:32:03    537s] (I)      |     3 |    199 |    0.25 | Pin access |
[06/30 09:32:03    537s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:32:03    537s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:32:03    537s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:32:03    537s] (I)      |     7 |     64 |    0.08 |      Other |
[06/30 09:32:03    537s] (I)      +-------+--------+---------+------------+
[06/30 09:32:03    537s] (I)      Custom ignore net properties:
[06/30 09:32:03    537s] (I)      1 : NotLegal
[06/30 09:32:03    537s] (I)      Default ignore net properties:
[06/30 09:32:03    537s] (I)      1 : Special
[06/30 09:32:03    537s] (I)      2 : Analog
[06/30 09:32:03    537s] (I)      3 : Fixed
[06/30 09:32:03    537s] (I)      4 : Skipped
[06/30 09:32:03    537s] (I)      5 : MixedSignal
[06/30 09:32:03    537s] (I)      Prerouted net properties:
[06/30 09:32:03    537s] (I)      1 : NotLegal
[06/30 09:32:03    537s] (I)      2 : Special
[06/30 09:32:03    537s] (I)      3 : Analog
[06/30 09:32:03    537s] (I)      4 : Fixed
[06/30 09:32:03    537s] (I)      5 : Skipped
[06/30 09:32:03    537s] (I)      6 : MixedSignal
[06/30 09:32:03    537s] (I)      Early global route reroute all routable nets
[06/30 09:32:03    537s] (I)      Use row-based GCell size
[06/30 09:32:03    537s] (I)      Use row-based GCell align
[06/30 09:32:03    537s] (I)      layer 0 area = 90000
[06/30 09:32:03    537s] (I)      layer 1 area = 144000
[06/30 09:32:03    537s] (I)      layer 2 area = 144000
[06/30 09:32:03    537s] (I)      layer 3 area = 144000
[06/30 09:32:03    537s] (I)      layer 4 area = 144000
[06/30 09:32:03    537s] (I)      layer 5 area = 0
[06/30 09:32:03    537s] (I)      layer 6 area = 0
[06/30 09:32:03    537s] (I)      GCell unit size   : 3780
[06/30 09:32:03    537s] (I)      GCell multiplier  : 18
[06/30 09:32:03    537s] (I)      GCell row height  : 3780
[06/30 09:32:03    537s] (I)      Actual row height : 3780
[06/30 09:32:03    537s] (I)      GCell align ref   : 425480 425420
[06/30 09:32:03    537s] (I)      Track table information for default rule: 
[06/30 09:32:03    537s] (I)      Metal1 has single uniform track structure
[06/30 09:32:03    537s] (I)      Metal2 has single uniform track structure
[06/30 09:32:03    537s] (I)      Metal3 has single uniform track structure
[06/30 09:32:03    537s] (I)      Metal4 has single uniform track structure
[06/30 09:32:03    537s] (I)      Metal5 has single uniform track structure
[06/30 09:32:03    537s] (I)      TopMetal1 has single uniform track structure
[06/30 09:32:03    537s] (I)      TopMetal2 has single uniform track structure
[06/30 09:32:03    537s] (I)      ================ Default via =================
[06/30 09:32:03    537s] (I)      +---+-------------------+--------------------+
[06/30 09:32:03    537s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:32:03    537s] (I)      +---+-------------------+--------------------+
[06/30 09:32:03    537s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:32:03    537s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:32:03    537s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:32:03    537s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:32:03    537s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:32:03    537s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:32:03    537s] (I)      +---+-------------------+--------------------+
[06/30 09:32:03    537s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:32:03    537s] (I)      Read 39015 PG shapes
[06/30 09:32:03    537s] (I)      Read 0 clock shapes
[06/30 09:32:03    537s] (I)      Read 0 other shapes
[06/30 09:32:03    537s] (I)      #Routing Blockages  : 0
[06/30 09:32:03    537s] (I)      #Bump Blockages     : 0
[06/30 09:32:03    537s] (I)      #Instance Blockages : 4732
[06/30 09:32:03    537s] (I)      #PG Blockages       : 39015
[06/30 09:32:03    537s] (I)      #Halo Blockages     : 0
[06/30 09:32:03    537s] (I)      #Boundary Blockages : 0
[06/30 09:32:03    537s] (I)      #Clock Blockages    : 0
[06/30 09:32:03    537s] (I)      #Other Blockages    : 0
[06/30 09:32:03    537s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:32:03    537s] (I)      #prerouted nets         : 0
[06/30 09:32:03    537s] (I)      #prerouted special nets : 0
[06/30 09:32:03    537s] (I)      #prerouted wires        : 0
[06/30 09:32:03    537s] (I)      Read 24974 nets ( ignored 0 )
[06/30 09:32:03    537s] (I)        Front-side 24974 ( ignored 0 )
[06/30 09:32:03    537s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:32:03    537s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : pReset[0]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : prog_clk[0]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/30 09:32:03    537s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/30 09:32:03    537s] (W)      Only the first 20 messages are printed.
[06/30 09:32:03    537s] (I)      handle routing halo
[06/30 09:32:03    537s] (I)      Reading macro buffers
[06/30 09:32:03    537s] (I)      Number of macro buffers: 0
[06/30 09:32:03    537s] (I)      early_global_route_priority property id does not exist.
[06/30 09:32:03    537s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:32:03    537s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:32:03    537s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:32:03    537s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:32:03    537s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:32:03    537s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:32:03    537s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:32:03    537s] (I)      Number of ignored nets                =      0
[06/30 09:32:03    537s] (I)      Number of connected nets              =      0
[06/30 09:32:03    537s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:32:03    537s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:32:03    537s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:32:03    537s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:32:03    537s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:32:03    537s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:32:03    537s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:32:03    537s] (I)      There are 1 clock nets ( 0 with NDR ).
[06/30 09:32:03    537s] (I)      Ndr track 0 does not exist
[06/30 09:32:03    537s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:32:03    537s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:32:03    537s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:32:03    537s] (I)      Site width          :   480  (dbu)
[06/30 09:32:03    537s] (I)      Row height          :  3780  (dbu)
[06/30 09:32:03    537s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:32:03    537s] (I)      GCell width         : 68040  (dbu)
[06/30 09:32:03    537s] (I)      GCell height        : 68040  (dbu)
[06/30 09:32:03    537s] (I)      Grid                :    28    29     7
[06/30 09:32:03    537s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:32:03    537s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:32:03    537s] (I)      Vertical capacity   :     0     0 68040     0 68040     0 68040
[06/30 09:32:03    537s] (I)      Horizontal capacity :     0 68040     0 68040     0 68040     0
[06/30 09:32:03    537s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:32:03    537s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:32:03    537s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:32:03    537s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:32:03    537s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:32:03    537s] (I)      Num tracks per GCell: 200.12 162.00 141.75 162.00 141.75 20.74 17.01
[06/30 09:32:03    537s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:32:03    537s] (I)      --------------------------------------------------------
[06/30 09:32:03    537s] 
[06/30 09:32:03    537s] (I)      ============ Routing rule table ============
[06/30 09:32:03    537s] (I)      Rule id: 0  Rule name: (Default)  Nets: 24907
[06/30 09:32:03    537s] (I)      ========================================
[06/30 09:32:03    537s] (I)      
[06/30 09:32:03    537s] (I)      ==== NDR : (Default) ====
[06/30 09:32:03    537s] (I)      +--------------+--------+
[06/30 09:32:03    537s] (I)      |           ID |      0 |
[06/30 09:32:03    537s] (I)      |      Default |    yes |
[06/30 09:32:03    537s] (I)      |  Clk Special |     no |
[06/30 09:32:03    537s] (I)      | Hard spacing |     no |
[06/30 09:32:03    537s] (I)      |    NDR track | (none) |
[06/30 09:32:03    537s] (I)      |      NDR via | (none) |
[06/30 09:32:03    537s] (I)      |  Extra space |      0 |
[06/30 09:32:03    537s] (I)      |      Shields |      0 |
[06/30 09:32:03    537s] (I)      |   Demand (H) |      1 |
[06/30 09:32:03    537s] (I)      |   Demand (V) |      1 |
[06/30 09:32:03    537s] (I)      |        #Nets |  24907 |
[06/30 09:32:03    537s] (I)      +--------------+--------+
[06/30 09:32:03    537s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:32:03    537s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:32:03    537s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:32:03    537s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:32:03    537s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:32:03    537s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:32:03    537s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:32:03    537s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:32:03    537s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:32:03    537s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:32:03    537s] (I)      =============== Blocked Tracks ===============
[06/30 09:32:03    537s] (I)      +-------+---------+----------+---------------+
[06/30 09:32:03    537s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:32:03    537s] (I)      +-------+---------+----------+---------------+
[06/30 09:32:03    537s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:32:03    537s] (I)      |     2 |  129024 |    77470 |        60.04% |
[06/30 09:32:03    537s] (I)      |     3 |  112056 |    75618 |        67.48% |
[06/30 09:32:03    537s] (I)      |     4 |  129024 |    93863 |        72.75% |
[06/30 09:32:03    537s] (I)      |     5 |  112056 |    75676 |        67.53% |
[06/30 09:32:03    537s] (I)      |     6 |   21504 |    20410 |        94.91% |
[06/30 09:32:03    537s] (I)      |     7 |   13427 |     8129 |        60.54% |
[06/30 09:32:03    537s] (I)      +-------+---------+----------+---------------+
[06/30 09:32:03    537s] (I)      Finished Import and model ( CPU: 0.46 sec, Real: 0.67 sec, Curr Mem: 3.37 MB )
[06/30 09:32:03    537s] (I)      Reset routing kernel
[06/30 09:32:03    537s] (I)      numLocalWires=94328  numGlobalNetBranches=16056  numLocalNetBranches=32651
[06/30 09:32:03    537s] (I)      totalPins=80007  totalGlobalPin=9468 (11.83%)
[06/30 09:32:03    538s] (I)      total 2D Cap : 235508 = (137557 H, 97951 V)
[06/30 09:32:03    538s] (I)      total 2D Demand : 3507 = (3507 H, 0 V)
[06/30 09:32:03    538s] (I)      init route region map
[06/30 09:32:03    538s] (I)      #blocked GCells = 17
[06/30 09:32:03    538s] (I)      #regions = 1
[06/30 09:32:03    538s] (I)      init safety region map
[06/30 09:32:03    538s] (I)      #blocked GCells = 17
[06/30 09:32:03    538s] (I)      #regions = 1
[06/30 09:32:03    538s] (I)      
[06/30 09:32:03    538s] (I)      ============  Phase 1a Route ============
[06/30 09:32:03    538s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 7
[06/30 09:32:03    538s] (I)      Usage: 9335 = (4811 H, 4524 V) = (3.50% H, 4.62% V) = (3.273e+05um H, 3.078e+05um V)
[06/30 09:32:03    538s] (I)      
[06/30 09:32:03    538s] (I)      ============  Phase 1b Route ============
[06/30 09:32:03    538s] (I)      Usage: 9335 = (4811 H, 4524 V) = (3.50% H, 4.62% V) = (3.273e+05um H, 3.078e+05um V)
[06/30 09:32:03    538s] (I)      eGR overflow: 1.34% H + 0.00% V
[06/30 09:32:03    538s] 
[06/30 09:32:03    538s] (I)      Updating congestion map
[06/30 09:32:03    538s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/30 09:32:03    538s] (I)      Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.91 sec, Curr Mem: 3.38 MB )
[06/30 09:32:03    538s] Finished Early Global Route rough congestion estimation: mem = 3532.1M
[06/30 09:32:03    538s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.704, REAL:1.315, MEM:3532.1M, EPOCH TIME: 1751290323.722247
[06/30 09:32:03    538s] earlyGlobalRoute rough estimation gcell size 18 row height
[06/30 09:32:03    538s] Unignore, current top cell is fpga_top.
[06/30 09:32:03    538s] OPERPROF:   Starting CDPad at level 2, MEM:3532.1M, EPOCH TIME: 1751290323.753758
[06/30 09:32:03    538s] CDPadU 0.351 -> 0.359. R=0.342, N=23595, GS=68.040
[06/30 09:32:03    538s] OPERPROF:   Finished CDPad at level 2, CPU:0.157, REAL:0.117, MEM:3564.1M, EPOCH TIME: 1751290323.871239
[06/30 09:32:03    538s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3564.1M, EPOCH TIME: 1751290323.878605
[06/30 09:32:04    538s] OPERPROF:     Starting NP-Place at level 3, MEM:3564.1M, EPOCH TIME: 1751290324.044278
[06/30 09:32:04    538s] OPERPROF:     Finished NP-Place at level 3, CPU:0.210, REAL:0.194, MEM:3564.1M, EPOCH TIME: 1751290324.238123
[06/30 09:32:04    538s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.541, REAL:0.422, MEM:3564.1M, EPOCH TIME: 1751290324.300821
[06/30 09:32:04    538s] Global placement CDP skipped at cutLevel 7.
[06/30 09:32:04    538s] Iteration  7: Total net bbox = 5.295e+05 (2.68e+05 2.62e+05)
[06/30 09:32:04    538s]               Est.  stn bbox = 7.472e+05 (3.77e+05 3.70e+05)
[06/30 09:32:04    538s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 3564.1M
[06/30 09:32:04    538s] Ignore, current top cell is fpga_top.
[06/30 09:32:14    553s] 
[06/30 09:32:14    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:32:14    553s] TLC MultiMap info (StdDelay):
[06/30 09:32:14    553s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:32:14    553s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:32:14    553s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:32:14    553s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:32:14    553s]  Setting StdDelay to: 25.6ps
[06/30 09:32:14    553s] 
[06/30 09:32:14    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:32:14    553s] nrCritNet: 0.00% ( 0 / 24974 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/30 09:32:25    569s] nrCritNet: 0.00% ( 0 / 24974 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/30 09:32:25    569s] Unignore, current top cell is fpga_top.
[06/30 09:32:25    569s] Iteration  8: Total net bbox = 5.295e+05 (2.68e+05 2.62e+05)
[06/30 09:32:25    569s]               Est.  stn bbox = 7.472e+05 (3.77e+05 3.70e+05)
[06/30 09:32:25    569s]               cpu = 0:00:30.8 real = 0:00:21.0 mem = 3564.1M
[06/30 09:32:25    569s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3564.1M, EPOCH TIME: 1751290345.947853
[06/30 09:32:25    569s] Ignore, current top cell is fpga_top.
[06/30 09:32:25    569s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:32:25    569s] Unignore, current top cell is fpga_top.
[06/30 09:32:25    569s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.011, REAL:0.012, MEM:3564.1M, EPOCH TIME: 1751290345.959699
[06/30 09:32:25    569s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3564.1M, EPOCH TIME: 1751290345.972071
[06/30 09:32:26    570s] OPERPROF:     Starting NP-Place at level 3, MEM:3564.1M, EPOCH TIME: 1751290346.259213
[06/30 09:32:26    570s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75c9e91308.
[06/30 09:32:38    591s] OPERPROF:     Finished NP-Place at level 3, CPU:21.908, REAL:12.739, MEM:3596.1M, EPOCH TIME: 1751290358.998392
[06/30 09:32:39    592s] OPERPROF:   Finished NP-MAIN at level 2, CPU:22.320, REAL:13.093, MEM:3564.1M, EPOCH TIME: 1751290359.064841
[06/30 09:32:39    592s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3564.1M, EPOCH TIME: 1751290359.068945
[06/30 09:32:39    592s] Ignore, current top cell is fpga_top.
[06/30 09:32:39    592s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:32:39    592s] Unignore, current top cell is fpga_top.
[06/30 09:32:39    592s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.005, REAL:0.005, MEM:3564.1M, EPOCH TIME: 1751290359.073795
[06/30 09:32:39    592s] Ignore, current top cell is fpga_top.
[06/30 09:32:39    592s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3564.1M, EPOCH TIME: 1751290359.075172
[06/30 09:32:39    592s] Starting Early Global Route rough congestion estimation: mem = 3564.1M
[06/30 09:32:39    592s] (I)      Initializing eGR engine (rough)
[06/30 09:32:39    592s] Set min layer with default ( 2 )
[06/30 09:32:39    592s] Set max layer with parameter ( 7 )
[06/30 09:32:39    592s] (I)      clean place blk overflow:
[06/30 09:32:39    592s] (I)      H : enabled 0.60 0
[06/30 09:32:39    592s] (I)      V : enabled 0.60 0
[06/30 09:32:39    592s] (I)      Initializing eGR engine (rough)
[06/30 09:32:39    592s] Set min layer with default ( 2 )
[06/30 09:32:39    592s] Set max layer with parameter ( 7 )
[06/30 09:32:39    592s] (I)      clean place blk overflow:
[06/30 09:32:39    592s] (I)      H : enabled 0.60 0
[06/30 09:32:39    592s] (I)      V : enabled 0.60 0
[06/30 09:32:39    592s] (I)      Started Early Global Route kernel ( Curr Mem: 3.40 MB )
[06/30 09:32:39    592s] (I)      Running eGR Rough flow
[06/30 09:32:39    592s] (I)      # wire layers (front) : 8
[06/30 09:32:39    592s] (I)      # wire layers (back)  : 0
[06/30 09:32:39    592s] (I)      min wire layer : 1
[06/30 09:32:39    592s] (I)      max wire layer : 7
[06/30 09:32:39    592s] (I)      # cut layers (front) : 7
[06/30 09:32:39    592s] (I)      # cut layers (back)  : 0
[06/30 09:32:39    592s] (I)      min cut layer : 1
[06/30 09:32:39    592s] (I)      max cut layer : 6
[06/30 09:32:39    592s] (I)      ================================= Layers =================================
[06/30 09:32:39    592s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:39    592s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:32:39    592s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:39    592s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:32:39    592s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:32:39    592s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:32:39    592s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:32:39    592s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:32:39    592s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:32:39    592s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:32:39    592s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:32:39    592s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:39    592s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:32:39    592s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:32:39    592s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:32:39    592s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:32:39    592s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:32:39    592s] (I)      Started Import and model ( Curr Mem: 3.40 MB )
[06/30 09:32:39    592s] (I)      == Non-default Options ==
[06/30 09:32:39    592s] (I)      Print mode                                         : 2
[06/30 09:32:39    592s] (I)      Stop if highly congested                           : false
[06/30 09:32:39    592s] (I)      Local connection modeling                          : true
[06/30 09:32:39    592s] (I)      Maximum routing layer                              : 7
[06/30 09:32:39    592s] (I)      Top routing layer                                  : 7
[06/30 09:32:39    592s] (I)      Assign partition pins                              : false
[06/30 09:32:39    592s] (I)      Support large GCell                                : true
[06/30 09:32:39    592s] (I)      Number of threads                                  : 2
[06/30 09:32:39    592s] (I)      Number of rows per GCell                           : 9
[06/30 09:32:39    592s] (I)      Max num rows per GCell                             : 32
[06/30 09:32:39    592s] (I)      Route tie net to shape                             : auto
[06/30 09:32:39    592s] (I)      Method to set GCell size                           : row
[06/30 09:32:39    592s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:32:39    592s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:32:39    592s] (I)      ============== Pin Summary ==============
[06/30 09:32:39    592s] (I)      +-------+--------+---------+------------+
[06/30 09:32:39    592s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:32:39    592s] (I)      +-------+--------+---------+------------+
[06/30 09:32:39    592s] (I)      |     1 |  79727 |   99.57 |        Pin |
[06/30 09:32:39    592s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:32:39    592s] (I)      |     3 |    199 |    0.25 | Pin access |
[06/30 09:32:39    592s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:32:39    592s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:32:39    592s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:32:39    592s] (I)      |     7 |     64 |    0.08 |      Other |
[06/30 09:32:39    592s] (I)      +-------+--------+---------+------------+
[06/30 09:32:39    592s] (I)      Custom ignore net properties:
[06/30 09:32:39    592s] (I)      1 : NotLegal
[06/30 09:32:39    592s] (I)      Default ignore net properties:
[06/30 09:32:39    592s] (I)      1 : Special
[06/30 09:32:39    592s] (I)      2 : Analog
[06/30 09:32:39    592s] (I)      3 : Fixed
[06/30 09:32:39    592s] (I)      4 : Skipped
[06/30 09:32:39    592s] (I)      5 : MixedSignal
[06/30 09:32:39    592s] (I)      Prerouted net properties:
[06/30 09:32:39    592s] (I)      1 : NotLegal
[06/30 09:32:39    592s] (I)      2 : Special
[06/30 09:32:39    592s] (I)      3 : Analog
[06/30 09:32:39    592s] (I)      4 : Fixed
[06/30 09:32:39    592s] (I)      5 : Skipped
[06/30 09:32:39    592s] (I)      6 : MixedSignal
[06/30 09:32:39    592s] (I)      Early global route reroute all routable nets
[06/30 09:32:39    592s] (I)      Use row-based GCell size
[06/30 09:32:39    592s] (I)      Use row-based GCell align
[06/30 09:32:39    592s] (I)      layer 0 area = 90000
[06/30 09:32:39    592s] (I)      layer 1 area = 144000
[06/30 09:32:39    592s] (I)      layer 2 area = 144000
[06/30 09:32:39    592s] (I)      layer 3 area = 144000
[06/30 09:32:39    592s] (I)      layer 4 area = 144000
[06/30 09:32:39    592s] (I)      layer 5 area = 0
[06/30 09:32:39    592s] (I)      layer 6 area = 0
[06/30 09:32:39    592s] (I)      GCell unit size   : 3780
[06/30 09:32:39    592s] (I)      GCell multiplier  : 9
[06/30 09:32:39    592s] (I)      GCell row height  : 3780
[06/30 09:32:39    592s] (I)      Actual row height : 3780
[06/30 09:32:39    592s] (I)      GCell align ref   : 425480 425420
[06/30 09:32:39    592s] (I)      Track table information for default rule: 
[06/30 09:32:39    592s] (I)      Metal1 has single uniform track structure
[06/30 09:32:39    592s] (I)      Metal2 has single uniform track structure
[06/30 09:32:39    592s] (I)      Metal3 has single uniform track structure
[06/30 09:32:39    592s] (I)      Metal4 has single uniform track structure
[06/30 09:32:39    592s] (I)      Metal5 has single uniform track structure
[06/30 09:32:39    592s] (I)      TopMetal1 has single uniform track structure
[06/30 09:32:39    592s] (I)      TopMetal2 has single uniform track structure
[06/30 09:32:39    592s] (I)      ================ Default via =================
[06/30 09:32:39    592s] (I)      +---+-------------------+--------------------+
[06/30 09:32:39    592s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:32:39    592s] (I)      +---+-------------------+--------------------+
[06/30 09:32:39    592s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:32:39    592s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:32:39    592s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:32:39    592s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:32:39    592s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:32:39    592s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:32:39    592s] (I)      +---+-------------------+--------------------+
[06/30 09:32:39    592s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:32:39    592s] (I)      Read 39015 PG shapes from cache
[06/30 09:32:39    592s] (I)      Read 0 clock shapes
[06/30 09:32:39    592s] (I)      Read 0 other shapes
[06/30 09:32:39    592s] (I)      #Routing Blockages  : 0
[06/30 09:32:39    592s] (I)      #Bump Blockages     : 0
[06/30 09:32:39    592s] (I)      #Instance Blockages : 4732
[06/30 09:32:39    592s] (I)      #PG Blockages       : 39015
[06/30 09:32:39    592s] (I)      #Halo Blockages     : 0
[06/30 09:32:39    592s] (I)      #Boundary Blockages : 0
[06/30 09:32:39    592s] (I)      #Clock Blockages    : 0
[06/30 09:32:39    592s] (I)      #Other Blockages    : 0
[06/30 09:32:39    592s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:32:39    592s] (I)      #prerouted nets         : 0
[06/30 09:32:39    592s] (I)      #prerouted special nets : 0
[06/30 09:32:39    592s] (I)      #prerouted wires        : 0
[06/30 09:32:39    592s] (I)      Read 24974 nets ( ignored 0 )
[06/30 09:32:39    592s] (I)        Front-side 24974 ( ignored 0 )
[06/30 09:32:39    592s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:32:39    592s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:32:39    592s] (I)      handle routing halo
[06/30 09:32:39    592s] (I)      Reading macro buffers
[06/30 09:32:39    592s] (I)      Number of macro buffers: 0
[06/30 09:32:39    592s] (I)      early_global_route_priority property id does not exist.
[06/30 09:32:39    592s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:32:39    592s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:32:39    592s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:32:39    592s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:32:39    592s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:32:39    592s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:32:39    592s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:32:39    592s] (I)      Number of ignored nets                =      0
[06/30 09:32:39    592s] (I)      Number of connected nets              =      0
[06/30 09:32:39    592s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:32:39    592s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:32:39    592s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:32:39    592s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:32:39    592s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:32:39    592s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:32:39    592s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:32:39    592s] (I)      There are 1 clock nets ( 0 with NDR ).
[06/30 09:32:39    592s] (I)      Ndr track 0 does not exist
[06/30 09:32:39    592s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:32:39    592s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:32:39    592s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:32:39    592s] (I)      Site width          :   480  (dbu)
[06/30 09:32:39    592s] (I)      Row height          :  3780  (dbu)
[06/30 09:32:39    592s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:32:39    592s] (I)      GCell width         : 34020  (dbu)
[06/30 09:32:39    592s] (I)      GCell height        : 34020  (dbu)
[06/30 09:32:39    592s] (I)      Grid                :    55    57     7
[06/30 09:32:39    592s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:32:39    592s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:32:39    592s] (I)      Vertical capacity   :     0     0 34020     0 34020     0 34020
[06/30 09:32:39    592s] (I)      Horizontal capacity :     0 34020     0 34020     0 34020     0
[06/30 09:32:39    592s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:32:39    592s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:32:39    592s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:32:39    592s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:32:39    592s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:32:39    592s] (I)      Num tracks per GCell: 100.06 81.00 70.88 81.00 70.88 10.37  8.51
[06/30 09:32:39    592s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:32:39    592s] (I)      --------------------------------------------------------
[06/30 09:32:39    592s] 
[06/30 09:32:39    592s] (I)      ============ Routing rule table ============
[06/30 09:32:39    592s] (I)      Rule id: 0  Rule name: (Default)  Nets: 24907
[06/30 09:32:39    592s] (I)      ========================================
[06/30 09:32:39    592s] (I)      
[06/30 09:32:39    592s] (I)      ==== NDR : (Default) ====
[06/30 09:32:39    592s] (I)      +--------------+--------+
[06/30 09:32:39    592s] (I)      |           ID |      0 |
[06/30 09:32:39    592s] (I)      |      Default |    yes |
[06/30 09:32:39    592s] (I)      |  Clk Special |     no |
[06/30 09:32:39    592s] (I)      | Hard spacing |     no |
[06/30 09:32:39    592s] (I)      |    NDR track | (none) |
[06/30 09:32:39    592s] (I)      |      NDR via | (none) |
[06/30 09:32:39    592s] (I)      |  Extra space |      0 |
[06/30 09:32:39    592s] (I)      |      Shields |      0 |
[06/30 09:32:39    592s] (I)      |   Demand (H) |      1 |
[06/30 09:32:39    592s] (I)      |   Demand (V) |      1 |
[06/30 09:32:39    592s] (I)      |        #Nets |  24907 |
[06/30 09:32:39    592s] (I)      +--------------+--------+
[06/30 09:32:39    592s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:32:39    592s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:32:39    592s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:32:39    592s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:32:39    592s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:32:39    592s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:32:39    592s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:32:39    592s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:32:39    592s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:32:39    592s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:32:39    592s] (I)      =============== Blocked Tracks ===============
[06/30 09:32:39    592s] (I)      +-------+---------+----------+---------------+
[06/30 09:32:39    592s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:32:39    592s] (I)      +-------+---------+----------+---------------+
[06/30 09:32:39    592s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:32:39    592s] (I)      |     2 |  253440 |   133923 |        52.84% |
[06/30 09:32:39    592s] (I)      |     3 |  220248 |   144101 |        65.43% |
[06/30 09:32:39    592s] (I)      |     4 |  253440 |   170360 |        67.22% |
[06/30 09:32:39    592s] (I)      |     5 |  220248 |   144259 |        65.50% |
[06/30 09:32:39    592s] (I)      |     6 |   42240 |    34796 |        82.38% |
[06/30 09:32:39    592s] (I)      |     7 |   26391 |    15122 |        57.30% |
[06/30 09:32:39    592s] (I)      +-------+---------+----------+---------------+
[06/30 09:32:39    592s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.41 MB )
[06/30 09:32:39    592s] (I)      Reset routing kernel
[06/30 09:32:39    592s] (I)      numLocalWires=77580  numGlobalNetBranches=12321  numLocalNetBranches=27599
[06/30 09:32:39    592s] (I)      totalPins=80007  totalGlobalPin=19978 (24.97%)
[06/30 09:32:39    592s] (I)      total 2D Cap : 467498 = (270250 H, 197248 V)
[06/30 09:32:39    592s] (I)      total 2D Demand : 6040 = (6040 H, 0 V)
[06/30 09:32:39    592s] (I)      init route region map
[06/30 09:32:39    592s] (I)      #blocked GCells = 272
[06/30 09:32:39    592s] (I)      #regions = 2
[06/30 09:32:39    592s] (I)      init safety region map
[06/30 09:32:39    592s] (I)      #blocked GCells = 272
[06/30 09:32:39    592s] (I)      #regions = 2
[06/30 09:32:39    592s] (I)      
[06/30 09:32:39    592s] (I)      ============  Phase 1a Route ============
[06/30 09:32:39    592s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 18
[06/30 09:32:39    592s] (I)      Usage: 23942 = (11545 H, 12397 V) = (4.27% H, 6.28% V) = (3.928e+05um H, 4.217e+05um V)
[06/30 09:32:39    592s] (I)      
[06/30 09:32:39    592s] (I)      ============  Phase 1b Route ============
[06/30 09:32:39    592s] (I)      Usage: 23942 = (11545 H, 12397 V) = (4.27% H, 6.28% V) = (3.928e+05um H, 4.217e+05um V)
[06/30 09:32:39    592s] (I)      eGR overflow: 0.00% H + 0.25% V
[06/30 09:32:39    592s] 
[06/30 09:32:39    592s] (I)      Updating congestion map
[06/30 09:32:39    592s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/30 09:32:39    592s] (I)      Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 3.41 MB )
[06/30 09:32:39    592s] Finished Early Global Route rough congestion estimation: mem = 3564.1M
[06/30 09:32:39    592s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.483, REAL:0.484, MEM:3564.1M, EPOCH TIME: 1751290359.558723
[06/30 09:32:39    592s] earlyGlobalRoute rough estimation gcell size 9 row height
[06/30 09:32:39    592s] Unignore, current top cell is fpga_top.
[06/30 09:32:39    592s] OPERPROF:   Starting CDPad at level 2, MEM:3564.1M, EPOCH TIME: 1751290359.559921
[06/30 09:32:39    592s] CDPadU 0.359 -> 0.362. R=0.342, N=23595, GS=34.020
[06/30 09:32:39    592s] OPERPROF:   Finished CDPad at level 2, CPU:0.160, REAL:0.117, MEM:3564.1M, EPOCH TIME: 1751290359.676536
[06/30 09:32:39    592s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3564.1M, EPOCH TIME: 1751290359.685855
[06/30 09:32:39    592s] OPERPROF:     Starting NP-Place at level 3, MEM:3564.1M, EPOCH TIME: 1751290359.866570
[06/30 09:32:39    593s] OPERPROF:     Finished NP-Place at level 3, CPU:0.146, REAL:0.114, MEM:3564.1M, EPOCH TIME: 1751290359.980096
[06/30 09:32:40    593s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.495, REAL:0.356, MEM:3564.1M, EPOCH TIME: 1751290360.042252
[06/30 09:32:40    593s] Global placement CDP skipped at cutLevel 9.
[06/30 09:32:40    593s] Iteration  9: Total net bbox = 5.588e+05 (2.80e+05 2.79e+05)
[06/30 09:32:40    593s]               Est.  stn bbox = 8.095e+05 (4.04e+05 4.05e+05)
[06/30 09:32:40    593s]               cpu = 0:00:23.6 real = 0:00:15.0 mem = 3564.1M
[06/30 09:32:40    593s] Ignore, current top cell is fpga_top.
[06/30 09:32:50    608s] nrCritNet: 0.00% ( 0 / 24974 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/30 09:33:00    622s] nrCritNet: 0.00% ( 0 / 24974 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/30 09:33:00    622s] Unignore, current top cell is fpga_top.
[06/30 09:33:00    622s] Iteration 10: Total net bbox = 5.588e+05 (2.80e+05 2.79e+05)
[06/30 09:33:00    622s]               Est.  stn bbox = 8.095e+05 (4.04e+05 4.05e+05)
[06/30 09:33:00    622s]               cpu = 0:00:29.6 real = 0:00:20.0 mem = 3564.1M
[06/30 09:33:00    622s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3564.1M, EPOCH TIME: 1751290380.953609
[06/30 09:33:00    622s] Ignore, current top cell is fpga_top.
[06/30 09:33:00    622s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:33:00    622s] Unignore, current top cell is fpga_top.
[06/30 09:33:00    622s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.006, REAL:0.006, MEM:3564.1M, EPOCH TIME: 1751290380.959658
[06/30 09:33:00    622s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3564.1M, EPOCH TIME: 1751290380.968380
[06/30 09:33:01    623s] OPERPROF:     Starting NP-Place at level 3, MEM:3564.1M, EPOCH TIME: 1751290381.283848
[06/30 09:33:01    623s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75d75e3308.
[06/30 09:33:09    638s] OPERPROF:     Finished NP-Place at level 3, CPU:14.898, REAL:8.715, MEM:3596.1M, EPOCH TIME: 1751290389.998570
[06/30 09:33:10    638s] OPERPROF:   Finished NP-MAIN at level 2, CPU:15.370, REAL:9.108, MEM:3564.1M, EPOCH TIME: 1751290390.075908
[06/30 09:33:10    638s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[06/30 09:33:10    638s] MH legal: No MH instances from GP
[06/30 09:33:10    638s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:33:10    638s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3564.1M, DRC: 0)
[06/30 09:33:10    638s] Adjust Halo Group For DCLS Group
[06/30 09:33:10    638s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3564.1M, EPOCH TIME: 1751290390.124099
[06/30 09:33:10    638s] Ignore, current top cell is fpga_top.
[06/30 09:33:10    638s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:33:10    638s] Unignore, current top cell is fpga_top.
[06/30 09:33:10    638s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.009, REAL:0.009, MEM:3564.1M, EPOCH TIME: 1751290390.133558
[06/30 09:33:10    638s] Ignore, current top cell is fpga_top.
[06/30 09:33:10    638s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3564.1M, EPOCH TIME: 1751290390.135854
[06/30 09:33:10    638s] Starting Early Global Route rough congestion estimation: mem = 3564.1M
[06/30 09:33:10    638s] (I)      Initializing eGR engine (rough)
[06/30 09:33:10    638s] Set min layer with default ( 2 )
[06/30 09:33:10    638s] Set max layer with parameter ( 7 )
[06/30 09:33:10    638s] (I)      clean place blk overflow:
[06/30 09:33:10    638s] (I)      H : enabled 0.60 0
[06/30 09:33:10    638s] (I)      V : enabled 0.60 0
[06/30 09:33:10    638s] (I)      Initializing eGR engine (rough)
[06/30 09:33:10    638s] Set min layer with default ( 2 )
[06/30 09:33:10    638s] Set max layer with parameter ( 7 )
[06/30 09:33:10    638s] (I)      clean place blk overflow:
[06/30 09:33:10    638s] (I)      H : enabled 0.60 0
[06/30 09:33:10    638s] (I)      V : enabled 0.60 0
[06/30 09:33:10    638s] (I)      Started Early Global Route kernel ( Curr Mem: 3.41 MB )
[06/30 09:33:10    638s] (I)      Running eGR Rough flow
[06/30 09:33:10    638s] (I)      # wire layers (front) : 8
[06/30 09:33:10    638s] (I)      # wire layers (back)  : 0
[06/30 09:33:10    638s] (I)      min wire layer : 1
[06/30 09:33:10    638s] (I)      max wire layer : 7
[06/30 09:33:10    638s] (I)      # cut layers (front) : 7
[06/30 09:33:10    638s] (I)      # cut layers (back)  : 0
[06/30 09:33:10    638s] (I)      min cut layer : 1
[06/30 09:33:10    638s] (I)      max cut layer : 6
[06/30 09:33:10    638s] (I)      ================================= Layers =================================
[06/30 09:33:10    638s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:33:10    638s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:33:10    638s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:33:10    638s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:33:10    638s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:33:10    638s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:33:10    638s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:33:10    638s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:33:10    638s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:33:10    638s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:33:10    638s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:33:10    638s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:33:10    638s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:33:10    638s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:33:10    638s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:33:10    638s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:33:10    638s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:33:10    638s] (I)      Started Import and model ( Curr Mem: 3.41 MB )
[06/30 09:33:10    638s] (I)      == Non-default Options ==
[06/30 09:33:10    638s] (I)      Print mode                                         : 2
[06/30 09:33:10    638s] (I)      Stop if highly congested                           : false
[06/30 09:33:10    638s] (I)      Local connection modeling                          : true
[06/30 09:33:10    638s] (I)      Maximum routing layer                              : 7
[06/30 09:33:10    638s] (I)      Top routing layer                                  : 7
[06/30 09:33:10    638s] (I)      Assign partition pins                              : false
[06/30 09:33:10    638s] (I)      Support large GCell                                : true
[06/30 09:33:10    638s] (I)      Number of threads                                  : 2
[06/30 09:33:10    638s] (I)      Number of rows per GCell                           : 5
[06/30 09:33:10    638s] (I)      Max num rows per GCell                             : 32
[06/30 09:33:10    638s] (I)      Route tie net to shape                             : auto
[06/30 09:33:10    638s] (I)      Method to set GCell size                           : row
[06/30 09:33:10    638s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:33:10    638s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:33:10    638s] (I)      ============== Pin Summary ==============
[06/30 09:33:10    638s] (I)      +-------+--------+---------+------------+
[06/30 09:33:10    638s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:33:10    638s] (I)      +-------+--------+---------+------------+
[06/30 09:33:10    638s] (I)      |     1 |  79727 |   99.57 |        Pin |
[06/30 09:33:10    638s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:33:10    638s] (I)      |     3 |    199 |    0.25 | Pin access |
[06/30 09:33:10    638s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:33:10    638s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:33:10    638s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:33:10    638s] (I)      |     7 |     64 |    0.08 |      Other |
[06/30 09:33:10    638s] (I)      +-------+--------+---------+------------+
[06/30 09:33:10    638s] (I)      Custom ignore net properties:
[06/30 09:33:10    638s] (I)      1 : NotLegal
[06/30 09:33:10    638s] (I)      Default ignore net properties:
[06/30 09:33:10    638s] (I)      1 : Special
[06/30 09:33:10    638s] (I)      2 : Analog
[06/30 09:33:10    638s] (I)      3 : Fixed
[06/30 09:33:10    638s] (I)      4 : Skipped
[06/30 09:33:10    638s] (I)      5 : MixedSignal
[06/30 09:33:10    638s] (I)      Prerouted net properties:
[06/30 09:33:10    638s] (I)      1 : NotLegal
[06/30 09:33:10    638s] (I)      2 : Special
[06/30 09:33:10    638s] (I)      3 : Analog
[06/30 09:33:10    638s] (I)      4 : Fixed
[06/30 09:33:10    638s] (I)      5 : Skipped
[06/30 09:33:10    638s] (I)      6 : MixedSignal
[06/30 09:33:10    638s] (I)      Early global route reroute all routable nets
[06/30 09:33:10    638s] (I)      Use row-based GCell size
[06/30 09:33:10    638s] (I)      Use row-based GCell align
[06/30 09:33:10    638s] (I)      layer 0 area = 90000
[06/30 09:33:10    638s] (I)      layer 1 area = 144000
[06/30 09:33:10    638s] (I)      layer 2 area = 144000
[06/30 09:33:10    638s] (I)      layer 3 area = 144000
[06/30 09:33:10    638s] (I)      layer 4 area = 144000
[06/30 09:33:10    638s] (I)      layer 5 area = 0
[06/30 09:33:10    638s] (I)      layer 6 area = 0
[06/30 09:33:10    638s] (I)      GCell unit size   : 3780
[06/30 09:33:10    638s] (I)      GCell multiplier  : 5
[06/30 09:33:10    638s] (I)      GCell row height  : 3780
[06/30 09:33:10    638s] (I)      Actual row height : 3780
[06/30 09:33:10    638s] (I)      GCell align ref   : 425480 425420
[06/30 09:33:10    638s] (I)      Track table information for default rule: 
[06/30 09:33:10    638s] (I)      Metal1 has single uniform track structure
[06/30 09:33:10    638s] (I)      Metal2 has single uniform track structure
[06/30 09:33:10    638s] (I)      Metal3 has single uniform track structure
[06/30 09:33:10    638s] (I)      Metal4 has single uniform track structure
[06/30 09:33:10    638s] (I)      Metal5 has single uniform track structure
[06/30 09:33:10    638s] (I)      TopMetal1 has single uniform track structure
[06/30 09:33:10    638s] (I)      TopMetal2 has single uniform track structure
[06/30 09:33:10    638s] (I)      ================ Default via =================
[06/30 09:33:10    638s] (I)      +---+-------------------+--------------------+
[06/30 09:33:10    638s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:33:10    638s] (I)      +---+-------------------+--------------------+
[06/30 09:33:10    638s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:33:10    638s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:33:10    638s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:33:10    638s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:33:10    638s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:33:10    638s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:33:10    638s] (I)      +---+-------------------+--------------------+
[06/30 09:33:10    638s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:33:10    638s] (I)      Read 39015 PG shapes from cache
[06/30 09:33:10    638s] (I)      Read 0 clock shapes
[06/30 09:33:10    638s] (I)      Read 0 other shapes
[06/30 09:33:10    638s] (I)      #Routing Blockages  : 0
[06/30 09:33:10    638s] (I)      #Bump Blockages     : 0
[06/30 09:33:10    638s] (I)      #Instance Blockages : 4732
[06/30 09:33:10    638s] (I)      #PG Blockages       : 39015
[06/30 09:33:10    638s] (I)      #Halo Blockages     : 0
[06/30 09:33:10    638s] (I)      #Boundary Blockages : 0
[06/30 09:33:10    638s] (I)      #Clock Blockages    : 0
[06/30 09:33:10    638s] (I)      #Other Blockages    : 0
[06/30 09:33:10    638s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:33:10    638s] (I)      #prerouted nets         : 0
[06/30 09:33:10    638s] (I)      #prerouted special nets : 0
[06/30 09:33:10    638s] (I)      #prerouted wires        : 0
[06/30 09:33:10    638s] (I)      Read 24974 nets ( ignored 0 )
[06/30 09:33:10    638s] (I)        Front-side 24974 ( ignored 0 )
[06/30 09:33:10    638s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:33:10    638s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:33:10    638s] (I)      handle routing halo
[06/30 09:33:10    638s] (I)      Reading macro buffers
[06/30 09:33:10    638s] (I)      Number of macro buffers: 0
[06/30 09:33:10    638s] (I)      early_global_route_priority property id does not exist.
[06/30 09:33:10    638s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:33:10    638s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:33:10    638s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:33:10    638s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:33:10    638s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:33:10    638s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:33:10    638s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:33:10    638s] (I)      Number of ignored nets                =      0
[06/30 09:33:10    638s] (I)      Number of connected nets              =      0
[06/30 09:33:10    638s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:33:10    638s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:33:10    638s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:33:10    638s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:33:10    638s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:33:10    638s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:33:10    638s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:33:10    638s] (I)      There are 1 clock nets ( 0 with NDR ).
[06/30 09:33:10    638s] (I)      Ndr track 0 does not exist
[06/30 09:33:10    638s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:33:10    638s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:33:10    638s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:33:10    638s] (I)      Site width          :   480  (dbu)
[06/30 09:33:10    638s] (I)      Row height          :  3780  (dbu)
[06/30 09:33:10    638s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:33:10    638s] (I)      GCell width         : 18900  (dbu)
[06/30 09:33:10    638s] (I)      GCell height        : 18900  (dbu)
[06/30 09:33:10    638s] (I)      Grid                :    99   103     7
[06/30 09:33:10    638s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:33:10    638s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:33:10    638s] (I)      Vertical capacity   :     0     0 18900     0 18900     0 18900
[06/30 09:33:10    638s] (I)      Horizontal capacity :     0 18900     0 18900     0 18900     0
[06/30 09:33:10    638s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:33:10    638s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:33:10    638s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:33:10    638s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:33:10    638s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:33:10    638s] (I)      Num tracks per GCell: 55.59 45.00 39.38 45.00 39.38  5.76  4.72
[06/30 09:33:10    638s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:33:10    638s] (I)      --------------------------------------------------------
[06/30 09:33:10    638s] 
[06/30 09:33:10    638s] (I)      ============ Routing rule table ============
[06/30 09:33:10    638s] (I)      Rule id: 0  Rule name: (Default)  Nets: 24907
[06/30 09:33:10    638s] (I)      ========================================
[06/30 09:33:10    638s] (I)      
[06/30 09:33:10    638s] (I)      ==== NDR : (Default) ====
[06/30 09:33:10    638s] (I)      +--------------+--------+
[06/30 09:33:10    638s] (I)      |           ID |      0 |
[06/30 09:33:10    638s] (I)      |      Default |    yes |
[06/30 09:33:10    638s] (I)      |  Clk Special |     no |
[06/30 09:33:10    638s] (I)      | Hard spacing |     no |
[06/30 09:33:10    638s] (I)      |    NDR track | (none) |
[06/30 09:33:10    638s] (I)      |      NDR via | (none) |
[06/30 09:33:10    638s] (I)      |  Extra space |      0 |
[06/30 09:33:10    638s] (I)      |      Shields |      0 |
[06/30 09:33:10    638s] (I)      |   Demand (H) |      1 |
[06/30 09:33:10    638s] (I)      |   Demand (V) |      1 |
[06/30 09:33:10    638s] (I)      |        #Nets |  24907 |
[06/30 09:33:10    638s] (I)      +--------------+--------+
[06/30 09:33:10    638s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:33:10    638s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:33:10    638s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:33:10    638s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:33:10    638s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:33:10    638s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:33:10    638s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:33:10    638s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:33:10    638s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:33:10    638s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:33:10    638s] (I)      =============== Blocked Tracks ===============
[06/30 09:33:10    638s] (I)      +-------+---------+----------+---------------+
[06/30 09:33:10    638s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:33:10    638s] (I)      +-------+---------+----------+---------------+
[06/30 09:33:10    638s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:33:10    638s] (I)      |     2 |  456192 |   219894 |        48.20% |
[06/30 09:33:10    638s] (I)      |     3 |  397992 |   251389 |        63.16% |
[06/30 09:33:10    638s] (I)      |     4 |  456192 |   288619 |        63.27% |
[06/30 09:33:10    638s] (I)      |     5 |  397992 |   251385 |        63.16% |
[06/30 09:33:10    638s] (I)      |     6 |   76032 |    55995 |        73.65% |
[06/30 09:33:10    638s] (I)      |     7 |   47689 |    26374 |        55.30% |
[06/30 09:33:10    638s] (I)      +-------+---------+----------+---------------+
[06/30 09:33:10    638s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.41 sec, Curr Mem: 3.41 MB )
[06/30 09:33:10    638s] (I)      Reset routing kernel
[06/30 09:33:10    638s] (I)      numLocalWires=63692  numGlobalNetBranches=15262  numLocalNetBranches=16800
[06/30 09:33:10    638s] (I)      totalPins=80007  totalGlobalPin=31282 (39.10%)
[06/30 09:33:10    638s] (I)      total 2D Cap : 857866 = (492742 H, 365124 V)
[06/30 09:33:10    638s] (I)      total 2D Demand : 9132 = (9132 H, 0 V)
[06/30 09:33:10    638s] (I)      init route region map
[06/30 09:33:10    638s] (I)      #blocked GCells = 1985
[06/30 09:33:10    638s] (I)      #regions = 55
[06/30 09:33:10    638s] (I)      init safety region map
[06/30 09:33:10    638s] (I)      #blocked GCells = 1985
[06/30 09:33:10    638s] (I)      #regions = 55
[06/30 09:33:10    638s] (I)      
[06/30 09:33:10    638s] (I)      ============  Phase 1a Route ============
[06/30 09:33:10    638s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 59
[06/30 09:33:10    638s] (I)      Usage: 40369 = (20653 H, 19716 V) = (4.19% H, 5.40% V) = (3.903e+05um H, 3.726e+05um V)
[06/30 09:33:10    638s] (I)      
[06/30 09:33:10    638s] (I)      ============  Phase 1b Route ============
[06/30 09:33:10    638s] (I)      Usage: 40369 = (20653 H, 19716 V) = (4.19% H, 5.40% V) = (3.903e+05um H, 3.726e+05um V)
[06/30 09:33:10    638s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/30 09:33:10    638s] 
[06/30 09:33:10    638s] (I)      Updating congestion map
[06/30 09:33:10    638s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/30 09:33:10    638s] (I)      Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 3.42 MB )
[06/30 09:33:10    638s] Finished Early Global Route rough congestion estimation: mem = 3564.1M
[06/30 09:33:10    638s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.571, REAL:0.583, MEM:3564.1M, EPOCH TIME: 1751290390.718848
[06/30 09:33:10    638s] earlyGlobalRoute rough estimation gcell size 5 row height
[06/30 09:33:10    638s] Unignore, current top cell is fpga_top.
[06/30 09:33:10    638s] OPERPROF:   Starting CDPad at level 2, MEM:3564.1M, EPOCH TIME: 1751290390.720240
[06/30 09:33:10    639s] CDPadU 0.362 -> 0.364. R=0.342, N=23595, GS=18.900
[06/30 09:33:10    639s] OPERPROF:   Finished CDPad at level 2, CPU:0.181, REAL:0.128, MEM:3564.1M, EPOCH TIME: 1751290390.848359
[06/30 09:33:10    639s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3564.1M, EPOCH TIME: 1751290390.853598
[06/30 09:33:11    639s] OPERPROF:     Starting NP-Place at level 3, MEM:3564.1M, EPOCH TIME: 1751290391.032130
[06/30 09:33:11    639s] OPERPROF:     Finished NP-Place at level 3, CPU:0.160, REAL:0.123, MEM:3564.1M, EPOCH TIME: 1751290391.155230
[06/30 09:33:11    639s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.502, REAL:0.361, MEM:3564.1M, EPOCH TIME: 1751290391.214696
[06/30 09:33:11    639s] Global placement CDP skipped at cutLevel 11.
[06/30 09:33:11    639s] Iteration 11: Total net bbox = 5.175e+05 (2.60e+05 2.57e+05)
[06/30 09:33:11    639s]               Est.  stn bbox = 7.444e+05 (3.72e+05 3.72e+05)
[06/30 09:33:11    639s]               cpu = 0:00:16.8 real = 0:00:11.0 mem = 3564.1M
[06/30 09:33:11    639s] Ignore, current top cell is fpga_top.
[06/30 09:33:21    654s] nrCritNet: 0.00% ( 0 / 24974 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/30 09:33:31    668s] nrCritNet: 0.00% ( 0 / 24974 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/30 09:33:31    668s] Unignore, current top cell is fpga_top.
[06/30 09:33:31    668s] Iteration 12: Total net bbox = 5.175e+05 (2.60e+05 2.57e+05)
[06/30 09:33:31    668s]               Est.  stn bbox = 7.444e+05 (3.72e+05 3.72e+05)
[06/30 09:33:31    668s]               cpu = 0:00:29.2 real = 0:00:20.0 mem = 3564.1M
[06/30 09:33:31    668s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3564.1M, EPOCH TIME: 1751290411.714580
[06/30 09:33:31    668s] Ignore, current top cell is fpga_top.
[06/30 09:33:31    668s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:33:31    668s] Unignore, current top cell is fpga_top.
[06/30 09:33:31    668s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.007, REAL:0.008, MEM:3564.1M, EPOCH TIME: 1751290411.722217
[06/30 09:33:31    668s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[06/30 09:33:31    668s] MH legal: No MH instances from GP
[06/30 09:33:31    668s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:33:31    668s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3564.1M, DRC: 0)
[06/30 09:33:31    668s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3564.1M, EPOCH TIME: 1751290411.730374
[06/30 09:33:31    669s] OPERPROF:     Starting NP-Place at level 3, MEM:3564.1M, EPOCH TIME: 1751290411.955140
[06/30 09:33:32    669s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75ca55b308.
[06/30 09:33:41    685s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75ca55b308.
[06/30 09:33:50    701s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75ca55b308.
[06/30 09:33:50    701s] GP RA stats: MHOnly 0 nrInst 23595 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/30 09:33:54    708s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3628.1M, EPOCH TIME: 1751290434.873535
[06/30 09:33:54    708s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:3628.1M, EPOCH TIME: 1751290434.873844
[06/30 09:33:54    708s] OPERPROF:     Finished NP-Place at level 3, CPU:39.825, REAL:22.928, MEM:3596.1M, EPOCH TIME: 1751290434.883370
[06/30 09:33:54    709s] OPERPROF:   Finished NP-MAIN at level 2, CPU:40.212, REAL:23.231, MEM:3564.1M, EPOCH TIME: 1751290434.961574
[06/30 09:33:55    709s] Iteration 13: Total net bbox = 5.790e+05 (2.93e+05 2.86e+05)
[06/30 09:33:55    709s]               Est.  stn bbox = 8.075e+05 (4.06e+05 4.01e+05)
[06/30 09:33:55    709s]               cpu = 0:00:40.3 real = 0:00:24.0 mem = 3564.1M
[06/30 09:33:55    709s] Iteration 14: Total net bbox = 5.790e+05 (2.93e+05 2.86e+05)
[06/30 09:33:55    709s]               Est.  stn bbox = 8.075e+05 (4.06e+05 4.01e+05)
[06/30 09:33:55    709s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3564.1M
[06/30 09:33:55    709s] [adp] clock
[06/30 09:33:55    709s] [adp] weight, nr nets, wire length
[06/30 09:33:55    709s] [adp]      0        2  1820.017000
[06/30 09:33:55    709s] [adp] data
[06/30 09:33:55    709s] [adp] weight, nr nets, wire length
[06/30 09:33:55    709s] [adp]      0    24972  577194.815000
[06/30 09:33:55    709s] [adp] 0.000000|0.000000|0.000000
[06/30 09:33:55    709s] Iteration 15: Total net bbox = 5.790e+05 (2.93e+05 2.86e+05)
[06/30 09:33:55    709s]               Est.  stn bbox = 8.075e+05 (4.06e+05 4.01e+05)
[06/30 09:33:55    709s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3564.1M
[06/30 09:33:55    709s] *** cost = 5.790e+05 (2.93e+05 2.86e+05) (cpu for global=0:03:41) real=0:02:24***
[06/30 09:33:55    709s] Placement multithread real runtime: 0:02:24 with 2 threads.
[06/30 09:33:55    709s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[06/30 09:33:55    709s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:247.592, REAL:161.932, MEM:3564.1M, EPOCH TIME: 1751290435.579235
[06/30 09:33:55    709s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3564.1M, EPOCH TIME: 1751290435.579596
[06/30 09:33:55    709s] Deleting eGR PG blockage cache
[06/30 09:33:55    709s] Disable eGR PG blockage caching
[06/30 09:33:55    709s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3564.1M, EPOCH TIME: 1751290435.579753
[06/30 09:33:55    709s] Ignore, current top cell is fpga_top.
[06/30 09:33:55    709s] Saved padding area to DB
[06/30 09:33:55    709s] Cell fpga_top LLGs are deleted
[06/30 09:33:55    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:33:55    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:33:56    709s] # Resetting pin-track-align track data.
[06/30 09:33:56    709s] Solver runtime cpu: 0:02:01 real: 0:01:11
[06/30 09:33:56    709s] Core Placement runtime cpu: 0:02:09 real: 0:01:21
[06/30 09:33:56    709s] Begin: Reorder Scan Chains
[06/30 09:33:56    709s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/30 09:33:56    709s] Type 'man IMPSP-9025' for more detail.
[06/30 09:33:56    709s] End: Reorder Scan Chains
[06/30 09:33:56    709s] No floating exclusive groups are found. CDER will not be conducted
[06/30 09:33:56    709s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3564.1M, EPOCH TIME: 1751290436.096926
[06/30 09:33:56    709s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3564.1M, EPOCH TIME: 1751290436.097104
[06/30 09:33:56    709s] Processing tracks to init pin-track alignment.
[06/30 09:33:56    709s] z: 1, totalTracks: 1
[06/30 09:33:56    709s] z: 3, totalTracks: 1
[06/30 09:33:56    709s] z: 5, totalTracks: 1
[06/30 09:33:56    709s] z: 7, totalTracks: 1
[06/30 09:33:56    709s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:33:56    709s] Cell fpga_top LLGs are deleted
[06/30 09:33:56    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:33:56    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:33:56    709s] # Building fpga_top llgBox search-tree.
[06/30 09:33:56    709s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3564.1M, EPOCH TIME: 1751290436.140993
[06/30 09:33:56    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:33:56    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:33:56    709s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3564.1M, EPOCH TIME: 1751290436.143429
[06/30 09:33:56    709s] Max number of tech site patterns supported in site array is 256.
[06/30 09:33:56    709s] Core basic site is CoreSite
[06/30 09:33:56    709s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:33:56    709s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:33:56    709s] Fast DP-INIT is on for default
[06/30 09:33:56    709s] Keep-away cache is enable on metals: 1-7
[06/30 09:33:56    709s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:33:56    709s] Atter site array init, number of instance map data is 0.
[06/30 09:33:56    709s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.061, REAL:0.079, MEM:3564.1M, EPOCH TIME: 1751290436.222630
[06/30 09:33:56    709s] 
[06/30 09:33:56    709s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:33:56    709s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:33:56    709s] OPERPROF:       Starting CMU at level 4, MEM:3564.1M, EPOCH TIME: 1751290436.233418
[06/30 09:33:56    709s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.007, MEM:3564.1M, EPOCH TIME: 1751290436.240625
[06/30 09:33:56    709s] 
[06/30 09:33:56    709s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:33:56    709s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.087, REAL:0.107, MEM:3564.1M, EPOCH TIME: 1751290436.248076
[06/30 09:33:56    709s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3564.1M, EPOCH TIME: 1751290436.248249
[06/30 09:33:56    709s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3564.1M, EPOCH TIME: 1751290436.248552
[06/30 09:33:56    709s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3564.1MB).
[06/30 09:33:56    709s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.157, REAL:0.178, MEM:3564.1M, EPOCH TIME: 1751290436.274759
[06/30 09:33:56    709s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.157, REAL:0.178, MEM:3564.1M, EPOCH TIME: 1751290436.274929
[06/30 09:33:56    709s] TDRefine: refinePlace mode is spiral
[06/30 09:33:56    709s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:33:56    709s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.1
[06/30 09:33:56    709s] OPERPROF: Starting Refine-Place at level 1, MEM:3564.1M, EPOCH TIME: 1751290436.366894
[06/30 09:33:56    709s] *** Starting refinePlace (0:11:53 mem=3564.1M) ***
[06/30 09:33:56    709s] Total net bbox length = 5.790e+05 (2.927e+05 2.863e+05) (ext = 5.852e+04)
[06/30 09:33:56    709s] 
[06/30 09:33:56    709s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:33:56    709s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:33:56    710s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:33:56    710s] Set min layer with default ( 2 )
[06/30 09:33:56    710s] Set max layer with parameter ( 7 )
[06/30 09:33:56    710s] Set min layer with default ( 2 )
[06/30 09:33:56    710s] Set max layer with parameter ( 7 )
[06/30 09:33:56    710s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3564.1M, EPOCH TIME: 1751290436.538587
[06/30 09:33:56    710s] Starting refinePlace ...
[06/30 09:33:56    710s] Set min layer with default ( 2 )
[06/30 09:33:56    710s] Set max layer with parameter ( 7 )
[06/30 09:33:56    710s] Set min layer with default ( 2 )
[06/30 09:33:56    710s] Set max layer with parameter ( 7 )
[06/30 09:33:56    710s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:33:56    710s] DDP markSite nrRow 287 nrJob 287
[06/30 09:33:56    710s] ** Cut row section cpu time 0:00:00.0.
[06/30 09:33:56    710s]  ** Cut row section real time 0:00:00.0.
[06/30 09:33:56    710s]    Spread Effort: high, standalone mode, useDDP on.
[06/30 09:33:57    711s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:01.0, mem=3532.1MB) @(0:11:53 - 0:11:55).
[06/30 09:33:57    711s] Move report: preRPlace moves 23595 insts, mean move: 0.47 um, max move: 6.07 um 
[06/30 09:33:57    711s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/mux_l2_in_10_): (669.14, 1263.81) --> (672.20, 1260.80)
[06/30 09:33:57    711s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[06/30 09:33:57    711s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3532.1M, EPOCH TIME: 1751290437.617673
[06/30 09:33:57    711s] Tweakage: fix icg 1, fix clk 0.
[06/30 09:33:57    711s] Tweakage: density cost 0, scale 0.4.
[06/30 09:33:57    711s] Tweakage: activity cost 0, scale 1.0.
[06/30 09:33:57    711s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3564.1M, EPOCH TIME: 1751290437.748646
[06/30 09:33:57    711s] Cut to 3 partitions.
[06/30 09:33:57    711s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3564.1M, EPOCH TIME: 1751290437.782095
[06/30 09:33:59    714s] Tweakage swap 3321 pairs.
[06/30 09:33:59    714s] Tweakage perm 1002 insts, flip 8470 insts.
[06/30 09:33:59    714s] Tweakage perm 151 insts, flip 603 insts.
[06/30 09:34:00    716s] Tweakage swap 619 pairs.
[06/30 09:34:01    717s] Tweakage perm 61 insts, flip 182 insts.
[06/30 09:34:01    717s] Tweakage perm 10 insts, flip 10 insts.
[06/30 09:34:02    719s] Tweakage swap 1121 pairs.
[06/30 09:34:03    721s] Tweakage swap 243 pairs.
[06/30 09:34:04    722s] Tweakage perm 300 insts, flip 1772 insts.
[06/30 09:34:04    722s] Tweakage perm 44 insts, flip 109 insts.
[06/30 09:34:04    722s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:11.042, REAL:6.843, MEM:3564.1M, EPOCH TIME: 1751290444.624758
[06/30 09:34:04    722s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:11.080, REAL:6.882, MEM:3564.1M, EPOCH TIME: 1751290444.630735
[06/30 09:34:04    722s] Cleanup congestion map
[06/30 09:34:04    722s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:11.219, REAL:7.023, MEM:3564.1M, EPOCH TIME: 1751290444.640923
[06/30 09:34:04    722s] Move report: Congestion aware Tweak moves 7651 insts, mean move: 6.42 um, max move: 49.80 um 
[06/30 09:34:04    722s] 	Max move on inst (cby_2__1_/mux_right_ipin_7/mux_l2_in_0_): (822.92, 795.86) --> (834.92, 833.66)
[06/30 09:34:04    722s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:11.2, real=0:00:07.0, mem=3564.1mb) @(0:11:55 - 0:12:06).
[06/30 09:34:04    722s] Cleanup congestion map
[06/30 09:34:04    723s] 
[06/30 09:34:04    723s]  === Spiral for Logical I: (movable: 23595) ===
[06/30 09:34:04    723s] 
[06/30 09:34:04    723s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:34:04    723s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f75a5835f40.
[06/30 09:34:04    723s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 2 thread pools are available.
[06/30 09:34:06    725s] 
[06/30 09:34:06    725s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:34:06    725s] 
[06/30 09:34:06    725s]  Info: 0 filler has been deleted!
[06/30 09:34:06    725s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:34:06    725s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[06/30 09:34:06    725s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:34:06    725s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=3660.1MB) @(0:12:06 - 0:12:08).
[06/30 09:34:06    725s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:34:06    725s] Move report: Detail placement moves 23595 insts, mean move: 2.44 um, max move: 49.80 um 
[06/30 09:34:06    725s] 	Max move on inst (cby_2__1_/mux_right_ipin_7/mux_l2_in_0_): (822.99, 795.80) --> (834.92, 833.66)
[06/30 09:34:06    725s] 	Runtime: CPU: 0:00:15.2 REAL: 0:00:10.0 MEM: 3660.1MB
[06/30 09:34:06    725s] Statistics of distance of Instance movement in refine placement:
[06/30 09:34:06    725s]   maximum (X+Y) =        49.80 um
[06/30 09:34:06    725s]   inst (cby_2__1_/mux_right_ipin_7/mux_l2_in_0_) with max move: (822.987, 795.795) -> (834.92, 833.66)
[06/30 09:34:06    725s]   mean    (X+Y) =         2.44 um
[06/30 09:34:06    725s] Summary Report:
[06/30 09:34:06    725s] Instances move: 23595 (out of 23595 movable)
[06/30 09:34:06    725s] Instances flipped: 0
[06/30 09:34:06    725s] Mean displacement: 2.44 um
[06/30 09:34:06    725s] Max displacement: 49.80 um (Instance: cby_2__1_/mux_right_ipin_7/mux_l2_in_0_) (822.987, 795.795) -> (834.92, 833.66)
[06/30 09:34:06    725s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[06/30 09:34:06    725s] 	Violation at original loc: Overlapping with other instance
[06/30 09:34:06    725s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:34:06    725s] Total instances moved : 23595
[06/30 09:34:06    725s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:15.243, REAL:9.588, MEM:3660.1M, EPOCH TIME: 1751290446.126484
[06/30 09:34:06    725s] Total net bbox length = 5.573e+05 (2.706e+05 2.867e+05) (ext = 5.864e+04)
[06/30 09:34:06    725s] Runtime: CPU: 0:00:15.4 REAL: 0:00:10.0 MEM: 3660.1MB
[06/30 09:34:06    725s] [CPU] RefinePlace/total (cpu=0:00:15.4, real=0:00:10.0, mem=3660.1MB) @(0:11:53 - 0:12:08).
[06/30 09:34:06    725s] *** Finished refinePlace (0:12:08 mem=3660.1M) ***
[06/30 09:34:06    725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.1
[06/30 09:34:06    725s] OPERPROF: Finished Refine-Place at level 1, CPU:15.424, REAL:9.799, MEM:3660.1M, EPOCH TIME: 1751290446.166143
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 49.80 um
RPlace-Summary:     Max move: inst cby_2__1_/mux_right_ipin_7/mux_l2_in_0_ cell sg13g2_mux2_1 loc (822.99, 795.80) -> (834.92, 833.66)
RPlace-Summary:     Average move dist: 2.44
RPlace-Summary:     Number of inst moved: 23595
RPlace-Summary:     Number of movable inst: 23595
[06/30 09:34:06    725s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:34:06    725s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3660.1M, EPOCH TIME: 1751290446.174239
[06/30 09:34:06    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23595).
[06/30 09:34:06    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] Cell fpga_top LLGs are deleted
[06/30 09:34:06    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] # Resetting pin-track-align track data.
[06/30 09:34:06    725s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.094, REAL:0.115, MEM:3676.1M, EPOCH TIME: 1751290446.289329
[06/30 09:34:06    725s] *** End of Placement (cpu=0:04:24, real=0:02:54, mem=3676.1M) ***
[06/30 09:34:06    725s] Processing tracks to init pin-track alignment.
[06/30 09:34:06    725s] z: 1, totalTracks: 1
[06/30 09:34:06    725s] z: 3, totalTracks: 1
[06/30 09:34:06    725s] z: 5, totalTracks: 1
[06/30 09:34:06    725s] z: 7, totalTracks: 1
[06/30 09:34:06    725s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:34:06    725s] Cell fpga_top LLGs are deleted
[06/30 09:34:06    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] # Building fpga_top llgBox search-tree.
[06/30 09:34:06    725s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3676.1M, EPOCH TIME: 1751290446.356719
[06/30 09:34:06    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3676.1M, EPOCH TIME: 1751290446.357390
[06/30 09:34:06    725s] Max number of tech site patterns supported in site array is 256.
[06/30 09:34:06    725s] Core basic site is CoreSite
[06/30 09:34:06    725s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:34:06    725s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:34:06    725s] Fast DP-INIT is on for default
[06/30 09:34:06    725s] Keep-away cache is enable on metals: 1-7
[06/30 09:34:06    725s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:34:06    725s] Atter site array init, number of instance map data is 0.
[06/30 09:34:06    725s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.061, REAL:0.099, MEM:3676.1M, EPOCH TIME: 1751290446.456733
[06/30 09:34:06    725s] 
[06/30 09:34:06    725s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:34:06    725s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:34:06    725s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.077, REAL:0.115, MEM:3676.1M, EPOCH TIME: 1751290446.472020
[06/30 09:34:06    725s] default core: bins with density > 0.750 = 24.14 % ( 189 / 783 )
[06/30 09:34:06    725s] Density distribution unevenness ratio = 50.994%
[06/30 09:34:06    725s] Density distribution unevenness ratio (U70) = 8.614%
[06/30 09:34:06    725s] Density distribution unevenness ratio (U80) = 1.293%
[06/30 09:34:06    725s] Density distribution unevenness ratio (U90) = 0.000%
[06/30 09:34:06    725s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3676.1M, EPOCH TIME: 1751290446.505913
[06/30 09:34:06    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] Cell fpga_top LLGs are deleted
[06/30 09:34:06    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:34:06    725s] # Resetting pin-track-align track data.
[06/30 09:34:06    725s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.062, REAL:0.059, MEM:3676.1M, EPOCH TIME: 1751290446.565047
[06/30 09:34:06    725s] *** Free Virtual Timing Model ...(mem=3676.1M)
[06/30 09:34:07    726s] **INFO: Enable pre-place timing setting for timing analysis
[06/30 09:34:07    726s] Set Using Default Delay Limit as 101.
[06/30 09:34:07    726s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/30 09:34:07    726s] Set Default Net Delay as 0 ps.
[06/30 09:34:07    726s] Set Default Net Load as 0 pF. 
[06/30 09:34:07    726s] **INFO: Analyzing IO path groups for slack adjustment
[06/30 09:34:08    727s] Effort level <high> specified for reg2reg_tmp.7861 path_group
[06/30 09:34:08    728s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:34:08    728s] #################################################################################
[06/30 09:34:08    728s] # Design Stage: PreRoute
[06/30 09:34:08    728s] # Design Name: fpga_top
[06/30 09:34:08    728s] # Design Mode: 130nm
[06/30 09:34:08    728s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:34:08    728s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:34:08    728s] # Signoff Settings: SI Off 
[06/30 09:34:08    728s] #################################################################################
[06/30 09:34:10    730s] Calculate delays in BcWc mode...
[06/30 09:34:10    730s] Topological Sorting (REAL = 0:00:00.0, MEM = 3664.5M, InitMEM = 3664.5M)
[06/30 09:34:10    730s] Start delay calculation (fullDC) (2 T). (MEM=1893.32)
[06/30 09:34:11    731s] End AAE Lib Interpolated Model. (MEM=1902.437500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:34:18    744s] Total number of fetched objects 26134
[06/30 09:34:18    745s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:34:18    745s] End delay calculation. (MEM=1889.93 CPU=0:00:12.7 REAL=0:00:07.0)
[06/30 09:34:18    745s] End delay calculation (fullDC). (MEM=1889.93 CPU=0:00:14.0 REAL=0:00:08.0)
[06/30 09:34:18    745s] *** CDM Built up (cpu=0:00:16.8  real=0:00:10.0  mem= 3775.0M) ***
[06/30 09:34:24    750s] **INFO: Disable pre-place timing setting for timing analysis
[06/30 09:34:24    751s] Set Using Default Delay Limit as 1000.
[06/30 09:34:24    751s] Set Default Net Delay as 1000 ps.
[06/30 09:34:24    751s] Set Default Net Load as 0.5 pF. 
[06/30 09:34:24    751s] Info: Disable timing driven in postCTS congRepair.
[06/30 09:34:24    751s] 
[06/30 09:34:24    751s] Starting congRepair ...
[06/30 09:34:24    751s] User Input Parameters:
[06/30 09:34:24    751s] - Congestion Driven    : On
[06/30 09:34:24    751s] - Timing Driven        : Off
[06/30 09:34:24    751s] - Area-Violation Based : On
[06/30 09:34:24    751s] - Start Rollback Level : -5
[06/30 09:34:24    751s] - Legalized            : On
[06/30 09:34:24    751s] - Window Based         : Off
[06/30 09:34:24    751s] - eDen incr mode       : Off
[06/30 09:34:24    751s] - Small incr mode      : Off
[06/30 09:34:24    751s] 
[06/30 09:34:24    751s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3765.5M, EPOCH TIME: 1751290464.813987
[06/30 09:34:24    751s] Enable eGR PG blockage caching
[06/30 09:34:24    751s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3765.5M, EPOCH TIME: 1751290464.814130
[06/30 09:34:24    751s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3765.5M, EPOCH TIME: 1751290464.817984
[06/30 09:34:25    751s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.125, REAL:0.732, MEM:3765.5M, EPOCH TIME: 1751290465.550262
[06/30 09:34:25    751s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3765.5M, EPOCH TIME: 1751290465.550427
[06/30 09:34:25    751s] Starting Early Global Route congestion estimation: mem = 3765.5M
[06/30 09:34:25    751s] (I)      Initializing eGR engine (regular)
[06/30 09:34:25    751s] Set min layer with default ( 2 )
[06/30 09:34:25    751s] Set max layer with parameter ( 7 )
[06/30 09:34:25    751s] (I)      clean place blk overflow:
[06/30 09:34:25    751s] (I)      H : enabled 1.00 0
[06/30 09:34:25    751s] (I)      V : enabled 1.00 0
[06/30 09:34:25    751s] (I)      Initializing eGR engine (regular)
[06/30 09:34:25    751s] Set min layer with default ( 2 )
[06/30 09:34:25    751s] Set max layer with parameter ( 7 )
[06/30 09:34:25    751s] (I)      clean place blk overflow:
[06/30 09:34:25    751s] (I)      H : enabled 1.00 0
[06/30 09:34:25    751s] (I)      V : enabled 1.00 0
[06/30 09:34:25    751s] (I)      Started Early Global Route kernel ( Curr Mem: 3.48 MB )
[06/30 09:34:25    751s] (I)      Running eGR Regular flow
[06/30 09:34:25    751s] (I)      # wire layers (front) : 8
[06/30 09:34:25    751s] (I)      # wire layers (back)  : 0
[06/30 09:34:25    751s] (I)      min wire layer : 1
[06/30 09:34:25    751s] (I)      max wire layer : 7
[06/30 09:34:25    751s] (I)      # cut layers (front) : 7
[06/30 09:34:25    751s] (I)      # cut layers (back)  : 0
[06/30 09:34:25    751s] (I)      min cut layer : 1
[06/30 09:34:25    751s] (I)      max cut layer : 6
[06/30 09:34:25    751s] (I)      ================================= Layers =================================
[06/30 09:34:25    751s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:34:25    751s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:34:25    751s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:34:25    751s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:34:25    751s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:34:25    751s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:34:25    751s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:34:25    751s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:34:25    751s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:34:25    751s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:34:25    751s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:34:25    751s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:34:25    751s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:34:25    751s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:34:25    751s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:34:25    751s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:34:25    751s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:34:25    751s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[06/30 09:34:25    751s] (I)      == Non-default Options ==
[06/30 09:34:25    751s] (I)      Maximum routing layer                              : 7
[06/30 09:34:25    751s] (I)      Top routing layer                                  : 7
[06/30 09:34:25    751s] (I)      Number of threads                                  : 2
[06/30 09:34:25    751s] (I)      Route tie net to shape                             : auto
[06/30 09:34:25    751s] (I)      Use non-blocking free Dbs wires                    : false
[06/30 09:34:25    751s] (I)      Method to set GCell size                           : row
[06/30 09:34:25    751s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:34:25    751s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:34:25    751s] (I)      ============== Pin Summary ==============
[06/30 09:34:25    751s] (I)      +-------+--------+---------+------------+
[06/30 09:34:25    751s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:34:25    751s] (I)      +-------+--------+---------+------------+
[06/30 09:34:25    751s] (I)      |     1 |  83879 |   99.58 |        Pin |
[06/30 09:34:25    751s] (I)      |     2 |     80 |    0.09 | Pin access |
[06/30 09:34:25    751s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:34:25    751s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:34:25    751s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:34:25    751s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:34:25    751s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:34:25    751s] (I)      +-------+--------+---------+------------+
[06/30 09:34:25    751s] (I)      Custom ignore net properties:
[06/30 09:34:25    751s] (I)      1 : NotLegal
[06/30 09:34:25    751s] (I)      Default ignore net properties:
[06/30 09:34:25    751s] (I)      1 : Special
[06/30 09:34:25    751s] (I)      2 : Analog
[06/30 09:34:25    751s] (I)      3 : Fixed
[06/30 09:34:25    751s] (I)      4 : Skipped
[06/30 09:34:25    751s] (I)      5 : MixedSignal
[06/30 09:34:25    751s] (I)      Prerouted net properties:
[06/30 09:34:25    751s] (I)      1 : NotLegal
[06/30 09:34:25    751s] (I)      2 : Special
[06/30 09:34:25    751s] (I)      3 : Analog
[06/30 09:34:25    751s] (I)      4 : Fixed
[06/30 09:34:25    751s] (I)      5 : Skipped
[06/30 09:34:25    751s] (I)      6 : MixedSignal
[06/30 09:34:25    751s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:34:25    751s] (I)      Use row-based GCell size
[06/30 09:34:25    751s] (I)      Use row-based GCell align
[06/30 09:34:25    751s] (I)      layer 0 area = 90000
[06/30 09:34:25    751s] (I)      layer 1 area = 144000
[06/30 09:34:25    751s] (I)      layer 2 area = 144000
[06/30 09:34:25    751s] (I)      layer 3 area = 144000
[06/30 09:34:25    751s] (I)      layer 4 area = 144000
[06/30 09:34:25    751s] (I)      layer 5 area = 0
[06/30 09:34:25    751s] (I)      layer 6 area = 0
[06/30 09:34:25    751s] (I)      GCell unit size   : 3780
[06/30 09:34:25    751s] (I)      GCell multiplier  : 1
[06/30 09:34:25    751s] (I)      GCell row height  : 3780
[06/30 09:34:25    751s] (I)      Actual row height : 3780
[06/30 09:34:25    751s] (I)      GCell align ref   : 425480 425420
[06/30 09:34:25    751s] [NR-eGR] Track table information for default rule: 
[06/30 09:34:25    751s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:34:25    751s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:34:25    751s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:34:25    751s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:34:25    751s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:34:25    751s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:34:25    751s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:34:25    751s] (I)      ================ Default via =================
[06/30 09:34:25    751s] (I)      +---+-------------------+--------------------+
[06/30 09:34:25    751s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:34:25    751s] (I)      +---+-------------------+--------------------+
[06/30 09:34:25    751s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:34:25    751s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:34:25    751s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:34:25    751s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:34:25    751s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:34:25    751s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:34:25    751s] (I)      +---+-------------------+--------------------+
[06/30 09:34:25    751s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:34:25    751s] [NR-eGR] Read 39015 PG shapes
[06/30 09:34:25    751s] [NR-eGR] Read 0 clock shapes
[06/30 09:34:25    751s] [NR-eGR] Read 0 other shapes
[06/30 09:34:25    751s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:34:25    751s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:34:25    751s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:34:25    751s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:34:25    751s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:34:25    751s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:34:25    751s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:34:25    751s] [NR-eGR] #Other Blockages    : 0
[06/30 09:34:25    751s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:34:25    751s] [NR-eGR] #prerouted nets         : 0
[06/30 09:34:25    751s] [NR-eGR] #prerouted special nets : 0
[06/30 09:34:25    751s] [NR-eGR] #prerouted wires        : 0
[06/30 09:34:25    751s] [NR-eGR] Read 24974 nets ( ignored 0 )
[06/30 09:34:25    751s] (I)        Front-side 24974 ( ignored 0 )
[06/30 09:34:25    751s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:34:25    751s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:34:25    751s] (I)      handle routing halo
[06/30 09:34:25    751s] (I)      Reading macro buffers
[06/30 09:34:25    751s] (I)      Number of macro buffers: 0
[06/30 09:34:25    751s] (I)      early_global_route_priority property id does not exist.
[06/30 09:34:26    751s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:34:26    751s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:34:26    751s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:34:26    751s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:34:26    751s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:34:26    751s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:34:26    751s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:34:26    751s] (I)      Number of ignored nets                =      0
[06/30 09:34:26    751s] (I)      Number of connected nets              =      0
[06/30 09:34:26    751s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:34:26    751s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:34:26    751s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:34:26    751s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:34:26    751s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:34:26    751s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:34:26    751s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:34:26    751s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/30 09:34:26    751s] (I)      Ndr track 0 does not exist
[06/30 09:34:26    751s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:34:26    751s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:34:26    751s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:34:26    751s] (I)      Site width          :   480  (dbu)
[06/30 09:34:26    751s] (I)      Row height          :  3780  (dbu)
[06/30 09:34:26    751s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:34:26    751s] (I)      GCell width         :  3780  (dbu)
[06/30 09:34:26    751s] (I)      GCell height        :  3780  (dbu)
[06/30 09:34:26    751s] (I)      Grid                :   491   512     7
[06/30 09:34:26    751s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:34:26    751s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:34:26    751s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:34:26    751s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:34:26    751s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:34:26    751s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:34:26    751s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:34:26    751s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:34:26    751s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:34:26    751s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:34:26    751s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:34:26    751s] (I)      --------------------------------------------------------
[06/30 09:34:26    751s] 
[06/30 09:34:26    751s] [NR-eGR] ============ Routing rule table ============
[06/30 09:34:26    751s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24907
[06/30 09:34:26    751s] [NR-eGR] ========================================
[06/30 09:34:26    751s] [NR-eGR] 
[06/30 09:34:26    751s] (I)      ==== NDR : (Default) ====
[06/30 09:34:26    751s] (I)      +--------------+--------+
[06/30 09:34:26    751s] (I)      |           ID |      0 |
[06/30 09:34:26    751s] (I)      |      Default |    yes |
[06/30 09:34:26    751s] (I)      |  Clk Special |     no |
[06/30 09:34:26    751s] (I)      | Hard spacing |     no |
[06/30 09:34:26    751s] (I)      |    NDR track | (none) |
[06/30 09:34:26    751s] (I)      |      NDR via | (none) |
[06/30 09:34:26    751s] (I)      |  Extra space |      0 |
[06/30 09:34:26    751s] (I)      |      Shields |      0 |
[06/30 09:34:26    751s] (I)      |   Demand (H) |      1 |
[06/30 09:34:26    751s] (I)      |   Demand (V) |      1 |
[06/30 09:34:26    751s] (I)      |        #Nets |  24907 |
[06/30 09:34:26    751s] (I)      +--------------+--------+
[06/30 09:34:26    751s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:34:26    751s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:34:26    751s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:34:26    751s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:34:26    751s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:34:26    751s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:34:26    751s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:34:26    751s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:34:26    751s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:34:26    751s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:34:26    751s] (I)      =============== Blocked Tracks ===============
[06/30 09:34:26    751s] (I)      +-------+---------+----------+---------------+
[06/30 09:34:26    751s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:34:26    751s] (I)      +-------+---------+----------+---------------+
[06/30 09:34:26    751s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:34:26    751s] (I)      |     2 | 2262528 |   933868 |        41.28% |
[06/30 09:34:26    751s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:34:26    751s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:34:26    751s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:34:26    751s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:34:26    751s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:34:26    751s] (I)      +-------+---------+----------+---------------+
[06/30 09:34:26    751s] (I)      Finished Import and model ( CPU: 0.59 sec, Real: 0.62 sec, Curr Mem: 3.51 MB )
[06/30 09:34:26    751s] (I)      Reset routing kernel
[06/30 09:34:26    751s] (I)      Started Global Routing ( Curr Mem: 3.51 MB )
[06/30 09:34:26    751s] (I)      totalPins=80007  totalGlobalPin=78031 (97.53%)
[06/30 09:34:26    751s] (I)      ================== Net Group Info ===================
[06/30 09:34:26    751s] (I)      +----+----------------+--------------+--------------+
[06/30 09:34:26    751s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:34:26    751s] (I)      +----+----------------+--------------+--------------+
[06/30 09:34:26    751s] (I)      |  1 |          24907 |    Metal2(2) | TopMetal2(7) |
[06/30 09:34:26    751s] (I)      +----+----------------+--------------+--------------+
[06/30 09:34:26    752s] (I)      total 2D Cap : 4291122 = (2475168 H, 1815954 V)
[06/30 09:34:26    752s] (I)      total 2D Demand : 1972 = (1972 H, 0 V)
[06/30 09:34:26    752s] (I)      init route region map
[06/30 09:34:26    752s] (I)      #blocked GCells = 74425
[06/30 09:34:26    752s] (I)      #regions = 1031
[06/30 09:34:26    752s] (I)      init safety region map
[06/30 09:34:26    752s] (I)      #blocked GCells = 74425
[06/30 09:34:26    752s] (I)      #regions = 1031
[06/30 09:34:26    752s] (I)      Adjusted 0 GCells for pin access
[06/30 09:34:26    752s] [NR-eGR] Layer group 1: route 24907 net(s) in layer range [2, 7]
[06/30 09:34:26    752s] (I)      
[06/30 09:34:26    752s] (I)      ============  Phase 1a Route ============
[06/30 09:34:26    752s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 59
[06/30 09:34:26    752s] (I)      Usage: 216562 = (108991 H, 107571 V) = (4.40% H, 5.92% V) = (4.120e+05um H, 4.066e+05um V)
[06/30 09:34:26    752s] (I)      
[06/30 09:34:26    752s] (I)      ============  Phase 1b Route ============
[06/30 09:34:26    752s] (I)      Usage: 216564 = (108993 H, 107571 V) = (4.40% H, 5.92% V) = (4.120e+05um H, 4.066e+05um V)
[06/30 09:34:26    752s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 8.186119e+05um
[06/30 09:34:26    752s] (I)      Congestion metric : 0.00%H 0.68%V, 0.68%HV
[06/30 09:34:26    752s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:34:26    752s] (I)      
[06/30 09:34:26    752s] (I)      ============  Phase 1c Route ============
[06/30 09:34:26    752s] (I)      Level2 Grid: 99 x 103
[06/30 09:34:26    752s] (I)      Usage: 216591 = (109020 H, 107571 V) = (4.40% H, 5.92% V) = (4.121e+05um H, 4.066e+05um V)
[06/30 09:34:26    752s] (I)      
[06/30 09:34:26    752s] (I)      ============  Phase 1d Route ============
[06/30 09:34:27    752s] (I)      Usage: 216595 = (109024 H, 107571 V) = (4.40% H, 5.92% V) = (4.121e+05um H, 4.066e+05um V)
[06/30 09:34:27    752s] (I)      
[06/30 09:34:27    752s] (I)      ============  Phase 1e Route ============
[06/30 09:34:27    752s] (I)      Usage: 216595 = (109024 H, 107571 V) = (4.40% H, 5.92% V) = (4.121e+05um H, 4.066e+05um V)
[06/30 09:34:27    752s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 8.187291e+05um
[06/30 09:34:27    752s] (I)      
[06/30 09:34:27    752s] (I)      ============  Phase 1l Route ============
[06/30 09:34:27    753s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:34:27    753s] (I)      Layer  2:    1349537    117280         4      839655     1418265    (37.19%) 
[06/30 09:34:27    753s] (I)      Layer  3:     858404     92531       195     1019427      956419    (51.59%) 
[06/30 09:34:27    753s] (I)      Layer  4:     998819     27833         9     1151892     1106028    (51.02%) 
[06/30 09:34:27    753s] (I)      Layer  5:     857582     17465       147     1019789      956056    (51.61%) 
[06/30 09:34:27    753s] (I)      Layer  6:     131453        22        17      180205      108919    (62.33%) 
[06/30 09:34:27    753s] (I)      Layer  7:     112356        11         5      128927      108174    (54.38%) 
[06/30 09:34:27    753s] (I)      Total:       4308151    255142       377     4339892     4653860    (48.25%) 
[06/30 09:34:27    753s] (I)      
[06/30 09:34:27    753s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:34:27    753s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/30 09:34:27    753s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/30 09:34:27    753s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[06/30 09:34:27    753s] [NR-eGR] --------------------------------------------------------------------------------
[06/30 09:34:27    753s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:34:27    753s] [NR-eGR]  Metal2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:34:27    753s] [NR-eGR]  Metal3 ( 3)        53( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/30 09:34:27    753s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/30 09:34:27    753s] [NR-eGR]  Metal5 ( 5)        51( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/30 09:34:27    753s] [NR-eGR] TopMetal1 ( 6)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/30 09:34:27    753s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:34:27    753s] [NR-eGR] --------------------------------------------------------------------------------
[06/30 09:34:27    753s] [NR-eGR]        Total       124( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[06/30 09:34:27    753s] [NR-eGR] 
[06/30 09:34:27    753s] (I)      Finished Global Routing ( CPU: 1.39 sec, Real: 1.19 sec, Curr Mem: 3.53 MB )
[06/30 09:34:27    753s] (I)      Updating congestion map
[06/30 09:34:27    753s] (I)      total 2D Cap : 4320051 = (2486612 H, 1833439 V)
[06/30 09:34:27    753s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.04% V
[06/30 09:34:27    753s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.16 sec, Real: 1.99 sec, Curr Mem: 3.52 MB )
[06/30 09:34:27    753s] Early Global Route congestion estimation runtime: 2.00 seconds, mem = 3765.5M
[06/30 09:34:27    753s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.171, REAL:2.004, MEM:3765.5M, EPOCH TIME: 1751290467.554169
[06/30 09:34:27    753s] OPERPROF: Starting HotSpotCal at level 1, MEM:3765.5M, EPOCH TIME: 1751290467.554234
[06/30 09:34:27    753s] [hotspot] +------------+---------------+---------------+
[06/30 09:34:27    753s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:34:27    753s] [hotspot] +------------+---------------+---------------+
[06/30 09:34:27    753s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:34:27    753s] [hotspot] +------------+---------------+---------------+
[06/30 09:34:27    753s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:34:27    753s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:34:27    753s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.027, MEM:3797.5M, EPOCH TIME: 1751290467.580818
[06/30 09:34:27    753s] Skipped repairing congestion.
[06/30 09:34:27    753s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3797.5M, EPOCH TIME: 1751290467.581188
[06/30 09:34:27    753s] Starting Early Global Route wiring: mem = 3797.5M
[06/30 09:34:27    753s] (I)      Running track assignment and export wires
[06/30 09:34:27    753s] (I)      Delete wires for 24907 nets 
[06/30 09:34:27    753s] (I)      ============= Track Assignment ============
[06/30 09:34:27    753s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.55 MB )
[06/30 09:34:27    753s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:34:27    753s] (I)      Run Multi-thread track assignment
[06/30 09:34:28    754s] (I)      Finished Track Assignment (2T) ( CPU: 0.70 sec, Real: 0.52 sec, Curr Mem: 3.57 MB )
[06/30 09:34:28    754s] (I)      Started Export ( Curr Mem: 3.57 MB )
[06/30 09:34:28    754s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:34:28    754s] [NR-eGR] Total eGR-routed clock nets wire length: 2682um, number of vias: 271
[06/30 09:34:28    754s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:34:28    754s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:34:28    754s] [NR-eGR] ---------------------------------------
[06/30 09:34:28    754s] [NR-eGR]  Metal1     (1V)             0   79727 
[06/30 09:34:28    754s] [NR-eGR]  Metal2     (2H)        327344  115250 
[06/30 09:34:28    754s] [NR-eGR]  Metal3     (3V)        353899    6744 
[06/30 09:34:28    754s] [NR-eGR]  Metal4     (4H)        101866    3093 
[06/30 09:34:28    754s] [NR-eGR]  Metal5     (5V)         66593      30 
[06/30 09:34:28    754s] [NR-eGR]  TopMetal1  (6H)            16       4 
[06/30 09:34:28    754s] [NR-eGR]  TopMetal2  (7V)            48       0 
[06/30 09:34:28    754s] [NR-eGR] ---------------------------------------
[06/30 09:34:28    754s] [NR-eGR]             Total       849765  204848 
[06/30 09:34:28    754s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:34:28    754s] [NR-eGR] Total half perimeter of net bounding box: 557481um
[06/30 09:34:28    754s] [NR-eGR] Total length: 849765um, number of vias: 204848
[06/30 09:34:28    754s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:34:28    754s] (I)      == Layer wire length by net rule ==
[06/30 09:34:28    754s] (I)                          Default 
[06/30 09:34:28    754s] (I)      ----------------------------
[06/30 09:34:28    754s] (I)       Metal1     (1V)        0um 
[06/30 09:34:28    754s] (I)       Metal2     (2H)   327344um 
[06/30 09:34:28    754s] (I)       Metal3     (3V)   353899um 
[06/30 09:34:28    754s] (I)       Metal4     (4H)   101866um 
[06/30 09:34:28    754s] (I)       Metal5     (5V)    66593um 
[06/30 09:34:28    754s] (I)       TopMetal1  (6H)       16um 
[06/30 09:34:28    754s] (I)       TopMetal2  (7V)       48um 
[06/30 09:34:28    754s] (I)      ----------------------------
[06/30 09:34:28    754s] (I)                  Total  849765um 
[06/30 09:34:28    754s] (I)      == Layer via count by net rule ==
[06/30 09:34:28    754s] (I)                         Default 
[06/30 09:34:28    754s] (I)      ---------------------------
[06/30 09:34:28    754s] (I)       Metal1     (1V)     79727 
[06/30 09:34:28    754s] (I)       Metal2     (2H)    115250 
[06/30 09:34:28    754s] (I)       Metal3     (3V)      6744 
[06/30 09:34:28    754s] (I)       Metal4     (4H)      3093 
[06/30 09:34:28    754s] (I)       Metal5     (5V)        30 
[06/30 09:34:28    754s] (I)       TopMetal1  (6H)         4 
[06/30 09:34:28    754s] (I)       TopMetal2  (7V)         0 
[06/30 09:34:28    754s] (I)      ---------------------------
[06/30 09:34:28    754s] (I)                  Total   204848 
[06/30 09:34:28    754s] (I)      Finished Export ( CPU: 0.46 sec, Real: 0.38 sec, Curr Mem: 3.57 MB )
[06/30 09:34:28    754s] eee: RC Grid memory freed = 201348 (47 X 51 X 7 X 12b)
[06/30 09:34:28    754s] (I)      Global routing data unavailable, rerun eGR
[06/30 09:34:28    754s] (I)      Initializing eGR engine (regular)
[06/30 09:34:28    754s] Set min layer with default ( 2 )
[06/30 09:34:28    754s] Set max layer with parameter ( 7 )
[06/30 09:34:28    754s] (I)      clean place blk overflow:
[06/30 09:34:28    754s] (I)      H : enabled 1.00 0
[06/30 09:34:28    754s] (I)      V : enabled 1.00 0
[06/30 09:34:28    754s] Early Global Route wiring runtime: 1.00 seconds, mem = 3797.5M
[06/30 09:34:28    754s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.218, REAL:1.002, MEM:3797.5M, EPOCH TIME: 1751290468.582906
[06/30 09:34:28    754s] Tdgp not enabled or already been cleared! skip clearing
[06/30 09:34:28    754s] End of congRepair (cpu=0:00:03.5, real=0:00:04.0)
[06/30 09:34:28    754s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3797.5M, EPOCH TIME: 1751290468.584944
[06/30 09:34:28    754s] Deleting eGR PG blockage cache
[06/30 09:34:28    754s] Disable eGR PG blockage caching
[06/30 09:34:28    754s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3797.5M, EPOCH TIME: 1751290468.585124
[06/30 09:34:28    754s] *** Finishing placeDesign default flow ***
[06/30 09:34:28    754s] **placeDesign ... cpu = 0: 5:33, real = 0: 3:52, mem = 3797.5M **
[06/30 09:34:28    754s] Tdgp not enabled or already been cleared! skip clearing
[06/30 09:34:28    754s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/30 09:34:28    754s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[06/30 09:34:28    754s] 
[06/30 09:34:28    754s] *** Summary of all messages that are not suppressed in this session:
[06/30 09:34:28    754s] Severity  ID               Count  Summary                                  
[06/30 09:34:28    754s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/30 09:34:28    754s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/30 09:34:28    754s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/30 09:34:28    754s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/30 09:34:28    754s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/30 09:34:28    754s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[06/30 09:34:28    754s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/30 09:34:28    754s] *** Message Summary: 28 warning(s), 0 error(s)
[06/30 09:34:28    754s] 
[06/30 09:34:28    754s] *** placeDesign #1 [finish] () : cpu/real = 0:05:33.6/0:03:52.8 (1.4), totSession cpu/real = 0:12:38.0/0:27:13.7 (0.5), mem = 3797.5M
[06/30 09:34:28    754s] 
[06/30 09:34:28    754s] =============================================================================================
[06/30 09:34:28    754s]  Final TAT Report : placeDesign #1                                              23.14-s088_1
[06/30 09:34:28    754s] =============================================================================================
[06/30 09:34:28    754s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:34:28    754s] ---------------------------------------------------------------------------------------------
[06/30 09:34:28    754s] [ CellServerInit         ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.0    0.1
[06/30 09:34:28    754s] [ RefinePlace            ]      1   0:00:09.9  (   4.3 % )     0:00:09.9 /  0:00:15.5    1.6
[06/30 09:34:28    754s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[06/30 09:34:28    754s] [ FullDelayCalc          ]      9   0:01:08.1  (  29.2 % )     0:01:08.1 /  0:01:30.5    1.3
[06/30 09:34:28    754s] [ TimingUpdate           ]     12   0:00:39.0  (  16.8 % )     0:00:39.0 /  0:01:02.6    1.6
[06/30 09:34:28    754s] [ MISC                   ]          0:01:55.4  (  49.6 % )     0:01:55.4 /  0:02:44.9    1.4
[06/30 09:34:28    754s] ---------------------------------------------------------------------------------------------
[06/30 09:34:28    754s]  placeDesign #1 TOTAL               0:03:52.8  ( 100.0 % )     0:03:52.8 /  0:05:33.6    1.4
[06/30 09:34:28    754s] ---------------------------------------------------------------------------------------------
[06/30 09:34:41    756s] <CMD> setDrawView place
[06/30 09:34:43    757s] <CMD> zoomBox 34.04100 60.70300 2174.63700 1976.99300
[06/30 09:34:43    757s] <CMD> zoomBox 127.91700 162.88600 1947.42400 1791.73300
[06/30 09:34:43    757s] <CMD> zoomBox 207.71200 249.74200 1754.29300 1634.26200
[06/30 09:34:44    757s] <CMD> zoomBox 275.53700 323.57000 1590.13100 1500.41200
[06/30 09:35:10    761s] <CMD> timeDesign -preCTS
[06/30 09:35:11    761s] AAE DB initialization (MEM=1844.648438 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/30 09:35:11    761s] #optDebug: fT-S <1 1 0 0 0>
[06/30 09:35:11    761s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:12:44.3/0:27:56.2 (0.5), mem = 3394.5M
[06/30 09:35:11    761s] Info: 2 threads available for lower-level modules during optimization.
[06/30 09:35:12    761s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[06/30 09:35:12    761s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3394.5M, EPOCH TIME: 1751290512.271322
[06/30 09:35:12    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:12    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:12    761s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3394.5M, EPOCH TIME: 1751290512.271825
[06/30 09:35:12    761s] Start to check current routing status for nets...
[06/30 09:35:12    762s] All nets are already routed correctly.
[06/30 09:35:12    762s] End to check current routing status for nets (mem=3394.5M)
[06/30 09:35:12    762s] Extraction called for design 'fpga_top' of instances=23679 and nets=53652 using extraction engine 'preRoute' .
[06/30 09:35:12    762s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:35:12    762s] RC Extraction called in multi-corner(2) mode.
[06/30 09:35:12    762s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:35:12    762s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:35:12    762s] RCMode: PreRoute
[06/30 09:35:12    762s]       RC Corner Indexes            0       1   
[06/30 09:35:12    762s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:35:12    762s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:35:12    762s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:35:12    762s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:35:12    762s] Shrink Factor                : 1.00000
[06/30 09:35:12    762s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:35:12    762s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:35:12    762s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:35:12    762s] eee: pegSigSF=1.070000
[06/30 09:35:12    762s] Initializing multi-corner resistance tables ...
[06/30 09:35:12    762s] eee: Grid unit RC data computation started
[06/30 09:35:12    762s] eee: Grid unit RC data computation completed
[06/30 09:35:12    762s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:35:12    762s] eee: l=2 avDens=0.106012 usedTrk=8879.785179 availTrk=83762.139487 sigTrk=8879.785179
[06/30 09:35:12    762s] eee: l=3 avDens=0.102476 usedTrk=11426.787205 availTrk=111507.076412 sigTrk=11426.787205
[06/30 09:35:12    762s] eee: l=4 avDens=0.039250 usedTrk=4716.489769 availTrk=120165.187091 sigTrk=4716.489769
[06/30 09:35:12    762s] eee: l=5 avDens=0.042320 usedTrk=3827.557331 availTrk=90442.635589 sigTrk=3827.557331
[06/30 09:35:12    762s] eee: l=6 avDens=0.194611 usedTrk=2195.276139 availTrk=11280.323290 sigTrk=2195.276139
[06/30 09:35:12    762s] eee: l=7 avDens=0.143973 usedTrk=2249.537660 availTrk=15624.726942 sigTrk=2249.537660
[06/30 09:35:12    762s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:35:12    762s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:35:12    762s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303505 uaWl=1.000000 uaWlH=0.198300 aWlH=0.000000 lMod=0 pMax=0.832000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:35:12    762s] eee: uC 0.000151 of RC Grid (0 4 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 4 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 5 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 5 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000160 of RC Grid (0 7 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 7 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 8 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 8 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 11 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 11 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000205 of RC Grid (0 12 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000033 of RC Grid (0 12 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 14 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 14 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000155 of RC Grid (0 15 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 15 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 17 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 17 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000150 of RC Grid (0 18 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 18 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (0 20 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 20 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (0 21 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 21 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (0 23 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 23 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (0 24 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 24 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000149 of RC Grid (0 26 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 26 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (0 27 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 27 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000152 of RC Grid (0 29 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 29 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 30 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 30 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000167 of RC Grid (0 32 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 32 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 33 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 33 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 36 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 36 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000172 of RC Grid (0 37 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 37 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 39 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 39 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000153 of RC Grid (0 40 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 40 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (0 42 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 42 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000149 of RC Grid (0 43 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 43 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (0 45 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 45 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (0 46 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (0 46 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000152 of RC Grid (1 4 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 4 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 5 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 5 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000162 of RC Grid (1 7 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 7 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 8 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 8 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 11 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 11 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000212 of RC Grid (1 12 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000031 of RC Grid (1 12 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 14 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 14 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000156 of RC Grid (1 15 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 15 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (1 17 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 17 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000150 of RC Grid (1 18 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 18 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (1 20 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 20 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000148 of RC Grid (1 21 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 21 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (1 23 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 23 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (1 24 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 24 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000149 of RC Grid (1 26 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 26 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (1 27 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 27 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000153 of RC Grid (1 29 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 29 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 30 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 30 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000169 of RC Grid (1 32 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 32 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 33 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 33 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 36 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 36 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000175 of RC Grid (1 37 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 37 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (1 39 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 39 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000154 of RC Grid (1 40 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 40 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (1 42 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 42 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000150 of RC Grid (1 43 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 43 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (1 45 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 45 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000148 of RC Grid (1 46 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (1 46 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000153 of RC Grid (2 4 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 4 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 5 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 5 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000164 of RC Grid (2 7 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 7 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (2 8 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 8 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (2 11 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 11 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000222 of RC Grid (2 12 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000029 of RC Grid (2 12 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 14 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 14 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000158 of RC Grid (2 15 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 15 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 17 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 17 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000151 of RC Grid (2 18 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 18 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (2 20 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 20 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000149 of RC Grid (2 21 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 21 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000148 of RC Grid (2 23 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 23 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (2 24 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 24 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000150 of RC Grid (2 26 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 26 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 27 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 27 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000154 of RC Grid (2 29 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 29 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 30 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 30 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000172 of RC Grid (2 32 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 32 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (2 33 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 33 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (2 36 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 36 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000179 of RC Grid (2 37 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 37 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 39 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 39 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000155 of RC Grid (2 40 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 40 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (2 42 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 42 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000150 of RC Grid (2 43 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 43 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (2 45 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 45 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000148 of RC Grid (2 46 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (2 46 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000150 of RC Grid (3 4 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 4 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (3 5 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 5 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000158 of RC Grid (3 7 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 7 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000144 of RC Grid (3 8 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 8 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000144 of RC Grid (3 11 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 11 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000195 of RC Grid (3 12 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000036 of RC Grid (3 12 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (3 14 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 14 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000153 of RC Grid (3 15 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 15 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (3 17 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 17 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000149 of RC Grid (3 18 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 18 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (3 20 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 20 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000147 of RC Grid (3 21 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 21 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (3 23 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 23 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000146 of RC Grid (3 24 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 24 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000148 of RC Grid (3 26 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 26 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: uC 0.000145 of RC Grid (3 27 6) is <  min uC 0.000257 of layer.
[06/30 09:35:12    762s] eee: uR 0.000042 of RC Grid (3 27 6) is > max uR 0.000014 of layer.
[06/30 09:35:12    762s] eee: NetCapCache creation started. (Current Mem: 3394.477M) 
[06/30 09:35:13    762s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  Curr Mem: 3394.477M) 
[06/30 09:35:13    762s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:35:13    762s] eee: Metal Layers Info:
[06/30 09:35:13    762s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:35:13    762s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:35:13    762s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:35:13    762s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:35:13    762s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:35:13    762s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:35:13    762s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:35:13    762s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:35:13    762s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:35:13    762s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:35:13    762s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:35:13    762s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:35:13    762s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:35:13    762s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:35:13    762s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3394.477M)
[06/30 09:35:13    762s] Effort level <high> specified for reg2reg path_group
[06/30 09:35:14    764s] Cell fpga_top LLGs are deleted
[06/30 09:35:14    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:14    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:14    764s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3394.5M, EPOCH TIME: 1751290514.264287
[06/30 09:35:14    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:14    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:14    764s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3394.5M, EPOCH TIME: 1751290514.265162
[06/30 09:35:14    764s] Max number of tech site patterns supported in site array is 256.
[06/30 09:35:14    764s] Core basic site is CoreSite
[06/30 09:35:14    764s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:35:14    764s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:35:14    764s] Fast DP-INIT is on for default
[06/30 09:35:14    764s] Atter site array init, number of instance map data is 0.
[06/30 09:35:14    764s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.037, REAL:0.032, MEM:3394.5M, EPOCH TIME: 1751290514.297424
[06/30 09:35:14    764s] 
[06/30 09:35:14    764s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:35:14    764s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:35:14    764s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.050, REAL:0.046, MEM:3394.5M, EPOCH TIME: 1751290514.309896
[06/30 09:35:14    764s] Cell fpga_top LLGs are deleted
[06/30 09:35:14    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:14    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:14    764s] Starting delay calculation for Setup views
[06/30 09:35:14    764s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:35:14    764s] #################################################################################
[06/30 09:35:14    764s] # Design Stage: PreRoute
[06/30 09:35:14    764s] # Design Name: fpga_top
[06/30 09:35:14    764s] # Design Mode: 130nm
[06/30 09:35:14    764s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:35:14    764s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:35:14    764s] # Signoff Settings: SI Off 
[06/30 09:35:14    764s] #################################################################################
[06/30 09:35:16    767s] Calculate delays in BcWc mode...
[06/30 09:35:16    767s] Topological Sorting (REAL = 0:00:00.0, MEM = 3392.5M, InitMEM = 3392.5M)
[06/30 09:35:16    767s] Start delay calculation (fullDC) (2 T). (MEM=1878.11)
[06/30 09:35:16    767s] Start AAE Lib Loading. (MEM=1887.390625)
[06/30 09:35:16    767s] End AAE Lib Loading. (MEM=1889.085938 CPU=0:00:00.0 Real=0:00:00.0)
[06/30 09:35:16    767s] End AAE Lib Interpolated Model. (MEM=1889.085938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:35:28    787s] Total number of fetched objects 26134
[06/30 09:35:28    787s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:35:28    787s] End delay calculation. (MEM=1911.95 CPU=0:00:18.1 REAL=0:00:10.0)
[06/30 09:35:29    788s] End delay calculation (fullDC). (MEM=1848.93 CPU=0:00:21.1 REAL=0:00:13.0)
[06/30 09:35:29    788s] *** CDM Built up (cpu=0:00:23.9  real=0:00:15.0  mem= 3810.1M) ***
[06/30 09:35:33    794s] *** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:19.0 totSessionCpu=0:13:18 mem=3802.1M)
[06/30 09:35:47    797s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   167   |   N/A   |   167   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.223   |    240 (240)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    396 (396)     |    -59     |    396 (396)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.929%
Routing Overflow: 0.01% H and 0.04% V
------------------------------------------------------------------

[06/30 09:35:47    797s] Reported timing to dir ./timingReports
[06/30 09:35:47    797s] Total CPU time: 36.47 sec
[06/30 09:35:47    797s] Total Real time: 37.0 sec
[06/30 09:35:47    797s] Total Memory Usage: 3826.070312 Mbytes
[06/30 09:35:48    797s] Info: pop threads available for lower-level modules during optimization.
[06/30 09:35:48    797s] *** timeDesign #1 [finish] () : cpu/real = 0:00:36.4/0:00:36.6 (1.0), totSession cpu/real = 0:13:20.8/0:28:32.8 (0.5), mem = 3826.1M
[06/30 09:35:48    797s] 
[06/30 09:35:48    797s] =============================================================================================
[06/30 09:35:48    797s]  Final TAT Report : timeDesign #1                                               23.14-s088_1
[06/30 09:35:48    797s] =============================================================================================
[06/30 09:35:48    797s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:35:48    797s] ---------------------------------------------------------------------------------------------
[06/30 09:35:48    797s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:35:48    797s] [ OptSummaryReport       ]      1   0:00:00.5  (   1.4 % )     0:00:33.4 /  0:00:33.6    1.0
[06/30 09:35:48    797s] [ DrvReport              ]      1   0:00:11.8  (  32.3 % )     0:00:11.8 /  0:00:01.8    0.2
[06/30 09:35:48    797s] [ ExtractRC              ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    0.9
[06/30 09:35:48    797s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   1.7 % )     0:00:18.9 /  0:00:30.5    1.6
[06/30 09:35:48    797s] [ FullDelayCalc          ]      1   0:00:15.1  (  41.2 % )     0:00:15.1 /  0:00:23.9    1.6
[06/30 09:35:48    797s] [ TimingUpdate           ]      1   0:00:03.2  (   8.8 % )     0:00:03.2 /  0:00:06.1    1.9
[06/30 09:35:48    797s] [ TimingReport           ]      1   0:00:01.5  (   4.2 % )     0:00:01.5 /  0:00:00.6    0.4
[06/30 09:35:48    797s] [ GenerateReports        ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.4    0.6
[06/30 09:35:48    797s] [ MISC                   ]          0:00:02.7  (   7.2 % )     0:00:02.7 /  0:00:02.4    0.9
[06/30 09:35:48    797s] ---------------------------------------------------------------------------------------------
[06/30 09:35:48    797s]  timeDesign #1 TOTAL                0:00:36.6  ( 100.0 % )     0:00:36.6 /  0:00:36.4    1.0
[06/30 09:35:48    797s] ---------------------------------------------------------------------------------------------
[06/30 09:35:48    797s] <CMD> optDesign -preCTS
[06/30 09:35:48    797s] Executing: place_opt_design -opt
[06/30 09:35:48    797s] #% Begin place_opt_design (date=06/30 09:35:48, mem=1852.8M)
[06/30 09:35:48    797s] **INFO: User settings:
[06/30 09:35:48    797s] setDesignMode -process                              130
[06/30 09:35:48    797s] setExtractRCMode -coupling_c_th                     0.4
[06/30 09:35:48    797s] setExtractRCMode -engine                            preRoute
[06/30 09:35:48    797s] setExtractRCMode -relative_c_th                     1
[06/30 09:35:48    797s] setExtractRCMode -total_c_th                        0
[06/30 09:35:48    797s] setUsefulSkewMode -opt_skew_max_allowed_delay       1
[06/30 09:35:48    797s] setUsefulSkewMode -opt_skew_no_boundary             false
[06/30 09:35:48    797s] setDelayCalMode -enable_high_fanout                 true
[06/30 09:35:48    797s] setDelayCalMode -enable_ideal_seq_async_pins        false
[06/30 09:35:48    797s] setDelayCalMode -eng_enablePrePlacedFlow            false
[06/30 09:35:48    797s] setDelayCalMode -engine                             aae
[06/30 09:35:48    797s] setDelayCalMode -ignoreNetLoad                      false
[06/30 09:35:48    797s] setDelayCalMode -socv_accuracy_mode                 low
[06/30 09:35:48    797s] setPlaceMode -maxRouteLayer                         7
[06/30 09:35:48    797s] setPlaceMode -place_design_floorplan_mode           false
[06/30 09:35:48    797s] setPlaceMode -place_detail_check_route              false
[06/30 09:35:48    797s] setPlaceMode -place_detail_preserve_routing         true
[06/30 09:35:48    797s] setPlaceMode -place_detail_remove_affected_routing  false
[06/30 09:35:48    797s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/30 09:35:48    797s] setPlaceMode -place_global_clock_gate_aware         true
[06/30 09:35:48    797s] setPlaceMode -place_global_cong_effort              auto
[06/30 09:35:48    797s] setPlaceMode -place_global_ignore_scan              true
[06/30 09:35:48    797s] setPlaceMode -place_global_ignore_spare             false
[06/30 09:35:48    797s] setPlaceMode -place_global_module_aware_spare       false
[06/30 09:35:48    797s] setPlaceMode -place_global_place_io_pins            false
[06/30 09:35:48    797s] setPlaceMode -place_global_reorder_scan             true
[06/30 09:35:48    797s] setPlaceMode -powerDriven                           false
[06/30 09:35:48    797s] setPlaceMode -timingDriven                          true
[06/30 09:35:48    797s] setAnalysisMode -checkType                          setup
[06/30 09:35:48    797s] setAnalysisMode -clkSrcPath                         true
[06/30 09:35:48    797s] setAnalysisMode -clockPropagation                   forcedIdeal
[06/30 09:35:48    797s] setAnalysisMode -virtualIPO                         false
[06/30 09:35:48    797s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/30 09:35:48    797s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/30 09:35:48    797s] 
[06/30 09:35:48    797s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:13:21.0/0:28:33.5 (0.5), mem = 3826.1M
[06/30 09:35:48    797s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/30 09:35:49    798s] *** Starting GigaPlace ***
[06/30 09:35:49    798s] -earlyGlobalBlockTracks {}                # string, default="", private
[06/30 09:35:49    798s] -earlyGlobalCapacityScreen {}             # string, default="", private
[06/30 09:35:49    798s] There is no track adjustment
[06/30 09:35:49    798s] Starting place_opt_design V2 flow
[06/30 09:35:49    798s] #optDebug: fT-E <X 2 3 1 0>
[06/30 09:35:49    798s] OPERPROF: Starting DPlace-Init at level 1, MEM:3826.1M, EPOCH TIME: 1751290549.727439
[06/30 09:35:49    798s] Processing tracks to init pin-track alignment.
[06/30 09:35:49    798s] z: 1, totalTracks: 1
[06/30 09:35:49    798s] z: 3, totalTracks: 1
[06/30 09:35:49    798s] z: 5, totalTracks: 1
[06/30 09:35:49    798s] z: 7, totalTracks: 1
[06/30 09:35:49    798s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:35:49    798s] Cell fpga_top LLGs are deleted
[06/30 09:35:49    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:49    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:49    798s] # Building fpga_top llgBox search-tree.
[06/30 09:35:49    798s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3822.9M, EPOCH TIME: 1751290549.810392
[06/30 09:35:49    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:49    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:49    798s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3822.9M, EPOCH TIME: 1751290549.815607
[06/30 09:35:49    798s] Max number of tech site patterns supported in site array is 256.
[06/30 09:35:49    798s] Core basic site is CoreSite
[06/30 09:35:49    798s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:35:49    798s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/30 09:35:49    798s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 09:35:49    798s] SiteArray: use 3,309,568 bytes
[06/30 09:35:49    798s] SiteArray: current memory after site array memory allocation 3826.1M
[06/30 09:35:49    798s] SiteArray: FP blocked sites are writable
[06/30 09:35:49    798s] Keep-away cache is enable on metals: 1-7
[06/30 09:35:49    798s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:35:49    798s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3826.1M, EPOCH TIME: 1751290549.884576
[06/30 09:35:49    798s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 09:35:49    798s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.032, REAL:0.020, MEM:3826.1M, EPOCH TIME: 1751290549.904514
[06/30 09:35:49    798s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 09:35:49    798s] Atter site array init, number of instance map data is 0.
[06/30 09:35:49    798s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.100, REAL:0.099, MEM:3826.1M, EPOCH TIME: 1751290549.914309
[06/30 09:35:49    798s] 
[06/30 09:35:49    798s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:35:49    798s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:35:49    798s] OPERPROF:     Starting CMU at level 3, MEM:3826.1M, EPOCH TIME: 1751290549.927737
[06/30 09:35:49    798s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:3826.1M, EPOCH TIME: 1751290549.930986
[06/30 09:35:49    798s] 
[06/30 09:35:49    798s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:35:49    798s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.128, REAL:0.127, MEM:3826.1M, EPOCH TIME: 1751290549.937425
[06/30 09:35:49    798s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3826.1M, EPOCH TIME: 1751290549.937587
[06/30 09:35:49    798s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3826.1M, EPOCH TIME: 1751290549.937872
[06/30 09:35:49    798s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3826.1MB).
[06/30 09:35:49    798s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.232, REAL:0.241, MEM:3826.1M, EPOCH TIME: 1751290549.968063
[06/30 09:35:49    798s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3826.1M, EPOCH TIME: 1751290549.968150
[06/30 09:35:49    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:49    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:50    798s] Cell fpga_top LLGs are deleted
[06/30 09:35:50    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:50    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:50    798s] # Resetting pin-track-align track data.
[06/30 09:35:50    798s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.105, REAL:0.071, MEM:3826.1M, EPOCH TIME: 1751290550.039296
[06/30 09:35:50    798s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:21.5/0:28:35.0 (0.5), mem = 3826.1M
[06/30 09:35:50    798s] VSMManager cleared!
[06/30 09:35:50    798s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:21.5/0:28:35.0 (0.5), mem = 3826.1M
[06/30 09:35:50    798s] 
[06/30 09:35:50    798s] =============================================================================================
[06/30 09:35:50    798s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.14-s088_1
[06/30 09:35:50    798s] =============================================================================================
[06/30 09:35:50    798s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:35:50    798s] ---------------------------------------------------------------------------------------------
[06/30 09:35:50    798s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:35:50    798s] ---------------------------------------------------------------------------------------------
[06/30 09:35:50    798s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:35:50    798s] ---------------------------------------------------------------------------------------------
[06/30 09:35:50    798s] Enable CTE adjustment.
[06/30 09:35:50    798s] Enable Layer aware incrSKP.
[06/30 09:35:50    798s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1856.9M, totSessionCpu=0:13:22 **
[06/30 09:35:50    798s] 
[06/30 09:35:50    798s] Active Setup views: WORST_CASE 
[06/30 09:35:50    798s] Info: 2 threads available for lower-level modules during optimization.
[06/30 09:35:50    798s] GigaOpt running with 2 threads.
[06/30 09:35:50    798s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:21.7/0:28:35.5 (0.5), mem = 3826.1M
[06/30 09:35:50    798s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/30 09:35:50    798s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/30 09:35:50    798s] OPERPROF: Starting DPlace-Init at level 1, MEM:3826.1M, EPOCH TIME: 1751290550.992176
[06/30 09:35:50    798s] Processing tracks to init pin-track alignment.
[06/30 09:35:50    798s] z: 1, totalTracks: 1
[06/30 09:35:50    798s] z: 3, totalTracks: 1
[06/30 09:35:50    798s] z: 5, totalTracks: 1
[06/30 09:35:50    798s] z: 7, totalTracks: 1
[06/30 09:35:50    798s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:35:51    798s] Cell fpga_top LLGs are deleted
[06/30 09:35:51    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    798s] # Building fpga_top llgBox search-tree.
[06/30 09:35:51    798s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3826.1M, EPOCH TIME: 1751290551.034286
[06/30 09:35:51    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    798s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3826.1M, EPOCH TIME: 1751290551.036797
[06/30 09:35:51    798s] Max number of tech site patterns supported in site array is 256.
[06/30 09:35:51    798s] Core basic site is CoreSite
[06/30 09:35:51    798s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:35:51    798s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:35:51    798s] Fast DP-INIT is on for default
[06/30 09:35:51    798s] Keep-away cache is enable on metals: 1-7
[06/30 09:35:51    798s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:35:51    798s] Atter site array init, number of instance map data is 0.
[06/30 09:35:51    798s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.032, MEM:3826.1M, EPOCH TIME: 1751290551.068787
[06/30 09:35:51    798s] 
[06/30 09:35:51    798s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:35:51    798s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:35:51    798s] OPERPROF:     Starting CMU at level 3, MEM:3826.1M, EPOCH TIME: 1751290551.076081
[06/30 09:35:51    798s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:3826.1M, EPOCH TIME: 1751290551.079215
[06/30 09:35:51    798s] 
[06/30 09:35:51    798s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:35:51    798s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.059, REAL:0.053, MEM:3826.1M, EPOCH TIME: 1751290551.087662
[06/30 09:35:51    798s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3826.1M, EPOCH TIME: 1751290551.087874
[06/30 09:35:51    798s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:3826.1M, EPOCH TIME: 1751290551.088564
[06/30 09:35:51    798s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3826.1MB).
[06/30 09:35:51    798s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.131, REAL:0.128, MEM:3826.1M, EPOCH TIME: 1751290551.119771
[06/30 09:35:51    798s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3826.1M, EPOCH TIME: 1751290551.120203
[06/30 09:35:51    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:35:51    799s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.103, REAL:0.062, MEM:3826.1M, EPOCH TIME: 1751290551.182529
[06/30 09:35:51    799s] 
[06/30 09:35:51    799s] Creating Lib Analyzer ...
[06/30 09:35:51    799s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:35:51    799s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:35:51    799s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:35:51    799s] 
[06/30 09:35:51    799s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:35:52    799s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:23 mem=3826.1M
[06/30 09:35:52    799s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:23 mem=3826.1M
[06/30 09:35:52    799s] Creating Lib Analyzer, finished. 
[06/30 09:35:52    799s] #optDebug: fT-S <1 2 3 1 0>
[06/30 09:35:52    799s] Info: IPO magic value 0x8323BEEF.
[06/30 09:35:52    799s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[06/30 09:35:52    799s]       SynthesisEngine workers will not check out additional licenses.
[06/30 09:36:55    800s] **INFO: Using Advanced Metric Collection system.
[06/30 09:36:59    803s] **optDesign ... cpu = 0:00:05, real = 0:01:09, mem = 1807.3M, totSessionCpu=0:13:26 **
[06/30 09:36:59    803s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[06/30 09:36:59    803s] *** optDesign -preCTS ***
[06/30 09:36:59    803s] DRC Margin: user margin 0.0; extra margin 0.2
[06/30 09:36:59    803s] Setup Target Slack: user slack 0; extra slack 0.0
[06/30 09:36:59    803s] Hold Target Slack: user slack 0
[06/30 09:36:59    803s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3826.1M, EPOCH TIME: 1751290619.570751
[06/30 09:36:59    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:36:59    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:36:59    803s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:36:59    803s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.053, REAL:0.059, MEM:3826.1M, EPOCH TIME: 1751290619.630206
[06/30 09:36:59    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:36:59    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:36:59    803s] Multi-VT timing optimization disabled based on library information.
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:36:59    803s] Deleting Lib Analyzer.
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] TimeStamp Deleting Cell Server End ...
[06/30 09:36:59    803s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:36:59    803s] Summary for sequential cells identification: 
[06/30 09:36:59    803s]   Identified SBFF number: 3
[06/30 09:36:59    803s]   Identified MBFF number: 0
[06/30 09:36:59    803s]   Identified SB Latch number: 5
[06/30 09:36:59    803s]   Identified MB Latch number: 0
[06/30 09:36:59    803s]   Not identified SBFF number: 0
[06/30 09:36:59    803s]   Not identified MBFF number: 0
[06/30 09:36:59    803s]   Not identified SB Latch number: 0
[06/30 09:36:59    803s]   Not identified MB Latch number: 0
[06/30 09:36:59    803s]   Number of sequential cells which are not FFs: 2
[06/30 09:36:59    803s]  Visiting view : WORST_CASE
[06/30 09:36:59    803s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:36:59    803s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:36:59    803s]  Visiting view : Best_CASE
[06/30 09:36:59    803s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:36:59    803s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:36:59    803s] TLC MultiMap info (StdDelay):
[06/30 09:36:59    803s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:36:59    803s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:36:59    803s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:36:59    803s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:36:59    803s]  Setting StdDelay to: 25.6ps
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:36:59    803s] 
[06/30 09:36:59    803s] TimeStamp Deleting Cell Server End ...
[06/30 09:37:00    803s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3826.1M, EPOCH TIME: 1751290620.033713
[06/30 09:37:00    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:00    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:00    803s] Cell fpga_top LLGs are deleted
[06/30 09:37:00    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:00    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:00    803s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3826.1M, EPOCH TIME: 1751290620.034165
[06/30 09:37:00    803s] 
[06/30 09:37:00    803s] Creating Lib Analyzer ...
[06/30 09:37:00    803s] 
[06/30 09:37:00    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:37:00    803s] Summary for sequential cells identification: 
[06/30 09:37:00    803s]   Identified SBFF number: 3
[06/30 09:37:00    803s]   Identified MBFF number: 0
[06/30 09:37:00    803s]   Identified SB Latch number: 5
[06/30 09:37:00    803s]   Identified MB Latch number: 0
[06/30 09:37:00    803s]   Not identified SBFF number: 0
[06/30 09:37:00    803s]   Not identified MBFF number: 0
[06/30 09:37:00    803s]   Not identified SB Latch number: 0
[06/30 09:37:00    803s]   Not identified MB Latch number: 0
[06/30 09:37:00    803s]   Number of sequential cells which are not FFs: 2
[06/30 09:37:00    803s]  Visiting view : WORST_CASE
[06/30 09:37:00    803s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:37:00    803s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:37:00    803s]  Visiting view : Best_CASE
[06/30 09:37:00    803s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:37:00    803s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:37:00    803s] TLC MultiMap info (StdDelay):
[06/30 09:37:00    803s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:37:00    803s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:37:00    803s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:37:00    803s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:37:00    803s]  Setting StdDelay to: 25.6ps
[06/30 09:37:00    803s] 
[06/30 09:37:00    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:37:00    803s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:37:00    803s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:37:00    803s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:37:00    803s] 
[06/30 09:37:00    803s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:37:01    804s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:28 mem=3826.1M
[06/30 09:37:01    804s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:28 mem=3826.1M
[06/30 09:37:01    804s] Creating Lib Analyzer, finished. 
[06/30 09:37:01    804s] ### Creating TopoMgr, started
[06/30 09:37:01    804s] ### Creating TopoMgr, finished
[06/30 09:37:01    804s] #optDebug: Start CG creation (mem=3826.1M)
[06/30 09:37:01    804s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:01    804s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:01    805s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:01    805s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:02    805s] ToF 969.8460um
[06/30 09:37:02    805s] (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgPrt (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgEgp (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgPbk (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgNrb(cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgObs (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgCon (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s]  ...processing cgPdm (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=3876.1M)
[06/30 09:37:02    805s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:02    805s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:02    805s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:03    805s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:03    806s] {MMLU 0 0 29137}
[06/30 09:37:03    806s] [oiLAM] Zs 7, 8
[06/30 09:37:03    806s] ### Creating LA Mngr. totSessionCpu=0:13:29 mem=3876.1M
[06/30 09:37:03    806s] ### Creating LA Mngr, finished. totSessionCpu=0:13:29 mem=3876.1M
[06/30 09:37:03    806s] Running pre-eGR process
[06/30 09:37:03    806s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.66 MB )
[06/30 09:37:03    806s] (I)      Initializing eGR engine (regular)
[06/30 09:37:03    806s] Set min layer with default ( 2 )
[06/30 09:37:03    806s] Set max layer with default ( 127 )
[06/30 09:37:03    806s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:37:03    806s] Min route layer (adjusted) = 2
[06/30 09:37:03    806s] Max route layer (adjusted) = 7
[06/30 09:37:03    806s] (I)      clean place blk overflow:
[06/30 09:37:03    806s] (I)      H : enabled 1.00 0
[06/30 09:37:03    806s] (I)      V : enabled 1.00 0
[06/30 09:37:03    806s] (I)      Initializing eGR engine (regular)
[06/30 09:37:03    806s] Set min layer with default ( 2 )
[06/30 09:37:03    806s] Set max layer with default ( 127 )
[06/30 09:37:03    806s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:37:03    806s] Min route layer (adjusted) = 2
[06/30 09:37:03    806s] Max route layer (adjusted) = 7
[06/30 09:37:03    806s] (I)      clean place blk overflow:
[06/30 09:37:03    806s] (I)      H : enabled 1.00 0
[06/30 09:37:03    806s] (I)      V : enabled 1.00 0
[06/30 09:37:03    806s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.66 MB )
[06/30 09:37:03    806s] (I)      Running eGR Regular flow
[06/30 09:37:03    806s] (I)      # wire layers (front) : 8
[06/30 09:37:03    806s] (I)      # wire layers (back)  : 0
[06/30 09:37:03    806s] (I)      min wire layer : 1
[06/30 09:37:03    806s] (I)      max wire layer : 7
[06/30 09:37:03    806s] (I)      # cut layers (front) : 7
[06/30 09:37:03    806s] (I)      # cut layers (back)  : 0
[06/30 09:37:03    806s] (I)      min cut layer : 1
[06/30 09:37:03    806s] (I)      max cut layer : 6
[06/30 09:37:03    806s] (I)      ================================= Layers =================================
[06/30 09:37:03    806s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:37:03    806s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:37:03    806s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:37:03    806s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:37:03    806s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:37:03    806s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:37:03    806s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:37:03    806s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:37:03    806s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:37:03    806s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:37:03    806s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:37:03    806s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:37:03    806s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:37:03    806s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:37:03    806s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:37:03    806s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:37:03    806s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:37:03    806s] (I)      Started Import and model ( Curr Mem: 3.66 MB )
[06/30 09:37:03    806s] (I)      Number of ignored instance 0
[06/30 09:37:03    806s] (I)      Number of inbound cells 84
[06/30 09:37:03    806s] (I)      Number of opened ILM blockages 0
[06/30 09:37:03    806s] (I)      Number of instances temporarily fixed by detailed placement 76
[06/30 09:37:03    806s] (I)      numMoveCells=23595, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[06/30 09:37:03    806s] (I)      cell height: 3780, count: 23595
[06/30 09:37:03    806s] (I)      Number of nets = 24974 ( 4163 ignored )
[06/30 09:37:03    806s] (I)      rowRegion is not equal to core box, resetting core box
[06/30 09:37:03    806s] (I)      rowRegion : (425480, 425420) - (1431080, 1510280)
[06/30 09:37:03    806s] (I)      coreBox   : (425480, 425420) - (1431080, 1510700)
[06/30 09:37:03    806s] (I)      Identified Clock instances: Flop 80, Clock buffer/inverter 0, Gate 0, Logic 2
[06/30 09:37:04    806s] (I)      == Non-default Options ==
[06/30 09:37:04    806s] (I)      Maximum routing layer                              : 7
[06/30 09:37:04    806s] (I)      Top routing layer                                  : 7
[06/30 09:37:04    806s] (I)      Buffering-aware routing                            : true
[06/30 09:37:04    806s] (I)      Spread congestion away from blockages              : true
[06/30 09:37:04    806s] (I)      Number of threads                                  : 2
[06/30 09:37:04    806s] (I)      Overflow penalty cost                              : 10
[06/30 09:37:04    806s] (I)      Punch through distance                             : 6000.960000
[06/30 09:37:04    806s] (I)      Source-to-sink ratio                               : 0.300000
[06/30 09:37:04    806s] (I)      Route tie net to shape                             : auto
[06/30 09:37:04    806s] (I)      Method to set GCell size                           : row
[06/30 09:37:04    806s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:37:04    806s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:37:04    806s] (I)      ============== Pin Summary ==============
[06/30 09:37:04    806s] (I)      +-------+--------+---------+------------+
[06/30 09:37:04    806s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:37:04    806s] (I)      +-------+--------+---------+------------+
[06/30 09:37:04    806s] (I)      |     1 |  83879 |   99.58 |        Pin |
[06/30 09:37:04    806s] (I)      |     2 |     80 |    0.09 | Pin access |
[06/30 09:37:04    806s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:37:04    806s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:37:04    806s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:37:04    806s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:37:04    806s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:37:04    806s] (I)      +-------+--------+---------+------------+
[06/30 09:37:04    806s] (I)      Custom ignore net properties:
[06/30 09:37:04    806s] (I)      1 : NotLegal
[06/30 09:37:04    806s] (I)      Default ignore net properties:
[06/30 09:37:04    806s] (I)      1 : Special
[06/30 09:37:04    806s] (I)      2 : Analog
[06/30 09:37:04    806s] (I)      3 : Fixed
[06/30 09:37:04    806s] (I)      4 : Skipped
[06/30 09:37:04    806s] (I)      5 : MixedSignal
[06/30 09:37:04    806s] (I)      Prerouted net properties:
[06/30 09:37:04    806s] (I)      1 : NotLegal
[06/30 09:37:04    806s] (I)      2 : Special
[06/30 09:37:04    806s] (I)      3 : Analog
[06/30 09:37:04    806s] (I)      4 : Fixed
[06/30 09:37:04    806s] (I)      5 : Skipped
[06/30 09:37:04    806s] (I)      6 : MixedSignal
[06/30 09:37:04    806s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:37:04    806s] (I)      Use row-based GCell size
[06/30 09:37:04    806s] (I)      Use row-based GCell align
[06/30 09:37:04    806s] (I)      layer 0 area = 90000
[06/30 09:37:04    806s] (I)      layer 1 area = 144000
[06/30 09:37:04    806s] (I)      layer 2 area = 144000
[06/30 09:37:04    806s] (I)      layer 3 area = 144000
[06/30 09:37:04    806s] (I)      layer 4 area = 144000
[06/30 09:37:04    806s] (I)      layer 5 area = 0
[06/30 09:37:04    806s] (I)      layer 6 area = 0
[06/30 09:37:04    806s] (I)      GCell unit size   : 3780
[06/30 09:37:04    806s] (I)      GCell multiplier  : 1
[06/30 09:37:04    806s] (I)      GCell row height  : 3780
[06/30 09:37:04    806s] (I)      Actual row height : 3780
[06/30 09:37:04    806s] (I)      GCell align ref   : 425480 425420
[06/30 09:37:04    806s] [NR-eGR] Track table information for default rule: 
[06/30 09:37:04    806s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:37:04    806s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:37:04    806s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:37:04    806s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:37:04    806s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:37:04    806s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:37:04    806s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:37:04    806s] (I)      ================ Default via =================
[06/30 09:37:04    806s] (I)      +---+-------------------+--------------------+
[06/30 09:37:04    806s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:37:04    806s] (I)      +---+-------------------+--------------------+
[06/30 09:37:04    806s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:37:04    806s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:37:04    806s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:37:04    806s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:37:04    806s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:37:04    806s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:37:04    806s] (I)      +---+-------------------+--------------------+
[06/30 09:37:04    806s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:37:04    806s] [NR-eGR] Read 39015 PG shapes
[06/30 09:37:04    806s] [NR-eGR] Read 0 clock shapes
[06/30 09:37:04    806s] [NR-eGR] Read 0 other shapes
[06/30 09:37:04    806s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:37:04    806s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:37:04    806s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:37:04    806s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:37:04    806s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:37:04    806s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:37:04    806s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:37:04    806s] [NR-eGR] #Other Blockages    : 0
[06/30 09:37:04    806s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:37:04    806s] [NR-eGR] #prerouted nets         : 0
[06/30 09:37:04    806s] [NR-eGR] #prerouted special nets : 0
[06/30 09:37:04    806s] [NR-eGR] #prerouted wires        : 0
[06/30 09:37:04    806s] [NR-eGR] Read 24974 nets ( ignored 0 )
[06/30 09:37:04    806s] (I)        Front-side 24974 ( ignored 0 )
[06/30 09:37:04    806s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:37:04    806s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : pReset[0]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : prog_clk[0]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/30 09:37:04    806s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/30 09:37:04    806s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/30 09:37:04    806s] (I)      handle routing halo
[06/30 09:37:04    806s] (I)      Reading macro buffers
[06/30 09:37:04    806s] (I)      Number of macro buffers: 0
[06/30 09:37:04    806s] (I)      early_global_route_priority property id does not exist.
[06/30 09:37:04    806s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:37:04    807s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:37:04    807s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:37:04    807s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:37:04    807s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:37:04    807s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:37:04    807s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:37:04    807s] (I)      Number of ignored nets                =      0
[06/30 09:37:04    807s] (I)      Number of connected nets              =      0
[06/30 09:37:04    807s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:37:04    807s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:37:04    807s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:37:04    807s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:37:04    807s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:37:04    807s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:37:04    807s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:37:04    807s] (I)      Constructing bin map
[06/30 09:37:04    807s] (I)      Initialize bin information with width=7560 height=7560
[06/30 09:37:04    807s] (I)      Done constructing bin map
[06/30 09:37:04    807s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/30 09:37:04    807s] (I)      Ndr track 0 does not exist
[06/30 09:37:04    807s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:37:04    807s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:37:04    807s] (I)      Core area           : (425480, 425420) - (1431080, 1510280)
[06/30 09:37:04    807s] (I)      Site width          :   480  (dbu)
[06/30 09:37:04    807s] (I)      Row height          :  3780  (dbu)
[06/30 09:37:04    807s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:37:04    807s] (I)      GCell width         :  3780  (dbu)
[06/30 09:37:04    807s] (I)      GCell height        :  3780  (dbu)
[06/30 09:37:04    807s] (I)      Grid                :   491   512     7
[06/30 09:37:04    807s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:37:04    807s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:37:04    807s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:37:04    807s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:37:04    807s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:37:04    807s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:37:04    807s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:37:04    807s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:37:04    807s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:37:04    807s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:37:04    807s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:37:04    807s] (I)      --------------------------------------------------------
[06/30 09:37:04    807s] 
[06/30 09:37:04    807s] [NR-eGR] ============ Routing rule table ============
[06/30 09:37:04    807s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24907
[06/30 09:37:04    807s] [NR-eGR] ========================================
[06/30 09:37:04    807s] [NR-eGR] 
[06/30 09:37:04    807s] (I)      ==== NDR : (Default) ====
[06/30 09:37:04    807s] (I)      +--------------+--------+
[06/30 09:37:04    807s] (I)      |           ID |      0 |
[06/30 09:37:04    807s] (I)      |      Default |    yes |
[06/30 09:37:04    807s] (I)      |  Clk Special |     no |
[06/30 09:37:04    807s] (I)      | Hard spacing |     no |
[06/30 09:37:04    807s] (I)      |    NDR track | (none) |
[06/30 09:37:04    807s] (I)      |      NDR via | (none) |
[06/30 09:37:04    807s] (I)      |  Extra space |      0 |
[06/30 09:37:04    807s] (I)      |      Shields |      0 |
[06/30 09:37:04    807s] (I)      |   Demand (H) |      1 |
[06/30 09:37:04    807s] (I)      |   Demand (V) |      1 |
[06/30 09:37:04    807s] (I)      |        #Nets |  24907 |
[06/30 09:37:04    807s] (I)      +--------------+--------+
[06/30 09:37:04    807s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:37:04    807s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:37:04    807s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:37:04    807s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:37:04    807s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:37:04    807s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:37:04    807s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:37:04    807s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:37:04    807s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:37:04    807s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:37:04    807s] (I)      =============== Blocked Tracks ===============
[06/30 09:37:04    807s] (I)      +-------+---------+----------+---------------+
[06/30 09:37:04    807s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:37:04    807s] (I)      +-------+---------+----------+---------------+
[06/30 09:37:04    807s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:37:04    807s] (I)      |     2 | 2262528 |   933868 |        41.28% |
[06/30 09:37:04    807s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:37:04    807s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:37:04    807s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:37:04    807s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:37:04    807s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:37:04    807s] (I)      +-------+---------+----------+---------------+
[06/30 09:37:04    807s] (I)      Finished Import and model ( CPU: 0.98 sec, Real: 1.04 sec, Curr Mem: 3.71 MB )
[06/30 09:37:04    807s] (I)      Reset routing kernel
[06/30 09:37:04    807s] (I)      Started Global Routing ( Curr Mem: 3.71 MB )
[06/30 09:37:04    807s] (I)      totalPins=80007  totalGlobalPin=78031 (97.53%)
[06/30 09:37:04    807s] (I)      ================== Net Group Info ===================
[06/30 09:37:04    807s] (I)      +----+----------------+--------------+--------------+
[06/30 09:37:04    807s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:37:04    807s] (I)      +----+----------------+--------------+--------------+
[06/30 09:37:04    807s] (I)      |  1 |          24907 |    Metal2(2) | TopMetal2(7) |
[06/30 09:37:04    807s] (I)      +----+----------------+--------------+--------------+
[06/30 09:37:04    807s] (I)      total 2D Cap : 4291122 = (2475168 H, 1815954 V)
[06/30 09:37:04    807s] (I)      total 2D Demand : 1972 = (1972 H, 0 V)
[06/30 09:37:04    807s] (I)      init route region map
[06/30 09:37:04    807s] (I)      #blocked GCells = 74425
[06/30 09:37:04    807s] (I)      #regions = 1031
[06/30 09:37:04    807s] (I)      init safety region map
[06/30 09:37:04    807s] (I)      #blocked GCells = 74425
[06/30 09:37:04    807s] (I)      #regions = 1031
[06/30 09:37:04    807s] (I)      Adjusted 0 GCells for pin access
[06/30 09:37:04    807s] (I)      #blocked areas for congestion spreading : 284
[06/30 09:37:04    807s] [NR-eGR] Layer group 1: route 24907 net(s) in layer range [2, 7]
[06/30 09:37:04    807s] (I)      
[06/30 09:37:04    807s] (I)      ============  Phase 1a Route ============
[06/30 09:37:05    807s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 59
[06/30 09:37:05    807s] (I)      Usage: 220714 = (111065 H, 109649 V) = (4.49% H, 6.04% V) = (4.198e+05um H, 4.145e+05um V)
[06/30 09:37:05    807s] (I)      
[06/30 09:37:05    807s] (I)      ============  Phase 1b Route ============
[06/30 09:37:05    808s] (I)      Usage: 220716 = (111067 H, 109649 V) = (4.49% H, 6.04% V) = (4.198e+05um H, 4.145e+05um V)
[06/30 09:37:05    808s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 8.343065e+05um
[06/30 09:37:05    808s] (I)      Congestion metric : 0.00%H 0.67%V, 0.67%HV
[06/30 09:37:05    808s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:37:05    808s] (I)      
[06/30 09:37:05    808s] (I)      ============  Phase 1c Route ============
[06/30 09:37:05    808s] (I)      Level2 Grid: 99 x 103
[06/30 09:37:05    808s] (I)      Usage: 220742 = (111093 H, 109649 V) = (4.49% H, 6.04% V) = (4.199e+05um H, 4.145e+05um V)
[06/30 09:37:05    808s] (I)      
[06/30 09:37:05    808s] (I)      ============  Phase 1d Route ============
[06/30 09:37:05    808s] (I)      Usage: 220745 = (111096 H, 109649 V) = (4.49% H, 6.04% V) = (4.199e+05um H, 4.145e+05um V)
[06/30 09:37:05    808s] (I)      
[06/30 09:37:05    808s] (I)      ============  Phase 1e Route ============
[06/30 09:37:05    808s] (I)      Usage: 220745 = (111096 H, 109649 V) = (4.49% H, 6.04% V) = (4.199e+05um H, 4.145e+05um V)
[06/30 09:37:05    808s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 8.344161e+05um
[06/30 09:37:05    808s] (I)      
[06/30 09:37:05    808s] (I)      ============  Phase 1l Route ============
[06/30 09:37:05    808s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:37:05    808s] (I)      Layer  2:    1349537    117757         5      839655     1418265    (37.19%) 
[06/30 09:37:05    808s] (I)      Layer  3:     858404     93587       172     1019427      956419    (51.59%) 
[06/30 09:37:05    808s] (I)      Layer  4:     998819     29673         0     1151892     1106028    (51.02%) 
[06/30 09:37:05    808s] (I)      Layer  5:     857582     18621       144     1019789      956056    (51.61%) 
[06/30 09:37:05    808s] (I)      Layer  6:     131453         0         0      180205      108919    (62.33%) 
[06/30 09:37:05    808s] (I)      Layer  7:     112356         0         0      128927      108174    (54.38%) 
[06/30 09:37:05    808s] (I)      Total:       4308151    259638       321     4339892     4653860    (48.25%) 
[06/30 09:37:05    808s] (I)      
[06/30 09:37:05    808s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:37:05    808s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:37:05    808s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:37:05    808s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/30 09:37:05    808s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:37:05    808s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:37:05    808s] [NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:37:05    808s] [NR-eGR]  Metal3 ( 3)        24( 0.02%)        47( 0.04%)   ( 0.06%) 
[06/30 09:37:05    808s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:37:05    808s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/30 09:37:05    808s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:37:05    808s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:37:05    808s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:37:05    808s] [NR-eGR]        Total        33( 0.00%)        93( 0.01%)   ( 0.02%) 
[06/30 09:37:05    808s] [NR-eGR] 
[06/30 09:37:05    808s] (I)      Finished Global Routing ( CPU: 1.61 sec, Real: 1.43 sec, Curr Mem: 3.73 MB )
[06/30 09:37:05    808s] (I)      Updating congestion map
[06/30 09:37:05    808s] (I)      total 2D Cap : 4320051 = (2486612 H, 1833439 V)
[06/30 09:37:06    809s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[06/30 09:37:06    809s] (I)      Running track assignment and export wires
[06/30 09:37:06    809s] (I)      Delete wires for 24907 nets 
[06/30 09:37:06    809s] (I)      ============= Track Assignment ============
[06/30 09:37:06    809s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.72 MB )
[06/30 09:37:06    809s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:37:06    809s] (I)      Run Multi-thread track assignment
[06/30 09:37:06    809s] (I)      Finished Track Assignment (2T) ( CPU: 0.64 sec, Real: 0.39 sec, Curr Mem: 3.74 MB )
[06/30 09:37:06    809s] (I)      Started Export ( Curr Mem: 3.74 MB )
[06/30 09:37:06    809s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:37:06    809s] [NR-eGR] Total eGR-routed clock nets wire length: 2694um, number of vias: 273
[06/30 09:37:06    809s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:37:06    810s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:37:06    810s] [NR-eGR] ---------------------------------------
[06/30 09:37:06    810s] [NR-eGR]  Metal1     (1V)             0   79727 
[06/30 09:37:06    810s] [NR-eGR]  Metal2     (2H)        327985  114994 
[06/30 09:37:06    810s] [NR-eGR]  Metal3     (3V)        357463    7143 
[06/30 09:37:06    810s] [NR-eGR]  Metal4     (4H)        109122    3279 
[06/30 09:37:06    810s] [NR-eGR]  Metal5     (5V)         71074      18 
[06/30 09:37:06    810s] [NR-eGR]  TopMetal1  (6H)            10       0 
[06/30 09:37:06    810s] [NR-eGR]  TopMetal2  (7V)             0       0 
[06/30 09:37:06    810s] [NR-eGR] ---------------------------------------
[06/30 09:37:06    810s] [NR-eGR]             Total       865653  205161 
[06/30 09:37:06    810s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:37:06    810s] [NR-eGR] Total half perimeter of net bounding box: 557340um
[06/30 09:37:06    810s] [NR-eGR] Total length: 865653um, number of vias: 205161
[06/30 09:37:06    810s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:37:06    810s] (I)      == Layer wire length by net rule ==
[06/30 09:37:06    810s] (I)                          Default 
[06/30 09:37:06    810s] (I)      ----------------------------
[06/30 09:37:06    810s] (I)       Metal1     (1V)        0um 
[06/30 09:37:06    810s] (I)       Metal2     (2H)   327985um 
[06/30 09:37:06    810s] (I)       Metal3     (3V)   357463um 
[06/30 09:37:06    810s] (I)       Metal4     (4H)   109122um 
[06/30 09:37:06    810s] (I)       Metal5     (5V)    71074um 
[06/30 09:37:06    810s] (I)       TopMetal1  (6H)       10um 
[06/30 09:37:06    810s] (I)       TopMetal2  (7V)        0um 
[06/30 09:37:06    810s] (I)      ----------------------------
[06/30 09:37:06    810s] (I)                  Total  865653um 
[06/30 09:37:06    810s] (I)      == Layer via count by net rule ==
[06/30 09:37:06    810s] (I)                         Default 
[06/30 09:37:06    810s] (I)      ---------------------------
[06/30 09:37:06    810s] (I)       Metal1     (1V)     79727 
[06/30 09:37:06    810s] (I)       Metal2     (2H)    114994 
[06/30 09:37:06    810s] (I)       Metal3     (3V)      7143 
[06/30 09:37:06    810s] (I)       Metal4     (4H)      3279 
[06/30 09:37:06    810s] (I)       Metal5     (5V)        18 
[06/30 09:37:06    810s] (I)       TopMetal1  (6H)         0 
[06/30 09:37:06    810s] (I)       TopMetal2  (7V)         0 
[06/30 09:37:06    810s] (I)      ---------------------------
[06/30 09:37:06    810s] (I)                  Total   205161 
[06/30 09:37:07    810s] (I)      Finished Export ( CPU: 0.95 sec, Real: 0.88 sec, Curr Mem: 3.70 MB )
[06/30 09:37:07    810s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:37:07    810s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.40 sec, Real: 3.97 sec, Curr Mem: 3.70 MB )
[06/30 09:37:07    810s] [NR-eGR] Finished Early Global Route ( CPU: 4.44 sec, Real: 4.06 sec, Curr Mem: 3.65 MB )
[06/30 09:37:07    810s] (I)      ============================================ Runtime Summary =============================================
[06/30 09:37:07    810s] (I)       Step                                                       %       Start      Finish      Real       CPU 
[06/30 09:37:07    810s] (I)      ----------------------------------------------------------------------------------------------------------
[06/30 09:37:07    810s] (I)       Early Global Route                                   100.00%  300.65 sec  304.70 sec  4.06 sec  4.44 sec 
[06/30 09:37:07    810s] (I)       +-Early Global Route kernel                           97.85%  300.71 sec  304.68 sec  3.97 sec  4.40 sec 
[06/30 09:37:07    810s] (I)       | +-Import and model                                  25.58%  300.72 sec  301.76 sec  1.04 sec  0.98 sec 
[06/30 09:37:07    810s] (I)       | | +-Create place DB                                 13.26%  300.72 sec  301.26 sec  0.54 sec  0.50 sec 
[06/30 09:37:07    810s] (I)       | | | +-Import place data                             13.25%  300.72 sec  301.26 sec  0.54 sec  0.50 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read instances and placement                 3.41%  300.72 sec  300.86 sec  0.14 sec  0.12 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read nets                                    9.11%  300.86 sec  301.23 sec  0.37 sec  0.35 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read rows                                    0.00%  301.23 sec  301.23 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read module constraints                      0.00%  301.26 sec  301.26 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | +-Create route DB                                 11.24%  301.26 sec  301.72 sec  0.46 sec  0.44 sec 
[06/30 09:37:07    810s] (I)       | | | +-Import route data (2T)                        11.21%  301.26 sec  301.72 sec  0.45 sec  0.44 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read blockages ( Layer 2-7 )                 0.80%  301.32 sec  301.35 sec  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read routing blockages                     0.00%  301.32 sec  301.32 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read bump blockages                        0.00%  301.32 sec  301.32 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read instance blockages                    0.34%  301.32 sec  301.33 sec  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read PG blockages                          0.41%  301.33 sec  301.35 sec  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)       | | | | | | +-Allocate memory for PG via list          0.09%  301.33 sec  301.34 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read clock blockages                       0.00%  301.35 sec  301.35 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read other blockages                       0.00%  301.35 sec  301.35 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read halo blockages                        0.01%  301.35 sec  301.35 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  301.35 sec  301.35 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read blackboxes                              0.00%  301.35 sec  301.35 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read prerouted                               0.01%  301.35 sec  301.35 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Read nets                                    0.75%  301.35 sec  301.38 sec  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Set up via pillars                           1.20%  301.40 sec  301.45 sec  0.05 sec  0.05 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Initialize 3D grid graph                     0.35%  301.46 sec  301.47 sec  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Model blockage capacity                      5.28%  301.48 sec  301.70 sec  0.21 sec  0.20 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Initialize 3D capacity                     4.99%  301.48 sec  301.69 sec  0.20 sec  0.19 sec 
[06/30 09:37:07    810s] (I)       | | +-Read aux data                                    0.25%  301.72 sec  301.73 sec  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)       | | +-Others data preparation                          0.00%  301.73 sec  301.73 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | +-Create route kernel                              0.53%  301.73 sec  301.75 sec  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)       | +-Global Routing                                    35.22%  301.76 sec  303.19 sec  1.43 sec  1.61 sec 
[06/30 09:37:07    810s] (I)       | | +-Initialization                                   1.68%  301.76 sec  301.83 sec  0.07 sec  0.07 sec 
[06/30 09:37:07    810s] (I)       | | +-Net group 1                                     31.73%  301.84 sec  303.13 sec  1.29 sec  1.47 sec 
[06/30 09:37:07    810s] (I)       | | | +-Generate topology (2T)                         3.15%  301.84 sec  301.97 sec  0.13 sec  0.11 sec 
[06/30 09:37:07    810s] (I)       | | | +-Phase 1a                                       6.73%  302.21 sec  302.49 sec  0.27 sec  0.30 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Pattern routing (2T)                         4.68%  302.21 sec  302.40 sec  0.19 sec  0.22 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Pattern Routing Avoiding Blockages           1.08%  302.41 sec  302.45 sec  0.04 sec  0.04 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Add via demand to 2D                         0.89%  302.45 sec  302.49 sec  0.04 sec  0.03 sec 
[06/30 09:37:07    810s] (I)       | | | +-Phase 1b                                       2.65%  302.49 sec  302.60 sec  0.11 sec  0.11 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Monotonic routing (2T)                       1.51%  302.49 sec  302.55 sec  0.06 sec  0.07 sec 
[06/30 09:37:07    810s] (I)       | | | +-Phase 1c                                       1.40%  302.60 sec  302.65 sec  0.06 sec  0.06 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Two level Routing                            1.40%  302.60 sec  302.65 sec  0.06 sec  0.06 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Two Level Routing (Regular)                1.06%  302.60 sec  302.64 sec  0.04 sec  0.04 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Two Level Routing (Strong)                 0.14%  302.64 sec  302.65 sec  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.09%  302.65 sec  302.65 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | +-Phase 1d                                       3.87%  302.65 sec  302.81 sec  0.16 sec  0.23 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Detoured routing (2T)                        3.86%  302.65 sec  302.81 sec  0.16 sec  0.23 sec 
[06/30 09:37:07    810s] (I)       | | | +-Phase 1e                                       0.79%  302.81 sec  302.84 sec  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Route legalization                           0.71%  302.81 sec  302.84 sec  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Legalize Blockage Violations               0.60%  302.81 sec  302.83 sec  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)       | | | | | +-Legalize Reach Aware Violations            0.11%  302.83 sec  302.84 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | | | +-Phase 1l                                       7.04%  302.84 sec  303.13 sec  0.29 sec  0.39 sec 
[06/30 09:37:07    810s] (I)       | | | | +-Layer assignment (2T)                        6.07%  302.88 sec  303.13 sec  0.25 sec  0.36 sec 
[06/30 09:37:07    810s] (I)       | +-Export cong map                                    4.87%  303.19 sec  303.39 sec  0.20 sec  0.19 sec 
[06/30 09:37:07    810s] (I)       | | +-Export 2D cong map                               1.15%  303.34 sec  303.39 sec  0.05 sec  0.05 sec 
[06/30 09:37:07    810s] (I)       | +-Extract Global 3D Wires                            0.47%  303.39 sec  303.41 sec  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)       | +-Track Assignment (2T)                              9.56%  303.41 sec  303.80 sec  0.39 sec  0.64 sec 
[06/30 09:37:07    810s] (I)       | | +-Initialization                                   0.16%  303.41 sec  303.42 sec  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)       | | +-Track Assignment Kernel                          9.22%  303.42 sec  303.80 sec  0.37 sec  0.62 sec 
[06/30 09:37:07    810s] (I)       | | +-Free Memory                                      0.00%  303.80 sec  303.80 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)       | +-Export                                            21.65%  303.80 sec  304.68 sec  0.88 sec  0.95 sec 
[06/30 09:37:07    810s] (I)       | | +-Export DB wires                                  3.52%  303.80 sec  303.95 sec  0.14 sec  0.25 sec 
[06/30 09:37:07    810s] (I)       | | | +-Export all nets (2T)                           2.29%  303.82 sec  303.91 sec  0.09 sec  0.17 sec 
[06/30 09:37:07    810s] (I)       | | | +-Set wire vias (2T)                             0.84%  303.91 sec  303.95 sec  0.03 sec  0.06 sec 
[06/30 09:37:07    810s] (I)       | | +-Report wirelength                                4.79%  303.95 sec  304.14 sec  0.19 sec  0.17 sec 
[06/30 09:37:07    810s] (I)       | | +-Update net boxes                                 2.04%  304.14 sec  304.22 sec  0.08 sec  0.10 sec 
[06/30 09:37:07    810s] (I)       | | +-Update timing                                   11.18%  304.22 sec  304.68 sec  0.45 sec  0.42 sec 
[06/30 09:37:07    810s] (I)       | +-Postprocess design                                 0.04%  304.68 sec  304.68 sec  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)      ========================== Summary by functions ==========================
[06/30 09:37:07    810s] (I)       Lv  Step                                           %      Real       CPU 
[06/30 09:37:07    810s] (I)      --------------------------------------------------------------------------
[06/30 09:37:07    810s] (I)        0  Early Global Route                       100.00%  4.06 sec  4.44 sec 
[06/30 09:37:07    810s] (I)        1  Early Global Route kernel                 97.85%  3.97 sec  4.40 sec 
[06/30 09:37:07    810s] (I)        2  Global Routing                            35.22%  1.43 sec  1.61 sec 
[06/30 09:37:07    810s] (I)        2  Import and model                          25.58%  1.04 sec  0.98 sec 
[06/30 09:37:07    810s] (I)        2  Export                                    21.65%  0.88 sec  0.95 sec 
[06/30 09:37:07    810s] (I)        2  Track Assignment (2T)                      9.56%  0.39 sec  0.64 sec 
[06/30 09:37:07    810s] (I)        2  Export cong map                            4.87%  0.20 sec  0.19 sec 
[06/30 09:37:07    810s] (I)        2  Extract Global 3D Wires                    0.47%  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)        2  Postprocess design                         0.04%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        3  Net group 1                               31.73%  1.29 sec  1.47 sec 
[06/30 09:37:07    810s] (I)        3  Create place DB                           13.26%  0.54 sec  0.50 sec 
[06/30 09:37:07    810s] (I)        3  Create route DB                           11.24%  0.46 sec  0.44 sec 
[06/30 09:37:07    810s] (I)        3  Update timing                             11.18%  0.45 sec  0.42 sec 
[06/30 09:37:07    810s] (I)        3  Track Assignment Kernel                    9.22%  0.37 sec  0.62 sec 
[06/30 09:37:07    810s] (I)        3  Report wirelength                          4.79%  0.19 sec  0.17 sec 
[06/30 09:37:07    810s] (I)        3  Export DB wires                            3.52%  0.14 sec  0.25 sec 
[06/30 09:37:07    810s] (I)        3  Update net boxes                           2.04%  0.08 sec  0.10 sec 
[06/30 09:37:07    810s] (I)        3  Initialization                             1.83%  0.07 sec  0.07 sec 
[06/30 09:37:07    810s] (I)        3  Export 2D cong map                         1.15%  0.05 sec  0.05 sec 
[06/30 09:37:07    810s] (I)        3  Create route kernel                        0.53%  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)        3  Read aux data                              0.25%  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        4  Import place data                         13.25%  0.54 sec  0.50 sec 
[06/30 09:37:07    810s] (I)        4  Import route data (2T)                    11.21%  0.45 sec  0.44 sec 
[06/30 09:37:07    810s] (I)        4  Phase 1l                                   7.04%  0.29 sec  0.39 sec 
[06/30 09:37:07    810s] (I)        4  Phase 1a                                   6.73%  0.27 sec  0.30 sec 
[06/30 09:37:07    810s] (I)        4  Phase 1d                                   3.87%  0.16 sec  0.23 sec 
[06/30 09:37:07    810s] (I)        4  Generate topology (2T)                     3.15%  0.13 sec  0.11 sec 
[06/30 09:37:07    810s] (I)        4  Phase 1b                                   2.65%  0.11 sec  0.11 sec 
[06/30 09:37:07    810s] (I)        4  Export all nets (2T)                       2.29%  0.09 sec  0.17 sec 
[06/30 09:37:07    810s] (I)        4  Phase 1c                                   1.40%  0.06 sec  0.06 sec 
[06/30 09:37:07    810s] (I)        4  Set wire vias (2T)                         0.84%  0.03 sec  0.06 sec 
[06/30 09:37:07    810s] (I)        4  Phase 1e                                   0.79%  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)        5  Read nets                                  9.86%  0.40 sec  0.38 sec 
[06/30 09:37:07    810s] (I)        5  Layer assignment (2T)                      6.07%  0.25 sec  0.36 sec 
[06/30 09:37:07    810s] (I)        5  Model blockage capacity                    5.28%  0.21 sec  0.20 sec 
[06/30 09:37:07    810s] (I)        5  Pattern routing (2T)                       4.68%  0.19 sec  0.22 sec 
[06/30 09:37:07    810s] (I)        5  Detoured routing (2T)                      3.86%  0.16 sec  0.23 sec 
[06/30 09:37:07    810s] (I)        5  Read instances and placement               3.41%  0.14 sec  0.12 sec 
[06/30 09:37:07    810s] (I)        5  Monotonic routing (2T)                     1.51%  0.06 sec  0.07 sec 
[06/30 09:37:07    810s] (I)        5  Two level Routing                          1.40%  0.06 sec  0.06 sec 
[06/30 09:37:07    810s] (I)        5  Set up via pillars                         1.20%  0.05 sec  0.05 sec 
[06/30 09:37:07    810s] (I)        5  Pattern Routing Avoiding Blockages         1.08%  0.04 sec  0.04 sec 
[06/30 09:37:07    810s] (I)        5  Add via demand to 2D                       0.89%  0.04 sec  0.03 sec 
[06/30 09:37:07    810s] (I)        5  Read blockages ( Layer 2-7 )               0.80%  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)        5  Route legalization                         0.71%  0.03 sec  0.03 sec 
[06/30 09:37:07    810s] (I)        5  Initialize 3D grid graph                   0.35%  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        5  Read rows                                  0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Initialize 3D capacity                     4.99%  0.20 sec  0.19 sec 
[06/30 09:37:07    810s] (I)        6  Two Level Routing (Regular)                1.06%  0.04 sec  0.04 sec 
[06/30 09:37:07    810s] (I)        6  Legalize Blockage Violations               0.60%  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)        6  Read PG blockages                          0.41%  0.02 sec  0.02 sec 
[06/30 09:37:07    810s] (I)        6  Read instance blockages                    0.34%  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)        6  Two Level Routing (Strong)                 0.14%  0.01 sec  0.01 sec 
[06/30 09:37:07    810s] (I)        6  Legalize Reach Aware Violations            0.11%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.09%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] (I)        7  Allocate memory for PG via list            0.09%  0.00 sec  0.00 sec 
[06/30 09:37:07    810s] Running post-eGR process
[06/30 09:37:07    810s] Extraction called for design 'fpga_top' of instances=23679 and nets=53652 using extraction engine 'preRoute' .
[06/30 09:37:07    810s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:37:07    810s] RC Extraction called in multi-corner(2) mode.
[06/30 09:37:07    810s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:37:07    810s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:37:07    810s] RCMode: PreRoute
[06/30 09:37:07    810s]       RC Corner Indexes            0       1   
[06/30 09:37:07    810s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:37:07    810s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:37:07    810s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:37:07    810s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:37:07    810s] Shrink Factor                : 1.00000
[06/30 09:37:07    810s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:37:07    810s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:37:07    810s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:37:07    810s] eee: pegSigSF=1.070000
[06/30 09:37:07    810s] Initializing multi-corner resistance tables ...
[06/30 09:37:07    810s] eee: Grid unit RC data computation started
[06/30 09:37:07    810s] eee: Grid unit RC data computation completed
[06/30 09:37:07    810s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:37:07    810s] eee: l=2 avDens=0.107927 usedTrk=8896.725122 availTrk=82432.717389 sigTrk=8896.725122
[06/30 09:37:07    810s] eee: l=3 avDens=0.102654 usedTrk=11521.077188 availTrk=112231.758087 sigTrk=11521.077188
[06/30 09:37:07    810s] eee: l=4 avDens=0.040882 usedTrk=4908.452202 availTrk=120065.227679 sigTrk=4908.452202
[06/30 09:37:07    810s] eee: l=5 avDens=0.044170 usedTrk=3946.112886 availTrk=89340.135589 sigTrk=3946.112886
[06/30 09:37:07    810s] eee: l=6 avDens=0.195638 usedTrk=2195.122170 availTrk=11220.323290 sigTrk=2195.122170
[06/30 09:37:07    810s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 09:37:07    810s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:37:07    811s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:37:07    811s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.305095 uaWl=1.000000 uaWlH=0.208200 aWlH=0.000000 lMod=0 pMax=0.833800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:37:07    811s] eee: NetCapCache creation started. (Current Mem: 3866.555M) 
[06/30 09:37:08    811s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  Curr Mem: 3866.555M) 
[06/30 09:37:08    811s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:37:08    811s] eee: Metal Layers Info:
[06/30 09:37:08    811s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:37:08    811s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:37:08    811s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:37:08    811s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:37:08    811s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:37:08    811s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:37:08    811s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:37:08    811s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:37:08    811s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:37:08    811s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:37:08    811s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:37:08    811s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:37:08    811s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:37:08    811s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:37:08    811s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3866.555M)
[06/30 09:37:08    811s] Cell fpga_top LLGs are deleted
[06/30 09:37:08    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:08    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:08    811s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3866.6M, EPOCH TIME: 1751290628.351329
[06/30 09:37:08    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:08    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:08    811s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3866.6M, EPOCH TIME: 1751290628.353129
[06/30 09:37:08    811s] Max number of tech site patterns supported in site array is 256.
[06/30 09:37:08    811s] Core basic site is CoreSite
[06/30 09:37:08    811s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:37:08    811s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:37:08    811s] Fast DP-INIT is on for default
[06/30 09:37:08    811s] Atter site array init, number of instance map data is 0.
[06/30 09:37:08    811s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.034, REAL:0.030, MEM:3866.6M, EPOCH TIME: 1751290628.382682
[06/30 09:37:08    811s] 
[06/30 09:37:08    811s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:08    811s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:08    811s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.050, MEM:3866.6M, EPOCH TIME: 1751290628.401631
[06/30 09:37:08    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:08    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:08    811s] Starting delay calculation for Setup views
[06/30 09:37:08    811s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:37:08    811s] #################################################################################
[06/30 09:37:08    811s] # Design Stage: PreRoute
[06/30 09:37:08    811s] # Design Name: fpga_top
[06/30 09:37:08    811s] # Design Mode: 130nm
[06/30 09:37:08    811s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:37:08    811s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:37:08    811s] # Signoff Settings: SI Off 
[06/30 09:37:08    811s] #################################################################################
[06/30 09:37:11    815s] Calculate delays in BcWc mode...
[06/30 09:37:11    815s] Topological Sorting (REAL = 0:00:00.0, MEM = 3864.6M, InitMEM = 3864.6M)
[06/30 09:37:11    815s] Start delay calculation (fullDC) (2 T). (MEM=1871.91)
[06/30 09:37:11    816s] End AAE Lib Interpolated Model. (MEM=1881.605469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:37:22    835s] Total number of fetched objects 26134
[06/30 09:37:22    835s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:37:22    835s] End delay calculation. (MEM=1895.39 CPU=0:00:17.9 REAL=0:00:10.0)
[06/30 09:37:22    835s] End delay calculation (fullDC). (MEM=1895.39 CPU=0:00:19.7 REAL=0:00:11.0)
[06/30 09:37:22    835s] *** CDM Built up (cpu=0:00:23.9  real=0:00:14.0  mem= 3930.4M) ***
[06/30 09:37:32    853s] *** Done Building Timing Graph (cpu=0:00:41.8 real=0:00:24.0 totSessionCpu=0:14:16 mem=3938.4M)
[06/30 09:37:33    854s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   167   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.227   |    240 (240)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    396 (396)     |    -59     |    396 (396)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.929%
------------------------------------------------------------------

[06/30 09:37:33    854s] **optDesign ... cpu = 0:00:56, real = 0:01:43, mem = 1887.1M, totSessionCpu=0:14:17 **
[06/30 09:37:33    854s] Begin: Collecting metrics
[06/30 09:37:33    854s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       33.93 | 0:00:25  |        3993 |    0 | 240 |
 ----------------------------------------------------------------------------------- 
[06/30 09:37:33    854s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1897.7M, current mem=1888.1M)

[06/30 09:37:33    854s] End: Collecting metrics
[06/30 09:37:33    854s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:56.0/0:01:43.1 (0.5), totSession cpu/real = 0:14:17.7/0:30:18.6 (0.5), mem = 3992.9M
[06/30 09:37:33    854s] 
[06/30 09:37:33    854s] =============================================================================================
[06/30 09:37:33    854s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.14-s088_1
[06/30 09:37:33    854s] =============================================================================================
[06/30 09:37:33    854s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:37:33    854s] ---------------------------------------------------------------------------------------------
[06/30 09:37:33    854s] [ ViewPruning            ]      2   0:00:00.8  (   0.8 % )     0:00:06.7 /  0:00:11.3    1.7
[06/30 09:37:33    854s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.1 % )     0:00:25.0 /  0:00:43.1    1.7
[06/30 09:37:33    854s] [ MetricReport           ]      1   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.3    0.5
[06/30 09:37:33    854s] [ DrvReport              ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:01.1    1.5
[06/30 09:37:33    854s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[06/30 09:37:33    854s] [ LibAnalyzerInit        ]      2   0:00:02.1  (   2.0 % )     0:00:02.1 /  0:00:02.0    1.0
[06/30 09:37:33    854s] [ PowerInterfaceInit     ]      1   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.1    0.1
[06/30 09:37:33    854s] [ ChannelGraphInit       ]      1   0:00:01.3  (   1.3 % )     0:00:01.3 /  0:00:00.9    0.7
[06/30 09:37:33    854s] [ MetricInit             ]      1   0:00:03.8  (   3.7 % )     0:00:03.8 /  0:00:02.7    0.7
[06/30 09:37:33    854s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:37:33    854s] [ EarlyGlobalRoute       ]      1   0:00:04.1  (   4.0 % )     0:00:04.1 /  0:00:04.5    1.1
[06/30 09:37:33    854s] [ ExtractRC              ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.5    0.8
[06/30 09:37:33    854s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   0.5 % )     0:00:24.0 /  0:00:41.8    1.7
[06/30 09:37:33    854s] [ FullDelayCalc          ]      1   0:00:13.5  (  13.1 % )     0:00:13.5 /  0:00:23.9    1.8
[06/30 09:37:33    854s] [ TimingUpdate           ]      2   0:00:09.2  (   8.9 % )     0:00:09.2 /  0:00:16.7    1.8
[06/30 09:37:33    854s] [ TimingReport           ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.6
[06/30 09:37:33    854s] [ MISC                   ]          0:01:04.8  (  62.8 % )     0:01:04.8 /  0:00:01.8    0.0
[06/30 09:37:33    854s] ---------------------------------------------------------------------------------------------
[06/30 09:37:33    854s]  InitOpt #1 TOTAL                   0:01:43.1  ( 100.0 % )     0:01:43.1 /  0:00:56.0    0.5
[06/30 09:37:33    854s] ---------------------------------------------------------------------------------------------
[06/30 09:37:33    854s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/30 09:37:34    854s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:37:34    854s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:18 mem=3992.9M
[06/30 09:37:34    854s] OPERPROF: Starting DPlace-Init at level 1, MEM:3992.9M, EPOCH TIME: 1751290654.101914
[06/30 09:37:34    854s] Processing tracks to init pin-track alignment.
[06/30 09:37:34    854s] z: 1, totalTracks: 1
[06/30 09:37:34    854s] z: 3, totalTracks: 1
[06/30 09:37:34    854s] z: 5, totalTracks: 1
[06/30 09:37:34    854s] z: 7, totalTracks: 1
[06/30 09:37:34    854s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:37:34    854s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3992.9M, EPOCH TIME: 1751290654.169780
[06/30 09:37:34    854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    854s] 
[06/30 09:37:34    854s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:34    854s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:34    854s] OPERPROF:     Starting CMU at level 3, MEM:3992.9M, EPOCH TIME: 1751290654.206823
[06/30 09:37:34    854s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3992.9M, EPOCH TIME: 1751290654.211274
[06/30 09:37:34    854s] 
[06/30 09:37:34    854s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:37:34    854s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.049, MEM:3992.9M, EPOCH TIME: 1751290654.218770
[06/30 09:37:34    854s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3992.9M, EPOCH TIME: 1751290654.218931
[06/30 09:37:34    854s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3992.9M, EPOCH TIME: 1751290654.219254
[06/30 09:37:34    854s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3992.9MB).
[06/30 09:37:34    854s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.122, REAL:0.130, MEM:3992.9M, EPOCH TIME: 1751290654.231609
[06/30 09:37:34    854s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:18 mem=3992.9M
[06/30 09:37:34    854s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3992.9M, EPOCH TIME: 1751290654.655828
[06/30 09:37:34    854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.114, REAL:0.069, MEM:3992.9M, EPOCH TIME: 1751290654.724389
[06/30 09:37:34    855s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:37:34    855s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:18 mem=3992.9M
[06/30 09:37:34    855s] OPERPROF: Starting DPlace-Init at level 1, MEM:3992.9M, EPOCH TIME: 1751290654.730009
[06/30 09:37:34    855s] Processing tracks to init pin-track alignment.
[06/30 09:37:34    855s] z: 1, totalTracks: 1
[06/30 09:37:34    855s] z: 3, totalTracks: 1
[06/30 09:37:34    855s] z: 5, totalTracks: 1
[06/30 09:37:34    855s] z: 7, totalTracks: 1
[06/30 09:37:34    855s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:37:34    855s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3992.9M, EPOCH TIME: 1751290654.766602
[06/30 09:37:34    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] 
[06/30 09:37:34    855s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:34    855s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:34    855s] OPERPROF:     Starting CMU at level 3, MEM:3992.9M, EPOCH TIME: 1751290654.794936
[06/30 09:37:34    855s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3992.9M, EPOCH TIME: 1751290654.798785
[06/30 09:37:34    855s] 
[06/30 09:37:34    855s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:37:34    855s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.042, MEM:3992.9M, EPOCH TIME: 1751290654.808398
[06/30 09:37:34    855s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3992.9M, EPOCH TIME: 1751290654.808627
[06/30 09:37:34    855s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3992.9M, EPOCH TIME: 1751290654.808942
[06/30 09:37:34    855s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3992.9MB).
[06/30 09:37:34    855s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.093, MEM:3992.9M, EPOCH TIME: 1751290654.823236
[06/30 09:37:34    855s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:18 mem=3992.9M
[06/30 09:37:34    855s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3992.9M, EPOCH TIME: 1751290654.895296
[06/30 09:37:34    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:34    855s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.101, REAL:0.061, MEM:3992.9M, EPOCH TIME: 1751290654.955947
[06/30 09:37:34    855s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:18.4/0:30:19.7 (0.5), mem = 3992.9M
[06/30 09:37:34    855s] *** Starting optimizing excluded clock nets MEM= 3992.9M) ***
[06/30 09:37:34    855s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3992.9M) ***
[06/30 09:37:35    855s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.4), totSession cpu/real = 0:14:18.4/0:30:19.7 (0.5), mem = 3992.9M
[06/30 09:37:35    855s] 
[06/30 09:37:35    855s] =============================================================================================
[06/30 09:37:35    855s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.14-s088_1
[06/30 09:37:35    855s] =============================================================================================
[06/30 09:37:35    855s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:37:35    855s] ---------------------------------------------------------------------------------------------
[06/30 09:37:35    855s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/30 09:37:35    855s] ---------------------------------------------------------------------------------------------
[06/30 09:37:35    855s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/30 09:37:35    855s] ---------------------------------------------------------------------------------------------
[06/30 09:37:36    856s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[06/30 09:37:42    866s] The useful skew maximum allowed delay set by user is: 1
[06/30 09:37:43    867s] Deleting Lib Analyzer.
[06/30 09:37:43    867s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:30.4/0:30:28.1 (0.5), mem = 3992.9M
[06/30 09:37:43    867s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:37:43    867s] Info: 71 io nets excluded
[06/30 09:37:43    867s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:37:43    867s] ### Creating LA Mngr. totSessionCpu=0:14:31 mem=3992.9M
[06/30 09:37:43    867s] ### Creating LA Mngr, finished. totSessionCpu=0:14:31 mem=3992.9M
[06/30 09:37:43    867s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/30 09:37:43    867s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.1
[06/30 09:37:43    867s] 
[06/30 09:37:43    867s] Creating Lib Analyzer ...
[06/30 09:37:44    867s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:37:44    867s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:37:44    867s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:37:44    867s] 
[06/30 09:37:44    867s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:37:44    868s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:32 mem=3992.9M
[06/30 09:37:44    868s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:32 mem=3992.9M
[06/30 09:37:44    868s] Creating Lib Analyzer, finished. 
[06/30 09:37:44    868s] 
[06/30 09:37:44    868s] Active Setup views: WORST_CASE 
[06/30 09:37:45    868s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3992.9M, EPOCH TIME: 1751290665.059815
[06/30 09:37:45    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:45    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:45    868s] 
[06/30 09:37:45    868s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:45    868s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:45    868s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.056, REAL:0.056, MEM:3992.9M, EPOCH TIME: 1751290665.115431
[06/30 09:37:45    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:45    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:45    868s] [oiPhyDebug] optDemand 1723748486400.00, spDemand 370148486400.00.
[06/30 09:37:45    868s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23679
[06/30 09:37:45    868s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:37:45    868s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:32 mem=3992.9M
[06/30 09:37:45    868s] OPERPROF: Starting DPlace-Init at level 1, MEM:3992.9M, EPOCH TIME: 1751290665.154125
[06/30 09:37:45    868s] Processing tracks to init pin-track alignment.
[06/30 09:37:45    868s] z: 1, totalTracks: 1
[06/30 09:37:45    868s] z: 3, totalTracks: 1
[06/30 09:37:45    868s] z: 5, totalTracks: 1
[06/30 09:37:45    868s] z: 7, totalTracks: 1
[06/30 09:37:45    868s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:37:45    868s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3992.9M, EPOCH TIME: 1751290665.194465
[06/30 09:37:45    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:45    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:45    868s] 
[06/30 09:37:45    868s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:45    868s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:45    868s] OPERPROF:     Starting CMU at level 3, MEM:3992.9M, EPOCH TIME: 1751290665.226647
[06/30 09:37:45    868s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3992.9M, EPOCH TIME: 1751290665.232402
[06/30 09:37:45    868s] 
[06/30 09:37:45    868s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:37:45    868s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.047, MEM:3992.9M, EPOCH TIME: 1751290665.241229
[06/30 09:37:45    868s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3992.9M, EPOCH TIME: 1751290665.241451
[06/30 09:37:45    868s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3992.9M, EPOCH TIME: 1751290665.241768
[06/30 09:37:45    868s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3992.9MB).
[06/30 09:37:45    868s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.100, MEM:3992.9M, EPOCH TIME: 1751290665.254079
[06/30 09:37:45    869s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:37:45    869s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23679
[06/30 09:37:45    869s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:32 mem=3992.9M
[06/30 09:37:45    869s] 
[06/30 09:37:45    869s] Footprint cell information for calculating maxBufDist
[06/30 09:37:45    869s] *info: There are 5 candidate Buffer cells
[06/30 09:37:45    869s] *info: There are 5 candidate Inverter cells
[06/30 09:37:45    869s] 
[06/30 09:37:46    869s] #optDebug: Start CG creation (mem=3992.9M)
[06/30 09:37:46    869s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:46    869s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:46    870s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:46    870s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:46    870s] ToF 969.8460um
[06/30 09:37:48    871s] (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgPrt (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgEgp (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgPbk (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgNrb(cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgObs (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgCon (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s]  ...processing cgPdm (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s] #optDebug: Finish CG creation (cpu=0:00:01.5, mem=4042.9M)
[06/30 09:37:48    871s] ### Creating RouteCongInterface, started
[06/30 09:37:48    871s] 
[06/30 09:37:48    871s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:37:48    871s] 
[06/30 09:37:48    871s] #optDebug: {0, 1.000}
[06/30 09:37:48    871s] ### Creating RouteCongInterface, finished
[06/30 09:37:48    871s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:48    871s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:48    871s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:48    871s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:48    871s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:48    871s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:48    871s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:48    871s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:48    871s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4042.9M, EPOCH TIME: 1751290668.630028
[06/30 09:37:48    871s] Found 0 hard placement blockage before merging.
[06/30 09:37:48    871s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.002, MEM:4042.9M, EPOCH TIME: 1751290668.631691
[06/30 09:37:48    871s] 
[06/30 09:37:48    871s] Netlist preparation processing... 
[06/30 09:37:49    872s] Removed 240 instances
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: ccff_tail[0] is an undriven net with 3 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__0__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__0__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__2__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__2__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cby_0__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cby_0__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cby_1__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cby_1__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cby_2__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: cby_2__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_2_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_3_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_io_left_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (IMPOPT-7098):	WARNING: grid_io_left_1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:37:49    872s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[06/30 09:37:49    872s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:37:49    872s] *info: Marking 0 isolation instances dont touch
[06/30 09:37:49    872s] *info: Marking 0 level shifter instances dont touch
[06/30 09:37:50    872s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].
[06/30 09:37:50    872s] **ERROR: (IMPESI-2221):	No driver pad_pReset/gpin/p2c is found in the delay stage for net pReset[0].
[06/30 09:37:50    872s] Dumping Information for Job ...
[06/30 09:37:50    872s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].

[06/30 09:37:50    872s] Dumping Information for Job ...
[06/30 09:37:50    872s] **ERROR: (IMPESI-2221):	No driver pad_pReset/gpin/p2c is found in the delay stage for net pReset[0].

[06/30 09:37:51    874s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:37:51    874s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23439
[06/30 09:37:51    874s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4042.9M, EPOCH TIME: 1751290671.425373
[06/30 09:37:51    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23595).
[06/30 09:37:51    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:51    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:51    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:51    874s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.119, REAL:0.075, MEM:4042.9M, EPOCH TIME: 1751290671.500601
[06/30 09:37:51    874s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.1
[06/30 09:37:51    874s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.0/0:00:08.1 (0.9), totSession cpu/real = 0:14:37.3/0:30:36.2 (0.5), mem = 4042.9M
[06/30 09:37:51    874s] 
[06/30 09:37:51    874s] =============================================================================================
[06/30 09:37:51    874s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.14-s088_1
[06/30 09:37:51    874s] =============================================================================================
[06/30 09:37:51    874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:37:51    874s] ---------------------------------------------------------------------------------------------
[06/30 09:37:51    874s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  10.8 % )     0:00:00.9 /  0:00:00.9    1.0
[06/30 09:37:51    874s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:37:51    874s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.0 % )     0:00:00.4 /  0:00:00.5    1.2
[06/30 09:37:51    874s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    0.8
[06/30 09:37:51    874s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.1
[06/30 09:37:51    874s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   6.0 % )     0:00:02.8 /  0:00:01.9    0.7
[06/30 09:37:51    874s] [ ChannelGraphInit       ]      1   0:00:02.3  (  28.2 % )     0:00:02.3 /  0:00:01.5    0.7
[06/30 09:37:51    874s] [ PostCommitDelayUpdate  ]      1   0:00:00.4  (   5.3 % )     0:00:01.6 /  0:00:02.1    1.3
[06/30 09:37:51    874s] [ IncrDelayCalc          ]      7   0:00:01.2  (  14.6 % )     0:00:01.2 /  0:00:01.9    1.6
[06/30 09:37:51    874s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:37:51    874s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.0
[06/30 09:37:51    874s] [ MISC                   ]          0:00:02.0  (  24.3 % )     0:00:02.0 /  0:00:01.0    0.5
[06/30 09:37:51    874s] ---------------------------------------------------------------------------------------------
[06/30 09:37:51    874s]  SimplifyNetlist #1 TOTAL           0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:07.0    0.9
[06/30 09:37:51    874s] ---------------------------------------------------------------------------------------------
[06/30 09:37:51    874s] Begin: Collecting metrics
[06/30 09:37:51    874s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.000 |   0 |       33.93 | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist |       |     |             | 0:00:08  |        4043 |      |     |
 ------------------------------------------------------------------------------------ 
[06/30 09:37:51    874s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1877.5M, current mem=1821.2M)

[06/30 09:37:51    874s] End: Collecting metrics
[06/30 09:37:51    874s] Running new flow changes for HFN
[06/30 09:37:51    874s] Begin: GigaOpt high fanout net optimization
[06/30 09:37:51    874s] GigaOpt HFN: use maxLocalDensity 1.2
[06/30 09:37:51    874s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/30 09:37:51    874s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:37.6/0:30:36.5 (0.5), mem = 4042.9M
[06/30 09:37:51    874s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:37:51    874s] Info: 71 io nets excluded
[06/30 09:37:52    874s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:37:52    874s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.2
[06/30 09:37:52    875s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:37:52    875s] 
[06/30 09:37:52    875s] Active Setup views: WORST_CASE 
[06/30 09:37:52    875s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4042.9M, EPOCH TIME: 1751290672.466947
[06/30 09:37:52    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:52    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:52    875s] 
[06/30 09:37:52    875s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:52    875s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:52    875s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.037, MEM:4042.9M, EPOCH TIME: 1751290672.504247
[06/30 09:37:52    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:52    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:52    875s] [oiPhyDebug] optDemand 1722442118400.00, spDemand 368842118400.00.
[06/30 09:37:52    875s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23439
[06/30 09:37:52    875s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:37:52    875s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:38 mem=4042.9M
[06/30 09:37:52    875s] OPERPROF: Starting DPlace-Init at level 1, MEM:4042.9M, EPOCH TIME: 1751290672.535979
[06/30 09:37:52    875s] Processing tracks to init pin-track alignment.
[06/30 09:37:52    875s] z: 1, totalTracks: 1
[06/30 09:37:52    875s] z: 3, totalTracks: 1
[06/30 09:37:52    875s] z: 5, totalTracks: 1
[06/30 09:37:52    875s] z: 7, totalTracks: 1
[06/30 09:37:52    875s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:37:52    875s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4042.9M, EPOCH TIME: 1751290672.572186
[06/30 09:37:52    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:52    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:52    875s] 
[06/30 09:37:52    875s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:52    875s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:52    875s] OPERPROF:     Starting CMU at level 3, MEM:4042.9M, EPOCH TIME: 1751290672.602356
[06/30 09:37:52    875s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4042.9M, EPOCH TIME: 1751290672.606226
[06/30 09:37:52    875s] 
[06/30 09:37:52    875s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:37:52    875s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.041, MEM:4042.9M, EPOCH TIME: 1751290672.613119
[06/30 09:37:52    875s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4042.9M, EPOCH TIME: 1751290672.613281
[06/30 09:37:52    875s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4042.9M, EPOCH TIME: 1751290672.613615
[06/30 09:37:52    875s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4042.9MB).
[06/30 09:37:52    875s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.086, MEM:4042.9M, EPOCH TIME: 1751290672.622314
[06/30 09:37:52    875s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:37:52    875s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23439
[06/30 09:37:52    875s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:39 mem=4042.9M
[06/30 09:37:52    875s] ### Creating RouteCongInterface, started
[06/30 09:37:52    875s] 
[06/30 09:37:52    875s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:37:52    875s] 
[06/30 09:37:52    875s] #optDebug: {0, 1.000}
[06/30 09:37:52    875s] ### Creating RouteCongInterface, finished
[06/30 09:37:52    875s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:52    875s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:52    875s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:52    875s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:52    875s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:52    875s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:52    875s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:52    875s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:53    876s] AoF 5883.6330um
[06/30 09:37:53    876s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:37:53    877s] Total-nets :: 24974, Stn-nets :: 307, ratio :: 1.22928 %, Total-len 865653, Stn-len 37194.6
[06/30 09:37:53    877s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23439
[06/30 09:37:53    877s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4042.9M, EPOCH TIME: 1751290673.843434
[06/30 09:37:53    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:53    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:53    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:53    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:53    877s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.098, REAL:0.063, MEM:4042.9M, EPOCH TIME: 1751290673.906042
[06/30 09:37:53    877s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.2
[06/30 09:37:53    877s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.1 (1.2), totSession cpu/real = 0:14:40.1/0:30:38.6 (0.5), mem = 4042.9M
[06/30 09:37:53    877s] 
[06/30 09:37:53    877s] =============================================================================================
[06/30 09:37:53    877s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.14-s088_1
[06/30 09:37:53    877s] =============================================================================================
[06/30 09:37:53    877s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:37:53    877s] ---------------------------------------------------------------------------------------------
[06/30 09:37:53    877s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:37:53    877s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.5 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:37:53    877s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:37:53    877s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:37:53    877s] [ DrvFindVioNets         ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.0    0.5
[06/30 09:37:53    877s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:37:53    877s] [ MISC                   ]          0:00:01.6  (  75.4 % )     0:00:01.6 /  0:00:01.9    1.2
[06/30 09:37:53    877s] ---------------------------------------------------------------------------------------------
[06/30 09:37:53    877s]  DrvOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.5    1.2
[06/30 09:37:53    877s] ---------------------------------------------------------------------------------------------
[06/30 09:37:53    877s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/30 09:37:53    877s] End: GigaOpt high fanout net optimization
[06/30 09:37:53    877s] Begin: Collecting metrics
[06/30 09:37:54    877s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.000 |   0 |       33.93 | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist |       |     |             | 0:00:08  |        4043 |      |     |
| drv_fixing       |       |     |             | 0:00:03  |        4043 |      |     |
 ------------------------------------------------------------------------------------ 
[06/30 09:37:54    877s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1822.7M, current mem=1822.7M)

[06/30 09:37:54    877s] End: Collecting metrics
[06/30 09:37:54    877s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:37:54    877s] Deleting Lib Analyzer.
[06/30 09:37:54    877s] Begin: GigaOpt DRV Optimization
[06/30 09:37:54    877s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[06/30 09:37:54    877s] Begin: Processing multi-driver nets
[06/30 09:37:54    877s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:40.9/0:30:39.4 (0.5), mem = 4042.9M
[06/30 09:37:54    877s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:37:54    877s] Info: 71 io nets excluded
[06/30 09:37:54    878s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:37:54    878s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.3
[06/30 09:37:54    878s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:37:54    878s] 
[06/30 09:37:54    878s] Creating Lib Analyzer ...
[06/30 09:37:54    878s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:37:54    878s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:37:54    878s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:37:54    878s] 
[06/30 09:37:54    878s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:37:55    878s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:42 mem=4042.9M
[06/30 09:37:55    878s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:42 mem=4042.9M
[06/30 09:37:55    878s] Creating Lib Analyzer, finished. 
[06/30 09:37:55    879s] 
[06/30 09:37:55    879s] Active Setup views: WORST_CASE 
[06/30 09:37:55    879s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4042.9M, EPOCH TIME: 1751290675.930641
[06/30 09:37:55    879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:55    879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:55    879s] 
[06/30 09:37:55    879s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:55    879s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:55    879s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.043, MEM:4042.9M, EPOCH TIME: 1751290675.973553
[06/30 09:37:56    879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:56    879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:56    879s] [oiPhyDebug] optDemand 1722442118400.00, spDemand 368842118400.00.
[06/30 09:37:56    879s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23439
[06/30 09:37:56    879s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:37:56    879s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:42 mem=4042.9M
[06/30 09:37:56    879s] OPERPROF: Starting DPlace-Init at level 1, MEM:4042.9M, EPOCH TIME: 1751290676.006478
[06/30 09:37:56    879s] Processing tracks to init pin-track alignment.
[06/30 09:37:56    879s] z: 1, totalTracks: 1
[06/30 09:37:56    879s] z: 3, totalTracks: 1
[06/30 09:37:56    879s] z: 5, totalTracks: 1
[06/30 09:37:56    879s] z: 7, totalTracks: 1
[06/30 09:37:56    879s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:37:56    879s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4042.9M, EPOCH TIME: 1751290676.054520
[06/30 09:37:56    879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:56    879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:56    879s] 
[06/30 09:37:56    879s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:56    879s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:56    879s] OPERPROF:     Starting CMU at level 3, MEM:4042.9M, EPOCH TIME: 1751290676.087271
[06/30 09:37:56    879s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.004, MEM:4042.9M, EPOCH TIME: 1751290676.090889
[06/30 09:37:56    879s] 
[06/30 09:37:56    879s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:37:56    879s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.043, MEM:4042.9M, EPOCH TIME: 1751290676.097226
[06/30 09:37:56    879s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4042.9M, EPOCH TIME: 1751290676.097435
[06/30 09:37:56    879s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4042.9M, EPOCH TIME: 1751290676.098088
[06/30 09:37:56    879s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4042.9MB).
[06/30 09:37:56    879s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.102, MEM:4042.9M, EPOCH TIME: 1751290676.108005
[06/30 09:37:56    879s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:37:56    879s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23439
[06/30 09:37:56    879s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:43 mem=4042.9M
[06/30 09:37:56    879s] ### Creating RouteCongInterface, started
[06/30 09:37:56    879s] 
[06/30 09:37:56    879s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:37:56    879s] 
[06/30 09:37:56    879s] #optDebug: {0, 1.000}
[06/30 09:37:56    879s] ### Creating RouteCongInterface, finished
[06/30 09:37:56    879s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:56    879s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:56    879s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:56    879s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:56    879s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:56    879s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:56    879s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:56    879s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:56    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:37:57    880s] AoF 5883.6330um
[06/30 09:37:57    880s] Total-nets :: 24974, Stn-nets :: 307, ratio :: 1.22928 %, Total-len 865653, Stn-len 37194.6
[06/30 09:37:57    880s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23439
[06/30 09:37:57    880s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4042.9M, EPOCH TIME: 1751290677.290810
[06/30 09:37:57    880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    880s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.092, REAL:0.058, MEM:4042.9M, EPOCH TIME: 1751290677.348426
[06/30 09:37:57    880s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.3
[06/30 09:37:57    880s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:02.7 (1.1), totSession cpu/real = 0:14:43.9/0:30:42.1 (0.5), mem = 4042.9M
[06/30 09:37:57    880s] 
[06/30 09:37:57    880s] =============================================================================================
[06/30 09:37:57    880s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.14-s088_1
[06/30 09:37:57    880s] =============================================================================================
[06/30 09:37:57    880s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:37:57    880s] ---------------------------------------------------------------------------------------------
[06/30 09:37:57    880s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  33.7 % )     0:00:00.9 /  0:00:00.9    0.9
[06/30 09:37:57    880s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:37:57    880s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.5 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:37:57    880s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:37:57    880s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:37:57    880s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:37:57    880s] [ MISC                   ]          0:00:01.3  (  48.8 % )     0:00:01.3 /  0:00:01.6    1.2
[06/30 09:37:57    880s] ---------------------------------------------------------------------------------------------
[06/30 09:37:57    880s]  DrvOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:03.0    1.1
[06/30 09:37:57    880s] ---------------------------------------------------------------------------------------------
[06/30 09:37:57    880s] End: Processing multi-driver nets
[06/30 09:37:57    880s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 2 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/30 09:37:57    880s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:43.9/0:30:42.1 (0.5), mem = 4042.9M
[06/30 09:37:57    881s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:37:57    881s] Info: 71 io nets excluded
[06/30 09:37:57    881s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:37:57    881s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.4
[06/30 09:37:57    881s] 
[06/30 09:37:57    881s] Active Setup views: WORST_CASE 
[06/30 09:37:57    881s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4042.9M, EPOCH TIME: 1751290677.842076
[06/30 09:37:57    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    881s] 
[06/30 09:37:57    881s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:57    881s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:57    881s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.046, MEM:4042.9M, EPOCH TIME: 1751290677.887939
[06/30 09:37:57    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    881s] [oiPhyDebug] optDemand 1722442118400.00, spDemand 368842118400.00.
[06/30 09:37:57    881s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23439
[06/30 09:37:57    881s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:37:57    881s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:44 mem=4042.9M
[06/30 09:37:57    881s] OPERPROF: Starting DPlace-Init at level 1, MEM:4042.9M, EPOCH TIME: 1751290677.913903
[06/30 09:37:57    881s] Processing tracks to init pin-track alignment.
[06/30 09:37:57    881s] z: 1, totalTracks: 1
[06/30 09:37:57    881s] z: 3, totalTracks: 1
[06/30 09:37:57    881s] z: 5, totalTracks: 1
[06/30 09:37:57    881s] z: 7, totalTracks: 1
[06/30 09:37:57    881s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:37:57    881s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4042.9M, EPOCH TIME: 1751290677.947218
[06/30 09:37:57    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:37:57    881s] 
[06/30 09:37:57    881s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:37:57    881s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:37:57    881s] OPERPROF:     Starting CMU at level 3, MEM:4042.9M, EPOCH TIME: 1751290677.978626
[06/30 09:37:57    881s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4042.9M, EPOCH TIME: 1751290677.981312
[06/30 09:37:57    881s] 
[06/30 09:37:57    881s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:37:57    881s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.041, REAL:0.040, MEM:4042.9M, EPOCH TIME: 1751290677.987474
[06/30 09:37:57    881s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4042.9M, EPOCH TIME: 1751290677.987840
[06/30 09:37:57    881s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4042.9M, EPOCH TIME: 1751290677.988128
[06/30 09:37:57    881s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4042.9MB).
[06/30 09:37:57    881s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.082, MEM:4042.9M, EPOCH TIME: 1751290677.995666
[06/30 09:37:58    881s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:37:58    881s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23439
[06/30 09:37:58    881s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:45 mem=4042.9M
[06/30 09:37:58    881s] ### Creating RouteCongInterface, started
[06/30 09:37:58    881s] 
[06/30 09:37:58    881s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:37:58    881s] 
[06/30 09:37:58    881s] #optDebug: {0, 1.000}
[06/30 09:37:58    881s] ### Creating RouteCongInterface, finished
[06/30 09:37:58    881s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:58    881s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:58    881s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:58    881s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:58    881s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:58    881s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:37:58    881s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:37:58    881s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:37:58    882s] [GPS-DRV] Optimizer inputs ============================= 
[06/30 09:37:58    882s] [GPS-DRV] drvFixingStage: Large Scale
[06/30 09:37:58    882s] [GPS-DRV] costLowerBound: 0.1
[06/30 09:37:58    882s] [GPS-DRV] setupTNSCost  : 0
[06/30 09:37:58    882s] [GPS-DRV] maxIter       : 2
[06/30 09:37:58    882s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[06/30 09:37:58    882s] [GPS-DRV] Optimizer parameters ============================= 
[06/30 09:37:58    882s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/30 09:37:58    882s] [GPS-DRV] maxDensity (design): 0.95
[06/30 09:37:58    882s] [GPS-DRV] maxLocalDensity: 1.2
[06/30 09:37:58    882s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/30 09:37:58    882s] [GPS-DRV] Dflt RT Characteristic Length 5669.39um AoF 5883.63um x 1
[06/30 09:37:58    882s] [GPS-DRV] isCPECostingOn: false
[06/30 09:37:58    882s] [GPS-DRV] All active and enabled setup views
[06/30 09:37:58    882s] [GPS-DRV]     WORST_CASE
[06/30 09:37:58    882s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:37:58    882s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:37:58    882s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/30 09:37:58    882s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[06/30 09:37:58    882s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/30 09:37:58    882s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4042.9M, EPOCH TIME: 1751290678.954168
[06/30 09:37:58    882s] Found 0 hard placement blockage before merging.
[06/30 09:37:58    882s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4042.9M, EPOCH TIME: 1751290678.954815
[06/30 09:37:59    883s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[06/30 09:37:59    883s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/30 09:37:59    883s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:37:59    883s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/30 09:37:59    883s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:37:59    883s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/30 09:37:59    883s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:37:59    883s] Info: violation cost 205.567566 (cap = 203.208145, tran = 2.359440, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:37:59    883s] |    57|    57|    -0.33|   240|   240|    -0.29|   356|   356|     0|     0|     0.15|     0.00|       0|       0|       0| 33.81%|          |         |
[06/30 09:38:13    908s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:38:13    908s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.15|     0.00|      48|       0|     195| 33.88%| 0:00:14.0|  4094.9M|
[06/30 09:38:13    908s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:38:13    908s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.15|     0.00|       0|       0|       0| 33.88%| 0:00:00.0|  4094.9M|
[06/30 09:38:13    908s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] ###############################################################################
[06/30 09:38:13    908s] #
[06/30 09:38:13    908s] #  Large fanout net report:  
[06/30 09:38:13    908s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/30 09:38:13    908s] #     - current density: 33.88
[06/30 09:38:13    908s] #
[06/30 09:38:13    908s] #  List of high fanout nets:
[06/30 09:38:13    908s] #        Net(1):  set[0]: (fanouts = 80)
[06/30 09:38:13    908s] #                   - multi-driver net with 2 drivers
[06/30 09:38:13    908s] #                   - Ignored for optimization
[06/30 09:38:13    908s] #        Net(2):  reset[0]: (fanouts = 80)
[06/30 09:38:13    908s] #                   - multi-driver net with 2 drivers
[06/30 09:38:13    908s] #                   - Ignored for optimization
[06/30 09:38:13    908s] #
[06/30 09:38:13    908s] ###############################################################################
[06/30 09:38:13    908s] Bottom Preferred Layer:
[06/30 09:38:13    908s]     None
[06/30 09:38:13    908s] Via Pillar Rule:
[06/30 09:38:13    908s]     None
[06/30 09:38:13    908s] Finished writing unified metrics of routing constraints.
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] =======================================================================
[06/30 09:38:13    908s]                 Reasons for remaining drv violations
[06/30 09:38:13    908s] =======================================================================
[06/30 09:38:13    908s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] MultiBuffering failure reasons
[06/30 09:38:13    908s] ------------------------------------------------
[06/30 09:38:13    908s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] *** Finish DRV Fixing (cpu=0:00:25.4 real=0:00:15.0 mem=4094.9M) ***
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:38:13    908s] Total-nets :: 25022, Stn-nets :: 307, ratio :: 1.22692 %, Total-len 865670, Stn-len 37194.6
[06/30 09:38:13    908s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:38:13    908s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4078.9M, EPOCH TIME: 1751290693.823775
[06/30 09:38:13    908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:38:13    908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:13    908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:13    908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:13    908s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.166, REAL:0.168, MEM:4078.9M, EPOCH TIME: 1751290693.992000
[06/30 09:38:13    908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.4
[06/30 09:38:13    908s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:27.5/0:00:16.6 (1.7), totSession cpu/real = 0:15:11.5/0:30:58.7 (0.5), mem = 4078.9M
[06/30 09:38:13    908s] 
[06/30 09:38:13    908s] =============================================================================================
[06/30 09:38:13    908s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.14-s088_1
[06/30 09:38:13    908s] =============================================================================================
[06/30 09:38:13    908s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:38:13    908s] ---------------------------------------------------------------------------------------------
[06/30 09:38:13    908s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:13    908s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:13    908s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:38:13    908s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:13    908s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:38:13    908s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:13    908s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:14.5 /  0:00:25.1    1.7
[06/30 09:38:13    908s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:13.9 /  0:00:24.1    1.7
[06/30 09:38:13    908s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:13    908s] [ OptEval                ]      2   0:00:03.5  (  21.2 % )     0:00:03.5 /  0:00:06.5    1.8
[06/30 09:38:13    908s] [ OptCommit              ]      2   0:00:01.3  (   7.7 % )     0:00:01.3 /  0:00:01.1    0.9
[06/30 09:38:13    908s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   1.5 % )     0:00:05.1 /  0:00:09.5    1.9
[06/30 09:38:13    908s] [ IncrDelayCalc          ]      7   0:00:04.9  (  29.4 % )     0:00:04.9 /  0:00:09.3    1.9
[06/30 09:38:13    908s] [ DrvFindVioNets         ]      3   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.8    1.7
[06/30 09:38:13    908s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.4
[06/30 09:38:13    908s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:13    908s] [ IncrTimingUpdate       ]      2   0:00:03.9  (  23.7 % )     0:00:03.9 /  0:00:07.0    1.8
[06/30 09:38:13    908s] [ MISC                   ]          0:00:01.5  (   8.9 % )     0:00:01.5 /  0:00:01.6    1.1
[06/30 09:38:13    908s] ---------------------------------------------------------------------------------------------
[06/30 09:38:13    908s]  DrvOpt #3 TOTAL                    0:00:16.6  ( 100.0 % )     0:00:16.6 /  0:00:27.5    1.7
[06/30 09:38:13    908s] ---------------------------------------------------------------------------------------------
[06/30 09:38:14    908s] End: GigaOpt DRV Optimization
[06/30 09:38:14    908s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/30 09:38:14    908s] **optDesign ... cpu = 0:01:50, real = 0:02:24, mem = 1854.9M, totSessionCpu=0:15:11 **
[06/30 09:38:14    908s] Begin: Collecting metrics
[06/30 09:38:14    908s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       33.93 | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:08  |        4043 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |        4043 |      |     |
| drv_fixing_2     |     0.000 |    0.148 |         0 |        0 |       33.88 | 0:00:20  |        4079 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[06/30 09:38:14    908s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1854.9M, current mem=1854.9M)

[06/30 09:38:14    908s] End: Collecting metrics
[06/30 09:38:14    909s] 
[06/30 09:38:14    909s] Active setup views:
[06/30 09:38:14    909s]  WORST_CASE
[06/30 09:38:14    909s]   Dominating endpoints: 0
[06/30 09:38:14    909s]   Dominating TNS: -0.000
[06/30 09:38:14    909s] 
[06/30 09:38:14    909s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:38:14    909s] Deleting Lib Analyzer.
[06/30 09:38:14    909s] Begin: GigaOpt Global Optimization
[06/30 09:38:14    909s] *info: use new DP (enabled)
[06/30 09:38:14    909s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/30 09:38:15    909s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:38:15    909s] Info: 71 io nets excluded
[06/30 09:38:15    909s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:38:15    909s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:12.4/0:30:59.9 (0.5), mem = 4078.9M
[06/30 09:38:15    909s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.5
[06/30 09:38:15    909s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:38:15    909s] 
[06/30 09:38:15    909s] Creating Lib Analyzer ...
[06/30 09:38:15    909s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:38:15    909s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:38:15    909s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:38:15    909s] 
[06/30 09:38:15    909s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:38:16    910s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:13 mem=4078.9M
[06/30 09:38:16    910s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:13 mem=4078.9M
[06/30 09:38:16    910s] Creating Lib Analyzer, finished. 
[06/30 09:38:16    910s] 
[06/30 09:38:16    910s] Active Setup views: WORST_CASE 
[06/30 09:38:16    910s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4078.9M, EPOCH TIME: 1751290696.453115
[06/30 09:38:16    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:16    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:16    910s] 
[06/30 09:38:16    910s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:38:16    910s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:38:16    910s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.041, REAL:0.040, MEM:4078.9M, EPOCH TIME: 1751290696.493336
[06/30 09:38:16    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:16    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:16    910s] [oiPhyDebug] optDemand 1723233196800.00, spDemand 369633196800.00.
[06/30 09:38:16    910s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:38:16    910s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:38:16    910s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:14 mem=4078.9M
[06/30 09:38:16    910s] OPERPROF: Starting DPlace-Init at level 1, MEM:4078.9M, EPOCH TIME: 1751290696.522432
[06/30 09:38:16    910s] Processing tracks to init pin-track alignment.
[06/30 09:38:16    910s] z: 1, totalTracks: 1
[06/30 09:38:16    910s] z: 3, totalTracks: 1
[06/30 09:38:16    910s] z: 5, totalTracks: 1
[06/30 09:38:16    910s] z: 7, totalTracks: 1
[06/30 09:38:16    910s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:38:16    910s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4078.9M, EPOCH TIME: 1751290696.570370
[06/30 09:38:16    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:16    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:16    910s] 
[06/30 09:38:16    910s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:38:16    910s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:38:16    910s] OPERPROF:     Starting CMU at level 3, MEM:4078.9M, EPOCH TIME: 1751290696.612955
[06/30 09:38:16    910s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.006, MEM:4078.9M, EPOCH TIME: 1751290696.619196
[06/30 09:38:16    910s] 
[06/30 09:38:16    910s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:38:16    910s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.100, REAL:0.058, MEM:4078.9M, EPOCH TIME: 1751290696.627934
[06/30 09:38:16    910s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4078.9M, EPOCH TIME: 1751290696.628104
[06/30 09:38:16    910s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4078.9M, EPOCH TIME: 1751290696.628257
[06/30 09:38:16    910s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4078.9MB).
[06/30 09:38:16    910s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.182, REAL:0.120, MEM:4078.9M, EPOCH TIME: 1751290696.642572
[06/30 09:38:16    910s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:38:16    911s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:38:16    911s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:14 mem=4078.9M
[06/30 09:38:16    911s] ### Creating RouteCongInterface, started
[06/30 09:38:17    911s] 
[06/30 09:38:17    911s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:38:17    911s] 
[06/30 09:38:17    911s] #optDebug: {0, 1.000}
[06/30 09:38:17    911s] ### Creating RouteCongInterface, finished
[06/30 09:38:17    911s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:17    911s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:17    911s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:38:17    911s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:38:17    911s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:17    911s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:17    911s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:38:17    911s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:38:17    911s] *info: 71 io nets excluded
[06/30 09:38:17    911s] *info: 2 clock nets excluded
[06/30 09:38:17    912s] *info: 70 multi-driver nets excluded.
[06/30 09:38:17    912s] *info: 29639 no-driver nets excluded.
[06/30 09:38:18    912s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4078.9M, EPOCH TIME: 1751290698.117983
[06/30 09:38:18    912s] Found 0 hard placement blockage before merging.
[06/30 09:38:18    912s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4078.9M, EPOCH TIME: 1751290698.118916
[06/30 09:38:18    912s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/30 09:38:18    912s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:38:18    912s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[06/30 09:38:18    912s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:38:18    912s] |   0.000|   0.000|   33.88%|   0:00:00.0| 4078.9M|WORST_CASE|       NA| NA                                                 |
[06/30 09:38:18    912s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:38:18    912s] 
[06/30 09:38:18    912s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4078.9M) ***
[06/30 09:38:18    912s] 
[06/30 09:38:18    912s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4078.9M) ***
[06/30 09:38:18    912s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:38:18    912s] Bottom Preferred Layer:
[06/30 09:38:18    912s]     None
[06/30 09:38:18    912s] Via Pillar Rule:
[06/30 09:38:18    912s]     None
[06/30 09:38:18    912s] Finished writing unified metrics of routing constraints.
[06/30 09:38:18    912s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/30 09:38:18    912s] Total-nets :: 25022, Stn-nets :: 307, ratio :: 1.22692 %, Total-len 865670, Stn-len 37194.6
[06/30 09:38:18    912s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:38:18    912s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4078.9M, EPOCH TIME: 1751290698.863994
[06/30 09:38:18    912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:38:18    912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:18    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:18    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.148, REAL:0.136, MEM:4078.9M, EPOCH TIME: 1751290699.000200
[06/30 09:38:19    913s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.5
[06/30 09:38:19    913s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:15:16.1/0:31:03.7 (0.5), mem = 4078.9M
[06/30 09:38:19    913s] 
[06/30 09:38:19    913s] =============================================================================================
[06/30 09:38:19    913s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.14-s088_1
[06/30 09:38:19    913s] =============================================================================================
[06/30 09:38:19    913s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:38:19    913s] ---------------------------------------------------------------------------------------------
[06/30 09:38:19    913s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:19    913s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  29.1 % )     0:00:01.1 /  0:00:01.0    0.9
[06/30 09:38:19    913s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:19    913s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.3 % )     0:00:00.4 /  0:00:00.5    1.4
[06/30 09:38:19    913s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.1    1.0
[06/30 09:38:19    913s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:38:19    913s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:19    913s] [ TransformInit          ]      1   0:00:01.0  (  27.5 % )     0:00:01.0 /  0:00:01.0    0.9
[06/30 09:38:19    913s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.2    1.4
[06/30 09:38:19    913s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[06/30 09:38:19    913s] [ MISC                   ]          0:00:00.8  (  21.7 % )     0:00:00.8 /  0:00:00.7    0.8
[06/30 09:38:19    913s] ---------------------------------------------------------------------------------------------
[06/30 09:38:19    913s]  GlobalOpt #1 TOTAL                 0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.7    1.0
[06/30 09:38:19    913s] ---------------------------------------------------------------------------------------------
[06/30 09:38:19    913s] End: GigaOpt Global Optimization
[06/30 09:38:19    913s] Begin: Collecting metrics
[06/30 09:38:19    913s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       33.93 | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:08  |        4043 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |        4043 |      |     |
| drv_fixing_2     |     0.000 |    0.148 |         0 |        0 |       33.88 | 0:00:20  |        4079 |    0 |   0 |
| global_opt       |           |    0.148 |           |        0 |       33.88 | 0:00:05  |        4079 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/30 09:38:19    913s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1860.4M, current mem=1860.4M)

[06/30 09:38:19    913s] End: Collecting metrics
[06/30 09:38:19    913s] *** Timing Is met
[06/30 09:38:19    913s] *** Check timing (0:00:00.0)
[06/30 09:38:19    913s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:38:19    913s] Deleting Lib Analyzer.
[06/30 09:38:19    913s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[06/30 09:38:19    913s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:38:19    913s] Info: 71 io nets excluded
[06/30 09:38:19    913s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:38:19    913s] ### Creating LA Mngr. totSessionCpu=0:15:17 mem=4078.9M
[06/30 09:38:19    913s] ### Creating LA Mngr, finished. totSessionCpu=0:15:17 mem=4078.9M
[06/30 09:38:19    913s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/30 09:38:19    913s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4078.9M, EPOCH TIME: 1751290699.677089
[06/30 09:38:19    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] 
[06/30 09:38:19    913s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:38:19    913s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:38:19    913s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.060, REAL:0.062, MEM:4078.9M, EPOCH TIME: 1751290699.739039
[06/30 09:38:19    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] [oiPhyDebug] optDemand 1723233196800.00, spDemand 369633196800.00.
[06/30 09:38:19    913s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:38:19    913s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:38:19    913s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:17 mem=4078.9M
[06/30 09:38:19    913s] OPERPROF: Starting DPlace-Init at level 1, MEM:4078.9M, EPOCH TIME: 1751290699.785161
[06/30 09:38:19    913s] Processing tracks to init pin-track alignment.
[06/30 09:38:19    913s] z: 1, totalTracks: 1
[06/30 09:38:19    913s] z: 3, totalTracks: 1
[06/30 09:38:19    913s] z: 5, totalTracks: 1
[06/30 09:38:19    913s] z: 7, totalTracks: 1
[06/30 09:38:19    913s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:38:19    913s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4078.9M, EPOCH TIME: 1751290699.825395
[06/30 09:38:19    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:19    913s] 
[06/30 09:38:19    913s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:38:19    913s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:38:19    913s] OPERPROF:     Starting CMU at level 3, MEM:4078.9M, EPOCH TIME: 1751290699.859630
[06/30 09:38:19    913s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.004, MEM:4078.9M, EPOCH TIME: 1751290699.863208
[06/30 09:38:19    913s] 
[06/30 09:38:19    913s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:38:19    913s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.045, MEM:4078.9M, EPOCH TIME: 1751290699.870843
[06/30 09:38:19    913s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4078.9M, EPOCH TIME: 1751290699.871021
[06/30 09:38:19    913s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4078.9M, EPOCH TIME: 1751290699.871402
[06/30 09:38:19    913s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4078.9MB).
[06/30 09:38:19    913s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.097, MEM:4078.9M, EPOCH TIME: 1751290699.881668
[06/30 09:38:19    913s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:38:20    914s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:38:20    914s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:17 mem=4094.9M
[06/30 09:38:20    914s] Begin: Area Reclaim Optimization
[06/30 09:38:20    914s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:17.2/0:31:04.8 (0.5), mem = 4094.9M
[06/30 09:38:20    914s] 
[06/30 09:38:20    914s] Creating Lib Analyzer ...
[06/30 09:38:20    914s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:38:20    914s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:38:20    914s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:38:20    914s] 
[06/30 09:38:20    914s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:38:20    915s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:18 mem=4094.9M
[06/30 09:38:20    915s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:18 mem=4094.9M
[06/30 09:38:20    915s] Creating Lib Analyzer, finished. 
[06/30 09:38:20    915s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.6
[06/30 09:38:21    915s] 
[06/30 09:38:21    915s] Active Setup views: WORST_CASE 
[06/30 09:38:21    915s] [LDM::Info] TotalInstCnt at InitDesignMc2: 23487
[06/30 09:38:21    915s] ### Creating RouteCongInterface, started
[06/30 09:38:21    915s] 
[06/30 09:38:21    915s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:38:21    915s] 
[06/30 09:38:21    915s] #optDebug: {0, 1.000}
[06/30 09:38:21    915s] ### Creating RouteCongInterface, finished
[06/30 09:38:21    915s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:21    915s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:21    915s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:38:21    915s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:38:21    915s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:21    915s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:38:21    915s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:38:21    915s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:38:21    915s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4094.9M, EPOCH TIME: 1751290701.237727
[06/30 09:38:21    915s] Found 0 hard placement blockage before merging.
[06/30 09:38:21    915s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4094.9M, EPOCH TIME: 1751290701.238617
[06/30 09:38:21    915s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 33.88
[06/30 09:38:21    915s] +---------+---------+--------+--------+------------+--------+
[06/30 09:38:21    915s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/30 09:38:21    915s] +---------+---------+--------+--------+------------+--------+
[06/30 09:38:21    915s] |   33.88%|        -|   0.000|   0.000|   0:00:00.0| 4094.9M|
[06/30 09:38:22    916s] |   33.88%|        0|   0.000|   0.000|   0:00:01.0| 4094.9M|
[06/30 09:38:22    916s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:38:22    916s] |   33.88%|        0|   0.000|   0.000|   0:00:00.0| 4094.9M|
[06/30 09:38:22    917s] |   33.88%|        0|   0.000|   0.000|   0:00:00.0| 4094.9M|
[06/30 09:38:24    920s] |   33.79%|      183|   0.000|   0.000|   0:00:02.0| 4094.9M|
[06/30 09:38:25    921s] |   33.79%|        0|   0.000|   0.000|   0:00:01.0| 4094.9M|
[06/30 09:38:25    921s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:38:25    921s] |   33.79%|        0|   0.000|   0.000|   0:00:00.0| 4094.9M|
[06/30 09:38:25    921s] +---------+---------+--------+--------+------------+--------+
[06/30 09:38:25    921s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 33.79
[06/30 09:38:25    921s] 
[06/30 09:38:25    921s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 183 **
[06/30 09:38:25    921s] --------------------------------------------------------------
[06/30 09:38:25    921s] |                                   | Total     | Sequential |
[06/30 09:38:25    921s] --------------------------------------------------------------
[06/30 09:38:25    921s] | Num insts resized                 |     183  |       0    |
[06/30 09:38:25    921s] | Num insts undone                  |       0  |       0    |
[06/30 09:38:25    921s] | Num insts Downsized               |     183  |       0    |
[06/30 09:38:25    921s] | Num insts Samesized               |       0  |       0    |
[06/30 09:38:25    921s] | Num insts Upsized                 |       0  |       0    |
[06/30 09:38:25    921s] | Num multiple commits+uncommits    |       0  |       -    |
[06/30 09:38:25    921s] --------------------------------------------------------------
[06/30 09:38:25    921s] Bottom Preferred Layer:
[06/30 09:38:25    921s]     None
[06/30 09:38:25    921s] Via Pillar Rule:
[06/30 09:38:25    921s]     None
[06/30 09:38:25    921s] Finished writing unified metrics of routing constraints.
[06/30 09:38:25    921s] 
[06/30 09:38:25    921s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/30 09:38:25    921s] End: Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:05.0) **
[06/30 09:38:25    921s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:38:25    921s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 23487
[06/30 09:38:25    921s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.6
[06/30 09:38:25    921s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.3/0:00:05.5 (1.3), totSession cpu/real = 0:15:24.5/0:31:10.3 (0.5), mem = 4094.9M
[06/30 09:38:25    921s] 
[06/30 09:38:25    921s] =============================================================================================
[06/30 09:38:25    921s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.14-s088_1
[06/30 09:38:25    921s] =============================================================================================
[06/30 09:38:25    921s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:38:25    921s] ---------------------------------------------------------------------------------------------
[06/30 09:38:25    921s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:25    921s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  16.1 % )     0:00:00.9 /  0:00:00.9    1.0
[06/30 09:38:25    921s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:25    921s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:25    921s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:38:25    921s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:25    921s] [ OptimizationStep       ]      1   0:00:01.3  (  23.1 % )     0:00:04.0 /  0:00:05.8    1.4
[06/30 09:38:25    921s] [ OptSingleIteration     ]      6   0:00:00.2  (   3.3 % )     0:00:02.8 /  0:00:04.7    1.7
[06/30 09:38:25    921s] [ OptGetWeight           ]     64   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:38:25    921s] [ OptEval                ]     64   0:00:01.6  (  28.6 % )     0:00:01.6 /  0:00:02.8    1.8
[06/30 09:38:25    921s] [ OptCommit              ]     64   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[06/30 09:38:25    921s] [ PostCommitDelayUpdate  ]     64   0:00:00.1  (   1.0 % )     0:00:00.7 /  0:00:01.2    1.6
[06/30 09:38:25    921s] [ IncrDelayCalc          ]     30   0:00:00.7  (  12.4 % )     0:00:00.7 /  0:00:01.2    1.7
[06/30 09:38:25    921s] [ IncrTimingUpdate       ]      8   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.4    1.6
[06/30 09:38:25    921s] [ MISC                   ]          0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:38:25    921s] ---------------------------------------------------------------------------------------------
[06/30 09:38:25    921s]  AreaOpt #1 TOTAL                   0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:07.3    1.3
[06/30 09:38:25    921s] ---------------------------------------------------------------------------------------------
[06/30 09:38:25    921s] Executing incremental physical updates
[06/30 09:38:25    921s] Executing incremental physical updates
[06/30 09:38:25    921s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:38:25    921s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4078.9M, EPOCH TIME: 1751290705.546313
[06/30 09:38:25    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:38:25    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:25    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:25    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:25    921s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.168, REAL:0.198, MEM:4078.9M, EPOCH TIME: 1751290705.743861
[06/30 09:38:25    921s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:05, mem=4078.91M, totSessionCpu=0:15:25).
[06/30 09:38:25    921s] Begin: Collecting metrics
[06/30 09:38:25    921s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       33.93 | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:08  |        4043 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |        4043 |      |     |
| drv_fixing_2     |     0.000 |    0.148 |         0 |        0 |       33.88 | 0:00:20  |        4079 |    0 |   0 |
| global_opt       |           |    0.148 |           |        0 |       33.88 | 0:00:05  |        4079 |      |     |
| area_reclaiming  |     0.000 |    0.148 |         0 |        0 |       33.79 | 0:00:06  |        4079 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/30 09:38:26    921s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1865.6M, current mem=1865.6M)

[06/30 09:38:26    921s] End: Collecting metrics
[06/30 09:38:26    921s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:24.9/0:31:10.8 (0.5), mem = 4078.9M
[06/30 09:38:26    921s] 
[06/30 09:38:26    921s] *** Start incrementalPlace ***
[06/30 09:38:26    921s] User Input Parameters:
[06/30 09:38:26    921s] - Congestion Driven    : On
[06/30 09:38:26    921s] - Timing Driven        : On
[06/30 09:38:26    921s] - Area-Violation Based : On
[06/30 09:38:26    921s] - Start Rollback Level : -5
[06/30 09:38:26    921s] - Legalized            : On
[06/30 09:38:26    921s] - Window Based         : Off
[06/30 09:38:26    921s] - eDen incr mode       : Off
[06/30 09:38:26    921s] - Small incr mode      : Off
[06/30 09:38:26    921s] 
[06/30 09:38:26    921s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4078.9M, EPOCH TIME: 1751290706.201329
[06/30 09:38:26    921s] Enable eGR PG blockage caching
[06/30 09:38:26    921s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4078.9M, EPOCH TIME: 1751290706.201479
[06/30 09:38:26    922s] no activity file in design. spp won't run.
[06/30 09:38:26    922s] Effort level <high> specified for reg2reg path_group
[06/30 09:38:28    924s] No Views given, use default active views for adaptive view pruning
[06/30 09:38:28    924s] Active views:
[06/30 09:38:28    924s]   WORST_CASE
[06/30 09:38:28    924s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4078.9M, EPOCH TIME: 1751290708.030504
[06/30 09:38:28    924s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.034, REAL:0.037, MEM:4078.9M, EPOCH TIME: 1751290708.067668
[06/30 09:38:28    924s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4078.9M, EPOCH TIME: 1751290708.067919
[06/30 09:38:28    924s] Starting Early Global Route congestion estimation: mem = 4078.9M
[06/30 09:38:28    924s] (I)      Initializing eGR engine (regular)
[06/30 09:38:28    924s] Set min layer with default ( 2 )
[06/30 09:38:28    924s] Set max layer with default ( 127 )
[06/30 09:38:28    924s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:38:28    924s] Min route layer (adjusted) = 2
[06/30 09:38:28    924s] Max route layer (adjusted) = 7
[06/30 09:38:28    924s] (I)      clean place blk overflow:
[06/30 09:38:28    924s] (I)      H : enabled 1.00 0
[06/30 09:38:28    924s] (I)      V : enabled 1.00 0
[06/30 09:38:28    924s] (I)      Initializing eGR engine (regular)
[06/30 09:38:28    924s] Set min layer with default ( 2 )
[06/30 09:38:28    924s] Set max layer with default ( 127 )
[06/30 09:38:28    924s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:38:28    924s] Min route layer (adjusted) = 2
[06/30 09:38:28    924s] Max route layer (adjusted) = 7
[06/30 09:38:28    924s] (I)      clean place blk overflow:
[06/30 09:38:28    924s] (I)      H : enabled 1.00 0
[06/30 09:38:28    924s] (I)      V : enabled 1.00 0
[06/30 09:38:28    924s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.76 MB )
[06/30 09:38:28    924s] (I)      Running eGR Regular flow
[06/30 09:38:28    924s] (I)      # wire layers (front) : 8
[06/30 09:38:28    924s] (I)      # wire layers (back)  : 0
[06/30 09:38:28    924s] (I)      min wire layer : 1
[06/30 09:38:28    924s] (I)      max wire layer : 7
[06/30 09:38:28    924s] (I)      # cut layers (front) : 7
[06/30 09:38:28    924s] (I)      # cut layers (back)  : 0
[06/30 09:38:28    924s] (I)      min cut layer : 1
[06/30 09:38:28    924s] (I)      max cut layer : 6
[06/30 09:38:28    924s] (I)      ================================= Layers =================================
[06/30 09:38:28    924s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:38:28    924s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:38:28    924s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:38:28    924s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:38:28    924s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:38:28    924s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:38:28    924s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:38:28    924s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:38:28    924s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:38:28    924s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:38:28    924s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:38:28    924s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:38:28    924s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:38:28    924s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:38:28    924s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:38:28    924s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:38:28    924s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:38:28    924s] (I)      Started Import and model ( Curr Mem: 3.76 MB )
[06/30 09:38:28    925s] (I)      == Non-default Options ==
[06/30 09:38:28    925s] (I)      Maximum routing layer                              : 7
[06/30 09:38:28    925s] (I)      Top routing layer                                  : 7
[06/30 09:38:28    925s] (I)      Number of threads                                  : 2
[06/30 09:38:28    925s] (I)      Route tie net to shape                             : auto
[06/30 09:38:28    925s] (I)      Use non-blocking free Dbs wires                    : false
[06/30 09:38:28    925s] (I)      Method to set GCell size                           : row
[06/30 09:38:28    925s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:38:28    925s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:38:28    925s] (I)      ============== Pin Summary ==============
[06/30 09:38:28    925s] (I)      +-------+--------+---------+------------+
[06/30 09:38:28    925s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:38:28    925s] (I)      +-------+--------+---------+------------+
[06/30 09:38:28    925s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:38:28    925s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:38:28    925s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:38:28    925s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:38:28    925s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:38:28    925s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:38:28    925s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:38:28    925s] (I)      +-------+--------+---------+------------+
[06/30 09:38:28    925s] (I)      Custom ignore net properties:
[06/30 09:38:28    925s] (I)      1 : NotLegal
[06/30 09:38:28    925s] (I)      Default ignore net properties:
[06/30 09:38:28    925s] (I)      1 : Special
[06/30 09:38:28    925s] (I)      2 : Analog
[06/30 09:38:28    925s] (I)      3 : Fixed
[06/30 09:38:28    925s] (I)      4 : Skipped
[06/30 09:38:28    925s] (I)      5 : MixedSignal
[06/30 09:38:28    925s] (I)      Prerouted net properties:
[06/30 09:38:28    925s] (I)      1 : NotLegal
[06/30 09:38:28    925s] (I)      2 : Special
[06/30 09:38:28    925s] (I)      3 : Analog
[06/30 09:38:28    925s] (I)      4 : Fixed
[06/30 09:38:28    925s] (I)      5 : Skipped
[06/30 09:38:28    925s] (I)      6 : MixedSignal
[06/30 09:38:28    925s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:38:28    925s] (I)      Use row-based GCell size
[06/30 09:38:28    925s] (I)      Use row-based GCell align
[06/30 09:38:28    925s] (I)      layer 0 area = 90000
[06/30 09:38:28    925s] (I)      layer 1 area = 144000
[06/30 09:38:28    925s] (I)      layer 2 area = 144000
[06/30 09:38:28    925s] (I)      layer 3 area = 144000
[06/30 09:38:28    925s] (I)      layer 4 area = 144000
[06/30 09:38:28    925s] (I)      layer 5 area = 0
[06/30 09:38:28    925s] (I)      layer 6 area = 0
[06/30 09:38:28    925s] (I)      GCell unit size   : 3780
[06/30 09:38:28    925s] (I)      GCell multiplier  : 1
[06/30 09:38:28    925s] (I)      GCell row height  : 3780
[06/30 09:38:28    925s] (I)      Actual row height : 3780
[06/30 09:38:28    925s] (I)      GCell align ref   : 425480 425420
[06/30 09:38:28    925s] [NR-eGR] Track table information for default rule: 
[06/30 09:38:28    925s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:38:28    925s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:38:28    925s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:38:28    925s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:38:28    925s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:38:28    925s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:38:28    925s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:38:28    925s] (I)      ================ Default via =================
[06/30 09:38:28    925s] (I)      +---+-------------------+--------------------+
[06/30 09:38:28    925s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:38:28    925s] (I)      +---+-------------------+--------------------+
[06/30 09:38:28    925s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:38:28    925s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:38:28    925s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:38:28    925s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:38:28    925s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:38:28    925s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:38:28    925s] (I)      +---+-------------------+--------------------+
[06/30 09:38:28    925s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:38:28    925s] [NR-eGR] Read 39015 PG shapes
[06/30 09:38:28    925s] [NR-eGR] Read 0 clock shapes
[06/30 09:38:28    925s] [NR-eGR] Read 0 other shapes
[06/30 09:38:28    925s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:38:28    925s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:38:28    925s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:38:28    925s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:38:28    925s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:38:28    925s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:38:28    925s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:38:28    925s] [NR-eGR] #Other Blockages    : 0
[06/30 09:38:28    925s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:38:28    925s] [NR-eGR] #prerouted nets         : 0
[06/30 09:38:28    925s] [NR-eGR] #prerouted special nets : 0
[06/30 09:38:28    925s] [NR-eGR] #prerouted wires        : 0
[06/30 09:38:28    925s] [NR-eGR] Read 25022 nets ( ignored 0 )
[06/30 09:38:28    925s] (I)        Front-side 25022 ( ignored 0 )
[06/30 09:38:28    925s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:38:28    925s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:38:28    925s] (I)      handle routing halo
[06/30 09:38:28    925s] (I)      Reading macro buffers
[06/30 09:38:28    925s] (I)      Number of macro buffers: 0
[06/30 09:38:28    925s] (I)      early_global_route_priority property id does not exist.
[06/30 09:38:28    925s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:38:28    925s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:38:28    925s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:38:28    925s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:38:28    925s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:38:28    925s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:38:28    925s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:38:28    925s] (I)      Number of ignored nets                =      0
[06/30 09:38:28    925s] (I)      Number of connected nets              =      0
[06/30 09:38:28    925s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:38:28    925s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:38:28    925s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:38:28    925s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:38:28    925s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:38:28    925s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:38:28    925s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:38:28    925s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/30 09:38:28    925s] (I)      Ndr track 0 does not exist
[06/30 09:38:28    925s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:38:28    925s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:38:28    925s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:38:28    925s] (I)      Site width          :   480  (dbu)
[06/30 09:38:28    925s] (I)      Row height          :  3780  (dbu)
[06/30 09:38:28    925s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:38:28    925s] (I)      GCell width         :  3780  (dbu)
[06/30 09:38:28    925s] (I)      GCell height        :  3780  (dbu)
[06/30 09:38:28    925s] (I)      Grid                :   491   512     7
[06/30 09:38:28    925s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:38:28    925s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:38:28    925s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:38:28    925s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:38:28    925s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:38:28    925s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:38:28    925s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:38:28    925s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:38:28    925s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:38:28    925s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:38:28    925s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:38:28    925s] (I)      --------------------------------------------------------
[06/30 09:38:28    925s] 
[06/30 09:38:28    925s] [NR-eGR] ============ Routing rule table ============
[06/30 09:38:28    925s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24955
[06/30 09:38:28    925s] [NR-eGR] ========================================
[06/30 09:38:28    925s] [NR-eGR] 
[06/30 09:38:28    925s] (I)      ==== NDR : (Default) ====
[06/30 09:38:28    925s] (I)      +--------------+--------+
[06/30 09:38:28    925s] (I)      |           ID |      0 |
[06/30 09:38:28    925s] (I)      |      Default |    yes |
[06/30 09:38:28    925s] (I)      |  Clk Special |     no |
[06/30 09:38:28    925s] (I)      | Hard spacing |     no |
[06/30 09:38:28    925s] (I)      |    NDR track | (none) |
[06/30 09:38:28    925s] (I)      |      NDR via | (none) |
[06/30 09:38:28    925s] (I)      |  Extra space |      0 |
[06/30 09:38:28    925s] (I)      |      Shields |      0 |
[06/30 09:38:28    925s] (I)      |   Demand (H) |      1 |
[06/30 09:38:28    925s] (I)      |   Demand (V) |      1 |
[06/30 09:38:28    925s] (I)      |        #Nets |  24955 |
[06/30 09:38:28    925s] (I)      +--------------+--------+
[06/30 09:38:28    925s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:38:28    925s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:38:28    925s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:38:28    925s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:38:28    925s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:38:28    925s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:38:28    925s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:38:28    925s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:38:28    925s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:38:28    925s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:38:28    925s] (I)      =============== Blocked Tracks ===============
[06/30 09:38:28    925s] (I)      +-------+---------+----------+---------------+
[06/30 09:38:28    925s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:38:28    925s] (I)      +-------+---------+----------+---------------+
[06/30 09:38:28    925s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:38:28    925s] (I)      |     2 | 2262528 |   933868 |        41.28% |
[06/30 09:38:28    925s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:38:28    925s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:38:28    925s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:38:28    925s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:38:28    925s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:38:28    925s] (I)      +-------+---------+----------+---------------+
[06/30 09:38:28    925s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.84 sec, Curr Mem: 3.79 MB )
[06/30 09:38:28    925s] (I)      Reset routing kernel
[06/30 09:38:28    925s] (I)      Started Global Routing ( Curr Mem: 3.79 MB )
[06/30 09:38:29    925s] (I)      totalPins=79863  totalGlobalPin=77896 (97.54%)
[06/30 09:38:29    925s] (I)      ================== Net Group Info ===================
[06/30 09:38:29    925s] (I)      +----+----------------+--------------+--------------+
[06/30 09:38:29    925s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:38:29    925s] (I)      +----+----------------+--------------+--------------+
[06/30 09:38:29    925s] (I)      |  1 |          24955 |    Metal2(2) | TopMetal2(7) |
[06/30 09:38:29    925s] (I)      +----+----------------+--------------+--------------+
[06/30 09:38:29    925s] (I)      total 2D Cap : 4291122 = (2475168 H, 1815954 V)
[06/30 09:38:29    925s] (I)      total 2D Demand : 1963 = (1963 H, 0 V)
[06/30 09:38:29    925s] (I)      init route region map
[06/30 09:38:29    925s] (I)      #blocked GCells = 74425
[06/30 09:38:29    925s] (I)      #regions = 1031
[06/30 09:38:29    925s] (I)      init safety region map
[06/30 09:38:29    925s] (I)      #blocked GCells = 74425
[06/30 09:38:29    925s] (I)      #regions = 1031
[06/30 09:38:29    925s] (I)      Adjusted 0 GCells for pin access
[06/30 09:38:29    925s] [NR-eGR] Layer group 1: route 24955 net(s) in layer range [2, 7]
[06/30 09:38:29    925s] (I)      
[06/30 09:38:29    925s] (I)      ============  Phase 1a Route ============
[06/30 09:38:29    926s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 59
[06/30 09:38:29    926s] (I)      Usage: 216711 = (109039 H, 107672 V) = (4.41% H, 5.93% V) = (4.122e+05um H, 4.070e+05um V)
[06/30 09:38:29    926s] (I)      
[06/30 09:38:29    926s] (I)      ============  Phase 1b Route ============
[06/30 09:38:29    926s] (I)      Usage: 216717 = (109045 H, 107672 V) = (4.41% H, 5.93% V) = (4.122e+05um H, 4.070e+05um V)
[06/30 09:38:29    926s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 8.191903e+05um
[06/30 09:38:29    926s] (I)      Congestion metric : 0.01%H 0.74%V, 0.74%HV
[06/30 09:38:29    926s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:38:29    926s] (I)      
[06/30 09:38:29    926s] (I)      ============  Phase 1c Route ============
[06/30 09:38:29    926s] (I)      Level2 Grid: 99 x 103
[06/30 09:38:30    926s] (I)      Usage: 216742 = (109070 H, 107672 V) = (4.41% H, 5.93% V) = (4.123e+05um H, 4.070e+05um V)
[06/30 09:38:30    926s] (I)      
[06/30 09:38:30    926s] (I)      ============  Phase 1d Route ============
[06/30 09:38:30    926s] (I)      Usage: 216756 = (109074 H, 107682 V) = (4.41% H, 5.93% V) = (4.123e+05um H, 4.070e+05um V)
[06/30 09:38:30    926s] (I)      
[06/30 09:38:30    926s] (I)      ============  Phase 1e Route ============
[06/30 09:38:30    926s] (I)      Usage: 216756 = (109074 H, 107682 V) = (4.41% H, 5.93% V) = (4.123e+05um H, 4.070e+05um V)
[06/30 09:38:30    926s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 8.193377e+05um
[06/30 09:38:30    926s] (I)      
[06/30 09:38:30    926s] (I)      ============  Phase 1l Route ============
[06/30 09:38:30    927s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:38:30    927s] (I)      Layer  2:    1349537    117477         3      839655     1418265    (37.19%) 
[06/30 09:38:30    927s] (I)      Layer  3:     858404     92839       199     1019427      956419    (51.59%) 
[06/30 09:38:30    927s] (I)      Layer  4:     998819     27590         0     1151892     1106028    (51.02%) 
[06/30 09:38:30    927s] (I)      Layer  5:     857582     17288       145     1019789      956056    (51.61%) 
[06/30 09:38:30    927s] (I)      Layer  6:     131453        19        15      180205      108919    (62.33%) 
[06/30 09:38:30    927s] (I)      Layer  7:     112356        12         6      128927      108174    (54.38%) 
[06/30 09:38:30    927s] (I)      Total:       4308151    255225       368     4339892     4653860    (48.25%) 
[06/30 09:38:30    927s] (I)      
[06/30 09:38:30    927s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:38:30    927s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/30 09:38:30    927s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/30 09:38:30    927s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[06/30 09:38:30    927s] [NR-eGR] --------------------------------------------------------------------------------
[06/30 09:38:30    927s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:38:30    927s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:38:30    927s] [NR-eGR]  Metal3 ( 3)        57( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[06/30 09:38:30    927s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:38:30    927s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/30 09:38:30    927s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/30 09:38:30    927s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/30 09:38:30    927s] [NR-eGR] --------------------------------------------------------------------------------
[06/30 09:38:30    927s] [NR-eGR]        Total       116( 0.02%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[06/30 09:38:30    927s] [NR-eGR] 
[06/30 09:38:30    927s] (I)      Finished Global Routing ( CPU: 1.69 sec, Real: 1.57 sec, Curr Mem: 3.81 MB )
[06/30 09:38:30    927s] (I)      Updating congestion map
[06/30 09:38:30    927s] (I)      total 2D Cap : 4320051 = (2486612 H, 1833439 V)
[06/30 09:38:30    927s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[06/30 09:38:30    927s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.63 sec, Real: 2.60 sec, Curr Mem: 3.80 MB )
[06/30 09:38:30    927s] Early Global Route congestion estimation runtime: 2.62 seconds, mem = 4078.9M
[06/30 09:38:30    927s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.647, REAL:2.618, MEM:4078.9M, EPOCH TIME: 1751290710.685797
[06/30 09:38:30    927s] OPERPROF: Starting HotSpotCal at level 1, MEM:4078.9M, EPOCH TIME: 1751290710.754366
[06/30 09:38:30    927s] [hotspot] +------------+---------------+---------------+
[06/30 09:38:30    927s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:38:30    927s] [hotspot] +------------+---------------+---------------+
[06/30 09:38:30    927s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:38:30    927s] [hotspot] +------------+---------------+---------------+
[06/30 09:38:30    927s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:38:30    927s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:38:30    927s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.118, MEM:4078.9M, EPOCH TIME: 1751290710.872555
[06/30 09:38:30    927s] 
[06/30 09:38:30    927s] === incrementalPlace Internal Loop 1 ===
[06/30 09:38:31    927s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:38:31    927s] UM:*                                                                   incrNP_iter_start
[06/30 09:38:31    927s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/30 09:38:31    927s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4078.9M, EPOCH TIME: 1751290711.180500
[06/30 09:38:31    927s] Processing tracks to init pin-track alignment.
[06/30 09:38:31    927s] z: 1, totalTracks: 1
[06/30 09:38:31    927s] z: 3, totalTracks: 1
[06/30 09:38:31    927s] z: 5, totalTracks: 1
[06/30 09:38:31    927s] z: 7, totalTracks: 1
[06/30 09:38:31    927s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:38:31    927s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4078.9M, EPOCH TIME: 1751290711.223374
[06/30 09:38:31    927s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:31    927s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:38:31    927s] 
[06/30 09:38:31    927s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:38:31    927s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:38:31    927s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.031, REAL:0.030, MEM:4078.9M, EPOCH TIME: 1751290711.253566
[06/30 09:38:31    927s] OPERPROF:   Starting post-place ADS at level 2, MEM:4078.9M, EPOCH TIME: 1751290711.253830
[06/30 09:38:31    927s] ADSU 0.338 -> 0.338. site 601265.000 -> 601265.000. GS 30.240
[06/30 09:38:31    927s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.154, REAL:0.165, MEM:4078.9M, EPOCH TIME: 1751290711.419108
[06/30 09:38:31    927s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4078.9M, EPOCH TIME: 1751290711.419377
[06/30 09:38:31    927s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4078.9M, EPOCH TIME: 1751290711.423611
[06/30 09:38:31    927s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4078.9M, EPOCH TIME: 1751290711.423869
[06/30 09:38:31    927s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.022, REAL:0.021, MEM:4078.9M, EPOCH TIME: 1751290711.440845
[06/30 09:38:31    927s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4078.9M, EPOCH TIME: 1751290711.462849
[06/30 09:38:31    927s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.003, REAL:0.003, MEM:4078.9M, EPOCH TIME: 1751290711.466108
[06/30 09:38:31    927s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4078.9M, EPOCH TIME: 1751290711.473901
[06/30 09:38:31    927s] no activity file in design. spp won't run.
[06/30 09:38:31    927s] [spp] 0
[06/30 09:38:31    927s] [adp] 0:1:1:3
[06/30 09:38:31    927s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.012, REAL:0.012, MEM:4078.9M, EPOCH TIME: 1751290711.486245
[06/30 09:38:31    928s] SP #FI/SF FL/PI 0/0 23403/0
[06/30 09:38:31    928s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.305, REAL:0.317, MEM:4078.9M, EPOCH TIME: 1751290711.497321
[06/30 09:38:31    928s] PP off. flexM 0
[06/30 09:38:31    928s] OPERPROF: Starting CDPad at level 1, MEM:4078.9M, EPOCH TIME: 1751290711.581806
[06/30 09:38:31    928s] 3DP is on.
[06/30 09:38:31    928s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/30 09:38:31    928s] design sh 0.046. rd 0.200
[06/30 09:38:31    928s] design sh 0.046. rd 0.200
[06/30 09:38:31    928s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/30 09:38:31    928s] design sh 0.044. rd 0.200
[06/30 09:38:32    928s] CDPadU 0.419 -> 0.376. R=0.338, N=23403, GS=3.780
[06/30 09:38:32    928s] OPERPROF: Finished CDPad at level 1, CPU:0.839, REAL:0.488, MEM:4078.9M, EPOCH TIME: 1751290712.069749
[06/30 09:38:32    928s] OPERPROF: Starting InitSKP at level 1, MEM:4078.9M, EPOCH TIME: 1751290712.112574
[06/30 09:38:32    928s] no activity file in design. spp won't run.
[06/30 09:38:35    934s] no activity file in design. spp won't run.
[06/30 09:38:41    942s] *** Finished SKP initialization (cpu=0:00:13.4, real=0:00:09.0)***
[06/30 09:38:41    942s] OPERPROF: Finished InitSKP at level 1, CPU:13.384, REAL:9.181, MEM:4110.9M, EPOCH TIME: 1751290721.293263
[06/30 09:38:41    942s] NP #FI/FS/SF FL/PI: 0/84/0 23403/0
[06/30 09:38:41    942s] no activity file in design. spp won't run.
[06/30 09:38:41    942s] 
[06/30 09:38:41    942s] AB Est...
[06/30 09:38:41    942s] OPERPROF: Starting NP-Place at level 1, MEM:4110.9M, EPOCH TIME: 1751290721.555997
[06/30 09:38:42    942s] OPERPROF: Finished NP-Place at level 1, CPU:0.255, REAL:0.484, MEM:4110.9M, EPOCH TIME: 1751290722.039555
[06/30 09:38:42    942s] Iteration  4: Skipped, with CDP Off
[06/30 09:38:42    942s] 
[06/30 09:38:42    942s] AB Est...
[06/30 09:38:42    942s] OPERPROF: Starting NP-Place at level 1, MEM:4126.9M, EPOCH TIME: 1751290722.101756
[06/30 09:38:42    943s] OPERPROF: Finished NP-Place at level 1, CPU:0.204, REAL:0.147, MEM:4110.9M, EPOCH TIME: 1751290722.248289
[06/30 09:38:42    943s] Iteration  5: Skipped, with CDP Off
[06/30 09:38:42    943s] 
[06/30 09:38:42    943s] AB Est...
[06/30 09:38:42    943s] OPERPROF: Starting NP-Place at level 1, MEM:4126.9M, EPOCH TIME: 1751290722.322734
[06/30 09:38:42    943s] OPERPROF: Finished NP-Place at level 1, CPU:0.167, REAL:0.117, MEM:4110.9M, EPOCH TIME: 1751290722.439470
[06/30 09:38:42    943s] Iteration  6: Skipped, with CDP Off
[06/30 09:38:42    943s] OPERPROF: Starting NP-Place at level 1, MEM:4142.9M, EPOCH TIME: 1751290722.730414
[06/30 09:38:42    943s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75d78de020.
[06/30 09:38:43    944s] SKP will use view:
[06/30 09:38:43    944s]   WORST_CASE
[06/30 09:38:48    952s] Iteration  7: Total net bbox = 4.487e+05 (2.22e+05 2.26e+05)
[06/30 09:38:48    952s]               Est.  stn bbox = 6.563e+05 (3.24e+05 3.32e+05)
[06/30 09:38:48    952s]               cpu = 0:00:09.1 real = 0:00:06.0 mem = 4238.9M
[06/30 09:38:48    952s] OPERPROF: Finished NP-Place at level 1, CPU:9.169, REAL:5.913, MEM:4238.9M, EPOCH TIME: 1751290728.642920
[06/30 09:38:48    953s] no activity file in design. spp won't run.
[06/30 09:38:48    953s] NP #FI/FS/SF FL/PI: 0/84/0 23403/0
[06/30 09:38:48    953s] no activity file in design. spp won't run.
[06/30 09:38:49    953s] OPERPROF: Starting NP-Place at level 1, MEM:4206.9M, EPOCH TIME: 1751290729.113317
[06/30 09:38:49    953s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75a588c020.
[06/30 09:39:03    975s] Iteration  8: Total net bbox = 5.043e+05 (2.53e+05 2.52e+05)
[06/30 09:39:03    975s]               Est.  stn bbox = 7.258e+05 (3.64e+05 3.62e+05)
[06/30 09:39:03    975s]               cpu = 0:00:21.5 real = 0:00:14.0 mem = 4238.9M
[06/30 09:39:03    975s] OPERPROF: Finished NP-Place at level 1, CPU:21.541, REAL:14.454, MEM:4238.9M, EPOCH TIME: 1751290743.567026
[06/30 09:39:03    975s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[06/30 09:39:03    975s] MH legal: No MH instances from GP
[06/30 09:39:03    975s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:39:03    975s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4206.9M, DRC: 0)
[06/30 09:39:03    975s] no activity file in design. spp won't run.
[06/30 09:39:03    975s] NP #FI/FS/SF FL/PI: 0/84/0 23403/0
[06/30 09:39:03    975s] no activity file in design. spp won't run.
[06/30 09:39:03    975s] OPERPROF: Starting NP-Place at level 1, MEM:4206.9M, EPOCH TIME: 1751290743.975513
[06/30 09:39:04    975s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75bcd1a020.
[06/30 09:39:17    997s] Iteration  9: Total net bbox = 5.177e+05 (2.59e+05 2.59e+05)
[06/30 09:39:17    997s]               Est.  stn bbox = 7.453e+05 (3.74e+05 3.71e+05)
[06/30 09:39:17    997s]               cpu = 0:00:21.8 real = 0:00:13.0 mem = 4238.9M
[06/30 09:39:17    997s] OPERPROF: Finished NP-Place at level 1, CPU:21.878, REAL:13.249, MEM:4238.9M, EPOCH TIME: 1751290757.224064
[06/30 09:39:17    997s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[06/30 09:39:17    997s] MH legal: No MH instances from GP
[06/30 09:39:17    997s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:39:17    997s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4206.9M, DRC: 0)
[06/30 09:39:17    997s] no activity file in design. spp won't run.
[06/30 09:39:17    997s] NP #FI/FS/SF FL/PI: 0/84/0 23403/0
[06/30 09:39:17    997s] no activity file in design. spp won't run.
[06/30 09:39:17    998s] OPERPROF: Starting NP-Place at level 1, MEM:4206.9M, EPOCH TIME: 1751290757.729109
[06/30 09:39:17    998s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f7595c78020.
[06/30 09:39:17    998s] Starting Early Global Route supply map. mem = 4206.9M
[06/30 09:39:17    998s] (I)      Initializing eGR engine (regular)
[06/30 09:39:17    998s] Set min layer with default ( 2 )
[06/30 09:39:17    998s] Set max layer with default ( 127 )
[06/30 09:39:17    998s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:39:17    998s] Min route layer (adjusted) = 2
[06/30 09:39:17    998s] Max route layer (adjusted) = 7
[06/30 09:39:17    998s] (I)      clean place blk overflow:
[06/30 09:39:17    998s] (I)      H : enabled 1.00 0
[06/30 09:39:17    998s] (I)      V : enabled 1.00 0
[06/30 09:39:17    998s] (I)      Initializing eGR engine (regular)
[06/30 09:39:17    998s] Set min layer with default ( 2 )
[06/30 09:39:17    998s] Set max layer with default ( 127 )
[06/30 09:39:17    998s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:39:17    998s] Min route layer (adjusted) = 2
[06/30 09:39:17    998s] Max route layer (adjusted) = 7
[06/30 09:39:17    998s] (I)      clean place blk overflow:
[06/30 09:39:17    998s] (I)      H : enabled 1.00 0
[06/30 09:39:17    998s] (I)      V : enabled 1.00 0
[06/30 09:39:17    998s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.03 MB )
[06/30 09:39:17    998s] (I)      Running eGR Regular flow
[06/30 09:39:17    998s] (I)      # wire layers (front) : 8
[06/30 09:39:17    998s] (I)      # wire layers (back)  : 0
[06/30 09:39:17    998s] (I)      min wire layer : 1
[06/30 09:39:17    998s] (I)      max wire layer : 7
[06/30 09:39:17    998s] (I)      # cut layers (front) : 7
[06/30 09:39:17    998s] (I)      # cut layers (back)  : 0
[06/30 09:39:17    998s] (I)      min cut layer : 1
[06/30 09:39:17    998s] (I)      max cut layer : 6
[06/30 09:39:17    998s] (I)      ================================= Layers =================================
[06/30 09:39:17    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:39:17    998s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:39:17    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:39:17    998s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:39:17    998s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:39:17    998s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:39:17    998s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:39:17    998s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:39:17    998s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:39:17    998s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:39:17    998s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:39:17    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:39:17    998s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:39:17    998s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:39:17    998s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:39:17    998s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:39:17    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:39:18    999s] Finished Early Global Route supply map. mem = 4206.9M
[06/30 09:40:45   1153s] Iteration 10: Total net bbox = 5.612e+05 (2.82e+05 2.79e+05)
[06/30 09:40:45   1153s]               Est.  stn bbox = 7.868e+05 (3.97e+05 3.90e+05)
[06/30 09:40:45   1153s]               cpu = 0:02:36 real = 0:01:28 mem = 4238.9M
[06/30 09:40:45   1153s] OPERPROF: Finished NP-Place at level 1, CPU:155.775, REAL:88.096, MEM:4238.9M, EPOCH TIME: 1751290845.824948
[06/30 09:40:45   1154s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[06/30 09:40:45   1154s] MH legal: No MH instances from GP
[06/30 09:40:45   1154s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:40:45   1154s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4206.9M, DRC: 0)
[06/30 09:40:45   1154s] no activity file in design. spp won't run.
[06/30 09:40:45   1154s] NP #FI/FS/SF FL/PI: 0/84/0 23403/0
[06/30 09:40:46   1154s] no activity file in design. spp won't run.
[06/30 09:40:46   1154s] OPERPROF: Starting NP-Place at level 1, MEM:4206.9M, EPOCH TIME: 1751290846.230490
[06/30 09:40:46   1154s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75d15e2020.
[06/30 09:40:46   1154s] GP RA stats: MHOnly 0 nrInst 23403 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/30 09:40:56   1172s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4270.9M, EPOCH TIME: 1751290856.623887
[06/30 09:40:56   1172s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4270.9M, EPOCH TIME: 1751290856.624187
[06/30 09:40:56   1172s] Iteration 11: Total net bbox = 5.612e+05 (2.76e+05 2.85e+05)
[06/30 09:40:56   1172s]               Est.  stn bbox = 7.727e+05 (3.78e+05 3.95e+05)
[06/30 09:40:56   1172s]               cpu = 0:00:17.5 real = 0:00:10.0 mem = 4270.9M
[06/30 09:40:56   1172s] OPERPROF: Finished NP-Place at level 1, CPU:17.638, REAL:10.411, MEM:4238.9M, EPOCH TIME: 1751290856.641049
[06/30 09:40:56   1172s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[06/30 09:40:56   1172s] MH legal: No MH instances from GP
[06/30 09:40:56   1172s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:40:56   1172s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4206.9M, DRC: 0)
[06/30 09:40:56   1172s] Move report: Timing Driven Placement moves 23403 insts, mean move: 49.48 um, max move: 334.28 um 
[06/30 09:40:56   1172s] 	Max move on inst (cby_2__2_/mux_left_ipin_7/sg13g2_inv_4_0_): (1427.72, 603.08) --> (1180.39, 690.03)
[06/30 09:40:56   1172s] no activity file in design. spp won't run.
[06/30 09:40:56   1172s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4206.9M, EPOCH TIME: 1751290856.811882
[06/30 09:40:56   1172s] Saved padding area to DB
[06/30 09:40:56   1172s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4206.9M, EPOCH TIME: 1751290856.818591
[06/30 09:40:56   1172s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.010, REAL:0.010, MEM:4206.9M, EPOCH TIME: 1751290856.828664
[06/30 09:40:56   1172s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4206.9M, EPOCH TIME: 1751290856.846331
[06/30 09:40:56   1172s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/30 09:40:56   1172s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.028, REAL:0.078, MEM:4206.9M, EPOCH TIME: 1751290856.924700
[06/30 09:40:56   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:40:56   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:40:56   1172s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.071, REAL:0.122, MEM:4206.9M, EPOCH TIME: 1751290856.934092
[06/30 09:40:56   1172s] 
[06/30 09:40:56   1172s] Finished Incremental Placement (cpu=0:04:05, real=0:02:26, mem=4206.9M)
[06/30 09:40:56   1172s] Begin: Reorder Scan Chains
[06/30 09:40:56   1172s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/30 09:40:56   1172s] Type 'man IMPSP-9025' for more detail.
[06/30 09:40:56   1172s] End: Reorder Scan Chains
[06/30 09:40:56   1172s] CongRepair sets shifter mode to gplace
[06/30 09:40:56   1172s] TDRefine: refinePlace mode is spiral
[06/30 09:40:56   1172s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4206.9M, EPOCH TIME: 1751290856.944721
[06/30 09:40:56   1172s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4206.9M, EPOCH TIME: 1751290856.944835
[06/30 09:40:56   1172s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4206.9M, EPOCH TIME: 1751290856.944909
[06/30 09:40:56   1172s] Processing tracks to init pin-track alignment.
[06/30 09:40:56   1172s] z: 1, totalTracks: 1
[06/30 09:40:56   1172s] z: 3, totalTracks: 1
[06/30 09:40:56   1172s] z: 5, totalTracks: 1
[06/30 09:40:56   1172s] z: 7, totalTracks: 1
[06/30 09:40:56   1172s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:40:56   1172s] Cell fpga_top LLGs are deleted
[06/30 09:40:56   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:40:56   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:40:56   1172s] # Building fpga_top llgBox search-tree.
[06/30 09:40:56   1172s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4206.9M, EPOCH TIME: 1751290856.994249
[06/30 09:40:56   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:40:56   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:40:56   1172s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4206.9M, EPOCH TIME: 1751290856.996050
[06/30 09:40:56   1172s] Max number of tech site patterns supported in site array is 256.
[06/30 09:40:56   1172s] Core basic site is CoreSite
[06/30 09:40:57   1172s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:40:57   1172s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:40:57   1172s] Fast DP-INIT is on for default
[06/30 09:40:57   1172s] Keep-away cache is enable on metals: 1-7
[06/30 09:40:57   1172s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:40:57   1172s] Atter site array init, number of instance map data is 0.
[06/30 09:40:57   1172s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.065, REAL:0.089, MEM:4206.9M, EPOCH TIME: 1751290857.084848
[06/30 09:40:57   1172s] 
[06/30 09:40:57   1172s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:40:57   1172s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:40:57   1172s] OPERPROF:         Starting CMU at level 5, MEM:4206.9M, EPOCH TIME: 1751290857.094394
[06/30 09:40:57   1172s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:4206.9M, EPOCH TIME: 1751290857.097375
[06/30 09:40:57   1172s] 
[06/30 09:40:57   1172s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:40:57   1172s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.085, REAL:0.110, MEM:4206.9M, EPOCH TIME: 1751290857.104400
[06/30 09:40:57   1172s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4206.9M, EPOCH TIME: 1751290857.104562
[06/30 09:40:57   1172s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4206.9M, EPOCH TIME: 1751290857.104918
[06/30 09:40:57   1172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4206.9MB).
[06/30 09:40:57   1172s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.142, REAL:0.169, MEM:4206.9M, EPOCH TIME: 1751290857.114122
[06/30 09:40:57   1172s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.142, REAL:0.169, MEM:4206.9M, EPOCH TIME: 1751290857.114235
[06/30 09:40:57   1172s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:40:57   1172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.2
[06/30 09:40:57   1172s] OPERPROF:   Starting Refine-Place at level 2, MEM:4206.9M, EPOCH TIME: 1751290857.117819
[06/30 09:40:57   1172s] *** Starting refinePlace (0:19:36 mem=4206.9M) ***
[06/30 09:40:57   1172s] Total net bbox length = 5.725e+05 (2.836e+05 2.889e+05) (ext = 6.202e+04)
[06/30 09:40:57   1172s] 
[06/30 09:40:57   1172s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:40:57   1172s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:40:57   1172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:40:57   1172s] Set min layer with default ( 2 )
[06/30 09:40:57   1172s] Set max layer with default ( 127 )
[06/30 09:40:57   1172s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:40:57   1172s] Min route layer (adjusted) = 2
[06/30 09:40:57   1172s] Max route layer (adjusted) = 7
[06/30 09:40:57   1172s] Set min layer with default ( 2 )
[06/30 09:40:57   1172s] Set max layer with default ( 127 )
[06/30 09:40:57   1172s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:40:57   1172s] Min route layer (adjusted) = 2
[06/30 09:40:57   1172s] Max route layer (adjusted) = 7
[06/30 09:40:57   1172s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4206.9M, EPOCH TIME: 1751290857.284723
[06/30 09:40:57   1172s] Starting refinePlace ...
[06/30 09:40:57   1172s] Set min layer with default ( 2 )
[06/30 09:40:57   1172s] Set max layer with default ( 127 )
[06/30 09:40:57   1172s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:40:57   1172s] Min route layer (adjusted) = 2
[06/30 09:40:57   1172s] Max route layer (adjusted) = 7
[06/30 09:40:57   1172s] Set min layer with default ( 2 )
[06/30 09:40:57   1172s] Set max layer with default ( 127 )
[06/30 09:40:57   1172s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:40:57   1172s] Min route layer (adjusted) = 2
[06/30 09:40:57   1172s] Max route layer (adjusted) = 7
[06/30 09:40:57   1172s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:40:57   1172s] DDP markSite nrRow 287 nrJob 287
[06/30 09:40:57   1172s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/30 09:40:57   1172s] ** Cut row section cpu time 0:00:00.0.
[06/30 09:40:57   1172s]  ** Cut row section real time 0:00:00.0.
[06/30 09:40:57   1172s]    Spread Effort: high, pre-route mode, useDDP on.
[06/30 09:40:58   1174s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=4174.9MB) @(0:19:36 - 0:19:37).
[06/30 09:40:58   1174s] Move report: preRPlace moves 23403 insts, mean move: 0.42 um, max move: 9.80 um 
[06/30 09:40:58   1174s] 	Max move on inst (grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/mux_l2_in_4_): (769.28, 754.32) --> (771.56, 761.84)
[06/30 09:40:58   1174s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[06/30 09:40:58   1174s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4174.9M, EPOCH TIME: 1751290858.468922
[06/30 09:40:58   1174s] Tweakage: fix icg 0, fix clk 0.
[06/30 09:40:58   1174s] Tweakage: density cost 0, scale 0.4.
[06/30 09:40:58   1174s] Tweakage: activity cost 0, scale 1.0.
[06/30 09:40:58   1174s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4206.9M, EPOCH TIME: 1751290858.603716
[06/30 09:40:58   1174s] Cut to 3 partitions.
[06/30 09:40:58   1174s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4206.9M, EPOCH TIME: 1751290858.631306
[06/30 09:40:58   1174s] Tweakage perm 1615 insts, flip 8686 insts.
[06/30 09:40:58   1174s] Tweakage perm 220 insts, flip 681 insts.
[06/30 09:40:59   1175s] Tweakage perm 151 insts, flip 135 insts.
[06/30 09:40:59   1175s] Tweakage perm 16 insts, flip 12 insts.
[06/30 09:40:59   1176s] Tweakage perm 441 insts, flip 1497 insts.
[06/30 09:41:00   1177s] Tweakage perm 64 insts, flip 139 insts.
[06/30 09:41:00   1177s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:3.009, REAL:1.930, MEM:4206.9M, EPOCH TIME: 1751290860.560835
[06/30 09:41:00   1177s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:3.040, REAL:1.961, MEM:4206.9M, EPOCH TIME: 1751290860.565152
[06/30 09:41:00   1177s] Cleanup congestion map
[06/30 09:41:00   1177s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:3.176, REAL:2.159, MEM:4206.9M, EPOCH TIME: 1751290860.627899
[06/30 09:41:00   1177s] Move report: Congestion aware Tweak moves 3336 insts, mean move: 4.52 um, max move: 49.92 um 
[06/30 09:41:00   1177s] 	Max move on inst (cby_0__1_/mux_right_ipin_6/sg13g2_inv_4_0_): (504.68, 837.44) --> (554.60, 837.44)
[06/30 09:41:00   1177s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.2, real=0:00:02.0, mem=4206.9mb) @(0:19:37 - 0:19:40).
[06/30 09:41:00   1177s] Cleanup congestion map
[06/30 09:41:00   1177s] 
[06/30 09:41:00   1177s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:41:00   1177s] 
[06/30 09:41:00   1177s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:41:00   1177s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f75a5835a00.
[06/30 09:41:00   1177s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 3 thread pools are available.
[06/30 09:41:02   1180s] 
[06/30 09:41:02   1180s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:41:02   1180s] 
[06/30 09:41:02   1180s]  Info: 0 filler has been deleted!
[06/30 09:41:02   1180s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:41:02   1180s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:00.0)
[06/30 09:41:02   1180s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:41:02   1180s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:02.0, mem=4302.9MB) @(0:19:40 - 0:19:43).
[06/30 09:41:02   1180s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:41:02   1180s] Move report: Detail placement moves 23403 insts, mean move: 0.99 um, max move: 49.82 um 
[06/30 09:41:02   1180s] 	Max move on inst (cby_0__1_/mux_right_ipin_6/sg13g2_inv_4_0_): (504.80, 837.43) --> (554.60, 837.44)
[06/30 09:41:02   1180s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:05.0 MEM: 4302.9MB
[06/30 09:41:02   1180s] Statistics of distance of Instance movement in refine placement:
[06/30 09:41:02   1180s]   maximum (X+Y) =        49.82 um
[06/30 09:41:02   1180s]   inst (cby_0__1_/mux_right_ipin_6/sg13g2_inv_4_0_) with max move: (504.795, 837.426) -> (554.6, 837.44)
[06/30 09:41:02   1180s]   mean    (X+Y) =         0.99 um
[06/30 09:41:02   1180s] Summary Report:
[06/30 09:41:02   1180s] Instances move: 23403 (out of 23403 movable)
[06/30 09:41:02   1180s] Instances flipped: 0
[06/30 09:41:02   1180s] Mean displacement: 0.99 um
[06/30 09:41:02   1180s] Max displacement: 49.82 um (Instance: cby_0__1_/mux_right_ipin_6/sg13g2_inv_4_0_) (504.795, 837.426) -> (554.6, 837.44)
[06/30 09:41:02   1180s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/30 09:41:02   1180s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:41:02   1180s] Total instances moved : 23403
[06/30 09:41:02   1180s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:7.577, REAL:5.302, MEM:4302.9M, EPOCH TIME: 1751290862.586333
[06/30 09:41:02   1180s] Total net bbox length = 5.549e+05 (2.649e+05 2.900e+05) (ext = 6.266e+04)
[06/30 09:41:02   1180s] Runtime: CPU: 0:00:07.7 REAL: 0:00:05.0 MEM: 4302.9MB
[06/30 09:41:02   1180s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:05.0, mem=4302.9MB) @(0:19:36 - 0:19:43).
[06/30 09:41:02   1180s] *** Finished refinePlace (0:19:43 mem=4302.9M) ***
[06/30 09:41:02   1180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.2
[06/30 09:41:02   1180s] OPERPROF:   Finished Refine-Place at level 2, CPU:7.746, REAL:5.506, MEM:4302.9M, EPOCH TIME: 1751290862.623979
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 49.82 um
RPlace-Summary:     Max move: inst cby_0__1_/mux_right_ipin_6/sg13g2_inv_4_0_ cell sg13g2_inv_1 loc (504.80, 837.43) -> (554.60, 837.44)
RPlace-Summary:     Average move dist: 0.99
RPlace-Summary:     Number of inst moved: 23403
RPlace-Summary:     Number of movable inst: 23403
[06/30 09:41:02   1180s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:41:02   1180s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4302.9M, EPOCH TIME: 1751290862.632860
[06/30 09:41:02   1180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:41:02   1180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:02   1180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:02   1180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:02   1180s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.169, REAL:0.149, MEM:4318.9M, EPOCH TIME: 1751290862.782280
[06/30 09:41:02   1180s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:8.069, REAL:5.838, MEM:4318.9M, EPOCH TIME: 1751290862.782630
[06/30 09:41:02   1180s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4318.9M, EPOCH TIME: 1751290862.784390
[06/30 09:41:02   1180s] Starting Early Global Route congestion estimation: mem = 4318.9M
[06/30 09:41:02   1180s] (I)      Initializing eGR engine (regular)
[06/30 09:41:02   1180s] Set min layer with default ( 2 )
[06/30 09:41:02   1180s] Set max layer with default ( 127 )
[06/30 09:41:02   1180s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:41:02   1180s] Min route layer (adjusted) = 2
[06/30 09:41:02   1180s] Max route layer (adjusted) = 7
[06/30 09:41:02   1180s] (I)      clean place blk overflow:
[06/30 09:41:02   1180s] (I)      H : enabled 1.00 0
[06/30 09:41:02   1180s] (I)      V : enabled 1.00 0
[06/30 09:41:02   1180s] (I)      Initializing eGR engine (regular)
[06/30 09:41:02   1180s] Set min layer with default ( 2 )
[06/30 09:41:02   1180s] Set max layer with default ( 127 )
[06/30 09:41:02   1180s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:41:02   1180s] Min route layer (adjusted) = 2
[06/30 09:41:02   1180s] Max route layer (adjusted) = 7
[06/30 09:41:02   1180s] (I)      clean place blk overflow:
[06/30 09:41:02   1180s] (I)      H : enabled 1.00 0
[06/30 09:41:02   1180s] (I)      V : enabled 1.00 0
[06/30 09:41:02   1180s] (I)      Started Early Global Route kernel ( Curr Mem: 4.06 MB )
[06/30 09:41:02   1180s] (I)      Running eGR Regular flow
[06/30 09:41:02   1180s] (I)      # wire layers (front) : 8
[06/30 09:41:02   1180s] (I)      # wire layers (back)  : 0
[06/30 09:41:02   1180s] (I)      min wire layer : 1
[06/30 09:41:02   1180s] (I)      max wire layer : 7
[06/30 09:41:02   1180s] (I)      # cut layers (front) : 7
[06/30 09:41:02   1180s] (I)      # cut layers (back)  : 0
[06/30 09:41:02   1180s] (I)      min cut layer : 1
[06/30 09:41:02   1180s] (I)      max cut layer : 6
[06/30 09:41:02   1180s] (I)      ================================= Layers =================================
[06/30 09:41:02   1180s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:41:02   1180s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:41:02   1180s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:41:02   1180s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:41:02   1180s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:41:02   1180s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:41:02   1180s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:41:02   1180s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:41:02   1180s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:41:02   1180s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:41:02   1180s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:41:02   1180s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:41:02   1180s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:41:02   1180s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:41:02   1180s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:41:02   1180s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:41:02   1180s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:41:02   1180s] (I)      Started Import and model ( Curr Mem: 4.06 MB )
[06/30 09:41:03   1180s] (I)      == Non-default Options ==
[06/30 09:41:03   1180s] (I)      Maximum routing layer                              : 7
[06/30 09:41:03   1180s] (I)      Top routing layer                                  : 7
[06/30 09:41:03   1180s] (I)      Number of threads                                  : 2
[06/30 09:41:03   1180s] (I)      Route tie net to shape                             : auto
[06/30 09:41:03   1180s] (I)      Use non-blocking free Dbs wires                    : false
[06/30 09:41:03   1180s] (I)      Method to set GCell size                           : row
[06/30 09:41:03   1180s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:41:03   1180s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:41:03   1180s] (I)      ============== Pin Summary ==============
[06/30 09:41:03   1180s] (I)      +-------+--------+---------+------------+
[06/30 09:41:03   1180s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:41:03   1180s] (I)      +-------+--------+---------+------------+
[06/30 09:41:03   1180s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:41:03   1180s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:41:03   1180s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:41:03   1180s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:41:03   1180s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:41:03   1180s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:41:03   1180s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:41:03   1180s] (I)      +-------+--------+---------+------------+
[06/30 09:41:03   1180s] (I)      Custom ignore net properties:
[06/30 09:41:03   1180s] (I)      1 : NotLegal
[06/30 09:41:03   1180s] (I)      Default ignore net properties:
[06/30 09:41:03   1180s] (I)      1 : Special
[06/30 09:41:03   1180s] (I)      2 : Analog
[06/30 09:41:03   1180s] (I)      3 : Fixed
[06/30 09:41:03   1180s] (I)      4 : Skipped
[06/30 09:41:03   1180s] (I)      5 : MixedSignal
[06/30 09:41:03   1180s] (I)      Prerouted net properties:
[06/30 09:41:03   1180s] (I)      1 : NotLegal
[06/30 09:41:03   1180s] (I)      2 : Special
[06/30 09:41:03   1180s] (I)      3 : Analog
[06/30 09:41:03   1180s] (I)      4 : Fixed
[06/30 09:41:03   1180s] (I)      5 : Skipped
[06/30 09:41:03   1180s] (I)      6 : MixedSignal
[06/30 09:41:03   1180s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:41:03   1180s] (I)      Use row-based GCell size
[06/30 09:41:03   1180s] (I)      Use row-based GCell align
[06/30 09:41:03   1180s] (I)      layer 0 area = 90000
[06/30 09:41:03   1180s] (I)      layer 1 area = 144000
[06/30 09:41:03   1180s] (I)      layer 2 area = 144000
[06/30 09:41:03   1180s] (I)      layer 3 area = 144000
[06/30 09:41:03   1180s] (I)      layer 4 area = 144000
[06/30 09:41:03   1180s] (I)      layer 5 area = 0
[06/30 09:41:03   1180s] (I)      layer 6 area = 0
[06/30 09:41:03   1180s] (I)      GCell unit size   : 3780
[06/30 09:41:03   1180s] (I)      GCell multiplier  : 1
[06/30 09:41:03   1180s] (I)      GCell row height  : 3780
[06/30 09:41:03   1180s] (I)      Actual row height : 3780
[06/30 09:41:03   1180s] (I)      GCell align ref   : 425480 425420
[06/30 09:41:03   1180s] [NR-eGR] Track table information for default rule: 
[06/30 09:41:03   1180s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:41:03   1180s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:41:03   1180s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:41:03   1180s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:41:03   1180s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:41:03   1180s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:41:03   1180s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:41:03   1180s] (I)      ================ Default via =================
[06/30 09:41:03   1180s] (I)      +---+-------------------+--------------------+
[06/30 09:41:03   1180s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:41:03   1180s] (I)      +---+-------------------+--------------------+
[06/30 09:41:03   1180s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:41:03   1180s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:41:03   1180s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:41:03   1180s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:41:03   1180s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:41:03   1180s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:41:03   1180s] (I)      +---+-------------------+--------------------+
[06/30 09:41:03   1180s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:41:03   1180s] (I)      Read 39015 PG shapes from cache
[06/30 09:41:03   1180s] [NR-eGR] Read 0 clock shapes
[06/30 09:41:03   1180s] [NR-eGR] Read 0 other shapes
[06/30 09:41:03   1180s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:41:03   1180s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:41:03   1180s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:41:03   1180s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:41:03   1180s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:41:03   1180s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:41:03   1180s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:41:03   1180s] [NR-eGR] #Other Blockages    : 0
[06/30 09:41:03   1180s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:41:03   1180s] [NR-eGR] #prerouted nets         : 0
[06/30 09:41:03   1180s] [NR-eGR] #prerouted special nets : 0
[06/30 09:41:03   1180s] [NR-eGR] #prerouted wires        : 0
[06/30 09:41:03   1180s] [NR-eGR] Read 25022 nets ( ignored 0 )
[06/30 09:41:03   1180s] (I)        Front-side 25022 ( ignored 0 )
[06/30 09:41:03   1180s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:41:03   1180s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:41:03   1180s] (I)      handle routing halo
[06/30 09:41:03   1180s] (I)      Reading macro buffers
[06/30 09:41:03   1180s] (I)      Number of macro buffers: 0
[06/30 09:41:03   1180s] (I)      early_global_route_priority property id does not exist.
[06/30 09:41:03   1180s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:41:03   1181s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:41:03   1181s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:41:03   1181s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:41:03   1181s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:41:03   1181s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:41:03   1181s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:41:03   1181s] (I)      Number of ignored nets                =      0
[06/30 09:41:03   1181s] (I)      Number of connected nets              =      0
[06/30 09:41:03   1181s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:41:03   1181s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:41:03   1181s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:41:03   1181s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:41:03   1181s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:41:03   1181s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:41:03   1181s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:41:03   1181s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/30 09:41:03   1181s] (I)      Ndr track 0 does not exist
[06/30 09:41:03   1181s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:41:03   1181s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:41:03   1181s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:41:03   1181s] (I)      Site width          :   480  (dbu)
[06/30 09:41:03   1181s] (I)      Row height          :  3780  (dbu)
[06/30 09:41:03   1181s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:41:03   1181s] (I)      GCell width         :  3780  (dbu)
[06/30 09:41:03   1181s] (I)      GCell height        :  3780  (dbu)
[06/30 09:41:03   1181s] (I)      Grid                :   491   512     7
[06/30 09:41:03   1181s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:41:03   1181s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:41:03   1181s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:41:03   1181s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:41:03   1181s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:41:03   1181s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:41:03   1181s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:41:03   1181s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:41:03   1181s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:41:03   1181s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:41:03   1181s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:41:03   1181s] (I)      --------------------------------------------------------
[06/30 09:41:03   1181s] 
[06/30 09:41:03   1181s] [NR-eGR] ============ Routing rule table ============
[06/30 09:41:03   1181s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24955
[06/30 09:41:03   1181s] [NR-eGR] ========================================
[06/30 09:41:03   1181s] [NR-eGR] 
[06/30 09:41:03   1181s] (I)      ==== NDR : (Default) ====
[06/30 09:41:03   1181s] (I)      +--------------+--------+
[06/30 09:41:03   1181s] (I)      |           ID |      0 |
[06/30 09:41:03   1181s] (I)      |      Default |    yes |
[06/30 09:41:03   1181s] (I)      |  Clk Special |     no |
[06/30 09:41:03   1181s] (I)      | Hard spacing |     no |
[06/30 09:41:03   1181s] (I)      |    NDR track | (none) |
[06/30 09:41:03   1181s] (I)      |      NDR via | (none) |
[06/30 09:41:03   1181s] (I)      |  Extra space |      0 |
[06/30 09:41:03   1181s] (I)      |      Shields |      0 |
[06/30 09:41:03   1181s] (I)      |   Demand (H) |      1 |
[06/30 09:41:03   1181s] (I)      |   Demand (V) |      1 |
[06/30 09:41:03   1181s] (I)      |        #Nets |  24955 |
[06/30 09:41:03   1181s] (I)      +--------------+--------+
[06/30 09:41:03   1181s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:41:03   1181s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:41:03   1181s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:41:03   1181s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:41:03   1181s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:41:03   1181s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:41:03   1181s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:41:03   1181s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:41:03   1181s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:41:03   1181s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:41:03   1181s] (I)      =============== Blocked Tracks ===============
[06/30 09:41:03   1181s] (I)      +-------+---------+----------+---------------+
[06/30 09:41:03   1181s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:41:03   1181s] (I)      +-------+---------+----------+---------------+
[06/30 09:41:03   1181s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:41:03   1181s] (I)      |     2 | 2262528 |   933882 |        41.28% |
[06/30 09:41:03   1181s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:41:03   1181s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:41:03   1181s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:41:03   1181s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:41:03   1181s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:41:03   1181s] (I)      +-------+---------+----------+---------------+
[06/30 09:41:03   1181s] (I)      Finished Import and model ( CPU: 0.64 sec, Real: 0.68 sec, Curr Mem: 4.09 MB )
[06/30 09:41:03   1181s] (I)      Reset routing kernel
[06/30 09:41:03   1181s] (I)      Started Global Routing ( Curr Mem: 4.09 MB )
[06/30 09:41:03   1181s] (I)      totalPins=79863  totalGlobalPin=77315 (96.81%)
[06/30 09:41:03   1181s] (I)      ================== Net Group Info ===================
[06/30 09:41:03   1181s] (I)      +----+----------------+--------------+--------------+
[06/30 09:41:03   1181s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:41:03   1181s] (I)      +----+----------------+--------------+--------------+
[06/30 09:41:03   1181s] (I)      |  1 |          24955 |    Metal2(2) | TopMetal2(7) |
[06/30 09:41:03   1181s] (I)      +----+----------------+--------------+--------------+
[06/30 09:41:03   1181s] (I)      total 2D Cap : 4291131 = (2475177 H, 1815954 V)
[06/30 09:41:03   1181s] (I)      total 2D Demand : 2544 = (2544 H, 0 V)
[06/30 09:41:03   1181s] (I)      init route region map
[06/30 09:41:03   1181s] (I)      #blocked GCells = 74425
[06/30 09:41:03   1181s] (I)      #regions = 1031
[06/30 09:41:03   1181s] (I)      init safety region map
[06/30 09:41:03   1181s] (I)      #blocked GCells = 74425
[06/30 09:41:03   1181s] (I)      #regions = 1031
[06/30 09:41:03   1181s] (I)      Adjusted 0 GCells for pin access
[06/30 09:41:03   1181s] [NR-eGR] Layer group 1: route 24955 net(s) in layer range [2, 7]
[06/30 09:41:03   1181s] (I)      
[06/30 09:41:03   1181s] (I)      ============  Phase 1a Route ============
[06/30 09:41:04   1181s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:41:04   1181s] (I)      Usage: 207466 = (102201 H, 105265 V) = (4.13% H, 5.80% V) = (3.863e+05um H, 3.979e+05um V)
[06/30 09:41:04   1181s] (I)      
[06/30 09:41:04   1181s] (I)      ============  Phase 1b Route ============
[06/30 09:41:04   1181s] (I)      Usage: 207473 = (102207 H, 105266 V) = (4.13% H, 5.80% V) = (3.863e+05um H, 3.979e+05um V)
[06/30 09:41:04   1181s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.842479e+05um
[06/30 09:41:04   1181s] (I)      Congestion metric : 0.01%H 0.77%V, 0.78%HV
[06/30 09:41:04   1181s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:41:04   1181s] (I)      
[06/30 09:41:04   1181s] (I)      ============  Phase 1c Route ============
[06/30 09:41:04   1181s] (I)      Level2 Grid: 99 x 103
[06/30 09:41:04   1181s] (I)      Usage: 207514 = (102244 H, 105270 V) = (4.13% H, 5.80% V) = (3.865e+05um H, 3.979e+05um V)
[06/30 09:41:04   1181s] (I)      
[06/30 09:41:04   1181s] (I)      ============  Phase 1d Route ============
[06/30 09:41:04   1182s] (I)      Usage: 207521 = (102253 H, 105268 V) = (4.13% H, 5.80% V) = (3.865e+05um H, 3.979e+05um V)
[06/30 09:41:04   1182s] (I)      
[06/30 09:41:04   1182s] (I)      ============  Phase 1e Route ============
[06/30 09:41:04   1182s] (I)      Usage: 207521 = (102253 H, 105268 V) = (4.13% H, 5.80% V) = (3.865e+05um H, 3.979e+05um V)
[06/30 09:41:04   1182s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 7.844294e+05um
[06/30 09:41:04   1182s] (I)      
[06/30 09:41:04   1182s] (I)      ============  Phase 1l Route ============
[06/30 09:41:04   1182s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:41:04   1182s] (I)      Layer  2:    1349533    111534        10      839655     1418265    (37.19%) 
[06/30 09:41:04   1182s] (I)      Layer  3:     858404     90588       229     1019427      956419    (51.59%) 
[06/30 09:41:04   1182s] (I)      Layer  4:     998819     27217         9     1151892     1106028    (51.02%) 
[06/30 09:41:04   1182s] (I)      Layer  5:     857582     17054       144     1019789      956056    (51.61%) 
[06/30 09:41:04   1182s] (I)      Layer  6:     131453        11         7      180205      108919    (62.33%) 
[06/30 09:41:04   1182s] (I)      Layer  7:     112356         6         0      128927      108174    (54.38%) 
[06/30 09:41:04   1182s] (I)      Total:       4308147    246410       399     4339892     4653860    (48.25%) 
[06/30 09:41:04   1182s] (I)      
[06/30 09:41:04   1182s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:41:04   1182s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:41:04   1182s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:41:04   1182s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/30 09:41:04   1182s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:41:04   1182s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:41:04   1182s] [NR-eGR]  Metal2 ( 2)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:41:04   1182s] [NR-eGR]  Metal3 ( 3)        30( 0.02%)        49( 0.04%)   ( 0.07%) 
[06/30 09:41:04   1182s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:41:04   1182s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/30 09:41:04   1182s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/30 09:41:04   1182s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:41:04   1182s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:41:04   1182s] [NR-eGR]        Total        51( 0.01%)        97( 0.01%)   ( 0.02%) 
[06/30 09:41:04   1182s] [NR-eGR] 
[06/30 09:41:04   1182s] (I)      Finished Global Routing ( CPU: 1.47 sec, Real: 1.25 sec, Curr Mem: 4.11 MB )
[06/30 09:41:04   1182s] (I)      Updating congestion map
[06/30 09:41:04   1182s] (I)      total 2D Cap : 4320040 = (2486601 H, 1833439 V)
[06/30 09:41:04   1182s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/30 09:41:04   1182s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.28 sec, Real: 2.11 sec, Curr Mem: 4.10 MB )
[06/30 09:41:04   1182s] Early Global Route congestion estimation runtime: 2.17 seconds, mem = 4318.9M
[06/30 09:41:04   1182s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.337, REAL:2.173, MEM:4318.9M, EPOCH TIME: 1751290864.957210
[06/30 09:41:04   1182s] OPERPROF: Starting HotSpotCal at level 1, MEM:4318.9M, EPOCH TIME: 1751290864.957280
[06/30 09:41:04   1182s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:04   1182s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:41:04   1182s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:04   1182s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:41:04   1182s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:04   1182s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:41:04   1182s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:41:04   1182s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.028, MEM:4334.9M, EPOCH TIME: 1751290864.985582
[06/30 09:41:04   1182s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4334.9M, EPOCH TIME: 1751290864.992833
[06/30 09:41:04   1182s] Starting Early Global Route wiring: mem = 4334.9M
[06/30 09:41:04   1182s] (I)      Running track assignment and export wires
[06/30 09:41:04   1182s] (I)      Delete wires for 24955 nets 
[06/30 09:41:05   1182s] (I)      ============= Track Assignment ============
[06/30 09:41:05   1182s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.12 MB )
[06/30 09:41:05   1182s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:41:05   1182s] (I)      Run Multi-thread track assignment
[06/30 09:41:05   1183s] (I)      Finished Track Assignment (2T) ( CPU: 0.61 sec, Real: 0.34 sec, Curr Mem: 4.13 MB )
[06/30 09:41:05   1183s] (I)      Started Export ( Curr Mem: 4.13 MB )
[06/30 09:41:05   1183s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:41:05   1183s] [NR-eGR] Total eGR-routed clock nets wire length: 2595um, number of vias: 286
[06/30 09:41:05   1183s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:41:05   1183s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:41:05   1183s] [NR-eGR] ---------------------------------------
[06/30 09:41:05   1183s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:41:05   1183s] [NR-eGR]  Metal2     (2H)        304663  111193 
[06/30 09:41:05   1183s] [NR-eGR]  Metal3     (3V)        346500    6234 
[06/30 09:41:05   1183s] [NR-eGR]  Metal4     (4H)         99641    2930 
[06/30 09:41:05   1183s] [NR-eGR]  Metal5     (5V)         65097      36 
[06/30 09:41:05   1183s] [NR-eGR]  TopMetal1  (6H)            17       2 
[06/30 09:41:05   1183s] [NR-eGR]  TopMetal2  (7V)            25       0 
[06/30 09:41:05   1183s] [NR-eGR] ---------------------------------------
[06/30 09:41:05   1183s] [NR-eGR]             Total       815943  199978 
[06/30 09:41:05   1183s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:41:05   1183s] [NR-eGR] Total half perimeter of net bounding box: 554850um
[06/30 09:41:05   1183s] [NR-eGR] Total length: 815943um, number of vias: 199978
[06/30 09:41:05   1183s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:41:05   1183s] (I)      == Layer wire length by net rule ==
[06/30 09:41:05   1183s] (I)                          Default 
[06/30 09:41:05   1183s] (I)      ----------------------------
[06/30 09:41:05   1183s] (I)       Metal1     (1V)        0um 
[06/30 09:41:05   1183s] (I)       Metal2     (2H)   304663um 
[06/30 09:41:05   1183s] (I)       Metal3     (3V)   346500um 
[06/30 09:41:05   1183s] (I)       Metal4     (4H)    99641um 
[06/30 09:41:05   1183s] (I)       Metal5     (5V)    65097um 
[06/30 09:41:05   1183s] (I)       TopMetal1  (6H)       17um 
[06/30 09:41:05   1183s] (I)       TopMetal2  (7V)       25um 
[06/30 09:41:05   1183s] (I)      ----------------------------
[06/30 09:41:05   1183s] (I)                  Total  815943um 
[06/30 09:41:05   1183s] (I)      == Layer via count by net rule ==
[06/30 09:41:05   1183s] (I)                         Default 
[06/30 09:41:05   1183s] (I)      ---------------------------
[06/30 09:41:05   1183s] (I)       Metal1     (1V)     79583 
[06/30 09:41:05   1183s] (I)       Metal2     (2H)    111193 
[06/30 09:41:05   1183s] (I)       Metal3     (3V)      6234 
[06/30 09:41:05   1183s] (I)       Metal4     (4H)      2930 
[06/30 09:41:05   1183s] (I)       Metal5     (5V)        36 
[06/30 09:41:05   1183s] (I)       TopMetal1  (6H)         2 
[06/30 09:41:05   1183s] (I)       TopMetal2  (7V)         0 
[06/30 09:41:05   1183s] (I)      ---------------------------
[06/30 09:41:05   1183s] (I)                  Total   199978 
[06/30 09:41:06   1184s] (I)      Finished Export ( CPU: 0.85 sec, Real: 0.73 sec, Curr Mem: 4.06 MB )
[06/30 09:41:06   1184s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:41:06   1184s] (I)      Global routing data unavailable, rerun eGR
[06/30 09:41:06   1184s] (I)      Initializing eGR engine (regular)
[06/30 09:41:06   1184s] Set min layer with default ( 2 )
[06/30 09:41:06   1184s] Set max layer with default ( 127 )
[06/30 09:41:06   1184s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:41:06   1184s] Min route layer (adjusted) = 2
[06/30 09:41:06   1184s] Max route layer (adjusted) = 7
[06/30 09:41:06   1184s] (I)      clean place blk overflow:
[06/30 09:41:06   1184s] (I)      H : enabled 1.00 0
[06/30 09:41:06   1184s] (I)      V : enabled 1.00 0
[06/30 09:41:06   1184s] Early Global Route wiring runtime: 1.21 seconds, mem = 4309.4M
[06/30 09:41:06   1184s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.586, REAL:1.208, MEM:4309.4M, EPOCH TIME: 1751290866.200544
[06/30 09:41:06   1184s] OPERPROF: Starting HotSpotCal at level 1, MEM:4309.4M, EPOCH TIME: 1751290866.200609
[06/30 09:41:06   1184s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:06   1184s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:41:06   1184s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:06   1184s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:41:06   1184s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:06   1184s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:41:06   1184s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:41:06   1184s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.016, MEM:4309.4M, EPOCH TIME: 1751290866.216475
[06/30 09:41:06   1184s] [hotspot] Hotspot report including placement blocked areas
[06/30 09:41:06   1184s] OPERPROF: Starting HotSpotCal at level 1, MEM:4309.4M, EPOCH TIME: 1751290866.216580
[06/30 09:41:06   1184s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:06   1184s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:41:06   1184s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:06   1184s] [hotspot] | normalized |         12.98 |         12.98 |
[06/30 09:41:06   1184s] [hotspot] +------------+---------------+---------------+
[06/30 09:41:06   1184s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 12.98, normalized total congestion hotspot area = 12.98 (area is in unit of 4 std-cell row bins)
[06/30 09:41:06   1184s] [hotspot] max/total 12.98/12.98, big hotspot (>10) total 12.98
[06/30 09:41:06   1184s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/30 09:41:06   1184s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 09:41:06   1184s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[06/30 09:41:06   1184s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 09:41:06   1184s] [hotspot] |  1  |  1332.68   243.98  1393.16   304.46 |        4.98   |             NA                |
[06/30 09:41:06   1184s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 09:41:06   1184s] [hotspot] |  2  |  1332.68   304.46  1393.16   364.94 |        4.98   |             NA                |
[06/30 09:41:06   1184s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 09:41:06   1184s] [hotspot] |  3  |  1332.68   183.50  1393.16   243.98 |        1.51   |             NA                |
[06/30 09:41:06   1184s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 09:41:06   1184s] [hotspot] |  4  |  1332.68   364.94  1393.16   425.42 |        1.51   |             NA                |
[06/30 09:41:06   1184s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 09:41:06   1184s] Top 4 hotspots total area: 12.98
[06/30 09:41:06   1184s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.034, REAL:0.046, MEM:4309.4M, EPOCH TIME: 1751290866.262679
[06/30 09:41:06   1184s] 0 delay mode for cte disabled.
[06/30 09:41:06   1184s] SKP cleared!
[06/30 09:41:06   1184s] 
[06/30 09:41:06   1184s] *** Finished incrementalPlace (cpu=0:04:23, real=0:02:40)***
[06/30 09:41:06   1184s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4229.4M, EPOCH TIME: 1751290866.770025
[06/30 09:41:06   1184s] Deleting eGR PG blockage cache
[06/30 09:41:06   1184s] Disable eGR PG blockage caching
[06/30 09:41:06   1184s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4229.4M, EPOCH TIME: 1751290866.770294
[06/30 09:41:06   1184s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4229.4M, EPOCH TIME: 1751290866.795000
[06/30 09:41:06   1184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:06   1184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:06   1184s] Cell fpga_top LLGs are deleted
[06/30 09:41:06   1184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:06   1184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:06   1184s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4229.4M, EPOCH TIME: 1751290866.795560
[06/30 09:41:06   1184s] Start to check current routing status for nets...
[06/30 09:41:07   1185s] All nets are already routed correctly.
[06/30 09:41:07   1185s] End to check current routing status for nets (mem=4229.4M)
[06/30 09:41:07   1185s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:41:07   1185s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:41:07   1185s] RC Extraction called in multi-corner(2) mode.
[06/30 09:41:07   1185s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:41:07   1185s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:41:07   1185s] RCMode: PreRoute
[06/30 09:41:07   1185s]       RC Corner Indexes            0       1   
[06/30 09:41:07   1185s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:41:07   1185s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:41:07   1185s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:41:07   1185s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:41:07   1185s] Shrink Factor                : 1.00000
[06/30 09:41:07   1185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:41:07   1185s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:41:07   1185s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:41:07   1185s] eee: pegSigSF=1.070000
[06/30 09:41:07   1185s] Initializing multi-corner resistance tables ...
[06/30 09:41:07   1185s] eee: Grid unit RC data computation started
[06/30 09:41:07   1185s] eee: Grid unit RC data computation completed
[06/30 09:41:07   1185s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:41:07   1185s] eee: l=2 avDens=0.100731 usedTrk=8279.760589 availTrk=82196.377138 sigTrk=8279.760589
[06/30 09:41:07   1185s] eee: l=3 avDens=0.102431 usedTrk=11231.040128 availTrk=109645.305236 sigTrk=11231.040128
[06/30 09:41:07   1185s] eee: l=4 avDens=0.038837 usedTrk=4657.642673 availTrk=119928.494157 sigTrk=4657.642673
[06/30 09:41:07   1185s] eee: l=5 avDens=0.043055 usedTrk=3787.990666 availTrk=87981.218940 sigTrk=3787.990666
[06/30 09:41:07   1185s] eee: l=6 avDens=0.194615 usedTrk=2195.316879 availTrk=11280.323290 sigTrk=2195.316879
[06/30 09:41:07   1185s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/30 09:41:07   1185s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:41:07   1185s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:41:07   1185s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.301476 uaWl=1.000000 uaWlH=0.202000 aWlH=0.000000 lMod=0 pMax=0.832700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:41:07   1185s] eee: NetCapCache creation started. (Current Mem: 4229.391M) 
[06/30 09:41:07   1185s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4229.391M) 
[06/30 09:41:07   1185s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:41:07   1185s] eee: Metal Layers Info:
[06/30 09:41:07   1185s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:41:07   1185s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:41:07   1185s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:41:07   1185s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:41:07   1185s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:41:07   1185s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:41:07   1185s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:41:07   1185s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:41:07   1185s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:41:07   1185s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:41:07   1185s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:41:07   1185s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:41:07   1185s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:41:07   1185s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:41:07   1185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 4229.391M)
[06/30 09:41:07   1185s] **optDesign ... cpu = 0:06:27, real = 0:05:17, mem = 1737.7M, totSessionCpu=0:19:49 **
[06/30 09:41:07   1185s] Starting delay calculation for Setup views
[06/30 09:41:07   1185s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:41:07   1185s] #################################################################################
[06/30 09:41:07   1185s] # Design Stage: PreRoute
[06/30 09:41:07   1185s] # Design Name: fpga_top
[06/30 09:41:07   1185s] # Design Mode: 130nm
[06/30 09:41:07   1185s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:41:07   1185s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:41:07   1185s] # Signoff Settings: SI Off 
[06/30 09:41:07   1185s] #################################################################################
[06/30 09:41:10   1189s] Calculate delays in BcWc mode...
[06/30 09:41:10   1190s] Topological Sorting (REAL = 0:00:00.0, MEM = 4207.4M, InitMEM = 4207.4M)
[06/30 09:41:10   1190s] Start delay calculation (fullDC) (2 T). (MEM=1790.92)
[06/30 09:41:11   1190s] End AAE Lib Interpolated Model. (MEM=1800.257812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:41:21   1209s] Total number of fetched objects 24360
[06/30 09:41:21   1209s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:41:21   1209s] End delay calculation. (MEM=1809.89 CPU=0:00:17.8 REAL=0:00:10.0)
[06/30 09:41:21   1209s] End delay calculation (fullDC). (MEM=1809.89 CPU=0:00:19.5 REAL=0:00:11.0)
[06/30 09:41:21   1209s] *** CDM Built up (cpu=0:00:23.7  real=0:00:14.0  mem= 4254.1M) ***
[06/30 09:41:25   1215s] *** Done Building Timing Graph (cpu=0:00:29.9 real=0:00:18.0 totSessionCpu=0:20:18 mem=4262.1M)
[06/30 09:41:25   1215s] Begin: Collecting metrics
[06/30 09:41:25   1215s] **INFO: Starting Blocking QThread with 2 CPU
[06/30 09:41:25   1215s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/30 09:41:25   1215s] Multi-CPU acceleration using 2 CPU(s).
[06/30 09:41:26      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.1M
[06/30 09:41:26      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/30 09:41:26      0s] 
[06/30 09:41:26      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1811.9M, current mem=1667.3M)
[06/30 09:41:26      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1811.9M, current mem=1667.3M)
[06/30 09:41:27      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.6/0:00:01.1 (0.5), mem = 0.0M
[06/30 09:41:27      0s] 
[06/30 09:41:27      0s] =============================================================================================
[06/30 09:41:27      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[06/30 09:41:27      0s]                                                                                 23.14-s088_1
[06/30 09:41:27      0s] =============================================================================================
[06/30 09:41:27      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:41:27      0s] ---------------------------------------------------------------------------------------------
[06/30 09:41:27      0s] [ MISC                   ]          0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.6    0.5
[06/30 09:41:27      0s] ---------------------------------------------------------------------------------------------
[06/30 09:41:27      0s]  QThreadWorker #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.6    0.5
[06/30 09:41:27      0s] ---------------------------------------------------------------------------------------------

[06/30 09:41:27   1215s]  
_______________________________________________________________________
[06/30 09:41:27   1215s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.93 |            |              | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        4043 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        4043 |      |     |
| drv_fixing_2            |     0.000 |    0.148 |         0 |        0 |       33.88 |            |              | 0:00:20  |        4079 |    0 |   0 |
| global_opt              |           |    0.148 |           |        0 |       33.88 |            |              | 0:00:05  |        4079 |      |     |
| area_reclaiming         |     0.000 |    0.148 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4079 |      |     |
| incremental_replacement |           |          |           |          |             |      12.98 |        12.98 | 0:03:01  |        4262 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:41:27   1215s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:02.0, peak res=1811.9M, current mem=1795.4M)

[06/30 09:41:27   1215s] End: Collecting metrics
[06/30 09:41:27   1215s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:04:54.0/0:03:01.8 (1.6), totSession cpu/real = 0:20:19.0/0:34:12.6 (0.6), mem = 4262.1M
[06/30 09:41:27   1215s] 
[06/30 09:41:27   1215s] =============================================================================================
[06/30 09:41:27   1215s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.14-s088_1
[06/30 09:41:27   1215s] =============================================================================================
[06/30 09:41:27   1215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:41:27   1215s] ---------------------------------------------------------------------------------------------
[06/30 09:41:27   1215s] [ MetricReport           ]      1   0:00:02.5  (   1.4 % )     0:00:02.5 /  0:00:00.5    0.2
[06/30 09:41:27   1215s] [ RefinePlace            ]      1   0:00:05.5  (   3.0 % )     0:00:05.5 /  0:00:07.8    1.4
[06/30 09:41:27   1215s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.8
[06/30 09:41:27   1215s] [ ExtractRC              ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    0.9
[06/30 09:41:27   1215s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   0.3 % )     0:00:17.7 /  0:00:29.9    1.7
[06/30 09:41:27   1215s] [ FullDelayCalc          ]      1   0:00:14.0  (   7.7 % )     0:00:14.0 /  0:00:23.7    1.7
[06/30 09:41:27   1215s] [ TimingUpdate           ]      3   0:00:06.6  (   3.6 % )     0:00:06.6 /  0:00:11.4    1.7
[06/30 09:41:27   1215s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[06/30 09:41:27   1215s] [ MISC                   ]          0:02:31.9  (  83.6 % )     0:02:31.9 /  0:04:09.5    1.6
[06/30 09:41:27   1215s] ---------------------------------------------------------------------------------------------
[06/30 09:41:27   1215s]  IncrReplace #1 TOTAL               0:03:01.8  ( 100.0 % )     0:03:01.8 /  0:04:54.0    1.6
[06/30 09:41:27   1215s] ---------------------------------------------------------------------------------------------
[06/30 09:41:29   1217s] *** Timing Is met
[06/30 09:41:29   1217s] *** Check timing (0:00:00.0)
[06/30 09:41:35   1226s] *** Timing Is met
[06/30 09:41:35   1226s] *** Check timing (0:00:00.0)
[06/30 09:41:35   1226s] *** Timing Is met
[06/30 09:41:35   1226s] *** Check timing (0:00:00.0)
[06/30 09:41:35   1227s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/30 09:41:35   1227s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:41:35   1227s] Info: 71 io nets excluded
[06/30 09:41:35   1227s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:41:35   1227s] ### Creating LA Mngr. totSessionCpu=0:20:30 mem=4286.1M
[06/30 09:41:35   1227s] ### Creating LA Mngr, finished. totSessionCpu=0:20:30 mem=4286.1M
[06/30 09:41:36   1227s] Cell fpga_top LLGs are deleted
[06/30 09:41:36   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4286.1M, EPOCH TIME: 1751290896.077744
[06/30 09:41:36   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4286.1M, EPOCH TIME: 1751290896.080687
[06/30 09:41:36   1227s] Max number of tech site patterns supported in site array is 256.
[06/30 09:41:36   1227s] Core basic site is CoreSite
[06/30 09:41:36   1227s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:41:36   1227s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:41:36   1227s] Fast DP-INIT is on for default
[06/30 09:41:36   1227s] Atter site array init, number of instance map data is 0.
[06/30 09:41:36   1227s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.078, REAL:0.097, MEM:4302.1M, EPOCH TIME: 1751290896.178020
[06/30 09:41:36   1227s] 
[06/30 09:41:36   1227s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:41:36   1227s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:41:36   1227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.098, REAL:0.118, MEM:4302.1M, EPOCH TIME: 1751290896.196175
[06/30 09:41:36   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] [oiPhyDebug] optDemand 1722238905600.00, spDemand 368638905600.00.
[06/30 09:41:36   1227s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:41:36   1227s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:41:36   1227s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:30 mem=4302.1M
[06/30 09:41:36   1227s] OPERPROF: Starting DPlace-Init at level 1, MEM:4302.1M, EPOCH TIME: 1751290896.223695
[06/30 09:41:36   1227s] Processing tracks to init pin-track alignment.
[06/30 09:41:36   1227s] z: 1, totalTracks: 1
[06/30 09:41:36   1227s] z: 3, totalTracks: 1
[06/30 09:41:36   1227s] z: 5, totalTracks: 1
[06/30 09:41:36   1227s] z: 7, totalTracks: 1
[06/30 09:41:36   1227s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:41:36   1227s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4302.1M, EPOCH TIME: 1751290896.262523
[06/30 09:41:36   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:36   1227s] 
[06/30 09:41:36   1227s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:41:36   1227s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:41:36   1227s] OPERPROF:     Starting CMU at level 3, MEM:4302.1M, EPOCH TIME: 1751290896.295438
[06/30 09:41:36   1227s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.009, MEM:4302.1M, EPOCH TIME: 1751290896.304117
[06/30 09:41:36   1227s] 
[06/30 09:41:36   1227s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:41:36   1227s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.051, MEM:4302.1M, EPOCH TIME: 1751290896.313392
[06/30 09:41:36   1227s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4302.1M, EPOCH TIME: 1751290896.313905
[06/30 09:41:36   1227s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4302.1M, EPOCH TIME: 1751290896.314226
[06/30 09:41:36   1227s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4302.1MB).
[06/30 09:41:36   1227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.101, MEM:4302.1M, EPOCH TIME: 1751290896.324638
[06/30 09:41:36   1227s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:41:36   1227s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:41:36   1227s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:31 mem=4302.1M
[06/30 09:41:36   1227s] Begin: Area Reclaim Optimization
[06/30 09:41:36   1227s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:20:30.9/0:34:21.3 (0.6), mem = 4302.1M
[06/30 09:41:36   1227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.7
[06/30 09:41:36   1228s] 
[06/30 09:41:36   1228s] Active Setup views: WORST_CASE 
[06/30 09:41:36   1228s] [LDM::Info] TotalInstCnt at InitDesignMc2: 23487
[06/30 09:41:36   1228s] ### Creating RouteCongInterface, started
[06/30 09:41:36   1228s] 
[06/30 09:41:36   1228s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:41:36   1228s] 
[06/30 09:41:36   1228s] #optDebug: {0, 1.000}
[06/30 09:41:36   1228s] ### Creating RouteCongInterface, finished
[06/30 09:41:36   1228s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:36   1228s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:36   1228s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:41:36   1228s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:41:36   1228s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:36   1228s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:36   1228s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:41:36   1228s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:41:36   1228s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4302.1M, EPOCH TIME: 1751290896.895287
[06/30 09:41:36   1228s] Found 0 hard placement blockage before merging.
[06/30 09:41:36   1228s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4302.1M, EPOCH TIME: 1751290896.896248
[06/30 09:41:37   1228s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 33.79
[06/30 09:41:37   1228s] +---------+---------+--------+--------+------------+--------+
[06/30 09:41:37   1228s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/30 09:41:37   1228s] +---------+---------+--------+--------+------------+--------+
[06/30 09:41:37   1228s] |   33.79%|        -|   0.000|   0.000|   0:00:00.0| 4302.1M|
[06/30 09:41:37   1228s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:41:37   1228s] |   33.79%|        0|   0.000|   0.000|   0:00:00.0| 4302.1M|
[06/30 09:41:38   1229s] |   33.79%|        0|   0.000|   0.000|   0:00:01.0| 4302.1M|
[06/30 09:41:39   1231s] |   33.79%|        4|   0.000|   0.000|   0:00:01.0| 4321.2M|
[06/30 09:41:39   1231s] |   33.79%|        0|   0.000|   0.000|   0:00:00.0| 4321.2M|
[06/30 09:41:39   1231s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:41:39   1231s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[06/30 09:41:39   1231s] |   33.79%|        0|   0.000|   0.000|   0:00:00.0| 4321.2M|
[06/30 09:41:39   1232s] +---------+---------+--------+--------+------------+--------+
[06/30 09:41:39   1232s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 33.79
[06/30 09:41:39   1232s] 
[06/30 09:41:39   1232s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[06/30 09:41:39   1232s] --------------------------------------------------------------
[06/30 09:41:39   1232s] |                                   | Total     | Sequential |
[06/30 09:41:39   1232s] --------------------------------------------------------------
[06/30 09:41:39   1232s] | Num insts resized                 |       4  |       0    |
[06/30 09:41:39   1232s] | Num insts undone                  |       0  |       0    |
[06/30 09:41:39   1232s] | Num insts Downsized               |       4  |       0    |
[06/30 09:41:39   1232s] | Num insts Samesized               |       0  |       0    |
[06/30 09:41:39   1232s] | Num insts Upsized                 |       0  |       0    |
[06/30 09:41:39   1232s] | Num multiple commits+uncommits    |       0  |       -    |
[06/30 09:41:39   1232s] --------------------------------------------------------------
[06/30 09:41:39   1232s] Bottom Preferred Layer:
[06/30 09:41:39   1232s]     None
[06/30 09:41:39   1232s] Via Pillar Rule:
[06/30 09:41:39   1232s]     None
[06/30 09:41:39   1232s] Finished writing unified metrics of routing constraints.
[06/30 09:41:39   1232s] 
[06/30 09:41:39   1232s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/30 09:41:39   1232s] End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:03.0) **
[06/30 09:41:39   1232s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4337.2M, EPOCH TIME: 1751290899.807095
[06/30 09:41:39   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:41:39   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:39   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:39   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:39   1232s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.142, REAL:0.178, MEM:4337.2M, EPOCH TIME: 1751290899.985352
[06/30 09:41:40   1232s] *** Finished re-routing un-routed nets (4337.2M) ***
[06/30 09:41:40   1232s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
[06/30 09:41:40   1232s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
[06/30 09:41:40   1232s] OPERPROF: Starting DPlace-Init at level 1, MEM:4337.2M, EPOCH TIME: 1751290900.600762
[06/30 09:41:40   1232s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4337.2M, EPOCH TIME: 1751290900.653874
[06/30 09:41:40   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:40   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:40   1232s] 
[06/30 09:41:40   1232s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:41:40   1232s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:41:40   1232s] OPERPROF:     Starting CMU at level 3, MEM:4337.2M, EPOCH TIME: 1751290900.702372
[06/30 09:41:40   1232s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4337.2M, EPOCH TIME: 1751290900.705663
[06/30 09:41:40   1232s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.058, MEM:4337.2M, EPOCH TIME: 1751290900.712281
[06/30 09:41:40   1232s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4337.2M, EPOCH TIME: 1751290900.712480
[06/30 09:41:40   1232s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4337.2M, EPOCH TIME: 1751290900.712819
[06/30 09:41:40   1232s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4337.2M, EPOCH TIME: 1751290900.723240
[06/30 09:41:40   1232s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4337.2M, EPOCH TIME: 1751290900.724330
[06/30 09:41:40   1232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.124, MEM:4337.2M, EPOCH TIME: 1751290900.724564
[06/30 09:41:40   1232s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:41:40   1233s] 
[06/30 09:41:40   1233s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=4337.2M) ***
[06/30 09:41:40   1233s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:41:40   1233s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 23487
[06/30 09:41:40   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.7
[06/30 09:41:40   1233s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:04.4 (1.2), totSession cpu/real = 0:20:36.2/0:34:25.7 (0.6), mem = 4337.2M
[06/30 09:41:40   1233s] 
[06/30 09:41:40   1233s] =============================================================================================
[06/30 09:41:40   1233s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.14-s088_1
[06/30 09:41:40   1233s] =============================================================================================
[06/30 09:41:40   1233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:41:40   1233s] ---------------------------------------------------------------------------------------------
[06/30 09:41:40   1233s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[06/30 09:41:40   1233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:40   1233s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:41:40   1233s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.1
[06/30 09:41:40   1233s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:40   1233s] [ OptimizationStep       ]      1   0:00:01.2  (  26.3 % )     0:00:02.7 /  0:00:03.5    1.3
[06/30 09:41:40   1233s] [ OptSingleIteration     ]      5   0:00:00.2  (   3.9 % )     0:00:01.5 /  0:00:02.4    1.6
[06/30 09:41:40   1233s] [ OptGetWeight           ]     48   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/30 09:41:40   1233s] [ OptEval                ]     48   0:00:01.0  (  22.9 % )     0:00:01.0 /  0:00:01.9    1.8
[06/30 09:41:40   1233s] [ OptCommit              ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:40   1233s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.5
[06/30 09:41:40   1233s] [ IncrDelayCalc          ]     14   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.3    1.5
[06/30 09:41:40   1233s] [ RefinePlace            ]      1   0:00:00.9  (  21.4 % )     0:00:01.1 /  0:00:01.1    1.0
[06/30 09:41:40   1233s] [ TimingUpdate           ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    0.7
[06/30 09:41:40   1233s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.2
[06/30 09:41:40   1233s] [ MISC                   ]          0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.1
[06/30 09:41:40   1233s] ---------------------------------------------------------------------------------------------
[06/30 09:41:40   1233s]  AreaOpt #2 TOTAL                   0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:05.3    1.2
[06/30 09:41:40   1233s] ---------------------------------------------------------------------------------------------
[06/30 09:41:40   1233s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:41:40   1233s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4305.2M, EPOCH TIME: 1751290900.948061
[06/30 09:41:40   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:40   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:41   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:41   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:41   1233s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.115, REAL:0.106, MEM:4305.2M, EPOCH TIME: 1751290901.053642
[06/30 09:41:41   1233s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=4305.22M, totSessionCpu=0:20:36).
[06/30 09:41:41   1233s] Begin: Collecting metrics
[06/30 09:41:41   1233s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.93 |            |              | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        4043 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        4043 |      |     |
| drv_fixing_2            |     0.000 |    0.148 |         0 |        0 |       33.88 |            |              | 0:00:20  |        4079 |    0 |   0 |
| global_opt              |           |    0.148 |           |        0 |       33.88 |            |              | 0:00:05  |        4079 |      |     |
| area_reclaiming         |     0.000 |    0.148 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4079 |      |     |
| incremental_replacement |           |          |           |          |             |      12.98 |        12.98 | 0:03:01  |        4262 |      |     |
| area_reclaiming_2       |     0.000 |    0.197 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4305 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:41:41   1233s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1797.4M, current mem=1797.4M)

[06/30 09:41:41   1233s] End: Collecting metrics
[06/30 09:41:41   1233s] **INFO: Flow update: Design timing is met.
[06/30 09:41:41   1233s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[06/30 09:41:41   1233s]                                            # bool, default=false, private
[06/30 09:41:41   1233s] Begin: GigaOpt postEco DRV Optimization
[06/30 09:41:41   1233s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[06/30 09:41:41   1233s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:20:36.9/0:34:26.5 (0.6), mem = 4305.2M
[06/30 09:41:41   1233s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:41:41   1233s] Info: 71 io nets excluded
[06/30 09:41:41   1234s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:41:41   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.8
[06/30 09:41:42   1234s] 
[06/30 09:41:42   1234s] Active Setup views: WORST_CASE 
[06/30 09:41:42   1234s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4305.2M, EPOCH TIME: 1751290902.204487
[06/30 09:41:42   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:42   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:42   1234s] 
[06/30 09:41:42   1234s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:41:42   1234s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:41:42   1234s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.039, REAL:0.039, MEM:4305.2M, EPOCH TIME: 1751290902.243561
[06/30 09:41:42   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:42   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:42   1234s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:41:42   1234s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:41:42   1234s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:41:42   1234s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:37 mem=4305.2M
[06/30 09:41:42   1234s] OPERPROF: Starting DPlace-Init at level 1, MEM:4305.2M, EPOCH TIME: 1751290902.267026
[06/30 09:41:42   1234s] Processing tracks to init pin-track alignment.
[06/30 09:41:42   1234s] z: 1, totalTracks: 1
[06/30 09:41:42   1234s] z: 3, totalTracks: 1
[06/30 09:41:42   1234s] z: 5, totalTracks: 1
[06/30 09:41:42   1234s] z: 7, totalTracks: 1
[06/30 09:41:42   1234s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:41:42   1234s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4305.2M, EPOCH TIME: 1751290902.310279
[06/30 09:41:42   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:42   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:42   1234s] 
[06/30 09:41:42   1234s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:41:42   1234s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:41:42   1234s] OPERPROF:     Starting CMU at level 3, MEM:4305.2M, EPOCH TIME: 1751290902.336548
[06/30 09:41:42   1234s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4305.2M, EPOCH TIME: 1751290902.342676
[06/30 09:41:42   1234s] 
[06/30 09:41:42   1234s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:41:42   1234s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.041, REAL:0.042, MEM:4305.2M, EPOCH TIME: 1751290902.352351
[06/30 09:41:42   1234s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4305.2M, EPOCH TIME: 1751290902.352556
[06/30 09:41:42   1234s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4305.2M, EPOCH TIME: 1751290902.353364
[06/30 09:41:42   1234s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4305.2MB).
[06/30 09:41:42   1234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.099, MEM:4305.2M, EPOCH TIME: 1751290902.366233
[06/30 09:41:42   1234s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:41:42   1234s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:41:42   1234s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:38 mem=4305.2M
[06/30 09:41:42   1234s] ### Creating RouteCongInterface, started
[06/30 09:41:42   1235s] 
[06/30 09:41:42   1235s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:41:42   1235s] 
[06/30 09:41:42   1235s] #optDebug: {0, 1.000}
[06/30 09:41:42   1235s] ### Creating RouteCongInterface, finished
[06/30 09:41:42   1235s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:42   1235s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:42   1235s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:41:42   1235s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:41:42   1235s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:42   1235s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:41:42   1235s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:41:42   1235s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:41:43   1235s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1235s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1235s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1236s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1236s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1236s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1236s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1236s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:41:43   1236s] AoF 5883.6330um
[06/30 09:41:43   1236s] [GPS-DRV] Optimizer inputs ============================= 
[06/30 09:41:43   1236s] [GPS-DRV] drvFixingStage: Small Scale
[06/30 09:41:43   1236s] [GPS-DRV] costLowerBound: 0.1
[06/30 09:41:43   1236s] [GPS-DRV] setupTNSCost  : 1
[06/30 09:41:43   1236s] [GPS-DRV] maxIter       : 3
[06/30 09:41:43   1236s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/30 09:41:43   1236s] [GPS-DRV] Optimizer parameters ============================= 
[06/30 09:41:43   1236s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/30 09:41:43   1236s] [GPS-DRV] maxDensity (design): 0.95
[06/30 09:41:43   1236s] [GPS-DRV] maxLocalDensity: 0.98
[06/30 09:41:43   1236s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/30 09:41:43   1236s] [GPS-DRV] Dflt RT Characteristic Length 5282.51um AoF 5883.63um x 1
[06/30 09:41:43   1236s] [GPS-DRV] isCPECostingOn: false
[06/30 09:41:43   1236s] [GPS-DRV] All active and enabled setup views
[06/30 09:41:43   1236s] [GPS-DRV]     WORST_CASE
[06/30 09:41:43   1236s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:41:43   1236s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:41:43   1236s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/30 09:41:43   1236s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[06/30 09:41:43   1236s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/30 09:41:43   1236s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4305.2M, EPOCH TIME: 1751290903.696790
[06/30 09:41:43   1236s] Found 0 hard placement blockage before merging.
[06/30 09:41:43   1236s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4305.2M, EPOCH TIME: 1751290903.697690
[06/30 09:41:43   1236s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/30 09:41:43   1236s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/30 09:41:43   1236s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:41:43   1236s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/30 09:41:43   1236s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:41:43   1236s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/30 09:41:43   1236s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:41:44   1236s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:41:44   1237s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.20|     0.00|       0|       0|       0| 33.79%|          |         |
[06/30 09:41:44   1237s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:41:44   1237s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.20|     0.00|       0|       0|       0| 33.79%| 0:00:00.0|  4321.2M|
[06/30 09:41:44   1237s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] ###############################################################################
[06/30 09:41:44   1237s] #
[06/30 09:41:44   1237s] #  Large fanout net report:  
[06/30 09:41:44   1237s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/30 09:41:44   1237s] #     - current density: 33.79
[06/30 09:41:44   1237s] #
[06/30 09:41:44   1237s] #  List of high fanout nets:
[06/30 09:41:44   1237s] #        Net(1):  set[0]: (fanouts = 80)
[06/30 09:41:44   1237s] #                   - multi-driver net with 2 drivers
[06/30 09:41:44   1237s] #                   - Ignored for optimization
[06/30 09:41:44   1237s] #        Net(2):  reset[0]: (fanouts = 80)
[06/30 09:41:44   1237s] #                   - multi-driver net with 2 drivers
[06/30 09:41:44   1237s] #                   - Ignored for optimization
[06/30 09:41:44   1237s] #
[06/30 09:41:44   1237s] ###############################################################################
[06/30 09:41:44   1237s] Bottom Preferred Layer:
[06/30 09:41:44   1237s]     None
[06/30 09:41:44   1237s] Via Pillar Rule:
[06/30 09:41:44   1237s]     None
[06/30 09:41:44   1237s] Finished writing unified metrics of routing constraints.
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] =======================================================================
[06/30 09:41:44   1237s]                 Reasons for remaining drv violations
[06/30 09:41:44   1237s] =======================================================================
[06/30 09:41:44   1237s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] MultiBuffering failure reasons
[06/30 09:41:44   1237s] ------------------------------------------------
[06/30 09:41:44   1237s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] SingleBuffering failure reasons
[06/30 09:41:44   1237s] ------------------------------------------------
[06/30 09:41:44   1237s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4321.2M) ***
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:41:44   1237s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 818761, Stn-len 2817.41
[06/30 09:41:44   1237s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:41:44   1237s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4305.2M, EPOCH TIME: 1751290904.453041
[06/30 09:41:44   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:41:44   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:44   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:44   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:41:44   1237s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.154, REAL:0.131, MEM:4305.2M, EPOCH TIME: 1751290904.584356
[06/30 09:41:44   1237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.8
[06/30 09:41:44   1237s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:02.8 (1.2), totSession cpu/real = 0:20:40.3/0:34:29.3 (0.6), mem = 4305.2M
[06/30 09:41:44   1237s] 
[06/30 09:41:44   1237s] =============================================================================================
[06/30 09:41:44   1237s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.14-s088_1
[06/30 09:41:44   1237s] =============================================================================================
[06/30 09:41:44   1237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:41:44   1237s] ---------------------------------------------------------------------------------------------
[06/30 09:41:44   1237s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:41:44   1237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:44   1237s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.8 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:41:44   1237s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:41:44   1237s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:41:44   1237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:44   1237s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.6    1.3
[06/30 09:41:44   1237s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.2
[06/30 09:41:44   1237s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:44   1237s] [ OptEval                ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.2
[06/30 09:41:44   1237s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:41:44   1237s] [ DrvFindVioNets         ]      2   0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.5    1.5
[06/30 09:41:44   1237s] [ DrvComputeSummary      ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.6
[06/30 09:41:44   1237s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:41:44   1237s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[06/30 09:41:44   1237s] [ MISC                   ]          0:00:01.6  (  56.6 % )     0:00:01.6 /  0:00:01.9    1.2
[06/30 09:41:44   1237s] ---------------------------------------------------------------------------------------------
[06/30 09:41:44   1237s]  DrvOpt #4 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:03.4    1.2
[06/30 09:41:44   1237s] ---------------------------------------------------------------------------------------------
[06/30 09:41:44   1237s] Begin: Collecting metrics
[06/30 09:41:44   1237s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.93 |            |              | 0:00:25  |        3993 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        4043 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        4043 |      |     |
| drv_fixing_2            |     0.000 |    0.148 |         0 |        0 |       33.88 |            |              | 0:00:20  |        4079 |    0 |   0 |
| global_opt              |           |    0.148 |           |        0 |       33.88 |            |              | 0:00:05  |        4079 |      |     |
| area_reclaiming         |     0.000 |    0.148 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4079 |      |     |
| incremental_replacement |           |          |           |          |             |      12.98 |        12.98 | 0:03:01  |        4262 |      |     |
| area_reclaiming_2       |     0.000 |    0.197 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4305 |      |     |
| drv_eco_fixing          |     0.000 |    0.197 |         0 |        0 |       33.79 |            |              | 0:00:03  |        4305 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:41:44   1237s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1797.7M, current mem=1797.7M)

[06/30 09:41:44   1237s] End: Collecting metrics
[06/30 09:41:44   1237s] End: GigaOpt postEco DRV Optimization
[06/30 09:41:44   1237s] **INFO: Flow update: Design timing is met.
[06/30 09:41:44   1237s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[06/30 09:41:44   1237s] **INFO: Flow update: Design timing is met.
[06/30 09:41:44   1237s] **INFO: Flow update: Design timing is met.
[06/30 09:41:45   1237s] Register exp ratio and priority group on 0 nets on 28945 nets : 
[06/30 09:41:45   1237s] 
[06/30 09:41:45   1237s] Active setup views:
[06/30 09:41:45   1237s]  WORST_CASE
[06/30 09:41:45   1237s]   Dominating endpoints: 0
[06/30 09:41:45   1237s]   Dominating TNS: -0.000
[06/30 09:41:45   1237s] 
[06/30 09:41:50   1246s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:41:50   1246s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:41:50   1246s] RC Extraction called in multi-corner(2) mode.
[06/30 09:41:50   1246s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:41:50   1246s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:41:50   1246s] RCMode: PreRoute
[06/30 09:41:50   1246s]       RC Corner Indexes            0       1   
[06/30 09:41:50   1246s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:41:50   1246s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:41:50   1246s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:41:50   1246s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:41:50   1246s] Shrink Factor                : 1.00000
[06/30 09:41:50   1246s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:41:50   1246s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[06/30 09:41:50   1247s] Grid density data update skipped
[06/30 09:41:50   1247s] eee: pegSigSF=1.070000
[06/30 09:41:50   1247s] Initializing multi-corner resistance tables ...
[06/30 09:41:51   1247s] eee: Grid unit RC data computation started
[06/30 09:41:51   1247s] eee: Grid unit RC data computation completed
[06/30 09:41:51   1247s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:41:51   1247s] eee: l=2 avDens=0.100731 usedTrk=8279.760589 availTrk=82196.377138 sigTrk=8279.760589
[06/30 09:41:51   1247s] eee: l=3 avDens=0.102431 usedTrk=11231.040128 availTrk=109645.305236 sigTrk=11231.040128
[06/30 09:41:51   1247s] eee: l=4 avDens=0.038837 usedTrk=4657.642673 availTrk=119928.494157 sigTrk=4657.642673
[06/30 09:41:51   1247s] eee: l=5 avDens=0.043055 usedTrk=3787.990666 availTrk=87981.218940 sigTrk=3787.990666
[06/30 09:41:51   1247s] eee: l=6 avDens=0.194615 usedTrk=2195.316879 availTrk=11280.323290 sigTrk=2195.316879
[06/30 09:41:51   1247s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/30 09:41:51   1247s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:41:51   1247s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:41:51   1247s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.301476 uaWl=0.000000 uaWlH=0.202000 aWlH=0.000000 lMod=0 pMax=0.832700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:41:51   1247s] eee: NetCapCache creation started. (Current Mem: 4295.703M) 
[06/30 09:41:51   1247s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4295.703M) 
[06/30 09:41:51   1247s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:41:51   1247s] eee: Metal Layers Info:
[06/30 09:41:51   1247s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:41:51   1247s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:41:51   1247s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:41:51   1247s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:41:51   1247s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:41:51   1247s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:41:51   1247s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:41:51   1247s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:41:51   1247s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:41:51   1247s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:41:51   1247s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:41:51   1247s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:41:51   1247s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:41:51   1247s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:41:51   1247s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 4295.703M)
[06/30 09:41:51   1247s] Skewing Data Summary (End_of_FINAL)
[06/30 09:41:51   1247s] 
[06/30 09:41:51   1247s] Skew summary for view WORST_CASE:
[06/30 09:41:51   1247s] * Accumulated skew : count = 0
[06/30 09:41:51   1247s] *     Internal use : count = 0
[06/30 09:41:51   1247s] 
[06/30 09:41:51   1247s] Starting delay calculation for Setup views
[06/30 09:41:51   1247s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:41:51   1247s] #################################################################################
[06/30 09:41:51   1247s] # Design Stage: PreRoute
[06/30 09:41:51   1247s] # Design Name: fpga_top
[06/30 09:41:51   1247s] # Design Mode: 130nm
[06/30 09:41:51   1247s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:41:51   1247s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:41:51   1247s] # Signoff Settings: SI Off 
[06/30 09:41:51   1247s] #################################################################################
[06/30 09:41:54   1252s] Calculate delays in BcWc mode...
[06/30 09:41:54   1252s] Topological Sorting (REAL = 0:00:00.0, MEM = 4293.7M, InitMEM = 4293.7M)
[06/30 09:41:54   1252s] Start delay calculation (fullDC) (2 T). (MEM=1810.42)
[06/30 09:41:55   1252s] End AAE Lib Interpolated Model. (MEM=1819.882812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:42:05   1270s] Total number of fetched objects 24360
[06/30 09:42:05   1270s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:42:05   1270s] End delay calculation. (MEM=1826.57 CPU=0:00:16.4 REAL=0:00:09.0)
[06/30 09:42:05   1270s] End delay calculation (fullDC). (MEM=1826.57 CPU=0:00:18.2 REAL=0:00:11.0)
[06/30 09:42:05   1270s] *** CDM Built up (cpu=0:00:22.8  real=0:00:14.0  mem= 4273.2M) ***
[06/30 09:42:08   1276s] *** Done Building Timing Graph (cpu=0:00:29.1 real=0:00:17.0 totSessionCpu=0:21:20 mem=4281.2M)
[06/30 09:42:08   1276s] OPTC: user 20.0
[06/30 09:42:08   1276s] Reported timing to dir ./timingReports
[06/30 09:42:08   1276s] **optDesign ... cpu = 0:07:58, real = 0:06:18, mem = 1789.4M, totSessionCpu=0:21:20 **
[06/30 09:42:09   1276s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4281.2M, EPOCH TIME: 1751290929.026053
[06/30 09:42:09   1276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:42:09   1276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:42:09   1276s] 
[06/30 09:42:09   1276s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:42:09   1276s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:42:09   1276s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.059, REAL:0.072, MEM:4281.2M, EPOCH TIME: 1751290929.097603
[06/30 09:42:09   1276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:42:09   1276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:42:26   1287s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/30 09:42:26   1287s] Begin: Collecting metrics
[06/30 09:42:26   1287s] **INFO: Starting Blocking QThread with 2 CPU
[06/30 09:42:26   1287s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/30 09:42:26   1287s] Multi-CPU acceleration using 2 CPU(s).
[06/30 09:42:26      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.7M
[06/30 09:42:26      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/30 09:42:26      0s] 
[06/30 09:42:26      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.9M, current mem=1666.0M)
[06/30 09:42:27      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1729.2M, current mem=1671.6M)
[06/30 09:42:27      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:01.0 (0.5), mem = 0.7M
[06/30 09:42:27      0s] 
[06/30 09:42:27      0s] =============================================================================================
[06/30 09:42:27      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.14-s088_1
[06/30 09:42:27      0s] =============================================================================================
[06/30 09:42:27      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:42:27      0s] ---------------------------------------------------------------------------------------------
[06/30 09:42:27      0s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.5    0.5
[06/30 09:42:27      0s] ---------------------------------------------------------------------------------------------
[06/30 09:42:27      0s]  QThreadWorker #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.5    0.5
[06/30 09:42:27      0s] ---------------------------------------------------------------------------------------------

[06/30 09:42:27   1287s]  
_______________________________________________________________________
[06/30 09:42:27   1288s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:42:27   1288s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/30 09:42:27   1288s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/30 09:42:27   1288s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/30 09:42:27   1288s] | initial_summary         |           |    0.000 |           |        0 |       33.93 |            |              | 0:00:25  |        3993 |    0 | 240 |
[06/30 09:42:27   1288s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        4043 |      |     |
[06/30 09:42:27   1288s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        4043 |      |     |
[06/30 09:42:27   1288s] | drv_fixing_2            |     0.000 |    0.148 |         0 |        0 |       33.88 |            |              | 0:00:20  |        4079 |    0 |   0 |
[06/30 09:42:27   1288s] | global_opt              |           |    0.148 |           |        0 |       33.88 |            |              | 0:00:05  |        4079 |      |     |
[06/30 09:42:27   1288s] | area_reclaiming         |     0.000 |    0.148 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4079 |      |     |
[06/30 09:42:27   1288s] | incremental_replacement |           |          |           |          |             |      12.98 |        12.98 | 0:03:01  |        4262 |      |     |
[06/30 09:42:27   1288s] | area_reclaiming_2       |     0.000 |    0.197 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4305 |      |     |
[06/30 09:42:27   1288s] | drv_eco_fixing          |     0.000 |    0.197 |         0 |        0 |       33.79 |            |              | 0:00:03  |        4305 |    0 |   0 |
[06/30 09:42:27   1288s] | final_summary           |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:19  |        4336 |    0 |   0 |
[06/30 09:42:27   1288s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:42:27   1288s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1793.9M, current mem=1777.8M)

[06/30 09:42:27   1288s] End: Collecting metrics
[06/30 09:42:27   1288s] **optDesign ... cpu = 0:08:10, real = 0:06:37, mem = 1777.8M, totSessionCpu=0:21:31 **
[06/30 09:42:28   1288s] *** Finished optDesign ***
[06/30 09:42:28   1288s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:42:28   1288s] UM:*                                                                   final
[06/30 09:42:28   1288s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:42:28   1288s] UM:*                                                                   opt_design_prects
[06/30 09:42:43   1288s] Info: final physical memory for 3 CRR processes is 712.39MB.
[06/30 09:42:49   1288s] Info: Summary of CRR changes:
[06/30 09:42:49   1288s]       - Timing transform commits:       0
[06/30 09:42:49   1289s] 
[06/30 09:42:49   1289s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:09:17 real=  0:08:50)
[06/30 09:42:49   1289s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:07.2 real=0:00:08.4)
[06/30 09:42:49   1289s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.2 real=0:00:04.5)
[06/30 09:42:49   1289s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:14.4 real=0:00:11.7)
[06/30 09:42:49   1289s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:04:24 real=  0:02:42)
[06/30 09:42:49   1289s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.7 real=0:00:03.2)
[06/30 09:42:49   1289s] Deleting Lib Analyzer.
[06/30 09:42:50   1289s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/30 09:42:50   1289s] clean pInstBBox. size 0
[06/30 09:42:50   1289s] Cell fpga_top LLGs are deleted
[06/30 09:42:50   1289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:42:50   1289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:42:50   1289s] Info: pop threads available for lower-level modules during optimization.
[06/30 09:42:50   1289s] 
[06/30 09:42:50   1289s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:42:50   1289s] 
[06/30 09:42:50   1289s] TimeStamp Deleting Cell Server End ...
[06/30 09:42:50   1289s] Disable CTE adjustment.
[06/30 09:42:50   1289s] Disable Layer aware incrSKP.
[06/30 09:42:51   1289s] #optDebug: fT-D <X 1 0 0 0>
[06/30 09:42:51   1289s] VSMManager cleared!
[06/30 09:42:51   1289s] **place_opt_design ... cpu = 0:08:12, real = 0:07:02, mem = 4335.7M **
[06/30 09:42:51   1289s] *** Finished GigaPlace ***
[06/30 09:42:51   1289s] 
[06/30 09:42:51   1289s] *** Summary of all messages that are not suppressed in this session:
[06/30 09:42:51   1289s] Severity  ID               Count  Summary                                  
[06/30 09:42:51   1289s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[06/30 09:42:51   1289s] ERROR     IMPESI-2221         68  No driver %s is found in the delay stage...
[06/30 09:42:51   1289s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/30 09:42:51   1289s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/30 09:42:51   1289s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[06/30 09:42:51   1289s] WARNING   IMPOPT-7098       5317  WARNING: %s is an undriven net with %d f...
[06/30 09:42:51   1289s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[06/30 09:42:51   1289s] *** Message Summary: 5343 warning(s), 68 error(s)
[06/30 09:42:51   1289s] 
[06/30 09:42:51   1289s] *** place_opt_design #1 [finish] () : cpu/real = 0:08:11.8/0:07:02.7 (1.2), totSession cpu/real = 0:21:32.8/0:35:36.2 (0.6), mem = 4335.7M
[06/30 09:42:51   1289s] 
[06/30 09:42:51   1289s] =============================================================================================
[06/30 09:42:51   1289s]  Final TAT Report : place_opt_design #1                                         23.14-s088_1
[06/30 09:42:51   1289s] =============================================================================================
[06/30 09:42:51   1289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:42:51   1289s] ---------------------------------------------------------------------------------------------
[06/30 09:42:51   1289s] [ InitOpt                ]      1   0:01:12.8  (  17.2 % )     0:01:43.1 /  0:00:56.0    0.5
[06/30 09:42:51   1289s] [ GlobalOpt              ]      1   0:00:03.8  (   0.9 % )     0:00:03.8 /  0:00:03.7    1.0
[06/30 09:42:51   1289s] [ DrvOpt                 ]      4   0:00:24.3  (   5.7 % )     0:00:24.3 /  0:00:36.5    1.5
[06/30 09:42:51   1289s] [ SimplifyNetlist        ]      1   0:00:08.1  (   1.9 % )     0:00:08.1 /  0:00:07.0    0.9
[06/30 09:42:51   1289s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:42:51   1289s] [ AreaOpt                ]      2   0:00:08.7  (   2.1 % )     0:00:09.9 /  0:00:12.5    1.3
[06/30 09:42:51   1289s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/30 09:42:51   1289s] [ ViewPruning            ]     10   0:00:01.3  (   0.3 % )     0:00:07.2 /  0:00:11.8    1.6
[06/30 09:42:51   1289s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.1 % )     0:00:42.1 /  0:00:54.1    1.3
[06/30 09:42:51   1289s] [ MetricReport           ]     10   0:00:06.8  (   1.6 % )     0:00:06.8 /  0:00:03.2    0.5
[06/30 09:42:51   1289s] [ DrvReport              ]      2   0:00:11.4  (   2.7 % )     0:00:11.4 /  0:00:02.8    0.2
[06/30 09:42:51   1289s] [ SlackTraversorInit     ]      7   0:00:00.6  (   0.1 % )     0:00:02.3 /  0:00:02.3    1.0
[06/30 09:42:51   1289s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:42:51   1289s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.1 % )     0:00:00.6 /  0:00:00.8    1.3
[06/30 09:42:51   1289s] [ ReportTranViolation    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/30 09:42:51   1289s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.6    1.4
[06/30 09:42:51   1289s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:42:51   1289s] [ IncrReplace            ]      1   0:02:32.1  (  36.0 % )     0:03:01.8 /  0:04:54.0    1.6
[06/30 09:42:51   1289s] [ RefinePlace            ]      2   0:00:06.5  (   1.5 % )     0:00:06.7 /  0:00:08.9    1.3
[06/30 09:42:51   1289s] [ DetailPlaceInit        ]      5   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.6    1.0
[06/30 09:42:51   1289s] [ EarlyGlobalRoute       ]      1   0:00:04.1  (   1.0 % )     0:00:04.1 /  0:00:04.5    1.1
[06/30 09:42:51   1289s] [ ExtractRC              ]      3   0:00:01.8  (   0.4 % )     0:00:01.8 /  0:00:01.6    0.9
[06/30 09:42:51   1289s] [ UpdateTimingGraph      ]      8   0:00:01.7  (   0.4 % )     0:01:10.1 /  0:01:59.4    1.7
[06/30 09:42:51   1289s] [ FullDelayCalc          ]      3   0:00:40.8  (   9.7 % )     0:00:40.8 /  0:01:10.3    1.7
[06/30 09:42:51   1289s] [ TimingUpdate           ]     33   0:00:40.3  (   9.5 % )     0:00:40.3 /  0:01:09.5    1.7
[06/30 09:42:51   1289s] [ TimingReport           ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.3    0.7
[06/30 09:42:51   1289s] [ GenerateReports        ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.3    0.5
[06/30 09:42:51   1289s] [ IncrTimingUpdate       ]      7   0:00:01.7  (   0.4 % )     0:00:01.7 /  0:00:01.6    1.0
[06/30 09:42:51   1289s] [ MISC                   ]          0:00:32.6  (   7.7 % )     0:00:32.6 /  0:00:07.3    0.2
[06/30 09:42:51   1289s] ---------------------------------------------------------------------------------------------
[06/30 09:42:51   1289s]  place_opt_design #1 TOTAL          0:07:02.7  ( 100.0 % )     0:07:02.7 /  0:08:11.8    1.2
[06/30 09:42:51   1289s] ---------------------------------------------------------------------------------------------
[06/30 09:42:51   1289s] #% End place_opt_design (date=06/30 09:42:51, total cpu=0:08:12, real=0:07:03, peak res=1977.7M, current mem=1519.1M)
[06/30 09:43:32   1295s] <CMD> set_ccopt_property buffer_cells {sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8}
[06/30 09:43:32   1295s] <CMD> set_ccopt_property inverter_cells {sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8}
[06/30 09:43:32   1295s] <CMD> set_ccopt_property delay_cells {sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1}
[06/30 09:43:32   1295s] <CMD> create_ccopt_clock_tree_spec
[06/30 09:43:32   1295s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[06/30 09:43:32   1295s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/30 09:43:32   1295s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:43:32   1295s] 
[06/30 09:43:32   1295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:43:32   1295s] Summary for sequential cells identification: 
[06/30 09:43:32   1295s]   Identified SBFF number: 3
[06/30 09:43:32   1295s]   Identified MBFF number: 0
[06/30 09:43:32   1295s]   Identified SB Latch number: 5
[06/30 09:43:32   1295s]   Identified MB Latch number: 0
[06/30 09:43:32   1295s]   Not identified SBFF number: 0
[06/30 09:43:32   1295s]   Not identified MBFF number: 0
[06/30 09:43:32   1295s]   Not identified SB Latch number: 0
[06/30 09:43:32   1295s]   Not identified MB Latch number: 0
[06/30 09:43:32   1295s]   Number of sequential cells which are not FFs: 2
[06/30 09:43:32   1295s]  Visiting view : WORST_CASE
[06/30 09:43:32   1295s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:43:32   1295s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:43:32   1295s]  Visiting view : Best_CASE
[06/30 09:43:32   1295s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:43:32   1295s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:43:32   1295s] TLC MultiMap info (StdDelay):
[06/30 09:43:32   1295s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:43:32   1295s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:43:32   1295s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:43:32   1295s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:43:32   1295s]  Setting StdDelay to: 25.6ps
[06/30 09:43:32   1295s] 
[06/30 09:43:32   1295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:43:33   1295s] Reset timing graph...
[06/30 09:43:33   1295s] Ignoring AAE DB Resetting ...
[06/30 09:43:33   1295s] Reset timing graph done.
[06/30 09:43:33   1295s] Ignoring AAE DB Resetting ...
[06/30 09:43:36   1299s] Analyzing clock structure...
[06/30 09:43:37   1299s] Analyzing clock structure done.
[06/30 09:43:37   1300s] Reset timing graph...
[06/30 09:43:37   1300s] Ignoring AAE DB Resetting ...
[06/30 09:43:37   1300s] Reset timing graph done.
[06/30 09:43:37   1300s] Extracting original clock gating for clk[0]...
[06/30 09:43:37   1300s]   clock_tree clk[0] contains 80 sinks and 0 clock gates.
[06/30 09:43:37   1300s] Extracting original clock gating for clk[0] done.
[06/30 09:43:37   1300s] The skew group clk[0]/CONSTRAINTS was created. It contains 80 sinks and 1 sources.
[06/30 09:43:37   1300s] Checking clock tree convergence...
[06/30 09:43:37   1300s] Checking clock tree convergence done.
[06/30 09:43:37   1300s] <CMD> clock_opt_design
[06/30 09:43:37   1300s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:21:43.6/0:36:22.6 (0.6), mem = 4326.2M
[06/30 09:43:37   1300s] **INFO: User's settings:
[06/30 09:43:37   1300s] setOptMode -opt_view_pruning_hold_views_active_list            { Best_CASE }
[06/30 09:43:37   1300s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[06/30 09:43:37   1300s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[06/30 09:43:37   1300s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[06/30 09:43:37   1300s] setOptMode -opt_drv_margin                                     0
[06/30 09:43:37   1300s] setOptMode -opt_drv                                            true
[06/30 09:43:37   1300s] setOptMode -opt_resize_flip_flops                              true
[06/30 09:43:37   1300s] setOptMode -opt_setup_target_slack                             0
[06/30 09:43:37   1300s] 
[06/30 09:43:37   1300s] Hard fence disabled
[06/30 09:43:38   1300s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4326.2M, EPOCH TIME: 1751291018.144981
[06/30 09:43:38   1300s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4326.2M, EPOCH TIME: 1751291018.145222
[06/30 09:43:38   1300s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4326.2M, EPOCH TIME: 1751291018.145380
[06/30 09:43:38   1300s] Processing tracks to init pin-track alignment.
[06/30 09:43:38   1300s] z: 1, totalTracks: 1
[06/30 09:43:38   1300s] z: 3, totalTracks: 1
[06/30 09:43:38   1300s] z: 5, totalTracks: 1
[06/30 09:43:38   1300s] z: 7, totalTracks: 1
[06/30 09:43:38   1300s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:43:38   1300s] Cell fpga_top LLGs are deleted
[06/30 09:43:38   1300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:38   1300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:38   1300s] # Building fpga_top llgBox search-tree.
[06/30 09:43:38   1300s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4326.2M, EPOCH TIME: 1751291018.217477
[06/30 09:43:38   1300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:38   1300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:38   1300s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4326.2M, EPOCH TIME: 1751291018.219473
[06/30 09:43:38   1300s] Max number of tech site patterns supported in site array is 256.
[06/30 09:43:38   1300s] Core basic site is CoreSite
[06/30 09:43:38   1300s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:43:38   1300s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:43:38   1300s] Fast DP-INIT is on for default
[06/30 09:43:38   1300s] Keep-away cache is enable on metals: 1-7
[06/30 09:43:38   1300s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:43:38   1300s] Atter site array init, number of instance map data is 0.
[06/30 09:43:38   1300s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.048, REAL:0.042, MEM:4326.2M, EPOCH TIME: 1751291018.261601
[06/30 09:43:38   1300s] 
[06/30 09:43:38   1300s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:43:38   1300s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:43:38   1300s] OPERPROF:         Starting CMU at level 5, MEM:4326.2M, EPOCH TIME: 1751291018.270845
[06/30 09:43:38   1300s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:4326.2M, EPOCH TIME: 1751291018.274057
[06/30 09:43:38   1300s] 
[06/30 09:43:38   1300s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:43:38   1300s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.068, REAL:0.063, MEM:4326.2M, EPOCH TIME: 1751291018.280189
[06/30 09:43:38   1300s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4326.2M, EPOCH TIME: 1751291018.280437
[06/30 09:43:38   1300s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4326.2M, EPOCH TIME: 1751291018.280751
[06/30 09:43:38   1300s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4326.2MB).
[06/30 09:43:38   1300s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.142, REAL:0.145, MEM:4326.2M, EPOCH TIME: 1751291018.290740
[06/30 09:43:38   1300s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.142, REAL:0.146, MEM:4326.2M, EPOCH TIME: 1751291018.290789
[06/30 09:43:38   1300s] TDRefine: refinePlace mode is spiral
[06/30 09:43:38   1300s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:43:38   1300s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.3
[06/30 09:43:38   1300s] OPERPROF:   Starting Refine-Place at level 2, MEM:4326.2M, EPOCH TIME: 1751291018.294780
[06/30 09:43:38   1300s] *** Starting refinePlace (0:21:44 mem=4326.2M) ***
[06/30 09:43:38   1300s] Total net bbox length = 5.549e+05 (2.649e+05 2.900e+05) (ext = 6.266e+04)
[06/30 09:43:38   1300s] 
[06/30 09:43:38   1300s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:43:38   1300s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:43:38   1300s] Set min layer with default ( 2 )
[06/30 09:43:38   1300s] Set max layer with default ( 127 )
[06/30 09:43:38   1300s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:38   1300s] Min route layer (adjusted) = 2
[06/30 09:43:38   1300s] Max route layer (adjusted) = 7
[06/30 09:43:38   1300s] Set min layer with default ( 2 )
[06/30 09:43:38   1300s] Set max layer with default ( 127 )
[06/30 09:43:38   1300s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:38   1300s] Min route layer (adjusted) = 2
[06/30 09:43:38   1300s] Max route layer (adjusted) = 7
[06/30 09:43:38   1300s] 
[06/30 09:43:38   1300s] Starting Small incrNP...
[06/30 09:43:38   1300s] User Input Parameters:
[06/30 09:43:38   1300s] - Congestion Driven    : Off
[06/30 09:43:38   1300s] - Timing Driven        : Off
[06/30 09:43:38   1300s] - Area-Violation Based : Off
[06/30 09:43:38   1300s] - Start Rollback Level : -5
[06/30 09:43:38   1300s] - Legalized            : On
[06/30 09:43:38   1300s] - Window Based         : Off
[06/30 09:43:38   1300s] - eDen incr mode       : Off
[06/30 09:43:38   1300s] - Small incr mode      : On
[06/30 09:43:38   1300s] 
[06/30 09:43:38   1301s] default core: bins with density > 0.750 = 26.18 % ( 205 / 783 )
[06/30 09:43:38   1301s] Density distribution unevenness ratio = 53.034%
[06/30 09:43:38   1301s] Density distribution unevenness ratio (U70) = 12.992%
[06/30 09:43:38   1301s] Density distribution unevenness ratio (U80) = 4.974%
[06/30 09:43:38   1301s] Density distribution unevenness ratio (U90) = 0.331%
[06/30 09:43:38   1301s] cost 0.956962, thresh 1.000000
[06/30 09:43:38   1301s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4326.2M)
[06/30 09:43:38   1301s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[06/30 09:43:38   1301s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4326.2M, EPOCH TIME: 1751291018.564224
[06/30 09:43:38   1301s] Starting refinePlace ...
[06/30 09:43:38   1301s] Set min layer with default ( 2 )
[06/30 09:43:38   1301s] Set max layer with default ( 127 )
[06/30 09:43:38   1301s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:38   1301s] Min route layer (adjusted) = 2
[06/30 09:43:38   1301s] Max route layer (adjusted) = 7
[06/30 09:43:38   1301s] Set min layer with default ( 2 )
[06/30 09:43:38   1301s] Set max layer with default ( 127 )
[06/30 09:43:38   1301s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:38   1301s] Min route layer (adjusted) = 2
[06/30 09:43:38   1301s] Max route layer (adjusted) = 7
[06/30 09:43:38   1301s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:43:38   1301s] DDP markSite nrRow 287 nrJob 287
[06/30 09:43:38   1301s]   Spread Effort: high, standalone mode, useDDP on.
[06/30 09:43:38   1301s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4326.2MB) @(0:21:44 - 0:21:44).
[06/30 09:43:38   1301s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:43:38   1301s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:43:38   1301s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4326.2MB
[06/30 09:43:38   1301s] Statistics of distance of Instance movement in refine placement:
[06/30 09:43:38   1301s]   maximum (X+Y) =         0.00 um
[06/30 09:43:38   1301s]   mean    (X+Y) =         0.00 um
[06/30 09:43:38   1301s] Summary Report:
[06/30 09:43:38   1301s] Instances move: 0 (out of 23403 movable)
[06/30 09:43:38   1301s] Instances flipped: 0
[06/30 09:43:38   1301s] Mean displacement: 0.00 um
[06/30 09:43:38   1301s] Max displacement: 0.00 um 
[06/30 09:43:38   1301s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:43:38   1301s] Total instances moved : 0
[06/30 09:43:38   1301s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.245, REAL:0.334, MEM:4326.2M, EPOCH TIME: 1751291018.897784
[06/30 09:43:38   1301s] Total net bbox length = 5.549e+05 (2.649e+05 2.900e+05) (ext = 6.266e+04)
[06/30 09:43:38   1301s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4326.2MB
[06/30 09:43:38   1301s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=4326.2MB) @(0:21:44 - 0:21:44).
[06/30 09:43:38   1301s] *** Finished refinePlace (0:21:44 mem=4326.2M) ***
[06/30 09:43:38   1301s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.3
[06/30 09:43:38   1301s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.512, REAL:0.643, MEM:4326.2M, EPOCH TIME: 1751291018.937403
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:43:38   1301s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:43:38   1301s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4326.2M, EPOCH TIME: 1751291018.940618
[06/30 09:43:38   1301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:38   1301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:39   1301s] Cell fpga_top LLGs are deleted
[06/30 09:43:39   1301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:39   1301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:39   1301s] # Resetting pin-track-align track data.
[06/30 09:43:39   1301s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.138, REAL:0.131, MEM:4326.2M, EPOCH TIME: 1751291019.071303
[06/30 09:43:39   1301s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.799, REAL:0.927, MEM:4326.2M, EPOCH TIME: 1751291019.071499
[06/30 09:43:39   1301s] ccopt_args: 
[06/30 09:43:39   1301s] Turning off fast DC mode.
[06/30 09:43:39   1301s] Runtime...
[06/30 09:43:39   1301s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/30 09:43:39   1301s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/30 09:43:39   1301s] Set place::cacheFPlanSiteMark to 1
[06/30 09:43:39   1301s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[06/30 09:43:39   1301s] Using CCOpt effort standard.
[06/30 09:43:39   1301s] Updating ideal nets and annotations...
[06/30 09:43:39   1301s] Reset timing graph...
[06/30 09:43:39   1301s] Ignoring AAE DB Resetting ...
[06/30 09:43:39   1301s] Reset timing graph done.
[06/30 09:43:39   1301s] Ignoring AAE DB Resetting ...
[06/30 09:43:42   1306s] Reset timing graph...
[06/30 09:43:43   1306s] Ignoring AAE DB Resetting ...
[06/30 09:43:43   1306s] Reset timing graph done.
[06/30 09:43:43   1306s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[06/30 09:43:43   1306s] Updating ideal nets and annotations done. (took cpu=0:00:04.9 real=0:00:03.9)
[06/30 09:43:43   1306s] CCOpt::Phase::Initialization...
[06/30 09:43:43   1306s] Check Prerequisites...
[06/30 09:43:43   1306s] Leaving CCOpt scope - CheckPlace...
[06/30 09:43:43   1306s] OPERPROF: Starting checkPlace at level 1, MEM:4326.2M, EPOCH TIME: 1751291023.475050
[06/30 09:43:43   1306s] Processing tracks to init pin-track alignment.
[06/30 09:43:43   1306s] z: 1, totalTracks: 1
[06/30 09:43:43   1306s] z: 3, totalTracks: 1
[06/30 09:43:43   1306s] z: 5, totalTracks: 1
[06/30 09:43:43   1306s] z: 7, totalTracks: 1
[06/30 09:43:43   1306s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:43:43   1306s] Cell fpga_top LLGs are deleted
[06/30 09:43:43   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:43   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:43   1306s] # Building fpga_top llgBox search-tree.
[06/30 09:43:43   1306s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4326.2M, EPOCH TIME: 1751291023.527317
[06/30 09:43:43   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:43   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:43   1306s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4326.2M, EPOCH TIME: 1751291023.529996
[06/30 09:43:43   1306s] Max number of tech site patterns supported in site array is 256.
[06/30 09:43:43   1306s] Core basic site is CoreSite
[06/30 09:43:43   1306s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 09:43:43   1306s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 09:43:43   1306s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 09:43:43   1306s] SiteArray: use 3,309,568 bytes
[06/30 09:43:43   1306s] SiteArray: current memory after site array memory allocation 4326.2M
[06/30 09:43:43   1306s] SiteArray: FP blocked sites are writable
[06/30 09:43:43   1306s] Keep-away cache is enable on metals: 1-7
[06/30 09:43:43   1306s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 09:43:43   1306s] Atter site array init, number of instance map data is 0.
[06/30 09:43:43   1306s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.055, REAL:0.085, MEM:4326.2M, EPOCH TIME: 1751291023.614855
[06/30 09:43:43   1306s] 
[06/30 09:43:43   1306s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:43:43   1306s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:43:43   1306s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.064, REAL:0.095, MEM:4326.2M, EPOCH TIME: 1751291023.621946
[06/30 09:43:43   1306s] 
[06/30 09:43:43   1306s] Begin checking placement ... (start mem=4326.2M, init mem=4326.2M)
[06/30 09:43:43   1306s] Begin checking exclusive groups violation ...
[06/30 09:43:43   1306s] There are 0 groups to check, max #box is 0, total #box is 0
[06/30 09:43:43   1306s] Finished checking exclusive groups violations. Found 0 Vio.
[06/30 09:43:43   1306s] 
[06/30 09:43:43   1306s] Running CheckPlace using 2 threads!...
[06/30 09:43:44   1307s] 
[06/30 09:43:44   1307s] ...checkPlace MT is done!
[06/30 09:43:44   1307s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4294.2M, EPOCH TIME: 1751291024.081010
[06/30 09:43:44   1307s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.022, REAL:0.023, MEM:4294.2M, EPOCH TIME: 1751291024.104352
[06/30 09:43:44   1307s] *info: Placed = 23403         
[06/30 09:43:44   1307s] *info: Unplaced = 0           
[06/30 09:43:44   1307s] Placement Density:33.79%(368629/1090935)
[06/30 09:43:44   1307s] Placement Density (including fixed std cells):33.79%(368629/1090935)
[06/30 09:43:44   1307s] Cell fpga_top LLGs are deleted
[06/30 09:43:44   1307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:43:44   1307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:44   1307s] # Resetting pin-track-align track data.
[06/30 09:43:44   1307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:44   1307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:44   1307s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=4294.2M)
[06/30 09:43:44   1307s] OPERPROF: Finished checkPlace at level 1, CPU:0.778, REAL:0.700, MEM:4294.2M, EPOCH TIME: 1751291024.174846
[06/30 09:43:44   1307s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.8 real=0:00:00.7)
[06/30 09:43:44   1307s] Innovus will update I/O latencies
[06/30 09:43:44   1307s] Reset timing graph...
[06/30 09:43:44   1307s] Ignoring AAE DB Resetting ...
[06/30 09:43:44   1307s] Reset timing graph done.
[06/30 09:43:44   1307s] Ignoring AAE DB Resetting ...
[06/30 09:43:47   1311s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[06/30 09:43:47   1311s] **WARN: (IMPCCOPT-2444):	Detected 1 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[06/30 09:43:47   1311s] Affected nets:
[06/30 09:43:47   1311s] clk[0]
[06/30 09:43:47   1311s] 
[06/30 09:43:47   1311s] No differences between SDC and CTS transition time annotations found.
[06/30 09:43:47   1311s] No differences between SDC and CTS delay annotations found.
[06/30 09:43:47   1311s] Reset timing graph...
[06/30 09:43:47   1312s] Ignoring AAE DB Resetting ...
[06/30 09:43:47   1312s] Reset timing graph done.
[06/30 09:43:48   1312s] Found 1 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] Ideal Nets:
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] -------------------------------------------------------------------------------------------------------------------
[06/30 09:43:48   1312s] Net       Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[06/30 09:43:48   1312s] -------------------------------------------------------------------------------------------------------------------
[06/30 09:43:48   1312s] clk[0]    no                                      no                                       no
[06/30 09:43:48   1312s] clk[0]    no                                      no                                       no
[06/30 09:43:48   1312s] clk[0]    no                                      no                                       no
[06/30 09:43:48   1312s] clk[0]    no                                      no                                       no
[06/30 09:43:48   1312s] -------------------------------------------------------------------------------------------------------------------
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] Check Prerequisites done. (took cpu=0:00:05.7 real=0:00:04.6)
[06/30 09:43:48   1312s] CCOpt::Phase::Initialization done. (took cpu=0:00:05.7 real=0:00:04.6)
[06/30 09:43:48   1312s] Info: 2 threads available for lower-level modules during optimization.
[06/30 09:43:48   1312s] Executing ccopt post-processing.
[06/30 09:43:48   1312s] Synthesizing clock trees with CCOpt...
[06/30 09:43:48   1312s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:55.3/0:36:32.9 (0.6), mem = 4294.2M
[06/30 09:43:48   1312s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/30 09:43:48   1312s] CCOpt::Phase::PreparingToBalance...
[06/30 09:43:48   1312s] Leaving CCOpt scope - Initializing power interface...
[06/30 09:43:48   1312s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] Positive (advancing) pin insertion delays
[06/30 09:43:48   1312s] =========================================
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] Found 0 advancing pin insertion delay (0.000% of 80 clock tree sinks)
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] Negative (delaying) pin insertion delays
[06/30 09:43:48   1312s] ========================================
[06/30 09:43:48   1312s] 
[06/30 09:43:48   1312s] Found 0 delaying pin insertion delay (0.000% of 80 clock tree sinks)
[06/30 09:43:48   1312s] Notify start of optimization...
[06/30 09:43:48   1312s] Notify start of optimization done.
[06/30 09:43:48   1312s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/30 09:43:48   1312s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4294.2M, EPOCH TIME: 1751291028.238102
[06/30 09:43:48   1312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:48   1312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:48   1312s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4294.2M, EPOCH TIME: 1751291028.238268
[06/30 09:43:48   1312s] [oiLAM] Zs 7, 8
[06/30 09:43:48   1312s] ### Creating LA Mngr. totSessionCpu=0:21:56 mem=4294.2M
[06/30 09:43:48   1312s] ### Creating LA Mngr, finished. totSessionCpu=0:21:56 mem=4294.2M
[06/30 09:43:48   1312s] Running pre-eGR process
[06/30 09:43:48   1312s] (I)      Started Early Global Route ( Curr Mem: 3.77 MB )
[06/30 09:43:48   1312s] (I)      Initializing eGR engine (regular)
[06/30 09:43:48   1312s] Set min layer with default ( 2 )
[06/30 09:43:48   1312s] Set max layer with default ( 127 )
[06/30 09:43:48   1312s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:48   1312s] Min route layer (adjusted) = 2
[06/30 09:43:48   1312s] Max route layer (adjusted) = 7
[06/30 09:43:48   1312s] (I)      clean place blk overflow:
[06/30 09:43:48   1312s] (I)      H : enabled 1.00 0
[06/30 09:43:48   1312s] (I)      V : enabled 1.00 0
[06/30 09:43:48   1312s] (I)      Initializing eGR engine (regular)
[06/30 09:43:48   1312s] Set min layer with default ( 2 )
[06/30 09:43:48   1312s] Set max layer with default ( 127 )
[06/30 09:43:48   1312s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:48   1312s] Min route layer (adjusted) = 2
[06/30 09:43:48   1312s] Max route layer (adjusted) = 7
[06/30 09:43:48   1312s] (I)      clean place blk overflow:
[06/30 09:43:48   1312s] (I)      H : enabled 1.00 0
[06/30 09:43:48   1312s] (I)      V : enabled 1.00 0
[06/30 09:43:48   1312s] (I)      Started Early Global Route kernel ( Curr Mem: 3.77 MB )
[06/30 09:43:48   1312s] (I)      Running eGR Regular flow
[06/30 09:43:48   1312s] (I)      # wire layers (front) : 8
[06/30 09:43:48   1312s] (I)      # wire layers (back)  : 0
[06/30 09:43:48   1312s] (I)      min wire layer : 1
[06/30 09:43:48   1312s] (I)      max wire layer : 7
[06/30 09:43:48   1312s] (I)      # cut layers (front) : 7
[06/30 09:43:48   1312s] (I)      # cut layers (back)  : 0
[06/30 09:43:48   1312s] (I)      min cut layer : 1
[06/30 09:43:48   1312s] (I)      max cut layer : 6
[06/30 09:43:48   1312s] (I)      ================================= Layers =================================
[06/30 09:43:48   1312s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:43:48   1312s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:43:48   1312s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:43:48   1312s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:43:48   1312s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:43:48   1312s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:43:48   1312s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:43:48   1312s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:43:48   1312s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:43:48   1312s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:43:48   1312s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:43:48   1312s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:43:48   1312s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:43:48   1312s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:43:48   1312s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:43:48   1312s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:43:48   1312s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:43:48   1312s] (I)      Started Import and model ( Curr Mem: 3.77 MB )
[06/30 09:43:48   1312s] (I)      == Non-default Options ==
[06/30 09:43:48   1312s] (I)      Maximum routing layer                              : 7
[06/30 09:43:48   1312s] (I)      Top routing layer                                  : 7
[06/30 09:43:48   1312s] (I)      Number of threads                                  : 2
[06/30 09:43:48   1312s] (I)      Route tie net to shape                             : auto
[06/30 09:43:48   1312s] (I)      Method to set GCell size                           : row
[06/30 09:43:48   1312s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:43:48   1312s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:43:48   1312s] (I)      ============== Pin Summary ==============
[06/30 09:43:48   1312s] (I)      +-------+--------+---------+------------+
[06/30 09:43:48   1312s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:43:48   1312s] (I)      +-------+--------+---------+------------+
[06/30 09:43:48   1312s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:43:48   1312s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:43:48   1312s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:43:48   1312s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:43:48   1312s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:43:48   1312s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:43:48   1312s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:43:48   1312s] (I)      +-------+--------+---------+------------+
[06/30 09:43:48   1312s] (I)      Custom ignore net properties:
[06/30 09:43:48   1312s] (I)      1 : NotLegal
[06/30 09:43:48   1312s] (I)      Default ignore net properties:
[06/30 09:43:48   1312s] (I)      1 : Special
[06/30 09:43:48   1312s] (I)      2 : Analog
[06/30 09:43:48   1312s] (I)      3 : Fixed
[06/30 09:43:48   1312s] (I)      4 : Skipped
[06/30 09:43:48   1312s] (I)      5 : MixedSignal
[06/30 09:43:48   1312s] (I)      Prerouted net properties:
[06/30 09:43:48   1312s] (I)      1 : NotLegal
[06/30 09:43:48   1312s] (I)      2 : Special
[06/30 09:43:48   1312s] (I)      3 : Analog
[06/30 09:43:48   1312s] (I)      4 : Fixed
[06/30 09:43:48   1312s] (I)      5 : Skipped
[06/30 09:43:48   1312s] (I)      6 : MixedSignal
[06/30 09:43:48   1312s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:43:48   1312s] (I)      Use row-based GCell size
[06/30 09:43:48   1312s] (I)      Use row-based GCell align
[06/30 09:43:48   1312s] (I)      layer 0 area = 90000
[06/30 09:43:48   1312s] (I)      layer 1 area = 144000
[06/30 09:43:48   1312s] (I)      layer 2 area = 144000
[06/30 09:43:48   1312s] (I)      layer 3 area = 144000
[06/30 09:43:48   1312s] (I)      layer 4 area = 144000
[06/30 09:43:48   1312s] (I)      layer 5 area = 0
[06/30 09:43:48   1312s] (I)      layer 6 area = 0
[06/30 09:43:48   1312s] (I)      GCell unit size   : 3780
[06/30 09:43:48   1312s] (I)      GCell multiplier  : 1
[06/30 09:43:48   1312s] (I)      GCell row height  : 3780
[06/30 09:43:48   1312s] (I)      Actual row height : 3780
[06/30 09:43:48   1312s] (I)      GCell align ref   : 425480 425420
[06/30 09:43:48   1312s] [NR-eGR] Track table information for default rule: 
[06/30 09:43:48   1312s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:43:48   1312s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:43:48   1312s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:43:48   1312s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:43:48   1312s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:43:48   1312s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:43:48   1312s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:43:48   1312s] (I)      ================ Default via =================
[06/30 09:43:48   1312s] (I)      +---+-------------------+--------------------+
[06/30 09:43:48   1312s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:43:48   1312s] (I)      +---+-------------------+--------------------+
[06/30 09:43:48   1312s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:43:48   1312s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:43:48   1312s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:43:48   1312s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:43:48   1312s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:43:48   1312s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:43:48   1312s] (I)      +---+-------------------+--------------------+
[06/30 09:43:48   1312s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:43:48   1312s] [NR-eGR] Read 39015 PG shapes
[06/30 09:43:48   1312s] [NR-eGR] Read 0 clock shapes
[06/30 09:43:48   1313s] [NR-eGR] Read 0 other shapes
[06/30 09:43:48   1313s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:43:48   1313s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:43:48   1313s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:43:48   1313s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:43:48   1313s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:43:48   1313s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:43:48   1313s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:43:48   1313s] [NR-eGR] #Other Blockages    : 0
[06/30 09:43:48   1313s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:43:48   1313s] [NR-eGR] #prerouted nets         : 0
[06/30 09:43:48   1313s] [NR-eGR] #prerouted special nets : 0
[06/30 09:43:48   1313s] [NR-eGR] #prerouted wires        : 0
[06/30 09:43:48   1313s] [NR-eGR] Read 25022 nets ( ignored 0 )
[06/30 09:43:48   1313s] (I)        Front-side 25022 ( ignored 0 )
[06/30 09:43:48   1313s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:43:48   1313s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : pReset[0]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : prog_clk[0]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/30 09:43:48   1313s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/30 09:43:48   1313s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/30 09:43:48   1313s] (I)      handle routing halo
[06/30 09:43:49   1313s] (I)      Reading macro buffers
[06/30 09:43:49   1313s] (I)      Number of macro buffers: 0
[06/30 09:43:49   1313s] (I)      early_global_route_priority property id does not exist.
[06/30 09:43:49   1313s] (I)      Read Num Blocks=43747  Num Prerouted Wires=0  Num CS=0
[06/30 09:43:49   1313s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 0
[06/30 09:43:49   1313s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/30 09:43:49   1313s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/30 09:43:49   1313s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:43:49   1313s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:43:49   1313s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:43:49   1313s] (I)      Number of ignored nets                =      0
[06/30 09:43:49   1313s] (I)      Number of connected nets              =      0
[06/30 09:43:49   1313s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:43:49   1313s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:43:49   1313s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:43:49   1313s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:43:49   1313s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:43:49   1313s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:43:49   1313s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:43:49   1313s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/30 09:43:49   1313s] (I)      Ndr track 0 does not exist
[06/30 09:43:49   1313s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:43:49   1313s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:43:49   1313s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:43:49   1313s] (I)      Site width          :   480  (dbu)
[06/30 09:43:49   1313s] (I)      Row height          :  3780  (dbu)
[06/30 09:43:49   1313s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:43:49   1313s] (I)      GCell width         :  3780  (dbu)
[06/30 09:43:49   1313s] (I)      GCell height        :  3780  (dbu)
[06/30 09:43:49   1313s] (I)      Grid                :   491   512     7
[06/30 09:43:49   1313s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:43:49   1313s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:43:49   1313s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:43:49   1313s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:43:49   1313s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:43:49   1313s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:43:49   1313s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:43:49   1313s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:43:49   1313s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:43:49   1313s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:43:49   1313s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:43:49   1313s] (I)      --------------------------------------------------------
[06/30 09:43:49   1313s] 
[06/30 09:43:49   1313s] [NR-eGR] ============ Routing rule table ============
[06/30 09:43:49   1313s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24955
[06/30 09:43:49   1313s] [NR-eGR] ========================================
[06/30 09:43:49   1313s] [NR-eGR] 
[06/30 09:43:49   1313s] (I)      ==== NDR : (Default) ====
[06/30 09:43:49   1313s] (I)      +--------------+--------+
[06/30 09:43:49   1313s] (I)      |           ID |      0 |
[06/30 09:43:49   1313s] (I)      |      Default |    yes |
[06/30 09:43:49   1313s] (I)      |  Clk Special |     no |
[06/30 09:43:49   1313s] (I)      | Hard spacing |     no |
[06/30 09:43:49   1313s] (I)      |    NDR track | (none) |
[06/30 09:43:49   1313s] (I)      |      NDR via | (none) |
[06/30 09:43:49   1313s] (I)      |  Extra space |      0 |
[06/30 09:43:49   1313s] (I)      |      Shields |      0 |
[06/30 09:43:49   1313s] (I)      |   Demand (H) |      1 |
[06/30 09:43:49   1313s] (I)      |   Demand (V) |      1 |
[06/30 09:43:49   1313s] (I)      |        #Nets |  24955 |
[06/30 09:43:49   1313s] (I)      +--------------+--------+
[06/30 09:43:49   1313s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:43:49   1313s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:43:49   1313s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:43:49   1313s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:43:49   1313s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:43:49   1313s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:43:49   1313s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:43:49   1313s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:43:49   1313s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:43:49   1313s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:43:49   1313s] (I)      =============== Blocked Tracks ===============
[06/30 09:43:49   1313s] (I)      +-------+---------+----------+---------------+
[06/30 09:43:49   1313s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:43:49   1313s] (I)      +-------+---------+----------+---------------+
[06/30 09:43:49   1313s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:43:49   1313s] (I)      |     2 | 2262528 |   933882 |        41.28% |
[06/30 09:43:49   1313s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:43:49   1313s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:43:49   1313s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:43:49   1313s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:43:49   1313s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:43:49   1313s] (I)      +-------+---------+----------+---------------+
[06/30 09:43:49   1313s] (I)      Finished Import and model ( CPU: 0.64 sec, Real: 0.66 sec, Curr Mem: 3.81 MB )
[06/30 09:43:49   1313s] (I)      Reset routing kernel
[06/30 09:43:49   1313s] (I)      Started Global Routing ( Curr Mem: 3.81 MB )
[06/30 09:43:49   1313s] (I)      totalPins=79863  totalGlobalPin=77315 (96.81%)
[06/30 09:43:49   1313s] (I)      ================== Net Group Info ===================
[06/30 09:43:49   1313s] (I)      +----+----------------+--------------+--------------+
[06/30 09:43:49   1313s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:43:49   1313s] (I)      +----+----------------+--------------+--------------+
[06/30 09:43:49   1313s] (I)      |  1 |          24955 |    Metal2(2) | TopMetal2(7) |
[06/30 09:43:49   1313s] (I)      +----+----------------+--------------+--------------+
[06/30 09:43:49   1313s] (I)      total 2D Cap : 4291131 = (2475177 H, 1815954 V)
[06/30 09:43:49   1313s] (I)      total 2D Demand : 2544 = (2544 H, 0 V)
[06/30 09:43:49   1313s] (I)      init route region map
[06/30 09:43:49   1313s] (I)      #blocked GCells = 74425
[06/30 09:43:49   1313s] (I)      #regions = 1031
[06/30 09:43:49   1313s] (I)      init safety region map
[06/30 09:43:49   1313s] (I)      #blocked GCells = 74425
[06/30 09:43:49   1313s] (I)      #regions = 1031
[06/30 09:43:49   1313s] (I)      Adjusted 0 GCells for pin access
[06/30 09:43:49   1313s] [NR-eGR] Layer group 1: route 24955 net(s) in layer range [2, 7]
[06/30 09:43:49   1313s] (I)      
[06/30 09:43:49   1313s] (I)      ============  Phase 1a Route ============
[06/30 09:43:49   1313s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:43:49   1313s] (I)      Usage: 207466 = (102201 H, 105265 V) = (4.13% H, 5.80% V) = (3.863e+05um H, 3.979e+05um V)
[06/30 09:43:49   1313s] (I)      
[06/30 09:43:49   1313s] (I)      ============  Phase 1b Route ============
[06/30 09:43:49   1313s] (I)      Usage: 207473 = (102207 H, 105266 V) = (4.13% H, 5.80% V) = (3.863e+05um H, 3.979e+05um V)
[06/30 09:43:49   1313s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.842479e+05um
[06/30 09:43:49   1314s] (I)      Congestion metric : 0.01%H 0.77%V, 0.78%HV
[06/30 09:43:49   1314s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:43:49   1314s] (I)      
[06/30 09:43:49   1314s] (I)      ============  Phase 1c Route ============
[06/30 09:43:49   1314s] (I)      Level2 Grid: 99 x 103
[06/30 09:43:50   1314s] (I)      Usage: 207514 = (102244 H, 105270 V) = (4.13% H, 5.80% V) = (3.865e+05um H, 3.979e+05um V)
[06/30 09:43:50   1314s] (I)      
[06/30 09:43:50   1314s] (I)      ============  Phase 1d Route ============
[06/30 09:43:50   1314s] (I)      Usage: 207521 = (102253 H, 105268 V) = (4.13% H, 5.80% V) = (3.865e+05um H, 3.979e+05um V)
[06/30 09:43:50   1314s] (I)      
[06/30 09:43:50   1314s] (I)      ============  Phase 1e Route ============
[06/30 09:43:50   1314s] (I)      Usage: 207521 = (102253 H, 105268 V) = (4.13% H, 5.80% V) = (3.865e+05um H, 3.979e+05um V)
[06/30 09:43:50   1314s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 7.844294e+05um
[06/30 09:43:50   1314s] (I)      
[06/30 09:43:50   1314s] (I)      ============  Phase 1l Route ============
[06/30 09:43:50   1314s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:43:50   1314s] (I)      Layer  2:    1349533    111534        10      839655     1418265    (37.19%) 
[06/30 09:43:50   1314s] (I)      Layer  3:     858404     90588       229     1019427      956419    (51.59%) 
[06/30 09:43:50   1314s] (I)      Layer  4:     998819     27217         9     1151892     1106028    (51.02%) 
[06/30 09:43:50   1314s] (I)      Layer  5:     857582     17054       144     1019789      956056    (51.61%) 
[06/30 09:43:50   1314s] (I)      Layer  6:     131453        11         7      180205      108919    (62.33%) 
[06/30 09:43:50   1314s] (I)      Layer  7:     112356         6         0      128927      108174    (54.38%) 
[06/30 09:43:50   1314s] (I)      Total:       4308147    246410       399     4339892     4653860    (48.25%) 
[06/30 09:43:50   1314s] (I)      
[06/30 09:43:50   1314s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:43:50   1314s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:43:50   1314s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:43:50   1314s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/30 09:43:50   1314s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:43:50   1314s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:43:50   1314s] [NR-eGR]  Metal2 ( 2)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:43:50   1314s] [NR-eGR]  Metal3 ( 3)        30( 0.02%)        49( 0.04%)   ( 0.07%) 
[06/30 09:43:50   1314s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:43:50   1314s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/30 09:43:50   1314s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/30 09:43:50   1314s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:43:50   1314s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:43:50   1314s] [NR-eGR]        Total        51( 0.01%)        97( 0.01%)   ( 0.02%) 
[06/30 09:43:50   1314s] [NR-eGR] 
[06/30 09:43:50   1314s] (I)      Finished Global Routing ( CPU: 1.56 sec, Real: 1.32 sec, Curr Mem: 3.82 MB )
[06/30 09:43:50   1314s] (I)      Updating congestion map
[06/30 09:43:50   1314s] (I)      total 2D Cap : 4320040 = (2486601 H, 1833439 V)
[06/30 09:43:50   1315s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/30 09:43:50   1315s] (I)      Running track assignment and export wires
[06/30 09:43:50   1315s] (I)      Delete wires for 24955 nets 
[06/30 09:43:50   1315s] (I)      ============= Track Assignment ============
[06/30 09:43:50   1315s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.81 MB )
[06/30 09:43:50   1315s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:43:50   1315s] (I)      Run Multi-thread track assignment
[06/30 09:43:51   1315s] (I)      Finished Track Assignment (2T) ( CPU: 0.61 sec, Real: 0.35 sec, Curr Mem: 3.83 MB )
[06/30 09:43:51   1315s] (I)      Started Export ( Curr Mem: 3.83 MB )
[06/30 09:43:51   1315s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:43:51   1315s] [NR-eGR] Total eGR-routed clock nets wire length: 2595um, number of vias: 286
[06/30 09:43:51   1315s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:43:51   1316s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:43:51   1316s] [NR-eGR] ---------------------------------------
[06/30 09:43:51   1316s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:43:51   1316s] [NR-eGR]  Metal2     (2H)        304664  111192 
[06/30 09:43:51   1316s] [NR-eGR]  Metal3     (3V)        346500    6236 
[06/30 09:43:51   1316s] [NR-eGR]  Metal4     (4H)         99643    2930 
[06/30 09:43:51   1316s] [NR-eGR]  Metal5     (5V)         65097      36 
[06/30 09:43:51   1316s] [NR-eGR]  TopMetal1  (6H)            17       2 
[06/30 09:43:51   1316s] [NR-eGR]  TopMetal2  (7V)            25       0 
[06/30 09:43:51   1316s] [NR-eGR] ---------------------------------------
[06/30 09:43:51   1316s] [NR-eGR]             Total       815945  199979 
[06/30 09:43:51   1316s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:43:51   1316s] [NR-eGR] Total half perimeter of net bounding box: 554850um
[06/30 09:43:51   1316s] [NR-eGR] Total length: 815945um, number of vias: 199979
[06/30 09:43:51   1316s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:43:51   1316s] (I)      == Layer wire length by net rule ==
[06/30 09:43:51   1316s] (I)                          Default 
[06/30 09:43:51   1316s] (I)      ----------------------------
[06/30 09:43:51   1316s] (I)       Metal1     (1V)        0um 
[06/30 09:43:51   1316s] (I)       Metal2     (2H)   304664um 
[06/30 09:43:51   1316s] (I)       Metal3     (3V)   346500um 
[06/30 09:43:51   1316s] (I)       Metal4     (4H)    99643um 
[06/30 09:43:51   1316s] (I)       Metal5     (5V)    65097um 
[06/30 09:43:51   1316s] (I)       TopMetal1  (6H)       17um 
[06/30 09:43:51   1316s] (I)       TopMetal2  (7V)       25um 
[06/30 09:43:51   1316s] (I)      ----------------------------
[06/30 09:43:51   1316s] (I)                  Total  815945um 
[06/30 09:43:51   1316s] (I)      == Layer via count by net rule ==
[06/30 09:43:51   1316s] (I)                         Default 
[06/30 09:43:51   1316s] (I)      ---------------------------
[06/30 09:43:51   1316s] (I)       Metal1     (1V)     79583 
[06/30 09:43:51   1316s] (I)       Metal2     (2H)    111192 
[06/30 09:43:51   1316s] (I)       Metal3     (3V)      6236 
[06/30 09:43:51   1316s] (I)       Metal4     (4H)      2930 
[06/30 09:43:51   1316s] (I)       Metal5     (5V)        36 
[06/30 09:43:51   1316s] (I)       TopMetal1  (6H)         2 
[06/30 09:43:51   1316s] (I)       TopMetal2  (7V)         0 
[06/30 09:43:51   1316s] (I)      ---------------------------
[06/30 09:43:51   1316s] (I)                  Total   199979 
[06/30 09:43:51   1316s] (I)      Finished Export ( CPU: 0.54 sec, Real: 0.41 sec, Curr Mem: 3.83 MB )
[06/30 09:43:51   1316s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[06/30 09:43:51   1316s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:43:51   1316s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.57 sec, Real: 2.99 sec, Curr Mem: 3.83 MB )
[06/30 09:43:51   1316s] [NR-eGR] Finished Early Global Route ( CPU: 3.60 sec, Real: 3.01 sec, Curr Mem: 3.79 MB )
[06/30 09:43:51   1316s] (I)      ========================================= Runtime Summary ==========================================
[06/30 09:43:51   1316s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[06/30 09:43:51   1316s] (I)      ----------------------------------------------------------------------------------------------------
[06/30 09:43:51   1316s] (I)       Early Global Route                             100.00%  705.83 sec  708.85 sec  3.01 sec  3.60 sec 
[06/30 09:43:51   1316s] (I)       +-Early Global Route kernel                     99.08%  705.85 sec  708.84 sec  2.99 sec  3.57 sec 
[06/30 09:43:51   1316s] (I)       | +-Import and model                            21.94%  705.86 sec  706.52 sec  0.66 sec  0.64 sec 
[06/30 09:43:51   1316s] (I)       | | +-Create place DB                            8.73%  705.86 sec  706.13 sec  0.26 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Import place data                        8.73%  705.86 sec  706.13 sec  0.26 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Read instances and placement           3.21%  705.86 sec  705.96 sec  0.10 sec  0.09 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Read nets                              5.42%  705.96 sec  706.12 sec  0.16 sec  0.16 sec 
[06/30 09:43:51   1316s] (I)       | | +-Create route DB                           12.28%  706.13 sec  706.50 sec  0.37 sec  0.36 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Import route data (2T)                  12.26%  706.13 sec  706.50 sec  0.37 sec  0.36 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.53%  706.17 sec  706.22 sec  0.05 sec  0.04 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read routing blockages               0.00%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read bump blockages                  0.00%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read instance blockages              0.81%  706.17 sec  706.20 sec  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read PG blockages                    0.67%  706.20 sec  706.22 sec  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)       | | | | | | +-Allocate memory for PG via list    0.22%  706.20 sec  706.20 sec  0.01 sec  0.01 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read clock blockages                 0.00%  706.22 sec  706.22 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read other blockages                 0.00%  706.22 sec  706.22 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read halo blockages                  0.02%  706.22 sec  706.22 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Read boundary cut boxes              0.00%  706.22 sec  706.22 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Read blackboxes                        0.00%  706.22 sec  706.22 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Read prerouted                         0.01%  706.22 sec  706.22 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Read nets                              0.91%  706.22 sec  706.25 sec  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Set up via pillars                     1.86%  706.28 sec  706.33 sec  0.06 sec  0.06 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Initialize 3D grid graph               0.50%  706.34 sec  706.35 sec  0.01 sec  0.01 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Model blockage capacity                4.00%  706.35 sec  706.48 sec  0.12 sec  0.12 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Initialize 3D capacity               3.68%  706.35 sec  706.47 sec  0.11 sec  0.11 sec 
[06/30 09:43:51   1316s] (I)       | | +-Read aux data                              0.00%  706.50 sec  706.50 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | +-Others data preparation                    0.00%  706.50 sec  706.50 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | +-Create route kernel                        0.58%  706.50 sec  706.51 sec  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)       | +-Global Routing                              43.94%  706.53 sec  707.85 sec  1.32 sec  1.56 sec 
[06/30 09:43:51   1316s] (I)       | | +-Initialization                             1.97%  706.53 sec  706.59 sec  0.06 sec  0.06 sec 
[06/30 09:43:51   1316s] (I)       | | +-Net group 1                               40.20%  706.59 sec  707.80 sec  1.21 sec  1.45 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Generate topology (2T)                   1.57%  706.59 sec  706.64 sec  0.05 sec  0.07 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Phase 1a                                 8.56%  706.85 sec  707.11 sec  0.26 sec  0.27 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Pattern routing (2T)                   5.57%  706.85 sec  707.02 sec  0.17 sec  0.18 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.78%  707.02 sec  707.08 sec  0.05 sec  0.05 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Add via demand to 2D                   1.11%  707.08 sec  707.11 sec  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Phase 1b                                 3.51%  707.11 sec  707.22 sec  0.11 sec  0.11 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Monotonic routing (2T)                 1.96%  707.11 sec  707.17 sec  0.06 sec  0.07 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Phase 1c                                 2.56%  707.22 sec  707.30 sec  0.08 sec  0.08 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Two level Routing                      2.56%  707.22 sec  707.30 sec  0.08 sec  0.08 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Two Level Routing (Regular)          1.95%  707.22 sec  707.28 sec  0.06 sec  0.06 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Two Level Routing (Strong)           0.47%  707.28 sec  707.30 sec  0.01 sec  0.01 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Phase 1d                                 5.84%  707.30 sec  707.47 sec  0.18 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Detoured routing (2T)                  5.82%  707.30 sec  707.47 sec  0.18 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Phase 1e                                 0.98%  707.47 sec  707.50 sec  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Route legalization                     0.88%  707.47 sec  707.50 sec  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)       | | | | | +-Legalize Blockage Violations         0.88%  707.47 sec  707.50 sec  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Phase 1l                                 9.90%  707.50 sec  707.80 sec  0.30 sec  0.42 sec 
[06/30 09:43:51   1316s] (I)       | | | | +-Layer assignment (2T)                  8.89%  707.53 sec  707.80 sec  0.27 sec  0.39 sec 
[06/30 09:43:51   1316s] (I)       | +-Export cong map                              6.47%  707.85 sec  708.05 sec  0.20 sec  0.19 sec 
[06/30 09:43:51   1316s] (I)       | | +-Export 2D cong map                         1.67%  707.99 sec  708.04 sec  0.05 sec  0.05 sec 
[06/30 09:43:51   1316s] (I)       | +-Extract Global 3D Wires                      0.65%  708.05 sec  708.07 sec  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)       | +-Track Assignment (2T)                       11.63%  708.07 sec  708.42 sec  0.35 sec  0.61 sec 
[06/30 09:43:51   1316s] (I)       | | +-Initialization                             0.17%  708.07 sec  708.08 sec  0.01 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | | +-Track Assignment Kernel                   11.21%  708.08 sec  708.41 sec  0.34 sec  0.60 sec 
[06/30 09:43:51   1316s] (I)       | | +-Free Memory                                0.00%  708.42 sec  708.42 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | +-Export                                      13.69%  708.42 sec  708.83 sec  0.41 sec  0.54 sec 
[06/30 09:43:51   1316s] (I)       | | +-Export DB wires                            4.74%  708.42 sec  708.57 sec  0.14 sec  0.24 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Export all nets (2T)                     3.22%  708.44 sec  708.53 sec  0.10 sec  0.17 sec 
[06/30 09:43:51   1316s] (I)       | | | +-Set wire vias (2T)                       1.03%  708.53 sec  708.56 sec  0.03 sec  0.05 sec 
[06/30 09:43:51   1316s] (I)       | | +-Report wirelength                          6.62%  708.57 sec  708.76 sec  0.20 sec  0.19 sec 
[06/30 09:43:51   1316s] (I)       | | +-Update net boxes                           2.30%  708.77 sec  708.83 sec  0.07 sec  0.11 sec 
[06/30 09:43:51   1316s] (I)       | | +-Update timing                              0.00%  708.83 sec  708.83 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)       | +-Postprocess design                           0.05%  708.83 sec  708.84 sec  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)      ======================= Summary by functions ========================
[06/30 09:43:51   1316s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:43:51   1316s] (I)      ---------------------------------------------------------------------
[06/30 09:43:51   1316s] (I)        0  Early Global Route                  100.00%  3.01 sec  3.60 sec 
[06/30 09:43:51   1316s] (I)        1  Early Global Route kernel            99.08%  2.99 sec  3.57 sec 
[06/30 09:43:51   1316s] (I)        2  Global Routing                       43.94%  1.32 sec  1.56 sec 
[06/30 09:43:51   1316s] (I)        2  Import and model                     21.94%  0.66 sec  0.64 sec 
[06/30 09:43:51   1316s] (I)        2  Export                               13.69%  0.41 sec  0.54 sec 
[06/30 09:43:51   1316s] (I)        2  Track Assignment (2T)                11.63%  0.35 sec  0.61 sec 
[06/30 09:43:51   1316s] (I)        2  Export cong map                       6.47%  0.20 sec  0.19 sec 
[06/30 09:43:51   1316s] (I)        2  Extract Global 3D Wires               0.65%  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        3  Net group 1                          40.20%  1.21 sec  1.45 sec 
[06/30 09:43:51   1316s] (I)        3  Create route DB                      12.28%  0.37 sec  0.36 sec 
[06/30 09:43:51   1316s] (I)        3  Track Assignment Kernel              11.21%  0.34 sec  0.60 sec 
[06/30 09:43:51   1316s] (I)        3  Create place DB                       8.73%  0.26 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)        3  Report wirelength                     6.62%  0.20 sec  0.19 sec 
[06/30 09:43:51   1316s] (I)        3  Export DB wires                       4.74%  0.14 sec  0.24 sec 
[06/30 09:43:51   1316s] (I)        3  Update net boxes                      2.30%  0.07 sec  0.11 sec 
[06/30 09:43:51   1316s] (I)        3  Initialization                        2.14%  0.06 sec  0.06 sec 
[06/30 09:43:51   1316s] (I)        3  Export 2D cong map                    1.67%  0.05 sec  0.05 sec 
[06/30 09:43:51   1316s] (I)        3  Create route kernel                   0.58%  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        4  Import route data (2T)               12.26%  0.37 sec  0.36 sec 
[06/30 09:43:51   1316s] (I)        4  Phase 1l                              9.90%  0.30 sec  0.42 sec 
[06/30 09:43:51   1316s] (I)        4  Import place data                     8.73%  0.26 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)        4  Phase 1a                              8.56%  0.26 sec  0.27 sec 
[06/30 09:43:51   1316s] (I)        4  Phase 1d                              5.84%  0.18 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)        4  Phase 1b                              3.51%  0.11 sec  0.11 sec 
[06/30 09:43:51   1316s] (I)        4  Export all nets (2T)                  3.22%  0.10 sec  0.17 sec 
[06/30 09:43:51   1316s] (I)        4  Phase 1c                              2.56%  0.08 sec  0.08 sec 
[06/30 09:43:51   1316s] (I)        4  Generate topology (2T)                1.57%  0.05 sec  0.07 sec 
[06/30 09:43:51   1316s] (I)        4  Set wire vias (2T)                    1.03%  0.03 sec  0.05 sec 
[06/30 09:43:51   1316s] (I)        4  Phase 1e                              0.98%  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)        5  Layer assignment (2T)                 8.89%  0.27 sec  0.39 sec 
[06/30 09:43:51   1316s] (I)        5  Read nets                             6.33%  0.19 sec  0.18 sec 
[06/30 09:43:51   1316s] (I)        5  Detoured routing (2T)                 5.82%  0.18 sec  0.25 sec 
[06/30 09:43:51   1316s] (I)        5  Pattern routing (2T)                  5.57%  0.17 sec  0.18 sec 
[06/30 09:43:51   1316s] (I)        5  Model blockage capacity               4.00%  0.12 sec  0.12 sec 
[06/30 09:43:51   1316s] (I)        5  Read instances and placement          3.21%  0.10 sec  0.09 sec 
[06/30 09:43:51   1316s] (I)        5  Two level Routing                     2.56%  0.08 sec  0.08 sec 
[06/30 09:43:51   1316s] (I)        5  Monotonic routing (2T)                1.96%  0.06 sec  0.07 sec 
[06/30 09:43:51   1316s] (I)        5  Set up via pillars                    1.86%  0.06 sec  0.06 sec 
[06/30 09:43:51   1316s] (I)        5  Pattern Routing Avoiding Blockages    1.78%  0.05 sec  0.05 sec 
[06/30 09:43:51   1316s] (I)        5  Read blockages ( Layer 2-7 )          1.53%  0.05 sec  0.04 sec 
[06/30 09:43:51   1316s] (I)        5  Add via demand to 2D                  1.11%  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)        5  Route legalization                    0.88%  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)        5  Initialize 3D grid graph              0.50%  0.01 sec  0.01 sec 
[06/30 09:43:51   1316s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        6  Initialize 3D capacity                3.68%  0.11 sec  0.11 sec 
[06/30 09:43:51   1316s] (I)        6  Two Level Routing (Regular)           1.95%  0.06 sec  0.06 sec 
[06/30 09:43:51   1316s] (I)        6  Legalize Blockage Violations          0.88%  0.03 sec  0.03 sec 
[06/30 09:43:51   1316s] (I)        6  Read instance blockages               0.81%  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)        6  Read PG blockages                     0.67%  0.02 sec  0.02 sec 
[06/30 09:43:51   1316s] (I)        6  Two Level Routing (Strong)            0.47%  0.01 sec  0.01 sec 
[06/30 09:43:51   1316s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:43:51   1316s] (I)        7  Allocate memory for PG via list       0.22%  0.01 sec  0.01 sec 
[06/30 09:43:51   1316s] Running post-eGR process
[06/30 09:43:51   1316s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.9 real=0:00:03.4)
[06/30 09:43:51   1316s] Legalization setup...
[06/30 09:43:51   1316s] Using cell based legalization.
[06/30 09:43:51   1316s] Initializing placement interface...
[06/30 09:43:51   1316s]   Use check_library -place or consult logv if problems occur.
[06/30 09:43:51   1316s]   Leaving CCOpt scope - Initializing placement interface...
[06/30 09:43:51   1316s] OPERPROF: Starting DPlace-Init at level 1, MEM:4310.2M, EPOCH TIME: 1751291031.693356
[06/30 09:43:51   1316s] Processing tracks to init pin-track alignment.
[06/30 09:43:51   1316s] z: 1, totalTracks: 1
[06/30 09:43:51   1316s] z: 3, totalTracks: 1
[06/30 09:43:51   1316s] z: 5, totalTracks: 1
[06/30 09:43:51   1316s] z: 7, totalTracks: 1
[06/30 09:43:51   1316s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:43:51   1316s] Cell fpga_top LLGs are deleted
[06/30 09:43:51   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] # Building fpga_top llgBox search-tree.
[06/30 09:43:51   1316s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4310.2M, EPOCH TIME: 1751291031.765201
[06/30 09:43:51   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4310.2M, EPOCH TIME: 1751291031.768845
[06/30 09:43:51   1316s] Max number of tech site patterns supported in site array is 256.
[06/30 09:43:51   1316s] Core basic site is CoreSite
[06/30 09:43:51   1316s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 09:43:51   1316s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 09:43:51   1316s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 09:43:51   1316s] SiteArray: use 3,309,568 bytes
[06/30 09:43:51   1316s] SiteArray: current memory after site array memory allocation 4310.2M
[06/30 09:43:51   1316s] SiteArray: FP blocked sites are writable
[06/30 09:43:51   1316s] Keep-away cache is enable on metals: 1-7
[06/30 09:43:51   1316s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:43:51   1316s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4310.2M, EPOCH TIME: 1751291031.847330
[06/30 09:43:51   1316s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 09:43:51   1316s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.023, REAL:0.014, MEM:4310.2M, EPOCH TIME: 1751291031.861338
[06/30 09:43:51   1316s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 09:43:51   1316s] Atter site array init, number of instance map data is 0.
[06/30 09:43:51   1316s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.090, REAL:0.099, MEM:4310.2M, EPOCH TIME: 1751291031.868026
[06/30 09:43:51   1316s] 
[06/30 09:43:51   1316s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:43:51   1316s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:43:51   1316s] OPERPROF:     Starting CMU at level 3, MEM:4310.2M, EPOCH TIME: 1751291031.878096
[06/30 09:43:51   1316s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4310.2M, EPOCH TIME: 1751291031.884114
[06/30 09:43:51   1316s] 
[06/30 09:43:51   1316s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:43:51   1316s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.116, REAL:0.127, MEM:4310.2M, EPOCH TIME: 1751291031.892478
[06/30 09:43:51   1316s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4310.2M, EPOCH TIME: 1751291031.892617
[06/30 09:43:51   1316s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4310.2M, EPOCH TIME: 1751291031.892737
[06/30 09:43:51   1316s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4310.2MB).
[06/30 09:43:51   1316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.196, REAL:0.225, MEM:4310.2M, EPOCH TIME: 1751291031.918179
[06/30 09:43:51   1316s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/30 09:43:51   1316s] Initializing placement interface done.
[06/30 09:43:51   1316s] Leaving CCOpt scope - Cleaning up placement interface...
[06/30 09:43:51   1316s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4310.2M, EPOCH TIME: 1751291031.918859
[06/30 09:43:51   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:51   1316s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.096, REAL:0.070, MEM:4310.2M, EPOCH TIME: 1751291031.989127
[06/30 09:43:51   1316s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:43:52   1316s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:43:52   1316s] Leaving CCOpt scope - Initializing placement interface...
[06/30 09:43:52   1316s] OPERPROF: Starting DPlace-Init at level 1, MEM:4310.2M, EPOCH TIME: 1751291032.204101
[06/30 09:43:52   1316s] Processing tracks to init pin-track alignment.
[06/30 09:43:52   1316s] z: 1, totalTracks: 1
[06/30 09:43:52   1316s] z: 3, totalTracks: 1
[06/30 09:43:52   1316s] z: 5, totalTracks: 1
[06/30 09:43:52   1316s] z: 7, totalTracks: 1
[06/30 09:43:52   1316s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:43:52   1316s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4310.2M, EPOCH TIME: 1751291032.254895
[06/30 09:43:52   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:52   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:43:52   1316s] 
[06/30 09:43:52   1316s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:43:52   1316s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:43:52   1316s] OPERPROF:     Starting CMU at level 3, MEM:4310.2M, EPOCH TIME: 1751291032.313310
[06/30 09:43:52   1316s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4310.2M, EPOCH TIME: 1751291032.319691
[06/30 09:43:52   1316s] 
[06/30 09:43:52   1316s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:43:52   1316s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.071, REAL:0.074, MEM:4310.2M, EPOCH TIME: 1751291032.328540
[06/30 09:43:52   1316s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4310.2M, EPOCH TIME: 1751291032.328682
[06/30 09:43:52   1316s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4310.2M, EPOCH TIME: 1751291032.328778
[06/30 09:43:52   1316s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4310.2MB).
[06/30 09:43:52   1316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.133, REAL:0.137, MEM:4310.2M, EPOCH TIME: 1751291032.341445
[06/30 09:43:52   1316s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:43:52   1316s] Set min layer with default ( 2 )
[06/30 09:43:52   1316s] Set max layer with default ( 127 )
[06/30 09:43:52   1316s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:43:52   1316s] Min route layer (adjusted) = 2
[06/30 09:43:52   1316s] Max route layer (adjusted) = 7
[06/30 09:43:52   1316s] [PSP]    Load db... (mem=3.8M)
[06/30 09:43:52   1316s] [PSP]    Read data from FE... (mem=3.8M)
[06/30 09:43:52   1316s] (I)      Number of ignored instance 0
[06/30 09:43:52   1316s] (I)      Number of inbound cells 0
[06/30 09:43:52   1316s] (I)      Number of opened ILM blockages 0
[06/30 09:43:52   1316s] (I)      Number of instances temporarily fixed by detailed placement 76
[06/30 09:43:52   1316s] (I)      numMoveCells=23403, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[06/30 09:43:52   1316s] (I)      cell height: 3780, count: 23403
[06/30 09:43:52   1317s] (I)      rowRegion is not equal to core box, resetting core box
[06/30 09:43:52   1317s] (I)      rowRegion : (425480, 425420) - (1431080, 1510280)
[06/30 09:43:52   1317s] (I)      coreBox   : (425480, 425420) - (1431080, 1510700)
[06/30 09:43:52   1317s] [PSP]    Done Read data from FE (cpu=0.116s, mem=3.8M)
[06/30 09:43:52   1317s] 
[06/30 09:43:52   1317s] [PSP]    Done Load db (cpu=0.117s, mem=3.8M)
[06/30 09:43:52   1317s] 
[06/30 09:43:52   1317s] [PSP]    Constructing placeable region... (mem=3.8M)
[06/30 09:43:52   1317s] (I)      Constructing bin map
[06/30 09:43:52   1317s] (I)      Initialize bin information with width=37800 height=37800
[06/30 09:43:52   1317s] (I)      Done constructing bin map
[06/30 09:43:52   1317s] [PSP]    Compute region effective width... (mem=3.8M)
[06/30 09:43:52   1317s] [PSP]    Done Compute region effective width (cpu=0.001s, mem=3.8M)
[06/30 09:43:52   1317s] 
[06/30 09:43:52   1317s] [PSP]    Done Constructing placeable region (cpu=0.042s, mem=3.8M)
[06/30 09:43:52   1317s] 
[06/30 09:43:52   1317s] Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.9)
[06/30 09:43:52   1317s] Validating CTS configuration...
[06/30 09:43:52   1317s] Checking module port directions...
[06/30 09:43:52   1317s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:43:52   1317s] Non-default CCOpt properties:
[06/30 09:43:52   1317s]   Public non-default CCOpt properties:
[06/30 09:43:52   1317s]     buffer_cells is set for at least one object
[06/30 09:43:52   1317s]     cts_merge_clock_gates is set for at least one object
[06/30 09:43:52   1317s]     cts_merge_clock_logic is set for at least one object
[06/30 09:43:52   1317s]     delay_cells is set for at least one object
[06/30 09:43:52   1317s]     inverter_cells is set for at least one object
[06/30 09:43:52   1317s]     route_type is set for at least one object
[06/30 09:43:52   1317s]   No private non-default CCOpt properties
[06/30 09:43:52   1317s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:43:52   1317s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:43:52   1317s] eee: pegSigSF=1.070000
[06/30 09:43:52   1317s] Initializing multi-corner resistance tables ...
[06/30 09:43:52   1317s] eee: Grid unit RC data computation started
[06/30 09:43:53   1317s] eee: Grid unit RC data computation completed
[06/30 09:43:53   1317s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:43:53   1317s] eee: l=2 avDens=0.100732 usedTrk=8279.773288 availTrk=82196.377138 sigTrk=8279.773288
[06/30 09:43:53   1317s] eee: l=3 avDens=0.102431 usedTrk=11231.040128 availTrk=109645.305236 sigTrk=11231.040128
[06/30 09:43:53   1317s] eee: l=4 avDens=0.038837 usedTrk=4657.680768 availTrk=119928.494157 sigTrk=4657.680768
[06/30 09:43:53   1317s] eee: l=5 avDens=0.043055 usedTrk=3787.990666 availTrk=87981.218940 sigTrk=3787.990666
[06/30 09:43:53   1317s] eee: l=6 avDens=0.194615 usedTrk=2195.316879 availTrk=11280.323290 sigTrk=2195.316879
[06/30 09:43:53   1317s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/30 09:43:53   1317s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:43:53   1317s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:43:53   1317s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.301476 uaWl=1.000000 uaWlH=0.202000 aWlH=0.000000 lMod=0 pMax=0.832700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:43:53   1317s] eee: NetCapCache creation started. (Current Mem: 4310.227M) 
[06/30 09:43:53   1317s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4310.227M) 
[06/30 09:43:53   1317s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:43:53   1317s] eee: Metal Layers Info:
[06/30 09:43:53   1317s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:43:53   1317s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:43:53   1317s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:43:53   1317s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:43:53   1317s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:43:53   1317s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:43:53   1317s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:43:53   1317s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:43:53   1317s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:43:53   1317s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:43:53   1317s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:43:53   1317s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:43:53   1317s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:43:53   1317s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:43:53   1317s] Route type trimming info:
[06/30 09:43:53   1317s]   No route type modifications were made.
[06/30 09:43:53   1317s] End AAE Lib Interpolated Model. (MEM=1537.687500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:43:56   1317s] (I)      Filtering out regions for small cell: sg13g2_buf_8
[06/30 09:43:56   1317s] (I)      Filtering out regions for small cell: sg13g2_buf_4
[06/30 09:43:56   1317s] (I)      Filtering out regions for small cell: sg13g2_buf_2
[06/30 09:43:56   1317s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[06/30 09:43:56   1317s] (I)      Filtering out regions for small cell: sg13g2_buf_1
[06/30 09:43:57   1318s] Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[06/30 09:43:57   1318s] Original list had 5 cells:
[06/30 09:43:57   1318s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[06/30 09:43:57   1318s] Library trimming was not able to trim any cells:
[06/30 09:43:57   1318s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_inv_8
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_inv_4
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_inv_2
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_inv_16
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_inv_1
[06/30 09:43:57   1318s] Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[06/30 09:43:57   1318s] Original list had 5 cells:
[06/30 09:43:57   1318s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[06/30 09:43:57   1318s] Library trimming was not able to trim any cells:
[06/30 09:43:57   1318s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd2_1
[06/30 09:43:57   1318s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd1_1
[06/30 09:43:57   1318s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[06/30 09:44:01   1322s] Clock tree balancer configuration for clock_tree clk[0]:
[06/30 09:44:01   1322s] Non-default CCOpt properties:
[06/30 09:44:01   1322s]   Public non-default CCOpt properties:
[06/30 09:44:01   1322s]     cts_merge_clock_gates: true (default: false)
[06/30 09:44:01   1322s]     cts_merge_clock_logic: true (default: false)
[06/30 09:44:01   1322s]     route_type (leaf): default_route_type_leaf (default: default)
[06/30 09:44:01   1322s]     route_type (top): default_route_type_nonleaf (default: default)
[06/30 09:44:01   1322s]     route_type (trunk): default_route_type_nonleaf (default: default)
[06/30 09:44:01   1322s]   No private non-default CCOpt properties
[06/30 09:44:01   1322s] For power domain auto-default:
[06/30 09:44:01   1322s]   Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
[06/30 09:44:01   1322s]   Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
[06/30 09:44:01   1322s]   Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
[06/30 09:44:01   1322s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1090935.216um^2
[06/30 09:44:01   1322s] Top Routing info:
[06/30 09:44:01   1322s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 09:44:01   1322s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/30 09:44:01   1322s] Trunk Routing info:
[06/30 09:44:01   1322s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 09:44:01   1322s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 09:44:01   1322s] Leaf Routing info:
[06/30 09:44:01   1322s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 09:44:01   1322s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 09:44:01   1322s] For timing_corner MAX_DEALY:setup, late and power domain auto-default:
[06/30 09:44:01   1322s]   Slew time target (leaf):    0.177ns
[06/30 09:44:01   1322s]   Slew time target (trunk):   0.177ns
[06/30 09:44:01   1322s]   Slew time target (top):     0.177ns (Note: no nets are considered top nets in this clock tree)
[06/30 09:44:01   1322s]   Buffer unit delay: 0.109ns
[06/30 09:44:01   1322s]   Buffer max distance: 1437.102um
[06/30 09:44:01   1322s] Fastest wire driving cells and distances:
[06/30 09:44:01   1322s]   Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1437.102um, saturatedSlew=0.156ns, speed=6571.111um per ns, cellArea=31.564um^2 per 1000um}
[06/30 09:44:01   1322s]   Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1082.051um, saturatedSlew=0.138ns, speed=8175.678um per ns, cellArea=31.859um^2 per 1000um}
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Logic Sizing Table:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ----------------------------------------------------------
[06/30 09:44:01   1322s] Cell    Instance count    Source    Eligible library cells
[06/30 09:44:01   1322s] ----------------------------------------------------------
[06/30 09:44:01   1322s]   (empty table)
[06/30 09:44:01   1322s] ----------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[06/30 09:44:01   1322s]  Created from constraint modes: {[]}
[06/30 09:44:01   1322s]   Sources:                     pin clk[0]
[06/30 09:44:01   1322s]   Total number of sinks:       80
[06/30 09:44:01   1322s]   Delay constrained sinks:     80
[06/30 09:44:01   1322s]   Constrains:                  default
[06/30 09:44:01   1322s]   Non-leaf sinks:              0
[06/30 09:44:01   1322s]   Ignore pins:                 0
[06/30 09:44:01   1322s]  Timing corner MAX_DEALY:setup.late:
[06/30 09:44:01   1322s]   Skew target:                 0.109ns
[06/30 09:44:01   1322s] Primary reporting skew groups are:
[06/30 09:44:01   1322s] skew_group clk[0]/CONSTRAINTS with 80 clock sinks
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Constraint summary
[06/30 09:44:01   1322s] ==================
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Transition constraints are active in the following delay corners:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] MAX_DEALY:setup.late
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Cap constraints are active in the following delay corners:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] MAX_DEALY:setup.late
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Transition constraint summary:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] -------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[06/30 09:44:01   1322s] -------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] MAX_DEALY:setup.late (primary)         -            -              -                -
[06/30 09:44:01   1322s]               -                      0.177          82       auto computed    all
[06/30 09:44:01   1322s] -------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Capacitance constraint summary:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ------------------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[06/30 09:44:01   1322s] ------------------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] MAX_DEALY:setup.late (primary)        -            -                    -                      -
[06/30 09:44:01   1322s]               -                     0.600          1        library_or_sdc_constraint    all
[06/30 09:44:01   1322s] ------------------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Clock DAG hash initial state: e1c7ef7e750a858b fa870fb22a4ac726
[06/30 09:44:01   1322s] CTS services accumulated run-time stats initial state:
[06/30 09:44:01   1322s]   delay calculator: calls=5503, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:44:01   1322s]   steiner router: calls=5504, total_wall_time=0.222s, mean_wall_time=0.040ms
[06/30 09:44:01   1322s] Clock DAG stats initial state:
[06/30 09:44:01   1322s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:44:01   1322s]   sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:44:01   1322s]   misc counts      : r=1, pp=0, mci=0
[06/30 09:44:01   1322s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:44:01   1322s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:44:01   1322s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:44:01   1322s] UM:*                                                                   InitialState
[06/30 09:44:01   1322s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 09:44:01   1322s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Layer information for route type default_route_type_leaf:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] Layer        Preferred    Route    Res.          Cap.          RC
[06/30 09:44:01   1322s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] Metal1       N            V          0.844         0.158         0.133
[06/30 09:44:01   1322s] Metal2       N            H          0.515         0.180         0.093
[06/30 09:44:01   1322s] Metal3       Y            V          0.515         0.172         0.089
[06/30 09:44:01   1322s] Metal4       Y            H          0.515         0.180         0.093
[06/30 09:44:01   1322s] Metal5       N            V          0.515         0.172         0.089
[06/30 09:44:01   1322s] TopMetal1    N            H          0.013         0.304         0.004
[06/30 09:44:01   1322s] TopMetal2    N            V          0.007         0.243         0.002
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 09:44:01   1322s] Unshielded; Mask Constraint: 0; Source: route_type.
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Layer information for route type default_route_type_nonleaf:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] Layer        Preferred    Route    Res.          Cap.          RC
[06/30 09:44:01   1322s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] Metal1       N            V          0.844         0.235         0.198
[06/30 09:44:01   1322s] Metal2       N            H          0.515         0.266         0.137
[06/30 09:44:01   1322s] Metal3       Y            V          0.515         0.254         0.131
[06/30 09:44:01   1322s] Metal4       Y            H          0.515         0.266         0.137
[06/30 09:44:01   1322s] Metal5       N            V          0.515         0.254         0.131
[06/30 09:44:01   1322s] TopMetal1    N            H          0.013         0.320         0.004
[06/30 09:44:01   1322s] TopMetal2    N            V          0.007         0.307         0.002
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 09:44:01   1322s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Layer information for route type default_route_type_nonleaf:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] Layer        Preferred    Route    Res.          Cap.          RC
[06/30 09:44:01   1322s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] Metal1       N            V          0.844         0.158         0.133
[06/30 09:44:01   1322s] Metal2       N            H          0.515         0.180         0.093
[06/30 09:44:01   1322s] Metal3       Y            V          0.515         0.172         0.089
[06/30 09:44:01   1322s] Metal4       Y            H          0.515         0.180         0.093
[06/30 09:44:01   1322s] Metal5       N            V          0.515         0.172         0.089
[06/30 09:44:01   1322s] TopMetal1    N            H          0.013         0.304         0.004
[06/30 09:44:01   1322s] TopMetal2    N            V          0.007         0.243         0.002
[06/30 09:44:01   1322s] ------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Via selection for estimated routes (rule default):
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ------------------------------------------------------------------------------
[06/30 09:44:01   1322s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[06/30 09:44:01   1322s] Range                                 (Ohm)     (fF)     (fs)     Only
[06/30 09:44:01   1322s] ------------------------------------------------------------------------------
[06/30 09:44:01   1322s] Metal1-Metal2          Via1_XX_so     20.000    0.000    0.000    false
[06/30 09:44:01   1322s] Metal2-Metal3          Via2_XX_so     20.000    0.000    0.000    false
[06/30 09:44:01   1322s] Metal3-Metal4          Via3_XX_so     20.000    0.000    0.000    false
[06/30 09:44:01   1322s] Metal4-Metal5          Via4_XX_so     20.000    0.000    0.000    false
[06/30 09:44:01   1322s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.000    0.000    false
[06/30 09:44:01   1322s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.000    0.000    false
[06/30 09:44:01   1322s] ------------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[06/30 09:44:01   1322s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/30 09:44:01   1322s] Type 'man IMPCCOPT-2314' for more detail.
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Ideal and dont_touch net fanout counts:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] -----------------------------------------------------------
[06/30 09:44:01   1322s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/30 09:44:01   1322s] -----------------------------------------------------------
[06/30 09:44:01   1322s]       1            10                      0
[06/30 09:44:01   1322s]      11           100                      1
[06/30 09:44:01   1322s]     101          1000                      0
[06/30 09:44:01   1322s]    1001         10000                      0
[06/30 09:44:01   1322s]   10001           +                        0
[06/30 09:44:01   1322s] -----------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Top ideal and dont_touch nets by fanout:
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ---------------------
[06/30 09:44:01   1322s] Net name    Fanout ()
[06/30 09:44:01   1322s] ---------------------
[06/30 09:44:01   1322s] clk[0]         80
[06/30 09:44:01   1322s] ---------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] No dont_touch hnets found in the clock tree
[06/30 09:44:01   1322s] No dont_touch hpins found in the clock network.
[06/30 09:44:01   1322s] Checking for illegal sizes of clock logic instances...
[06/30 09:44:01   1322s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Validating CTS configuration done. (took cpu=0:00:05.5 real=0:00:09.3)
[06/30 09:44:01   1322s] CCOpt configuration status: all checks passed.
[06/30 09:44:01   1322s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/30 09:44:01   1322s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/30 09:44:01   1322s]   No exclusion drivers are needed.
[06/30 09:44:01   1322s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/30 09:44:01   1322s] Antenna diode management...
[06/30 09:44:01   1322s]   Found 0 antenna diodes in the clock trees.
[06/30 09:44:01   1322s]   
[06/30 09:44:01   1322s] Antenna diode management done.
[06/30 09:44:01   1322s] Adding driver cells for primary IOs...
[06/30 09:44:01   1322s] Adding driver cells for primary IOs done.
[06/30 09:44:01   1322s] Adding driver cells for primary IOs...
[06/30 09:44:01   1322s] Adding driver cells for primary IOs done.
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] ----------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] CCOpt reported the following when adding drivers below input ports and above output ports     
[06/30 09:44:01   1322s] ----------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s]   (empty table)
[06/30 09:44:01   1322s] ----------------------------------------------------------------------------------------------
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] 
[06/30 09:44:01   1322s] Adding driver cell for primary IO roots...
[06/30 09:44:01   1322s] Adding driver cell for primary IO roots done.
[06/30 09:44:01   1322s] Maximizing clock DAG abstraction...
[06/30 09:44:01   1322s]   Removing clock DAG drivers
[06/30 09:44:01   1322s] Maximizing clock DAG abstraction done.
[06/30 09:44:01   1322s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:10.3 real=0:00:13.7)
[06/30 09:44:01   1322s] Synthesizing clock trees...
[06/30 09:44:01   1322s]   Preparing To Balance...
[06/30 09:44:01   1322s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/30 09:44:01   1322s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4314.3M, EPOCH TIME: 1751291041.873052
[06/30 09:44:01   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:01   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:01   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:01   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1322s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.141, REAL:0.132, MEM:4322.3M, EPOCH TIME: 1751291042.004803
[06/30 09:44:02   1322s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:44:02   1322s]   Leaving CCOpt scope - Initializing placement interface...
[06/30 09:44:02   1322s] OPERPROF: Starting DPlace-Init at level 1, MEM:4322.3M, EPOCH TIME: 1751291042.005287
[06/30 09:44:02   1322s] Processing tracks to init pin-track alignment.
[06/30 09:44:02   1322s] z: 1, totalTracks: 1
[06/30 09:44:02   1322s] z: 3, totalTracks: 1
[06/30 09:44:02   1322s] z: 5, totalTracks: 1
[06/30 09:44:02   1322s] z: 7, totalTracks: 1
[06/30 09:44:02   1322s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:44:02   1322s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4322.3M, EPOCH TIME: 1751291042.071435
[06/30 09:44:02   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1322s] 
[06/30 09:44:02   1322s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:44:02   1322s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:44:02   1322s] OPERPROF:     Starting CMU at level 3, MEM:4322.3M, EPOCH TIME: 1751291042.117945
[06/30 09:44:02   1322s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4322.3M, EPOCH TIME: 1751291042.124184
[06/30 09:44:02   1322s] 
[06/30 09:44:02   1322s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:44:02   1322s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.061, REAL:0.064, MEM:4322.3M, EPOCH TIME: 1751291042.135815
[06/30 09:44:02   1322s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4322.3M, EPOCH TIME: 1751291042.136038
[06/30 09:44:02   1322s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4322.3M, EPOCH TIME: 1751291042.136352
[06/30 09:44:02   1322s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4322.3MB).
[06/30 09:44:02   1322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.134, REAL:0.144, MEM:4322.3M, EPOCH TIME: 1751291042.148836
[06/30 09:44:02   1322s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:44:02   1322s]   Merging duplicate siblings in DAG...
[06/30 09:44:02   1322s]     Clock DAG hash before merging: e1c7ef7e750a858b fa870fb22a4ac726
[06/30 09:44:02   1322s]     CTS services accumulated run-time stats before merging:
[06/30 09:44:02   1322s]       delay calculator: calls=5503, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:44:02   1322s]       steiner router: calls=5504, total_wall_time=0.222s, mean_wall_time=0.040ms
[06/30 09:44:02   1322s]     Clock DAG stats before merging:
[06/30 09:44:02   1322s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:44:02   1322s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:44:02   1322s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:44:02   1322s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:44:02   1322s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:44:02   1323s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:44:02   1323s] UM:*                                                                   before merging
[06/30 09:44:02   1323s]     Resynthesising clock tree into netlist...
[06/30 09:44:02   1323s]       Reset timing graph...
[06/30 09:44:02   1323s] Ignoring AAE DB Resetting ...
[06/30 09:44:02   1323s]       Reset timing graph done.
[06/30 09:44:02   1323s]     Resynthesising clock tree into netlist done.
[06/30 09:44:02   1323s]     Merging duplicate clock dag driver clones in DAG...
[06/30 09:44:02   1323s]     Merging duplicate clock dag driver clones in DAG done.
[06/30 09:44:02   1323s]     
[06/30 09:44:02   1323s]     Disconnecting clock tree from netlist...
[06/30 09:44:02   1323s]     Disconnecting clock tree from netlist done.
[06/30 09:44:02   1323s]   Merging duplicate siblings in DAG done.
[06/30 09:44:02   1323s]   Applying movement limits...
[06/30 09:44:02   1323s]   Applying movement limits done.
[06/30 09:44:02   1323s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/30 09:44:02   1323s]   CCOpt::Phase::Construction...
[06/30 09:44:02   1323s]   Stage::Clustering...
[06/30 09:44:02   1323s]   Clustering...
[06/30 09:44:02   1323s]     Clock DAG hash before 'Clustering': e1c7ef7e750a858b fa870fb22a4ac726
[06/30 09:44:02   1323s]     CTS services accumulated run-time stats before 'Clustering':
[06/30 09:44:02   1323s]       delay calculator: calls=5503, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:44:02   1323s]       steiner router: calls=5504, total_wall_time=0.222s, mean_wall_time=0.040ms
[06/30 09:44:02   1323s]     Initialize for clustering...
[06/30 09:44:02   1323s]     Clock DAG hash before clustering: e1c7ef7e750a858b fa870fb22a4ac726
[06/30 09:44:02   1323s]     CTS services accumulated run-time stats before clustering:
[06/30 09:44:02   1323s]       delay calculator: calls=5503, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:44:02   1323s]       steiner router: calls=5504, total_wall_time=0.222s, mean_wall_time=0.040ms
[06/30 09:44:02   1323s]     Clock DAG stats before clustering:
[06/30 09:44:02   1323s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:44:02   1323s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:44:02   1323s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:44:02   1323s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:44:02   1323s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:44:02   1323s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:44:02   1323s] UM:*                                                                   before clustering
[06/30 09:44:02   1323s]     Computing max distances from locked parents...
[06/30 09:44:02   1323s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/30 09:44:02   1323s]     Computing max distances from locked parents done.
[06/30 09:44:02   1323s]     Preplacing multi-input logics...
[06/30 09:44:02   1323s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:44:02   1323s]     Computing optimal clock node locations...
[06/30 09:44:02   1323s]     : End AAE Lib Interpolated Model. (MEM=1635.824219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:44:02   1323s] ...20% ...40% ...60% ...80% ...100% 
[06/30 09:44:02   1323s]     Optimal path computation stats:
[06/30 09:44:02   1323s]       Successful          : 0
[06/30 09:44:02   1323s]       Unsuccessful        : 0
[06/30 09:44:02   1323s]       Immovable           : 1
[06/30 09:44:02   1323s]       lockedParentLocation: 0
[06/30 09:44:02   1323s]       Region hash         : e4d0d11cb7a6f7ec
[06/30 09:44:02   1323s]     Unsuccessful details:
[06/30 09:44:02   1323s]     
[06/30 09:44:02   1323s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:44:02   1323s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:44:02   1323s]     Bottom-up phase...
[06/30 09:44:02   1323s]     Clustering bottom-up starting from leaves...
[06/30 09:44:02   1323s]       Clustering clock_tree clk[0]...
[06/30 09:44:02   1323s]       Clustering clock_tree clk[0] done.
[06/30 09:44:02   1323s]     Clustering bottom-up starting from leaves done.
[06/30 09:44:02   1323s]     Rebuilding the clock tree after clustering...
[06/30 09:44:02   1323s]     Rebuilding the clock tree after clustering done.
[06/30 09:44:02   1323s]     Clock DAG hash after bottom-up phase: e1c7ef7e750a858b fa870fb22a4ac726
[06/30 09:44:02   1323s]     CTS services accumulated run-time stats after bottom-up phase:
[06/30 09:44:02   1323s]       delay calculator: calls=5504, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:44:02   1323s]       steiner router: calls=5504, total_wall_time=0.222s, mean_wall_time=0.040ms
[06/30 09:44:02   1323s]     Clock DAG stats after bottom-up phase:
[06/30 09:44:02   1323s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:44:02   1323s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:44:02   1323s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:44:02   1323s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:44:02   1323s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:44:02   1323s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:44:02   1323s] UM:*                                                                   after bottom-up phase
[06/30 09:44:02   1323s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:44:02   1323s]     Legalizing clock trees...
[06/30 09:44:02   1323s]     Resynthesising clock tree into netlist...
[06/30 09:44:02   1323s]       Reset timing graph...
[06/30 09:44:02   1323s] Ignoring AAE DB Resetting ...
[06/30 09:44:02   1323s]       Reset timing graph done.
[06/30 09:44:02   1323s]     Resynthesising clock tree into netlist done.
[06/30 09:44:02   1323s]     Commiting net attributes....
[06/30 09:44:02   1323s]     Commiting net attributes. done.
[06/30 09:44:02   1323s]     Leaving CCOpt scope - ClockRefiner...
[06/30 09:44:02   1323s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4322.3M, EPOCH TIME: 1751291042.600394
[06/30 09:44:02   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1323s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.132, REAL:0.118, MEM:4322.3M, EPOCH TIME: 1751291042.718691
[06/30 09:44:02   1323s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:44:02   1323s]     Assigned high priority to 80 instances.
[06/30 09:44:02   1323s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[06/30 09:44:02   1323s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[06/30 09:44:02   1323s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4322.3M, EPOCH TIME: 1751291042.885726
[06/30 09:44:02   1323s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4322.3M, EPOCH TIME: 1751291042.885853
[06/30 09:44:02   1323s] Processing tracks to init pin-track alignment.
[06/30 09:44:02   1323s] z: 1, totalTracks: 1
[06/30 09:44:02   1323s] z: 3, totalTracks: 1
[06/30 09:44:02   1323s] z: 5, totalTracks: 1
[06/30 09:44:02   1323s] z: 7, totalTracks: 1
[06/30 09:44:02   1323s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:44:02   1323s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4322.3M, EPOCH TIME: 1751291042.923650
[06/30 09:44:02   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:02   1323s] 
[06/30 09:44:02   1323s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:44:02   1323s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:44:02   1323s] OPERPROF:       Starting CMU at level 4, MEM:4322.3M, EPOCH TIME: 1751291042.973663
[06/30 09:44:02   1323s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.008, MEM:4322.3M, EPOCH TIME: 1751291042.982069
[06/30 09:44:02   1323s] 
[06/30 09:44:02   1323s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:44:02   1323s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.060, REAL:0.065, MEM:4322.3M, EPOCH TIME: 1751291042.988687
[06/30 09:44:02   1323s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4322.3M, EPOCH TIME: 1751291042.988847
[06/30 09:44:02   1323s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4322.3M, EPOCH TIME: 1751291042.989230
[06/30 09:44:02   1323s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4322.3MB).
[06/30 09:44:03   1323s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.108, REAL:0.114, MEM:4322.3M, EPOCH TIME: 1751291042.999954
[06/30 09:44:03   1323s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.108, REAL:0.114, MEM:4322.3M, EPOCH TIME: 1751291043.000157
[06/30 09:44:03   1323s] TDRefine: refinePlace mode is spiral
[06/30 09:44:03   1323s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:44:03   1323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.4
[06/30 09:44:03   1323s] OPERPROF: Starting Refine-Place at level 1, MEM:4322.3M, EPOCH TIME: 1751291043.006060
[06/30 09:44:03   1323s] *** Starting refinePlace (0:22:07 mem=4322.3M) ***
[06/30 09:44:03   1323s] Total net bbox length = 5.549e+05 (2.649e+05 2.900e+05) (ext = 6.266e+04)
[06/30 09:44:03   1323s] 
[06/30 09:44:03   1323s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:44:03   1323s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:44:03   1323s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:44:03   1323s] Set min layer with default ( 2 )
[06/30 09:44:03   1323s] Set max layer with default ( 127 )
[06/30 09:44:03   1323s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:03   1323s] Min route layer (adjusted) = 2
[06/30 09:44:03   1323s] Max route layer (adjusted) = 7
[06/30 09:44:03   1323s] Set min layer with default ( 2 )
[06/30 09:44:03   1323s] Set max layer with default ( 127 )
[06/30 09:44:03   1323s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:03   1323s] Min route layer (adjusted) = 2
[06/30 09:44:03   1323s] Max route layer (adjusted) = 7
[06/30 09:44:03   1323s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4322.3M, EPOCH TIME: 1751291043.137263
[06/30 09:44:03   1323s] Starting refinePlace ...
[06/30 09:44:03   1323s] Set min layer with default ( 2 )
[06/30 09:44:03   1323s] Set max layer with default ( 127 )
[06/30 09:44:03   1323s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:03   1323s] Min route layer (adjusted) = 2
[06/30 09:44:03   1323s] Max route layer (adjusted) = 7
[06/30 09:44:03   1323s] One DDP V2 for no tweak run.
[06/30 09:44:03   1323s] Set min layer with default ( 2 )
[06/30 09:44:03   1323s] Set max layer with default ( 127 )
[06/30 09:44:03   1323s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:03   1323s] Min route layer (adjusted) = 2
[06/30 09:44:03   1323s] Max route layer (adjusted) = 7
[06/30 09:44:03   1324s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:44:03   1324s] DDP markSite nrRow 287 nrJob 287
[06/30 09:44:03   1324s]   Spread Effort: high, standalone mode, useDDP on.
[06/30 09:44:03   1324s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4338.3MB) @(0:22:07 - 0:22:07).
[06/30 09:44:03   1324s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:44:03   1324s] wireLenOptFixPriorityInst 80 inst fixed
[06/30 09:44:03   1324s] 
[06/30 09:44:03   1324s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:44:03   1324s] 
[06/30 09:44:03   1324s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:44:04   1326s] 
[06/30 09:44:04   1326s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:44:04   1326s] 
[06/30 09:44:04   1326s]  Info: 0 filler has been deleted!
[06/30 09:44:04   1326s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:44:04   1326s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[06/30 09:44:04   1326s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:44:04   1326s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:01.0, mem=4306.3MB) @(0:22:07 - 0:22:09).
[06/30 09:44:04   1326s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:44:05   1326s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:44:05   1326s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4306.3MB
[06/30 09:44:05   1326s] Statistics of distance of Instance movement in refine placement:
[06/30 09:44:05   1326s]   maximum (X+Y) =         0.00 um
[06/30 09:44:05   1326s]   mean    (X+Y) =         0.00 um
[06/30 09:44:05   1326s] Summary Report:
[06/30 09:44:05   1326s] Instances move: 0 (out of 23403 movable)
[06/30 09:44:05   1326s] Instances flipped: 0
[06/30 09:44:05   1326s] Mean displacement: 0.00 um
[06/30 09:44:05   1326s] Max displacement: 0.00 um 
[06/30 09:44:05   1326s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:44:05   1326s] Total instances moved : 0
[06/30 09:44:05   1326s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.595, REAL:1.901, MEM:4306.3M, EPOCH TIME: 1751291045.038395
[06/30 09:44:05   1326s] Total net bbox length = 5.549e+05 (2.649e+05 2.900e+05) (ext = 6.266e+04)
[06/30 09:44:05   1326s] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4306.3MB
[06/30 09:44:05   1326s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=4306.3MB) @(0:22:07 - 0:22:09).
[06/30 09:44:05   1326s] *** Finished refinePlace (0:22:09 mem=4306.3M) ***
[06/30 09:44:05   1326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.4
[06/30 09:44:05   1326s] OPERPROF: Finished Refine-Place at level 1, CPU:2.736, REAL:2.067, MEM:4306.3M, EPOCH TIME: 1751291045.072826
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:44:05   1326s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:44:05   1326s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4306.3M, EPOCH TIME: 1751291045.078856
[06/30 09:44:05   1326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:44:05   1326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1326s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.165, REAL:0.146, MEM:4322.3M, EPOCH TIME: 1751291045.225309
[06/30 09:44:05   1326s]     ClockRefiner summary
[06/30 09:44:05   1326s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[06/30 09:44:05   1326s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[06/30 09:44:05   1326s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[06/30 09:44:05   1326s]     Revert refine place priority changes on 0 instances.
[06/30 09:44:05   1326s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:44:05   1326s] OPERPROF: Starting DPlace-Init at level 1, MEM:4322.3M, EPOCH TIME: 1751291045.421836
[06/30 09:44:05   1326s] Processing tracks to init pin-track alignment.
[06/30 09:44:05   1326s] z: 1, totalTracks: 1
[06/30 09:44:05   1326s] z: 3, totalTracks: 1
[06/30 09:44:05   1326s] z: 5, totalTracks: 1
[06/30 09:44:05   1326s] z: 7, totalTracks: 1
[06/30 09:44:05   1326s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:44:05   1326s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4322.3M, EPOCH TIME: 1751291045.472136
[06/30 09:44:05   1326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1326s] 
[06/30 09:44:05   1326s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:44:05   1326s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:44:05   1326s] OPERPROF:     Starting CMU at level 3, MEM:4322.3M, EPOCH TIME: 1751291045.518446
[06/30 09:44:05   1326s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.011, MEM:4322.3M, EPOCH TIME: 1751291045.529262
[06/30 09:44:05   1326s] 
[06/30 09:44:05   1326s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:44:05   1326s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.061, REAL:0.069, MEM:4322.3M, EPOCH TIME: 1751291045.541599
[06/30 09:44:05   1326s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4322.3M, EPOCH TIME: 1751291045.541901
[06/30 09:44:05   1326s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4322.3M, EPOCH TIME: 1751291045.542077
[06/30 09:44:05   1326s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4322.3MB).
[06/30 09:44:05   1326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.121, REAL:0.137, MEM:4322.3M, EPOCH TIME: 1751291045.559032
[06/30 09:44:05   1326s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.6 real=0:00:03.0)
[06/30 09:44:05   1326s]     Disconnecting clock tree from netlist...
[06/30 09:44:05   1326s]     Disconnecting clock tree from netlist done.
[06/30 09:44:05   1326s]     Leaving CCOpt scope - Cleaning up placement interface...
[06/30 09:44:05   1326s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4322.3M, EPOCH TIME: 1751291045.568356
[06/30 09:44:05   1326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1327s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.118, REAL:0.116, MEM:4322.3M, EPOCH TIME: 1751291045.684697
[06/30 09:44:05   1327s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:44:05   1327s]     Leaving CCOpt scope - Initializing placement interface...
[06/30 09:44:05   1327s] OPERPROF: Starting DPlace-Init at level 1, MEM:4322.3M, EPOCH TIME: 1751291045.685314
[06/30 09:44:05   1327s] Processing tracks to init pin-track alignment.
[06/30 09:44:05   1327s] z: 1, totalTracks: 1
[06/30 09:44:05   1327s] z: 3, totalTracks: 1
[06/30 09:44:05   1327s] z: 5, totalTracks: 1
[06/30 09:44:05   1327s] z: 7, totalTracks: 1
[06/30 09:44:05   1327s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:44:05   1327s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4322.3M, EPOCH TIME: 1751291045.741449
[06/30 09:44:05   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:05   1327s] 
[06/30 09:44:05   1327s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:44:05   1327s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:44:05   1327s] OPERPROF:     Starting CMU at level 3, MEM:4322.3M, EPOCH TIME: 1751291045.809484
[06/30 09:44:05   1327s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4322.3M, EPOCH TIME: 1751291045.813300
[06/30 09:44:05   1327s] 
[06/30 09:44:05   1327s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:44:05   1327s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.076, REAL:0.080, MEM:4322.3M, EPOCH TIME: 1751291045.821716
[06/30 09:44:05   1327s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4322.3M, EPOCH TIME: 1751291045.821934
[06/30 09:44:05   1327s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4322.3M, EPOCH TIME: 1751291045.822209
[06/30 09:44:05   1327s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4322.3MB).
[06/30 09:44:05   1327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.139, REAL:0.146, MEM:4322.3M, EPOCH TIME: 1751291045.831259
[06/30 09:44:05   1327s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:44:05   1327s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:44:05   1327s] End AAE Lib Interpolated Model. (MEM=1650.410156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:44:05   1327s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:44:05   1327s]     
[06/30 09:44:05   1327s]     Clock tree legalization - Histogram:
[06/30 09:44:05   1327s]     ====================================
[06/30 09:44:05   1327s]     
[06/30 09:44:05   1327s]     --------------------------------
[06/30 09:44:05   1327s]     Movement (um)    Number of cells
[06/30 09:44:05   1327s]     --------------------------------
[06/30 09:44:05   1327s]       (empty table)
[06/30 09:44:05   1327s]     --------------------------------
[06/30 09:44:05   1327s]     
[06/30 09:44:05   1327s]     
[06/30 09:44:05   1327s]     Clock tree legalization - There are no Movements:
[06/30 09:44:05   1327s]     =================================================
[06/30 09:44:05   1327s]     
[06/30 09:44:05   1327s]     ---------------------------------------------
[06/30 09:44:05   1327s]     Movement (um)    Desired     Achieved    Node
[06/30 09:44:05   1327s]                      location    location    
[06/30 09:44:05   1327s]     ---------------------------------------------
[06/30 09:44:05   1327s]       (empty table)
[06/30 09:44:05   1327s]     ---------------------------------------------
[06/30 09:44:05   1327s]     
[06/30 09:44:05   1327s]     Legalizing clock trees done. (took cpu=0:00:03.9 real=0:00:03.3)
[06/30 09:44:05   1327s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:44:05   1327s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:44:05   1327s]     Clock DAG hash after 'Clustering': e1c7ef7e750a858b fa870fb22a4ac726 e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:44:05   1327s]     CTS services accumulated run-time stats after 'Clustering':
[06/30 09:44:05   1327s]       delay calculator: calls=5506, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:44:05   1327s]       steiner router: calls=5504, total_wall_time=0.222s, mean_wall_time=0.040ms
[06/30 09:44:05   1327s]     Clock DAG stats after 'Clustering':
[06/30 09:44:05   1327s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:44:05   1327s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:44:05   1327s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:44:05   1327s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:44:05   1327s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:44:05   1327s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:44:05   1327s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:44:05   1327s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:44:05   1327s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:44:05   1327s]     Clock DAG net violations after 'Clustering': none
[06/30 09:44:05   1327s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/30 09:44:05   1327s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:44:05   1327s]     Primary reporting skew groups after 'Clustering':
[06/30 09:44:05   1327s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:44:05   1327s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:44:05   1327s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:44:05   1327s]     Skew group summary after 'Clustering':
[06/30 09:44:05   1327s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:44:05   1327s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:44:05   1327s]   Clustering done. (took cpu=0:00:04.2 real=0:00:03.6)
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Post-Clustering Statistics Report
[06/30 09:44:05   1327s]   =================================
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Fanout Statistics:
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------
[06/30 09:44:05   1327s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/30 09:44:05   1327s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------
[06/30 09:44:05   1327s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[06/30 09:44:05   1327s]   Leaf          1      80.000      80        80        0.000      {1 <= 80}
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Clustering Failure Statistics:
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   --------------------------------
[06/30 09:44:05   1327s]   Net Type    Clusters    Clusters
[06/30 09:44:05   1327s]               Tried       Failed
[06/30 09:44:05   1327s]   --------------------------------
[06/30 09:44:05   1327s]     (empty table)
[06/30 09:44:05   1327s]   --------------------------------
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Clustering Partition Statistics:
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------------
[06/30 09:44:05   1327s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[06/30 09:44:05   1327s]               Fraction    Fraction    Count        Size    Size    Size    Size
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------------
[06/30 09:44:05   1327s]     (empty table)
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------------
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Longest 5 runtime clustering solutions:
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------
[06/30 09:44:05   1327s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------
[06/30 09:44:05   1327s]   7348.905       80         0                  1          clk[0]        clk[0]
[06/30 09:44:05   1327s]   ----------------------------------------------------------------------------
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Bottom-up runtime statistics:
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   -----------------------------------------------------
[06/30 09:44:05   1327s]   Mean        Min         Max         Std. Dev    Count
[06/30 09:44:05   1327s]   -----------------------------------------------------
[06/30 09:44:05   1327s]   7348.905    7348.905    7348.905     0.000         1
[06/30 09:44:05   1327s]   -----------------------------------------------------
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   
[06/30 09:44:05   1327s]   Looking for fanout violations...
[06/30 09:44:05   1327s]   Looking for fanout violations done.
[06/30 09:44:05   1327s]   Removing clustering added virtual delays...
[06/30 09:44:05   1327s]     Resynthesising clock tree into netlist...
[06/30 09:44:05   1327s]       Reset timing graph...
[06/30 09:44:05   1327s] Ignoring AAE DB Resetting ...
[06/30 09:44:05   1327s]       Reset timing graph done.
[06/30 09:44:05   1327s]     Resynthesising clock tree into netlist done.
[06/30 09:44:05   1327s]     Disconnecting clock tree from netlist...
[06/30 09:44:05   1327s]     Disconnecting clock tree from netlist done.
[06/30 09:44:05   1327s]   Removing clustering added virtual delays done.
[06/30 09:44:05   1327s]   CongRepair After Initial Clustering...
[06/30 09:44:05   1327s]   Reset timing graph...
[06/30 09:44:05   1327s] Ignoring AAE DB Resetting ...
[06/30 09:44:05   1327s]   Reset timing graph done.
[06/30 09:44:05   1327s]   Leaving CCOpt scope - Early Global Route...
[06/30 09:44:05   1327s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4322.3M, EPOCH TIME: 1751291045.884001
[06/30 09:44:05   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[06/30 09:44:05   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:06   1327s] Cell fpga_top LLGs are deleted
[06/30 09:44:06   1327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:06   1327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:06   1327s] # Resetting pin-track-align track data.
[06/30 09:44:06   1327s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.151, REAL:0.152, MEM:4322.3M, EPOCH TIME: 1751291046.035644
[06/30 09:44:06   1327s]   Clock implementation routing...
[06/30 09:44:06   1327s] Net route status summary:
[06/30 09:44:06   1327s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:44:06   1327s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:44:06   1327s]     Routing using eGR only...
[06/30 09:44:06   1327s]       Early Global Route - eGR only step...
[06/30 09:44:06   1327s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[06/30 09:44:06   1327s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[06/30 09:44:06   1327s] (ccopt eGR): Start to route 1 all nets
[06/30 09:44:06   1327s] (I)      Running eGR regular flow
[06/30 09:44:06   1327s] Running assign ptn pin
[06/30 09:44:07   1327s] Running config msv constraints
[06/30 09:44:07   1327s] Running pre-eGR process
[06/30 09:44:07   1327s] [PSP]    Started Early Global Route ( Curr Mem: 3.86 MB )
[06/30 09:44:07   1327s] (I)      Initializing eGR engine (clean)
[06/30 09:44:07   1327s] Set min layer with default ( 2 )
[06/30 09:44:07   1327s] Set max layer with default ( 127 )
[06/30 09:44:07   1327s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:07   1327s] Min route layer (adjusted) = 2
[06/30 09:44:07   1327s] Max route layer (adjusted) = 7
[06/30 09:44:07   1327s] (I)      clean place blk overflow:
[06/30 09:44:07   1327s] (I)      H : enabled 1.00 0
[06/30 09:44:07   1327s] (I)      V : enabled 1.00 0
[06/30 09:44:07   1327s] (I)      Initializing eGR engine (clean)
[06/30 09:44:07   1327s] Set min layer with default ( 2 )
[06/30 09:44:07   1327s] Set max layer with default ( 127 )
[06/30 09:44:07   1327s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:07   1327s] Min route layer (adjusted) = 2
[06/30 09:44:07   1327s] Max route layer (adjusted) = 7
[06/30 09:44:07   1327s] (I)      clean place blk overflow:
[06/30 09:44:07   1327s] (I)      H : enabled 1.00 0
[06/30 09:44:07   1327s] (I)      V : enabled 1.00 0
[06/30 09:44:07   1327s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.86 MB )
[06/30 09:44:07   1327s] (I)      Running eGR Cong Clean flow
[06/30 09:44:07   1327s] (I)      # wire layers (front) : 8
[06/30 09:44:07   1327s] (I)      # wire layers (back)  : 0
[06/30 09:44:07   1327s] (I)      min wire layer : 1
[06/30 09:44:07   1327s] (I)      max wire layer : 7
[06/30 09:44:07   1327s] (I)      # cut layers (front) : 7
[06/30 09:44:07   1327s] (I)      # cut layers (back)  : 0
[06/30 09:44:07   1327s] (I)      min cut layer : 1
[06/30 09:44:07   1327s] (I)      max cut layer : 6
[06/30 09:44:07   1327s] (I)      ================================= Layers =================================
[06/30 09:44:07   1327s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:07   1327s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:44:07   1327s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:07   1327s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:44:07   1327s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:44:07   1327s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:44:07   1327s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:44:07   1327s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:44:07   1327s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:44:07   1327s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:44:07   1327s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:44:07   1327s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:07   1327s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:44:07   1327s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:44:07   1327s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:44:07   1327s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:44:07   1327s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:07   1327s] (I)      Started Import and model ( Curr Mem: 3.86 MB )
[06/30 09:44:07   1328s] (I)      == Non-default Options ==
[06/30 09:44:07   1328s] (I)      Clean congestion better                            : true
[06/30 09:44:07   1328s] (I)      Estimate vias on DPT layer                         : true
[06/30 09:44:07   1328s] (I)      Rerouting rounds                                   : 10
[06/30 09:44:07   1328s] (I)      Clean congestion layer assignment rounds           : 3
[06/30 09:44:07   1328s] (I)      Layer constraints as soft constraints              : true
[06/30 09:44:07   1328s] (I)      Soft top layer                                     : true
[06/30 09:44:07   1328s] (I)      Skip prospective layer relax nets                  : true
[06/30 09:44:07   1328s] (I)      Better NDR handling                                : true
[06/30 09:44:07   1328s] (I)      Improved NDR modeling in LA                        : true
[06/30 09:44:07   1328s] (I)      Routing cost fix for NDR handling                  : true
[06/30 09:44:07   1328s] (I)      Block tracks for preroutes                         : true
[06/30 09:44:07   1328s] (I)      Assign IRoute by net group key                     : true
[06/30 09:44:07   1328s] (I)      Block unroutable channels                          : true
[06/30 09:44:07   1328s] (I)      Block unroutable channels 3D                       : true
[06/30 09:44:07   1328s] (I)      Bound layer relaxed segment wl                     : true
[06/30 09:44:07   1328s] (I)      Blocked pin reach length threshold                 : 2
[06/30 09:44:07   1328s] (I)      Check blockage within NDR space in TA              : true
[06/30 09:44:07   1328s] (I)      Skip must join for term with via pillar            : true
[06/30 09:44:07   1328s] (I)      Model find APA for IO pin                          : true
[06/30 09:44:07   1328s] (I)      On pin location for off pin term                   : true
[06/30 09:44:07   1328s] (I)      Handle EOL spacing                                 : true
[06/30 09:44:07   1328s] (I)      Merge PG vias by gap                               : true
[06/30 09:44:07   1328s] (I)      Maximum routing layer                              : 7
[06/30 09:44:07   1328s] (I)      Top routing layer                                  : 7
[06/30 09:44:07   1328s] (I)      Ignore routing layer                               : true
[06/30 09:44:07   1328s] (I)      Route selected nets only                           : true
[06/30 09:44:07   1328s] (I)      Refine MST                                         : true
[06/30 09:44:07   1328s] (I)      Honor PRL                                          : true
[06/30 09:44:07   1328s] (I)      Strong congestion aware                            : true
[06/30 09:44:07   1328s] (I)      Improved initial location for IRoutes              : true
[06/30 09:44:07   1328s] (I)      Multi panel TA                                     : true
[06/30 09:44:07   1328s] (I)      Penalize wire overlap                              : true
[06/30 09:44:07   1328s] (I)      Expand small instance blockage                     : true
[06/30 09:44:07   1328s] (I)      Reduce via in TA                                   : true
[06/30 09:44:07   1328s] (I)      SS-aware routing                                   : true
[06/30 09:44:07   1328s] (I)      Improve tree edge sharing                          : true
[06/30 09:44:07   1328s] (I)      Improve 2D via estimation                          : true
[06/30 09:44:07   1328s] (I)      Refine Steiner tree                                : true
[06/30 09:44:07   1328s] (I)      Build spine tree                                   : true
[06/30 09:44:07   1328s] (I)      Model pass through capacity                        : true
[06/30 09:44:07   1328s] (I)      Extend blockages by a half GCell                   : true
[06/30 09:44:07   1328s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[06/30 09:44:07   1328s] (I)      Consider pin shapes                                : true
[06/30 09:44:07   1328s] (I)      Consider pin shapes for all nodes                  : true
[06/30 09:44:07   1328s] (I)      Consider NR APA                                    : true
[06/30 09:44:07   1328s] (I)      Consider IO pin shape                              : true
[06/30 09:44:07   1328s] (I)      Fix pin connection bug                             : true
[06/30 09:44:07   1328s] (I)      Consider layer RC for local wires                  : true
[06/30 09:44:07   1328s] (I)      Honor layer constraint                             : true
[06/30 09:44:07   1328s] (I)      Route to clock mesh pin                            : true
[06/30 09:44:07   1328s] (I)      LA-aware pin escape length                         : 2
[06/30 09:44:07   1328s] (I)      Connect multiple ports                             : true
[06/30 09:44:07   1328s] (I)      Split for must join                                : true
[06/30 09:44:07   1328s] (I)      Number of threads                                  : 2
[06/30 09:44:07   1328s] (I)      Routing effort level                               : 10000
[06/30 09:44:07   1328s] (I)      Prefer layer length threshold                      : 8
[06/30 09:44:07   1328s] (I)      Overflow penalty cost                              : 10
[06/30 09:44:07   1328s] (I)      A-star cost                                        : 0.300000
[06/30 09:44:07   1328s] (I)      Misalignment cost                                  : 10.000000
[06/30 09:44:07   1328s] (I)      Threshold for short IRoute                         : 6
[06/30 09:44:07   1328s] (I)      Via cost during post routing                       : 1.000000
[06/30 09:44:07   1328s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/30 09:44:07   1328s] (I)      Source-to-sink ratio                               : 0.300000
[06/30 09:44:07   1328s] (I)      Scenic ratio bound                                 : 3.000000
[06/30 09:44:07   1328s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/30 09:44:07   1328s] (I)      Net layer relax scenic ratio                       : 1.250000
[06/30 09:44:07   1328s] (I)      Layer demotion scenic scale                        : 1.000000
[06/30 09:44:07   1328s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/30 09:44:07   1328s] (I)      PG-aware similar topology routing                  : true
[06/30 09:44:07   1328s] (I)      Maze routing via cost fix                          : true
[06/30 09:44:07   1328s] (I)      Apply PRL on PG terms                              : true
[06/30 09:44:07   1328s] (I)      Apply PRL on obs objects                           : true
[06/30 09:44:07   1328s] (I)      Handle range-type spacing rules                    : true
[06/30 09:44:07   1328s] (I)      PG gap threshold multiplier                        : 10.000000
[06/30 09:44:07   1328s] (I)      Parallel spacing query fix                         : true
[06/30 09:44:07   1328s] (I)      Force source to root IR                            : true
[06/30 09:44:07   1328s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/30 09:44:07   1328s] (I)      Multi-pass Schedule                                : {{} {} {}}
[06/30 09:44:07   1328s] (I)      Route tie net to shape                             : auto
[06/30 09:44:07   1328s] (I)      Do not relax to DPT layer                          : true
[06/30 09:44:07   1328s] (I)      No DPT in post routing                             : true
[06/30 09:44:07   1328s] (I)      Modeling PG via merging fix                        : true
[06/30 09:44:07   1328s] (I)      Shield aware TA                                    : true
[06/30 09:44:07   1328s] (I)      Strong shield aware TA                             : true
[06/30 09:44:07   1328s] (I)      Overflow calculation fix in LA                     : true
[06/30 09:44:07   1328s] (I)      Post routing fix                                   : true
[06/30 09:44:07   1328s] (I)      Strong post routing                                : true
[06/30 09:44:07   1328s] (I)      Violation on path threshold                        : 1
[06/30 09:44:07   1328s] (I)      Pass through capacity modeling                     : true
[06/30 09:44:07   1328s] (I)      Read layer and via RC                              : true
[06/30 09:44:07   1328s] (I)      Select the non-relaxed segments in post routing stage : true
[06/30 09:44:07   1328s] (I)      Select term pin box for io pin                     : true
[06/30 09:44:07   1328s] (I)      Penalize NDR sharing                               : true
[06/30 09:44:07   1328s] (I)      Enable special modeling                            : false
[06/30 09:44:07   1328s] (I)      Keep fixed segments                                : true
[06/30 09:44:07   1328s] (I)      Reorder net groups by key                          : true
[06/30 09:44:07   1328s] (I)      Increase net scenic ratio                          : true
[06/30 09:44:07   1328s] (I)      Method to set GCell size                           : row
[06/30 09:44:07   1328s] (I)      Connect multiple ports and must join fix           : true
[06/30 09:44:07   1328s] (I)      Avoid high resistance layers                       : true
[06/30 09:44:07   1328s] (I)      Segment length threshold                           : 1
[06/30 09:44:07   1328s] (I)      Model find APA for IO pin fix                      : true
[06/30 09:44:07   1328s] (I)      Avoid connecting non-metal layers                  : true
[06/30 09:44:07   1328s] (I)      Use track pitch for NDR                            : true
[06/30 09:44:07   1328s] (I)      Decide max and min layer to relax with layer difference : true
[06/30 09:44:07   1328s] (I)      Handle non-default track width                     : false
[06/30 09:44:07   1328s] (I)      Block unroutable channels fix                      : true
[06/30 09:44:07   1328s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:44:07   1328s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:44:07   1328s] (I)      ============== Pin Summary ==============
[06/30 09:44:07   1328s] (I)      +-------+--------+---------+------------+
[06/30 09:44:07   1328s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:44:07   1328s] (I)      +-------+--------+---------+------------+
[06/30 09:44:07   1328s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:44:07   1328s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:44:07   1328s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:44:07   1328s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:44:07   1328s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:44:07   1328s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:44:07   1328s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:44:07   1328s] (I)      +-------+--------+---------+------------+
[06/30 09:44:07   1328s] (I)      Custom ignore net properties:
[06/30 09:44:07   1328s] (I)      1 : NotLegal
[06/30 09:44:07   1328s] (I)      2 : NotSelected
[06/30 09:44:07   1328s] (I)      Default ignore net properties:
[06/30 09:44:07   1328s] (I)      1 : Special
[06/30 09:44:07   1328s] (I)      2 : Analog
[06/30 09:44:07   1328s] (I)      3 : Fixed
[06/30 09:44:07   1328s] (I)      4 : Skipped
[06/30 09:44:07   1328s] (I)      5 : MixedSignal
[06/30 09:44:07   1328s] (I)      Prerouted net properties:
[06/30 09:44:07   1328s] (I)      1 : NotLegal
[06/30 09:44:07   1328s] (I)      2 : Special
[06/30 09:44:07   1328s] (I)      3 : Analog
[06/30 09:44:07   1328s] (I)      4 : Fixed
[06/30 09:44:07   1328s] (I)      5 : Skipped
[06/30 09:44:07   1328s] (I)      6 : MixedSignal
[06/30 09:44:07   1328s] [NR-eGR] Early global route reroute 1 out of 25022 routable nets
[06/30 09:44:07   1328s] (I)      Use row-based GCell size
[06/30 09:44:07   1328s] (I)      Use row-based GCell align
[06/30 09:44:07   1328s] (I)      layer 0 area = 90000
[06/30 09:44:07   1328s] (I)      layer 1 area = 144000
[06/30 09:44:07   1328s] (I)      layer 2 area = 144000
[06/30 09:44:07   1328s] (I)      layer 3 area = 144000
[06/30 09:44:07   1328s] (I)      layer 4 area = 144000
[06/30 09:44:07   1328s] (I)      layer 5 area = 0
[06/30 09:44:07   1328s] (I)      layer 6 area = 0
[06/30 09:44:07   1328s] (I)      GCell unit size   : 3780
[06/30 09:44:07   1328s] (I)      GCell multiplier  : 1
[06/30 09:44:07   1328s] (I)      GCell row height  : 3780
[06/30 09:44:07   1328s] (I)      Actual row height : 3780
[06/30 09:44:07   1328s] (I)      GCell align ref   : 425480 425420
[06/30 09:44:07   1328s] [NR-eGR] Track table information for default rule: 
[06/30 09:44:07   1328s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:44:07   1328s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:44:07   1328s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:44:07   1328s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:44:07   1328s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:44:07   1328s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:44:07   1328s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:44:07   1328s] (I)      ================ Default via =================
[06/30 09:44:07   1328s] (I)      +---+-------------------+--------------------+
[06/30 09:44:07   1328s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:44:07   1328s] (I)      +---+-------------------+--------------------+
[06/30 09:44:07   1328s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:44:07   1328s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:44:07   1328s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:44:07   1328s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:44:07   1328s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:44:07   1328s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:44:07   1328s] (I)      +---+-------------------+--------------------+
[06/30 09:44:07   1328s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:44:07   1328s] [NR-eGR] Read 63130 PG shapes
[06/30 09:44:07   1328s] [NR-eGR] Read 0 clock shapes
[06/30 09:44:07   1328s] [NR-eGR] Read 0 other shapes
[06/30 09:44:07   1328s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:44:07   1328s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:44:07   1328s] [NR-eGR] #Instance Blockages : 30474
[06/30 09:44:07   1328s] [NR-eGR] #PG Blockages       : 63130
[06/30 09:44:07   1328s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:44:07   1328s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:44:07   1328s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:44:07   1328s] [NR-eGR] #Other Blockages    : 0
[06/30 09:44:07   1328s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:44:07   1328s] [NR-eGR] #prerouted nets         : 0
[06/30 09:44:07   1328s] [NR-eGR] #prerouted special nets : 0
[06/30 09:44:07   1328s] [NR-eGR] #prerouted wires        : 0
[06/30 09:44:07   1328s] [NR-eGR] Read 25022 nets ( ignored 25021 )
[06/30 09:44:07   1328s] (I)        Front-side 25022 ( ignored 25021 )
[06/30 09:44:07   1328s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:44:07   1328s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:44:07   1328s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[06/30 09:44:07   1328s] [NR-eGR] #via pillars        : 0
[06/30 09:44:07   1328s] [NR-eGR] #must join all port : 0
[06/30 09:44:07   1328s] [NR-eGR] #multiple ports     : 0
[06/30 09:44:07   1328s] [NR-eGR] #has must join      : 0
[06/30 09:44:07   1328s] (I)      handle routing halo
[06/30 09:44:07   1328s] (I)      Reading macro buffers
[06/30 09:44:07   1328s] (I)      Number of macro buffers: 0
[06/30 09:44:07   1328s] (I)      ============ RC Report:  =============
[06/30 09:44:07   1328s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[06/30 09:44:07   1328s] (I)      --------------------------------------
[06/30 09:44:07   1328s] (I)          Metal2         0.515        0.266 
[06/30 09:44:07   1328s] (I)          Metal3         0.515        0.254 
[06/30 09:44:07   1328s] (I)          Metal4         0.515        0.266 
[06/30 09:44:07   1328s] (I)          Metal5         0.515        0.254 
[06/30 09:44:07   1328s] (I)       TopMetal1         0.013        0.320 
[06/30 09:44:07   1328s] (I)       TopMetal2         0.007        0.307 
[06/30 09:44:07   1328s] (I)      ============ RC Report:  =============
[06/30 09:44:07   1328s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[06/30 09:44:07   1328s] (I)      --------------------------------------
[06/30 09:44:07   1328s] (I)          Metal2         0.515        0.180 
[06/30 09:44:07   1328s] (I)          Metal3         0.515        0.172 
[06/30 09:44:07   1328s] (I)          Metal4         0.515        0.180 
[06/30 09:44:07   1328s] (I)          Metal5         0.515        0.172 
[06/30 09:44:07   1328s] (I)       TopMetal1         0.013        0.304 
[06/30 09:44:07   1328s] (I)       TopMetal2         0.007        0.243 
[06/30 09:44:07   1328s] (I)      early_global_route_priority property id does not exist.
[06/30 09:44:07   1328s] (I)      Read Num Blocks=100715  Num Prerouted Wires=0  Num CS=0
[06/30 09:44:07   1328s] (I)      Layer 1 (H) : #blockages 20997 : #preroutes 0
[06/30 09:44:07   1328s] (I)      Layer 2 (V) : #blockages 14507 : #preroutes 0
[06/30 09:44:07   1328s] (I)      Layer 3 (H) : #blockages 30709 : #preroutes 0
[06/30 09:44:07   1328s] (I)      Layer 4 (V) : #blockages 21245 : #preroutes 0
[06/30 09:44:07   1328s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:44:07   1328s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:44:07   1328s] (I)      Moved 1 terms for better access 
[06/30 09:44:07   1328s] (I)      Number of ignored nets                =  25021
[06/30 09:44:07   1328s] (I)      Number of connected nets              =      0
[06/30 09:44:07   1328s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:44:07   1328s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:44:07   1328s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:44:07   1328s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:44:07   1328s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:44:07   1328s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:44:07   1328s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:44:07   1328s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[06/30 09:44:07   1328s] (I)      Ndr track 0 does not exist
[06/30 09:44:07   1328s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:44:07   1328s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:44:07   1328s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:44:07   1328s] (I)      Site width          :   480  (dbu)
[06/30 09:44:07   1328s] (I)      Row height          :  3780  (dbu)
[06/30 09:44:07   1328s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:44:07   1328s] (I)      GCell width         :  3780  (dbu)
[06/30 09:44:07   1328s] (I)      GCell height        :  3780  (dbu)
[06/30 09:44:07   1328s] (I)      Grid                :   491   512     7
[06/30 09:44:07   1328s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:44:07   1328s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:44:07   1328s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:44:07   1328s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:44:07   1328s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:44:07   1328s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:44:07   1328s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:44:07   1328s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:44:07   1328s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:44:07   1328s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:44:07   1328s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:44:07   1328s] (I)      --------------------------------------------------------
[06/30 09:44:07   1328s] 
[06/30 09:44:07   1328s] [NR-eGR] ============ Routing rule table ============
[06/30 09:44:07   1328s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[06/30 09:44:07   1328s] [NR-eGR] ========================================
[06/30 09:44:07   1328s] [NR-eGR] 
[06/30 09:44:07   1328s] (I)      ======== NDR :  =========
[06/30 09:44:07   1328s] (I)      +--------------+--------+
[06/30 09:44:07   1328s] (I)      |           ID |      1 |
[06/30 09:44:07   1328s] (I)      |      Default |     no |
[06/30 09:44:07   1328s] (I)      |  Clk Special |     no |
[06/30 09:44:07   1328s] (I)      | Hard spacing |     no |
[06/30 09:44:07   1328s] (I)      |    NDR track | (none) |
[06/30 09:44:07   1328s] (I)      |      NDR via | (none) |
[06/30 09:44:07   1328s] (I)      |  Extra space |      1 |
[06/30 09:44:07   1328s] (I)      |      Shields |      0 |
[06/30 09:44:07   1328s] (I)      |   Demand (H) |      2 |
[06/30 09:44:07   1328s] (I)      |   Demand (V) |      2 |
[06/30 09:44:07   1328s] (I)      |        #Nets |      1 |
[06/30 09:44:07   1328s] (I)      +--------------+--------+
[06/30 09:44:07   1328s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:44:07   1328s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:44:07   1328s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:44:07   1328s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[06/30 09:44:07   1328s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[06/30 09:44:07   1328s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[06/30 09:44:07   1328s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[06/30 09:44:07   1328s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[06/30 09:44:07   1328s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[06/30 09:44:07   1328s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:44:07   1328s] (I)      =============== Blocked Tracks ===============
[06/30 09:44:07   1328s] (I)      +-------+---------+----------+---------------+
[06/30 09:44:07   1328s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:44:07   1328s] (I)      +-------+---------+----------+---------------+
[06/30 09:44:07   1328s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:44:07   1328s] (I)      |     2 | 2262528 |   917409 |        40.55% |
[06/30 09:44:07   1328s] (I)      |     3 | 1978368 |  1189612 |        60.13% |
[06/30 09:44:07   1328s] (I)      |     4 | 2262528 |  1293707 |        57.18% |
[06/30 09:44:07   1328s] (I)      |     5 | 1978368 |  1190576 |        60.18% |
[06/30 09:44:07   1328s] (I)      |     6 |  377088 |   250099 |        66.32% |
[06/30 09:44:07   1328s] (I)      |     7 |  237056 |   125661 |        53.01% |
[06/30 09:44:07   1328s] (I)      +-------+---------+----------+---------------+
[06/30 09:44:07   1328s] (I)      Finished Import and model ( CPU: 0.73 sec, Real: 0.77 sec, Curr Mem: 3.89 MB )
[06/30 09:44:07   1328s] (I)      Reset routing kernel
[06/30 09:44:07   1328s] (I)      Started Global Routing ( Curr Mem: 3.89 MB )
[06/30 09:44:07   1328s] (I)      totalPins=82  totalGlobalPin=81 (98.78%)
[06/30 09:44:07   1328s] (I)      ================= Net Group Info =================
[06/30 09:44:07   1328s] (I)      +----+----------------+--------------+-----------+
[06/30 09:44:07   1328s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/30 09:44:07   1328s] (I)      +----+----------------+--------------+-----------+
[06/30 09:44:07   1328s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[06/30 09:44:07   1328s] (I)      +----+----------------+--------------+-----------+
[06/30 09:44:07   1328s] (I)      total 2D Cap : 1803765 = (1001302 H, 802463 V)
[06/30 09:44:07   1328s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:44:07   1328s] (I)      init route region map
[06/30 09:44:07   1328s] (I)      #blocked GCells = 120122
[06/30 09:44:07   1328s] (I)      #regions = 787
[06/30 09:44:07   1328s] (I)      init safety region map
[06/30 09:44:08   1328s] (I)      #blocked GCells = 120122
[06/30 09:44:08   1328s] (I)      #regions = 787
[06/30 09:44:08   1328s] (I)      Adjusted 0 GCells for pin access
[06/30 09:44:08   1328s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1a Route ============
[06/30 09:44:08   1328s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[06/30 09:44:08   1328s] (I)      Usage: 697 = (314 H, 383 V) = (0.03% H, 0.05% V) = (1.187e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1b Route ============
[06/30 09:44:08   1328s] (I)      Usage: 697 = (314 H, 383 V) = (0.03% H, 0.05% V) = (1.187e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.634660e+03um
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1c Route ============
[06/30 09:44:08   1328s] (I)      Level2 Grid: 99 x 103
[06/30 09:44:08   1328s] (I)      Usage: 696 = (313 H, 383 V) = (0.03% H, 0.05% V) = (1.183e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1d Route ============
[06/30 09:44:08   1328s] (I)      Usage: 696 = (313 H, 383 V) = (0.03% H, 0.05% V) = (1.183e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1e Route ============
[06/30 09:44:08   1328s] (I)      Usage: 696 = (313 H, 383 V) = (0.03% H, 0.05% V) = (1.183e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.630880e+03um
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1f Route ============
[06/30 09:44:08   1328s] (I)      Usage: 696 = (313 H, 383 V) = (0.03% H, 0.05% V) = (1.183e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1g Route ============
[06/30 09:44:08   1328s] (I)      Usage: 696 = (312 H, 384 V) = (0.03% H, 0.05% V) = (1.179e+03um H, 1.452e+03um V)
[06/30 09:44:08   1328s] (I)      #Nets         : 1
[06/30 09:44:08   1328s] (I)      #Relaxed nets : 0
[06/30 09:44:08   1328s] (I)      Wire length   : 696
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1h Route ============
[06/30 09:44:08   1328s] (I)      Usage: 696 = (313 H, 383 V) = (0.03% H, 0.05% V) = (1.183e+03um H, 1.448e+03um V)
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] (I)      ============  Phase 1l Route ============
[06/30 09:44:08   1328s] (I)      
[06/30 09:44:08   1328s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:44:08   1328s] [NR-eGR]                        OverCon            
[06/30 09:44:08   1328s] [NR-eGR]                         #Gcell     %Gcell
[06/30 09:44:08   1328s] [NR-eGR]        Layer             (1-0)    OverCon
[06/30 09:44:08   1328s] [NR-eGR] ----------------------------------------------
[06/30 09:44:08   1328s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR] ----------------------------------------------
[06/30 09:44:08   1328s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/30 09:44:08   1328s] [NR-eGR] 
[06/30 09:44:08   1328s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3.89 MB )
[06/30 09:44:08   1328s] (I)      Updating congestion map
[06/30 09:44:08   1328s] (I)      total 2D Cap : 4252254 = (2518781 H, 1733473 V)
[06/30 09:44:08   1329s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/30 09:44:08   1329s] (I)      Running track assignment and export wires
[06/30 09:44:08   1329s] (I)      Delete wires for 1 nets 
[06/30 09:44:08   1329s] (I)      ============= Track Assignment ============
[06/30 09:44:08   1329s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.88 MB )
[06/30 09:44:08   1329s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:44:08   1329s] (I)      Run Multi-thread track assignment
[06/30 09:44:08   1329s] (I)      Finished Track Assignment (2T) ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.89 MB )
[06/30 09:44:08   1329s] (I)      Started Export ( Curr Mem: 3.89 MB )
[06/30 09:44:08   1329s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:44:08   1329s] [NR-eGR] Total eGR-routed clock nets wire length: 2649um, number of vias: 253
[06/30 09:44:08   1329s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:44:08   1329s] [NR-eGR] Report for selected net(s) only.
[06/30 09:44:08   1329s] [NR-eGR]                    Length (um)  Vias 
[06/30 09:44:08   1329s] [NR-eGR] -------------------------------------
[06/30 09:44:08   1329s] [NR-eGR]  Metal1     (1V)             0    80 
[06/30 09:44:08   1329s] [NR-eGR]  Metal2     (2H)           151   111 
[06/30 09:44:08   1329s] [NR-eGR]  Metal3     (3V)          1453    62 
[06/30 09:44:08   1329s] [NR-eGR]  Metal4     (4H)          1045     0 
[06/30 09:44:08   1329s] [NR-eGR]  Metal5     (5V)             0     0 
[06/30 09:44:08   1329s] [NR-eGR]  TopMetal1  (6H)             0     0 
[06/30 09:44:08   1329s] [NR-eGR]  TopMetal2  (7V)             0     0 
[06/30 09:44:08   1329s] [NR-eGR] -------------------------------------
[06/30 09:44:08   1329s] [NR-eGR]             Total         2649   253 
[06/30 09:44:08   1329s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:44:08   1329s] [NR-eGR] Total half perimeter of net bounding box: 1760um
[06/30 09:44:08   1329s] [NR-eGR] Total length: 2649um, number of vias: 253
[06/30 09:44:08   1329s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:44:08   1329s] [NR-eGR] Total routed clock nets wire length: 2649um, number of vias: 253
[06/30 09:44:08   1329s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:44:08   1329s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:44:08   1329s] [NR-eGR] ---------------------------------------
[06/30 09:44:08   1329s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:44:08   1329s] [NR-eGR]  Metal2     (2H)        303779  111119 
[06/30 09:44:08   1329s] [NR-eGR]  Metal3     (3V)        347063    6284 
[06/30 09:44:08   1329s] [NR-eGR]  Metal4     (4H)        100612    2922 
[06/30 09:44:08   1329s] [NR-eGR]  Metal5     (5V)         64503      36 
[06/30 09:44:08   1329s] [NR-eGR]  TopMetal1  (6H)            17       2 
[06/30 09:44:08   1329s] [NR-eGR]  TopMetal2  (7V)            25       0 
[06/30 09:44:08   1329s] [NR-eGR] ---------------------------------------
[06/30 09:44:08   1329s] [NR-eGR]             Total       815999  199946 
[06/30 09:44:08   1329s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:44:08   1329s] [NR-eGR] Total half perimeter of net bounding box: 554850um
[06/30 09:44:08   1329s] [NR-eGR] Total length: 815999um, number of vias: 199946
[06/30 09:44:08   1329s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:44:08   1329s] (I)      == Layer wire length by net rule ==
[06/30 09:44:08   1329s] (I)                          Default 
[06/30 09:44:08   1329s] (I)      ----------------------------
[06/30 09:44:08   1329s] (I)       Metal1     (1V)        0um 
[06/30 09:44:08   1329s] (I)       Metal2     (2H)   303779um 
[06/30 09:44:08   1329s] (I)       Metal3     (3V)   347063um 
[06/30 09:44:08   1329s] (I)       Metal4     (4H)   100612um 
[06/30 09:44:08   1329s] (I)       Metal5     (5V)    64503um 
[06/30 09:44:08   1329s] (I)       TopMetal1  (6H)       17um 
[06/30 09:44:08   1329s] (I)       TopMetal2  (7V)       25um 
[06/30 09:44:08   1329s] (I)      ----------------------------
[06/30 09:44:08   1329s] (I)                  Total  815999um 
[06/30 09:44:08   1329s] (I)      == Layer via count by net rule ==
[06/30 09:44:08   1329s] (I)                         Default 
[06/30 09:44:08   1329s] (I)      ---------------------------
[06/30 09:44:08   1329s] (I)       Metal1     (1V)     79583 
[06/30 09:44:08   1329s] (I)       Metal2     (2H)    111119 
[06/30 09:44:08   1329s] (I)       Metal3     (3V)      6284 
[06/30 09:44:08   1329s] (I)       Metal4     (4H)      2922 
[06/30 09:44:08   1329s] (I)       Metal5     (5V)        36 
[06/30 09:44:08   1329s] (I)       TopMetal1  (6H)         2 
[06/30 09:44:08   1329s] (I)       TopMetal2  (7V)         0 
[06/30 09:44:08   1329s] (I)      ---------------------------
[06/30 09:44:08   1329s] (I)                  Total   199946 
[06/30 09:44:08   1329s] (I)      Finished Export ( CPU: 0.34 sec, Real: 0.31 sec, Curr Mem: 3.89 MB )
[06/30 09:44:08   1329s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:44:08   1329s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.73 sec, Curr Mem: 3.89 MB )
[06/30 09:44:08   1329s] [NR-eGR] Finished Early Global Route ( CPU: 1.73 sec, Real: 1.75 sec, Curr Mem: 3.86 MB )
[06/30 09:44:08   1329s] (I)      ========================================= Runtime Summary ==========================================
[06/30 09:44:08   1329s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[06/30 09:44:08   1329s] (I)      ----------------------------------------------------------------------------------------------------
[06/30 09:44:08   1329s] (I)       Early Global Route                             100.00%  724.35 sec  726.09 sec  1.75 sec  1.73 sec 
[06/30 09:44:08   1329s] (I)       +-Early Global Route kernel                     99.11%  724.36 sec  726.09 sec  1.73 sec  1.71 sec 
[06/30 09:44:08   1329s] (I)       | +-Import and model                            43.95%  724.37 sec  725.14 sec  0.77 sec  0.73 sec 
[06/30 09:44:08   1329s] (I)       | | +-Create place DB                           13.77%  724.37 sec  724.61 sec  0.24 sec  0.23 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Import place data                       13.75%  724.37 sec  724.61 sec  0.24 sec  0.23 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Read instances and placement           4.57%  724.37 sec  724.45 sec  0.08 sec  0.08 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Read nets                              9.08%  724.45 sec  724.61 sec  0.16 sec  0.15 sec 
[06/30 09:44:08   1329s] (I)       | | +-Create route DB                           28.23%  724.61 sec  725.10 sec  0.49 sec  0.46 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Import route data (2T)                  26.98%  724.63 sec  725.10 sec  0.47 sec  0.46 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Read blockages ( Layer 2-7 )           2.66%  724.69 sec  724.74 sec  0.05 sec  0.05 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read routing blockages               0.00%  724.69 sec  724.69 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read bump blockages                  0.00%  724.69 sec  724.69 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read instance blockages              1.11%  724.69 sec  724.71 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read PG blockages                    1.39%  724.71 sec  724.73 sec  0.02 sec  0.03 sec 
[06/30 09:44:08   1329s] (I)       | | | | | | +-Allocate memory for PG via list    0.20%  724.71 sec  724.71 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read clock blockages                 0.01%  724.73 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read other blockages                 0.00%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read halo blockages                  0.03%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Read boundary cut boxes              0.00%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Read blackboxes                        0.00%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Read prerouted                         0.04%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Read nets                              0.10%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Set up via pillars                     0.00%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Set up RC info                         0.05%  724.74 sec  724.74 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Initialize 3D grid graph               1.07%  724.74 sec  724.76 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Model blockage capacity               18.18%  724.77 sec  725.08 sec  0.32 sec  0.31 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Initialize 3D capacity              17.25%  724.77 sec  725.07 sec  0.30 sec  0.29 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Move terms for access (2T)             0.02%  725.10 sec  725.10 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | +-Read aux data                              0.00%  725.10 sec  725.10 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | +-Others data preparation                    0.01%  725.10 sec  725.10 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | +-Create route kernel                        1.41%  725.10 sec  725.13 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | +-Global Routing                              19.51%  725.14 sec  725.48 sec  0.34 sec  0.33 sec 
[06/30 09:44:08   1329s] (I)       | | +-Initialization                             0.78%  725.14 sec  725.15 sec  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)       | | +-Net group 1                               15.39%  725.16 sec  725.43 sec  0.27 sec  0.26 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Generate topology (2T)                   0.06%  725.16 sec  725.16 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1a                                 1.23%  725.30 sec  725.32 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Pattern routing (2T)                   0.16%  725.30 sec  725.31 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.00%  725.31 sec  725.32 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1b                                 0.57%  725.32 sec  725.34 sec  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Monotonic routing (2T)                 0.40%  725.33 sec  725.33 sec  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1c                                 1.32%  725.34 sec  725.36 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Two level Routing                      1.31%  725.34 sec  725.36 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Two Level Routing (Regular)          0.72%  725.34 sec  725.35 sec  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Two Level Routing (Strong)           0.27%  725.35 sec  725.36 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1d                                 0.01%  725.36 sec  725.36 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1e                                 0.22%  725.36 sec  725.37 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Route legalization                     0.04%  725.36 sec  725.36 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  725.36 sec  725.36 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1f                                 0.00%  725.37 sec  725.37 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1g                                 1.54%  725.37 sec  725.39 sec  0.03 sec  0.03 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Post Routing                           1.52%  725.37 sec  725.39 sec  0.03 sec  0.03 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1h                                 0.53%  725.39 sec  725.40 sec  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Post Routing                           0.52%  725.39 sec  725.40 sec  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Phase 1l                                 1.23%  725.40 sec  725.43 sec  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)       | | | | +-Layer assignment (2T)                  0.06%  725.42 sec  725.43 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | +-Export cong map                             10.38%  725.48 sec  725.66 sec  0.18 sec  0.18 sec 
[06/30 09:44:08   1329s] (I)       | | +-Export 2D cong map                         2.82%  725.61 sec  725.66 sec  0.05 sec  0.05 sec 
[06/30 09:44:08   1329s] (I)       | +-Extract Global 3D Wires                      0.00%  725.67 sec  725.67 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | +-Track Assignment (2T)                        6.56%  725.67 sec  725.78 sec  0.11 sec  0.12 sec 
[06/30 09:44:08   1329s] (I)       | | +-Initialization                             0.00%  725.67 sec  725.67 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | +-Track Assignment Kernel                    6.39%  725.67 sec  725.78 sec  0.11 sec  0.12 sec 
[06/30 09:44:08   1329s] (I)       | | +-Free Memory                                0.00%  725.78 sec  725.78 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | +-Export                                      17.63%  725.78 sec  726.09 sec  0.31 sec  0.34 sec 
[06/30 09:44:08   1329s] (I)       | | +-Export DB wires                            0.25%  725.78 sec  725.78 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Export all nets (2T)                     0.21%  725.78 sec  725.78 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | | +-Set wire vias (2T)                       0.01%  725.78 sec  725.78 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | | +-Report wirelength                         12.15%  725.79 sec  726.00 sec  0.21 sec  0.18 sec 
[06/30 09:44:08   1329s] (I)       | | +-Update net boxes                           5.18%  726.00 sec  726.09 sec  0.09 sec  0.15 sec 
[06/30 09:44:08   1329s] (I)       | | +-Update timing                              0.00%  726.09 sec  726.09 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)       | +-Postprocess design                           0.03%  726.09 sec  726.09 sec  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)      ======================= Summary by functions ========================
[06/30 09:44:08   1329s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:44:08   1329s] (I)      ---------------------------------------------------------------------
[06/30 09:44:08   1329s] (I)        0  Early Global Route                  100.00%  1.75 sec  1.73 sec 
[06/30 09:44:08   1329s] (I)        1  Early Global Route kernel            99.11%  1.73 sec  1.71 sec 
[06/30 09:44:08   1329s] (I)        2  Import and model                     43.95%  0.77 sec  0.73 sec 
[06/30 09:44:08   1329s] (I)        2  Global Routing                       19.51%  0.34 sec  0.33 sec 
[06/30 09:44:08   1329s] (I)        2  Export                               17.63%  0.31 sec  0.34 sec 
[06/30 09:44:08   1329s] (I)        2  Export cong map                      10.38%  0.18 sec  0.18 sec 
[06/30 09:44:08   1329s] (I)        2  Track Assignment (2T)                 6.56%  0.11 sec  0.12 sec 
[06/30 09:44:08   1329s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        2  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        3  Create route DB                      28.23%  0.49 sec  0.46 sec 
[06/30 09:44:08   1329s] (I)        3  Net group 1                          15.39%  0.27 sec  0.26 sec 
[06/30 09:44:08   1329s] (I)        3  Create place DB                      13.77%  0.24 sec  0.23 sec 
[06/30 09:44:08   1329s] (I)        3  Report wirelength                    12.15%  0.21 sec  0.18 sec 
[06/30 09:44:08   1329s] (I)        3  Track Assignment Kernel               6.39%  0.11 sec  0.12 sec 
[06/30 09:44:08   1329s] (I)        3  Update net boxes                      5.18%  0.09 sec  0.15 sec 
[06/30 09:44:08   1329s] (I)        3  Export 2D cong map                    2.82%  0.05 sec  0.05 sec 
[06/30 09:44:08   1329s] (I)        3  Create route kernel                   1.41%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        3  Initialization                        0.78%  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)        3  Export DB wires                       0.25%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        4  Import route data (2T)               26.98%  0.47 sec  0.46 sec 
[06/30 09:44:08   1329s] (I)        4  Import place data                    13.75%  0.24 sec  0.23 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1g                              1.54%  0.03 sec  0.03 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1c                              1.32%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1l                              1.23%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1a                              1.23%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1b                              0.57%  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1h                              0.53%  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1e                              0.22%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        4  Export all nets (2T)                  0.21%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        4  Generate topology (2T)                0.06%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        4  Set wire vias (2T)                    0.01%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1d                              0.01%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Model blockage capacity              18.18%  0.32 sec  0.31 sec 
[06/30 09:44:08   1329s] (I)        5  Read nets                             9.18%  0.16 sec  0.16 sec 
[06/30 09:44:08   1329s] (I)        5  Read instances and placement          4.57%  0.08 sec  0.08 sec 
[06/30 09:44:08   1329s] (I)        5  Read blockages ( Layer 2-7 )          2.66%  0.05 sec  0.05 sec 
[06/30 09:44:08   1329s] (I)        5  Post Routing                          2.03%  0.04 sec  0.03 sec 
[06/30 09:44:08   1329s] (I)        5  Two level Routing                     1.31%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        5  Initialize 3D grid graph              1.07%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        5  Pattern Routing Avoiding Blockages    1.00%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        5  Monotonic routing (2T)                0.40%  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)        5  Pattern routing (2T)                  0.16%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Layer assignment (2T)                 0.06%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Set up RC info                        0.05%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Route legalization                    0.04%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Move terms for access (2T)            0.02%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Initialize 3D capacity               17.25%  0.30 sec  0.29 sec 
[06/30 09:44:08   1329s] (I)        6  Read PG blockages                     1.39%  0.02 sec  0.03 sec 
[06/30 09:44:08   1329s] (I)        6  Read instance blockages               1.11%  0.02 sec  0.02 sec 
[06/30 09:44:08   1329s] (I)        6  Two Level Routing (Regular)           0.72%  0.01 sec  0.01 sec 
[06/30 09:44:08   1329s] (I)        6  Two Level Routing (Strong)            0.27%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] (I)        7  Allocate memory for PG via list       0.20%  0.00 sec  0.00 sec 
[06/30 09:44:08   1329s] Running post-eGR process
[06/30 09:44:09   1329s]       Early Global Route - eGR only step done. (took cpu=0:00:02.3 real=0:00:02.9)
[06/30 09:44:09   1329s]     Routing using eGR only done.
[06/30 09:44:09   1329s] Net route status summary:
[06/30 09:44:09   1329s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:44:09   1329s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:44:09   1329s] 
[06/30 09:44:09   1329s] CCOPT: Done with clock implementation routing.
[06/30 09:44:09   1329s] 
[06/30 09:44:09   1329s]   Clock implementation routing done.
[06/30 09:44:09   1329s]   Fixed 1 wires.
[06/30 09:44:09   1329s]   CCOpt: Starting congestion repair using flow wrapper...
[06/30 09:44:09   1329s]     Congestion Repair...
[06/30 09:44:09   1329s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:22:12.8/0:36:53.9 (0.6), mem = 4322.3M
[06/30 09:44:09   1329s] Info: Enable timing driven in postCTS congRepair.
[06/30 09:44:09   1329s] 
[06/30 09:44:09   1329s] *** Start incrementalPlace ***
[06/30 09:44:09   1329s] User Input Parameters:
[06/30 09:44:09   1329s] - Congestion Driven    : On
[06/30 09:44:09   1329s] - Timing Driven        : On
[06/30 09:44:09   1329s] - Area-Violation Based : On
[06/30 09:44:09   1329s] - Start Rollback Level : -5
[06/30 09:44:09   1329s] - Legalized            : On
[06/30 09:44:09   1329s] - Window Based         : Off
[06/30 09:44:09   1329s] - eDen incr mode       : Off
[06/30 09:44:09   1329s] - Small incr mode      : Off
[06/30 09:44:09   1329s] 
[06/30 09:44:09   1329s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4322.3M, EPOCH TIME: 1751291049.171006
[06/30 09:44:09   1329s] Enable eGR PG blockage caching
[06/30 09:44:09   1329s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4322.3M, EPOCH TIME: 1751291049.171214
[06/30 09:44:09   1329s] no activity file in design. spp won't run.
[06/30 09:44:09   1330s] Effort level <high> specified for reg2reg path_group
[06/30 09:44:10   1331s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/30 09:44:10   1331s] No Views given, use default active views for adaptive view pruning
[06/30 09:44:10   1331s] Active views:
[06/30 09:44:10   1331s]   WORST_CASE
[06/30 09:44:10   1331s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4322.3M, EPOCH TIME: 1751291050.459952
[06/30 09:44:10   1331s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.037, REAL:0.038, MEM:4322.3M, EPOCH TIME: 1751291050.497467
[06/30 09:44:10   1331s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4322.3M, EPOCH TIME: 1751291050.497813
[06/30 09:44:10   1331s] Starting Early Global Route congestion estimation: mem = 4322.3M
[06/30 09:44:10   1331s] (I)      Initializing eGR engine (regular)
[06/30 09:44:10   1331s] Set min layer with default ( 2 )
[06/30 09:44:10   1331s] Set max layer with default ( 127 )
[06/30 09:44:10   1331s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:10   1331s] Min route layer (adjusted) = 2
[06/30 09:44:10   1331s] Max route layer (adjusted) = 7
[06/30 09:44:10   1331s] (I)      clean place blk overflow:
[06/30 09:44:10   1331s] (I)      H : enabled 1.00 0
[06/30 09:44:10   1331s] (I)      V : enabled 1.00 0
[06/30 09:44:10   1331s] (I)      Initializing eGR engine (regular)
[06/30 09:44:10   1331s] Set min layer with default ( 2 )
[06/30 09:44:10   1331s] Set max layer with default ( 127 )
[06/30 09:44:10   1331s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:10   1331s] Min route layer (adjusted) = 2
[06/30 09:44:10   1331s] Max route layer (adjusted) = 7
[06/30 09:44:10   1331s] (I)      clean place blk overflow:
[06/30 09:44:10   1331s] (I)      H : enabled 1.00 0
[06/30 09:44:10   1331s] (I)      V : enabled 1.00 0
[06/30 09:44:10   1331s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.89 MB )
[06/30 09:44:10   1331s] (I)      Running eGR Regular flow
[06/30 09:44:10   1331s] (I)      # wire layers (front) : 8
[06/30 09:44:10   1331s] (I)      # wire layers (back)  : 0
[06/30 09:44:10   1331s] (I)      min wire layer : 1
[06/30 09:44:10   1331s] (I)      max wire layer : 7
[06/30 09:44:10   1331s] (I)      # cut layers (front) : 7
[06/30 09:44:10   1331s] (I)      # cut layers (back)  : 0
[06/30 09:44:10   1331s] (I)      min cut layer : 1
[06/30 09:44:10   1331s] (I)      max cut layer : 6
[06/30 09:44:10   1331s] (I)      ================================= Layers =================================
[06/30 09:44:10   1331s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:10   1331s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:44:10   1331s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:10   1331s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:44:10   1331s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:44:10   1331s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:44:10   1331s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:44:10   1331s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:44:10   1331s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:44:10   1331s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:44:10   1331s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:44:10   1331s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:10   1331s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:44:10   1331s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:44:10   1331s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:44:10   1331s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:44:10   1331s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:10   1331s] (I)      Started Import and model ( Curr Mem: 3.89 MB )
[06/30 09:44:10   1331s] (I)      == Non-default Options ==
[06/30 09:44:10   1331s] (I)      Maximum routing layer                              : 7
[06/30 09:44:10   1331s] (I)      Top routing layer                                  : 7
[06/30 09:44:10   1331s] (I)      Number of threads                                  : 2
[06/30 09:44:10   1331s] (I)      Route tie net to shape                             : auto
[06/30 09:44:10   1331s] (I)      Use non-blocking free Dbs wires                    : false
[06/30 09:44:10   1331s] (I)      Method to set GCell size                           : row
[06/30 09:44:10   1331s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:44:10   1331s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:44:10   1331s] (I)      ============== Pin Summary ==============
[06/30 09:44:10   1331s] (I)      +-------+--------+---------+------------+
[06/30 09:44:10   1331s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:44:10   1331s] (I)      +-------+--------+---------+------------+
[06/30 09:44:10   1331s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:44:10   1331s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:44:10   1331s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:44:10   1331s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:44:10   1331s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:44:10   1331s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:44:10   1331s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:44:10   1331s] (I)      +-------+--------+---------+------------+
[06/30 09:44:10   1331s] (I)      Custom ignore net properties:
[06/30 09:44:10   1331s] (I)      1 : NotLegal
[06/30 09:44:10   1331s] (I)      Default ignore net properties:
[06/30 09:44:10   1331s] (I)      1 : Special
[06/30 09:44:10   1331s] (I)      2 : Analog
[06/30 09:44:10   1331s] (I)      3 : Fixed
[06/30 09:44:10   1331s] (I)      4 : Skipped
[06/30 09:44:10   1331s] (I)      5 : MixedSignal
[06/30 09:44:10   1331s] (I)      Prerouted net properties:
[06/30 09:44:10   1331s] (I)      1 : NotLegal
[06/30 09:44:10   1331s] (I)      2 : Special
[06/30 09:44:10   1331s] (I)      3 : Analog
[06/30 09:44:10   1331s] (I)      4 : Fixed
[06/30 09:44:10   1331s] (I)      5 : Skipped
[06/30 09:44:10   1331s] (I)      6 : MixedSignal
[06/30 09:44:10   1331s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:44:10   1331s] (I)      Use row-based GCell size
[06/30 09:44:10   1331s] (I)      Use row-based GCell align
[06/30 09:44:10   1331s] (I)      layer 0 area = 90000
[06/30 09:44:10   1331s] (I)      layer 1 area = 144000
[06/30 09:44:10   1331s] (I)      layer 2 area = 144000
[06/30 09:44:10   1331s] (I)      layer 3 area = 144000
[06/30 09:44:10   1331s] (I)      layer 4 area = 144000
[06/30 09:44:10   1331s] (I)      layer 5 area = 0
[06/30 09:44:10   1331s] (I)      layer 6 area = 0
[06/30 09:44:10   1331s] (I)      GCell unit size   : 3780
[06/30 09:44:10   1331s] (I)      GCell multiplier  : 1
[06/30 09:44:10   1331s] (I)      GCell row height  : 3780
[06/30 09:44:10   1331s] (I)      Actual row height : 3780
[06/30 09:44:10   1331s] (I)      GCell align ref   : 425480 425420
[06/30 09:44:10   1331s] [NR-eGR] Track table information for default rule: 
[06/30 09:44:10   1331s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:44:10   1331s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:44:10   1331s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:44:10   1331s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:44:10   1331s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:44:10   1331s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:44:10   1331s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:44:10   1331s] (I)      ================ Default via =================
[06/30 09:44:10   1331s] (I)      +---+-------------------+--------------------+
[06/30 09:44:10   1331s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:44:10   1331s] (I)      +---+-------------------+--------------------+
[06/30 09:44:10   1331s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:44:10   1331s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:44:10   1331s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:44:10   1331s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:44:10   1331s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:44:10   1331s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:44:10   1331s] (I)      +---+-------------------+--------------------+
[06/30 09:44:10   1332s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:44:10   1332s] [NR-eGR] Read 39015 PG shapes
[06/30 09:44:10   1332s] [NR-eGR] Read 0 clock shapes
[06/30 09:44:10   1332s] [NR-eGR] Read 0 other shapes
[06/30 09:44:10   1332s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:44:10   1332s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:44:10   1332s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:44:10   1332s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:44:10   1332s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:44:10   1332s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:44:10   1332s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:44:10   1332s] [NR-eGR] #Other Blockages    : 0
[06/30 09:44:10   1332s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:44:10   1332s] [NR-eGR] #prerouted nets         : 1
[06/30 09:44:10   1332s] [NR-eGR] #prerouted special nets : 0
[06/30 09:44:10   1332s] [NR-eGR] #prerouted wires        : 273
[06/30 09:44:10   1332s] [NR-eGR] Read 25022 nets ( ignored 1 )
[06/30 09:44:10   1332s] (I)        Front-side 25022 ( ignored 1 )
[06/30 09:44:10   1332s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:44:10   1332s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:44:10   1332s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[06/30 09:44:10   1332s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:44:10   1332s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/30 09:44:10   1332s] (I)      handle routing halo
[06/30 09:44:10   1332s] (I)      Reading macro buffers
[06/30 09:44:10   1332s] (I)      Number of macro buffers: 0
[06/30 09:44:11   1332s] (I)      early_global_route_priority property id does not exist.
[06/30 09:44:11   1332s] (I)      Read Num Blocks=43747  Num Prerouted Wires=273  Num CS=0
[06/30 09:44:11   1332s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 161
[06/30 09:44:11   1332s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 92
[06/30 09:44:11   1332s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 20
[06/30 09:44:11   1332s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:44:11   1332s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:44:11   1332s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:44:11   1332s] (I)      Number of ignored nets                =      1
[06/30 09:44:11   1332s] (I)      Number of connected nets              =      0
[06/30 09:44:11   1332s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[06/30 09:44:11   1332s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:44:11   1332s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:44:11   1332s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:44:11   1332s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:44:11   1332s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:44:11   1332s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:44:11   1332s] (I)      Ndr track 0 does not exist
[06/30 09:44:11   1332s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:44:11   1332s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:44:11   1332s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:44:11   1332s] (I)      Site width          :   480  (dbu)
[06/30 09:44:11   1332s] (I)      Row height          :  3780  (dbu)
[06/30 09:44:11   1332s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:44:11   1332s] (I)      GCell width         :  3780  (dbu)
[06/30 09:44:11   1332s] (I)      GCell height        :  3780  (dbu)
[06/30 09:44:11   1332s] (I)      Grid                :   491   512     7
[06/30 09:44:11   1332s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:44:11   1332s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:44:11   1332s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:44:11   1332s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:44:11   1332s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:44:11   1332s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:44:11   1332s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:44:11   1332s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:44:11   1332s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:44:11   1332s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:44:11   1332s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:44:11   1332s] (I)      --------------------------------------------------------
[06/30 09:44:11   1332s] 
[06/30 09:44:11   1332s] [NR-eGR] ============ Routing rule table ============
[06/30 09:44:11   1332s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24954
[06/30 09:44:11   1332s] [NR-eGR] ========================================
[06/30 09:44:11   1332s] [NR-eGR] 
[06/30 09:44:11   1332s] (I)      ==== NDR : (Default) ====
[06/30 09:44:11   1332s] (I)      +--------------+--------+
[06/30 09:44:11   1332s] (I)      |           ID |      0 |
[06/30 09:44:11   1332s] (I)      |      Default |    yes |
[06/30 09:44:11   1332s] (I)      |  Clk Special |     no |
[06/30 09:44:11   1332s] (I)      | Hard spacing |     no |
[06/30 09:44:11   1332s] (I)      |    NDR track | (none) |
[06/30 09:44:11   1332s] (I)      |      NDR via | (none) |
[06/30 09:44:11   1332s] (I)      |  Extra space |      0 |
[06/30 09:44:11   1332s] (I)      |      Shields |      0 |
[06/30 09:44:11   1332s] (I)      |   Demand (H) |      1 |
[06/30 09:44:11   1332s] (I)      |   Demand (V) |      1 |
[06/30 09:44:11   1332s] (I)      |        #Nets |  24954 |
[06/30 09:44:11   1332s] (I)      +--------------+--------+
[06/30 09:44:11   1332s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:44:11   1332s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:44:11   1332s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:44:11   1332s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:44:11   1332s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:44:11   1332s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:44:11   1332s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:44:11   1332s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:44:11   1332s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:44:11   1332s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:44:11   1332s] (I)      =============== Blocked Tracks ===============
[06/30 09:44:11   1332s] (I)      +-------+---------+----------+---------------+
[06/30 09:44:11   1332s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:44:11   1332s] (I)      +-------+---------+----------+---------------+
[06/30 09:44:11   1332s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:44:11   1332s] (I)      |     2 | 2262528 |   933882 |        41.28% |
[06/30 09:44:11   1332s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:44:11   1332s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:44:11   1332s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:44:11   1332s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:44:11   1332s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:44:11   1332s] (I)      +-------+---------+----------+---------------+
[06/30 09:44:11   1332s] (I)      Finished Import and model ( CPU: 0.65 sec, Real: 0.69 sec, Curr Mem: 3.93 MB )
[06/30 09:44:11   1332s] (I)      Reset routing kernel
[06/30 09:44:11   1332s] (I)      Started Global Routing ( Curr Mem: 3.93 MB )
[06/30 09:44:11   1332s] (I)      totalPins=79781  totalGlobalPin=77234 (96.81%)
[06/30 09:44:11   1332s] (I)      ================== Net Group Info ===================
[06/30 09:44:11   1332s] (I)      +----+----------------+--------------+--------------+
[06/30 09:44:11   1332s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:44:11   1332s] (I)      +----+----------------+--------------+--------------+
[06/30 09:44:11   1332s] (I)      |  1 |          24954 |    Metal2(2) | TopMetal2(7) |
[06/30 09:44:11   1332s] (I)      +----+----------------+--------------+--------------+
[06/30 09:44:11   1332s] (I)      total 2D Cap : 4291131 = (2475177 H, 1815954 V)
[06/30 09:44:11   1332s] (I)      total 2D Demand : 4842 = (3604 H, 1238 V)
[06/30 09:44:11   1332s] (I)      init route region map
[06/30 09:44:11   1332s] (I)      #blocked GCells = 74425
[06/30 09:44:11   1332s] (I)      #regions = 1031
[06/30 09:44:11   1332s] (I)      init safety region map
[06/30 09:44:11   1332s] (I)      #blocked GCells = 74425
[06/30 09:44:11   1332s] (I)      #regions = 1031
[06/30 09:44:11   1332s] (I)      Adjusted 0 GCells for pin access
[06/30 09:44:11   1332s] [NR-eGR] Layer group 1: route 24954 net(s) in layer range [2, 7]
[06/30 09:44:11   1332s] (I)      
[06/30 09:44:11   1332s] (I)      ============  Phase 1a Route ============
[06/30 09:44:11   1332s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:44:11   1332s] (I)      Usage: 206796 = (101914 H, 104882 V) = (4.12% H, 5.78% V) = (3.852e+05um H, 3.965e+05um V)
[06/30 09:44:11   1332s] (I)      
[06/30 09:44:11   1332s] (I)      ============  Phase 1b Route ============
[06/30 09:44:11   1332s] (I)      Usage: 206808 = (101925 H, 104883 V) = (4.12% H, 5.78% V) = (3.853e+05um H, 3.965e+05um V)
[06/30 09:44:11   1332s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.817342e+05um
[06/30 09:44:11   1332s] (I)      Congestion metric : 0.01%H 0.78%V, 0.79%HV
[06/30 09:44:11   1332s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:44:11   1332s] (I)      
[06/30 09:44:11   1332s] (I)      ============  Phase 1c Route ============
[06/30 09:44:11   1332s] (I)      Level2 Grid: 99 x 103
[06/30 09:44:11   1333s] (I)      Usage: 206849 = (101962 H, 104887 V) = (4.12% H, 5.78% V) = (3.854e+05um H, 3.965e+05um V)
[06/30 09:44:11   1333s] (I)      
[06/30 09:44:11   1333s] (I)      ============  Phase 1d Route ============
[06/30 09:44:12   1333s] (I)      Usage: 206855 = (101970 H, 104885 V) = (4.12% H, 5.78% V) = (3.854e+05um H, 3.965e+05um V)
[06/30 09:44:12   1333s] (I)      
[06/30 09:44:12   1333s] (I)      ============  Phase 1e Route ============
[06/30 09:44:12   1333s] (I)      Usage: 206855 = (101970 H, 104885 V) = (4.12% H, 5.78% V) = (3.854e+05um H, 3.965e+05um V)
[06/30 09:44:12   1333s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.10% V. EstWL: 7.819119e+05um
[06/30 09:44:12   1333s] (I)      
[06/30 09:44:12   1333s] (I)      ============  Phase 1l Route ============
[06/30 09:44:12   1333s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:44:12   1333s] (I)      Layer  2:    1349533    111444        10      839655     1418265    (37.19%) 
[06/30 09:44:12   1333s] (I)      Layer  3:     858404     91189       228     1019427      956419    (51.59%) 
[06/30 09:44:12   1333s] (I)      Layer  4:     998819     27990         9     1151892     1106028    (51.02%) 
[06/30 09:44:12   1333s] (I)      Layer  5:     857582     17223       144     1019789      956056    (51.61%) 
[06/30 09:44:12   1333s] (I)      Layer  6:     131453        11         7      180205      108919    (62.33%) 
[06/30 09:44:12   1333s] (I)      Layer  7:     112356         6         0      128927      108174    (54.38%) 
[06/30 09:44:12   1333s] (I)      Total:       4308147    247863       398     4339892     4653860    (48.25%) 
[06/30 09:44:12   1333s] (I)      
[06/30 09:44:12   1333s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:44:12   1333s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:44:12   1333s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:44:12   1333s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/30 09:44:12   1333s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:44:12   1333s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:12   1333s] [NR-eGR]  Metal2 ( 2)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:44:12   1333s] [NR-eGR]  Metal3 ( 3)        30( 0.02%)        49( 0.04%)   ( 0.07%) 
[06/30 09:44:12   1333s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:44:12   1333s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/30 09:44:12   1333s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/30 09:44:12   1333s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:44:12   1333s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:44:12   1333s] [NR-eGR]        Total        51( 0.01%)        97( 0.01%)   ( 0.02%) 
[06/30 09:44:12   1333s] [NR-eGR] 
[06/30 09:44:12   1333s] (I)      Finished Global Routing ( CPU: 1.37 sec, Real: 1.16 sec, Curr Mem: 3.94 MB )
[06/30 09:44:12   1333s] (I)      Updating congestion map
[06/30 09:44:12   1333s] (I)      total 2D Cap : 4320040 = (2486601 H, 1833439 V)
[06/30 09:44:12   1333s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/30 09:44:12   1333s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.20 sec, Real: 2.02 sec, Curr Mem: 3.93 MB )
[06/30 09:44:12   1333s] Early Global Route congestion estimation runtime: 2.04 seconds, mem = 4322.3M
[06/30 09:44:12   1333s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.216, REAL:2.044, MEM:4322.3M, EPOCH TIME: 1751291052.541784
[06/30 09:44:12   1333s] OPERPROF: Starting HotSpotCal at level 1, MEM:4322.3M, EPOCH TIME: 1751291052.541832
[06/30 09:44:12   1333s] [hotspot] +------------+---------------+---------------+
[06/30 09:44:12   1333s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:44:12   1333s] [hotspot] +------------+---------------+---------------+
[06/30 09:44:12   1333s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:44:12   1333s] [hotspot] +------------+---------------+---------------+
[06/30 09:44:12   1333s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:44:12   1333s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:44:12   1333s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.032, MEM:4338.3M, EPOCH TIME: 1751291052.573446
[06/30 09:44:12   1333s] 
[06/30 09:44:12   1333s] === incrementalPlace Internal Loop 1 ===
[06/30 09:44:12   1334s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:44:12   1334s] UM:*                                                                   incrNP_iter_start
[06/30 09:44:12   1334s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[06/30 09:44:12   1334s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4338.3M, EPOCH TIME: 1751291052.769306
[06/30 09:44:12   1334s] Processing tracks to init pin-track alignment.
[06/30 09:44:12   1334s] z: 1, totalTracks: 1
[06/30 09:44:12   1334s] z: 3, totalTracks: 1
[06/30 09:44:12   1334s] z: 5, totalTracks: 1
[06/30 09:44:12   1334s] z: 7, totalTracks: 1
[06/30 09:44:12   1334s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:44:12   1334s] Cell fpga_top LLGs are deleted
[06/30 09:44:12   1334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:12   1334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:12   1334s] # Building fpga_top llgBox search-tree.
[06/30 09:44:12   1334s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4338.3M, EPOCH TIME: 1751291052.832182
[06/30 09:44:12   1334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:12   1334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:44:12   1334s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4338.3M, EPOCH TIME: 1751291052.833125
[06/30 09:44:12   1334s] Max number of tech site patterns supported in site array is 256.
[06/30 09:44:12   1334s] Core basic site is CoreSite
[06/30 09:44:12   1334s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:44:12   1334s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:44:12   1334s] Fast DP-INIT is on for default
[06/30 09:44:12   1334s] Keep-away cache is enable on metals: 1-7
[06/30 09:44:12   1334s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:44:12   1334s] Atter site array init, number of instance map data is 0.
[06/30 09:44:12   1334s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.062, REAL:0.068, MEM:4338.3M, EPOCH TIME: 1751291052.901092
[06/30 09:44:12   1334s] 
[06/30 09:44:12   1334s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:44:12   1334s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:44:12   1334s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.079, REAL:0.086, MEM:4338.3M, EPOCH TIME: 1751291052.918502
[06/30 09:44:12   1334s] OPERPROF:   Starting post-place ADS at level 2, MEM:4338.3M, EPOCH TIME: 1751291052.919314
[06/30 09:44:13   1334s] ADSU 0.338 -> 0.338. site 601265.000 -> 601265.000. GS 30.240
[06/30 09:44:13   1334s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.152, REAL:0.159, MEM:4338.3M, EPOCH TIME: 1751291053.078185
[06/30 09:44:13   1334s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4338.3M, EPOCH TIME: 1751291053.082809
[06/30 09:44:13   1334s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4338.3M, EPOCH TIME: 1751291053.085226
[06/30 09:44:13   1334s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4338.3M, EPOCH TIME: 1751291053.085345
[06/30 09:44:13   1334s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.021, REAL:0.021, MEM:4338.3M, EPOCH TIME: 1751291053.104059
[06/30 09:44:13   1334s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4338.3M, EPOCH TIME: 1751291053.131079
[06/30 09:44:13   1334s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.004, REAL:0.004, MEM:4338.3M, EPOCH TIME: 1751291053.135429
[06/30 09:44:13   1334s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4338.3M, EPOCH TIME: 1751291053.140013
[06/30 09:44:13   1334s] no activity file in design. spp won't run.
[06/30 09:44:13   1334s] [spp] 0
[06/30 09:44:13   1334s] [adp] 0:1:1:3
[06/30 09:44:13   1334s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.012, REAL:0.012, MEM:4338.3M, EPOCH TIME: 1751291053.152498
[06/30 09:44:13   1334s] SP #FI/SF FL/PI 0/0 23323/80
[06/30 09:44:13   1334s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.378, REAL:0.397, MEM:4338.3M, EPOCH TIME: 1751291053.166800
[06/30 09:44:13   1334s] PP off. flexM 0
[06/30 09:44:13   1334s] OPERPROF: Starting CDPad at level 1, MEM:4338.3M, EPOCH TIME: 1751291053.220019
[06/30 09:44:13   1334s] 3DP is on.
[06/30 09:44:13   1334s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/30 09:44:13   1334s] design sh 0.049. rd 0.200
[06/30 09:44:13   1334s] design sh 0.049. rd 0.200
[06/30 09:44:13   1334s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/30 09:44:13   1334s] design sh 0.046. rd 0.200
[06/30 09:44:13   1335s] CDPadU 0.405 -> 0.359. R=0.338, N=23403, GS=3.780
[06/30 09:44:13   1335s] OPERPROF: Finished CDPad at level 1, CPU:0.910, REAL:0.545, MEM:4338.3M, EPOCH TIME: 1751291053.764895
[06/30 09:44:13   1335s] OPERPROF: Starting InitSKP at level 1, MEM:4338.3M, EPOCH TIME: 1751291053.765081
[06/30 09:44:13   1335s] no activity file in design. spp won't run.
[06/30 09:44:14   1335s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:44:14   1335s] #################################################################################
[06/30 09:44:14   1335s] # Design Stage: PreRoute
[06/30 09:44:14   1335s] # Design Name: fpga_top
[06/30 09:44:14   1335s] # Design Mode: 130nm
[06/30 09:44:14   1335s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:44:14   1335s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:44:14   1335s] # Signoff Settings: SI Off 
[06/30 09:44:14   1335s] #################################################################################
[06/30 09:44:14   1335s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:44:14   1335s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:44:14   1335s] RC Extraction called in multi-corner(2) mode.
[06/30 09:44:14   1335s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:44:14   1335s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:44:14   1335s] RCMode: PreRoute
[06/30 09:44:14   1335s]       RC Corner Indexes            0       1   
[06/30 09:44:14   1335s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:44:14   1335s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:44:14   1335s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:44:14   1335s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:44:14   1335s] Shrink Factor                : 1.00000
[06/30 09:44:14   1335s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:44:14   1335s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:44:14   1335s] eee: pegSigSF=1.070000
[06/30 09:44:14   1335s] Initializing multi-corner resistance tables ...
[06/30 09:44:14   1335s] eee: Grid unit RC data computation started
[06/30 09:44:14   1335s] eee: Grid unit RC data computation completed
[06/30 09:44:14   1335s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:44:14   1335s] eee: l=2 avDens=0.100875 usedTrk=8256.360588 availTrk=81847.469398 sigTrk=8256.360588
[06/30 09:44:14   1335s] eee: l=3 avDens=0.102273 usedTrk=11245.951236 availTrk=109960.305236 sigTrk=11245.951236
[06/30 09:44:14   1335s] eee: l=4 avDens=0.038847 usedTrk=4683.323627 availTrk=120558.494157 sigTrk=4683.323627
[06/30 09:44:14   1335s] eee: l=5 avDens=0.042876 usedTrk=3772.279555 availTrk=87981.218940 sigTrk=3772.279555
[06/30 09:44:14   1335s] eee: l=6 avDens=0.194615 usedTrk=2195.316879 availTrk=11280.323290 sigTrk=2195.316879
[06/30 09:44:14   1335s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/30 09:44:14   1335s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:44:14   1335s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:44:14   1335s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.301476 uaWl=1.000000 uaWlH=0.201800 aWlH=0.000000 lMod=0 pMax=0.832600 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:44:14   1335s] eee: NetCapCache creation started. (Current Mem: 4336.281M) 
[06/30 09:44:14   1336s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4336.281M) 
[06/30 09:44:14   1336s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:44:14   1336s] eee: Metal Layers Info:
[06/30 09:44:14   1336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:44:14   1336s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:44:14   1336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:44:14   1336s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:44:14   1336s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:44:14   1336s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:44:14   1336s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:44:14   1336s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:44:14   1336s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:44:14   1336s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:44:14   1336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:44:14   1336s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:44:14   1336s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:44:14   1336s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:44:14   1336s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 4336.281M)
[06/30 09:44:16   1338s] Calculate delays in BcWc mode...
[06/30 09:44:16   1338s] Topological Sorting (REAL = 0:00:00.0, MEM = 4336.3M, InitMEM = 4336.3M)
[06/30 09:44:16   1338s] Start delay calculation (fullDC) (2 T). (MEM=1734.98)
[06/30 09:44:16   1339s] End AAE Lib Interpolated Model. (MEM=1744.437500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:44:25   1355s] Total number of fetched objects 24360
[06/30 09:44:25   1355s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:44:25   1355s] End delay calculation. (MEM=1756.56 CPU=0:00:14.7 REAL=0:00:08.0)
[06/30 09:44:25   1355s] End delay calculation (fullDC). (MEM=1756.56 CPU=0:00:16.4 REAL=0:00:09.0)
[06/30 09:44:25   1355s] *** CDM Built up (cpu=0:00:19.6  real=0:00:11.0  mem= 4315.8M) ***
[06/30 09:44:29   1361s] no activity file in design. spp won't run.
[06/30 09:44:33   1369s] *** Finished SKP initialization (cpu=0:00:33.9, real=0:00:20.0)***
[06/30 09:44:33   1369s] OPERPROF: Finished InitSKP at level 1, CPU:33.883, REAL:20.023, MEM:4379.8M, EPOCH TIME: 1751291073.787614
[06/30 09:44:33   1369s] NP #FI/FS/SF FL/PI: 0/84/0 23403/80
[06/30 09:44:33   1369s] no activity file in design. spp won't run.
[06/30 09:44:33   1369s] 
[06/30 09:44:33   1369s] AB Est...
[06/30 09:44:33   1369s] OPERPROF: Starting NP-Place at level 1, MEM:4379.8M, EPOCH TIME: 1751291073.965352
[06/30 09:44:34   1369s] OPERPROF: Finished NP-Place at level 1, CPU:0.172, REAL:0.131, MEM:4414.1M, EPOCH TIME: 1751291074.096013
[06/30 09:44:34   1369s] Iteration  4: Skipped, with CDP Off
[06/30 09:44:34   1369s] 
[06/30 09:44:34   1369s] AB Est...
[06/30 09:44:34   1369s] OPERPROF: Starting NP-Place at level 1, MEM:4430.1M, EPOCH TIME: 1751291074.161907
[06/30 09:44:34   1369s] OPERPROF: Finished NP-Place at level 1, CPU:0.130, REAL:0.091, MEM:4414.1M, EPOCH TIME: 1751291074.252909
[06/30 09:44:34   1369s] Iteration  5: Skipped, with CDP Off
[06/30 09:44:34   1369s] 
[06/30 09:44:34   1369s] AB Est...
[06/30 09:44:34   1369s] OPERPROF: Starting NP-Place at level 1, MEM:4430.1M, EPOCH TIME: 1751291074.320263
[06/30 09:44:34   1370s] OPERPROF: Finished NP-Place at level 1, CPU:0.139, REAL:0.099, MEM:4414.1M, EPOCH TIME: 1751291074.419253
[06/30 09:44:34   1370s] Iteration  6: Skipped, with CDP Off
[06/30 09:44:34   1370s] 
[06/30 09:44:34   1370s] AB Est...
[06/30 09:44:34   1370s] OPERPROF: Starting NP-Place at level 1, MEM:4430.1M, EPOCH TIME: 1751291074.500347
[06/30 09:44:34   1370s] OPERPROF: Finished NP-Place at level 1, CPU:0.129, REAL:0.094, MEM:4414.1M, EPOCH TIME: 1751291074.594120
[06/30 09:44:34   1370s] Iteration  7: Skipped, with CDP Off
[06/30 09:44:34   1370s] 
[06/30 09:44:34   1370s] AB Est...
[06/30 09:44:34   1370s] OPERPROF: Starting NP-Place at level 1, MEM:4430.1M, EPOCH TIME: 1751291074.661969
[06/30 09:44:34   1370s] AB param 90.4% (21165/23403).
[06/30 09:44:34   1370s] OPERPROF: Finished NP-Place at level 1, CPU:0.140, REAL:0.099, MEM:4414.1M, EPOCH TIME: 1751291074.760585
[06/30 09:44:34   1370s] AB WA 0.91. HSB #SP 0
[06/30 09:44:34   1370s] AB Full.
[06/30 09:44:34   1370s] OPERPROF: Starting NP-Place at level 1, MEM:4446.1M, EPOCH TIME: 1751291074.973349
[06/30 09:44:35   1371s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f7593d34020.
[06/30 09:44:35   1371s] SKP will use view:
[06/30 09:44:35   1371s]   WORST_CASE
[06/30 09:44:39   1377s] Iteration  8: Total net bbox = 4.977e+05 (2.46e+05 2.51e+05)
[06/30 09:44:39   1377s]               Est.  stn bbox = 7.123e+05 (3.53e+05 3.60e+05)
[06/30 09:44:39   1377s]               cpu = 0:00:06.8 real = 0:00:04.0 mem = 4478.1M
[06/30 09:44:39   1377s] OPERPROF: Finished NP-Place at level 1, CPU:6.869, REAL:4.209, MEM:4478.1M, EPOCH TIME: 1751291079.182667
[06/30 09:44:39   1377s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[06/30 09:44:39   1377s] MH legal: No MH instances from GP
[06/30 09:44:39   1377s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:44:39   1377s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4446.1M, DRC: 0)
[06/30 09:44:39   1378s] no activity file in design. spp won't run.
[06/30 09:44:39   1378s] NP #FI/FS/SF FL/PI: 0/84/0 23403/80
[06/30 09:44:39   1378s] no activity file in design. spp won't run.
[06/30 09:44:39   1378s] OPERPROF: Starting NP-Place at level 1, MEM:4446.1M, EPOCH TIME: 1751291079.600245
[06/30 09:44:39   1378s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75a8038020.
[06/30 09:44:51   1397s] Iteration  9: Total net bbox = 5.065e+05 (2.53e+05 2.54e+05)
[06/30 09:44:51   1397s]               Est.  stn bbox = 7.286e+05 (3.65e+05 3.64e+05)
[06/30 09:44:51   1397s]               cpu = 0:00:19.0 real = 0:00:12.0 mem = 4478.1M
[06/30 09:44:51   1397s] OPERPROF: Finished NP-Place at level 1, CPU:19.061, REAL:11.429, MEM:4478.1M, EPOCH TIME: 1751291091.029580
[06/30 09:44:51   1397s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[06/30 09:44:51   1397s] MH legal: No MH instances from GP
[06/30 09:44:51   1397s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:44:51   1397s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4446.1M, DRC: 0)
[06/30 09:44:51   1397s] no activity file in design. spp won't run.
[06/30 09:44:51   1397s] NP #FI/FS/SF FL/PI: 0/84/0 23403/80
[06/30 09:44:51   1397s] no activity file in design. spp won't run.
[06/30 09:44:51   1397s] OPERPROF: Starting NP-Place at level 1, MEM:4446.1M, EPOCH TIME: 1751291091.405720
[06/30 09:44:51   1398s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f75a83f6020.
[06/30 09:44:51   1398s] Starting Early Global Route supply map. mem = 4446.1M
[06/30 09:44:51   1398s] (I)      Initializing eGR engine (regular)
[06/30 09:44:51   1398s] Set min layer with default ( 2 )
[06/30 09:44:51   1398s] Set max layer with default ( 127 )
[06/30 09:44:51   1398s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:51   1398s] Min route layer (adjusted) = 2
[06/30 09:44:51   1398s] Max route layer (adjusted) = 7
[06/30 09:44:51   1398s] (I)      clean place blk overflow:
[06/30 09:44:51   1398s] (I)      H : enabled 1.00 0
[06/30 09:44:51   1398s] (I)      V : enabled 1.00 0
[06/30 09:44:51   1398s] (I)      Initializing eGR engine (regular)
[06/30 09:44:51   1398s] Set min layer with default ( 2 )
[06/30 09:44:51   1398s] Set max layer with default ( 127 )
[06/30 09:44:51   1398s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:44:51   1398s] Min route layer (adjusted) = 2
[06/30 09:44:51   1398s] Max route layer (adjusted) = 7
[06/30 09:44:51   1398s] (I)      clean place blk overflow:
[06/30 09:44:51   1398s] (I)      H : enabled 1.00 0
[06/30 09:44:51   1398s] (I)      V : enabled 1.00 0
[06/30 09:44:51   1398s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.14 MB )
[06/30 09:44:51   1398s] (I)      Running eGR Regular flow
[06/30 09:44:51   1398s] (I)      # wire layers (front) : 8
[06/30 09:44:51   1398s] (I)      # wire layers (back)  : 0
[06/30 09:44:51   1398s] (I)      min wire layer : 1
[06/30 09:44:51   1398s] (I)      max wire layer : 7
[06/30 09:44:51   1398s] (I)      # cut layers (front) : 7
[06/30 09:44:51   1398s] (I)      # cut layers (back)  : 0
[06/30 09:44:51   1398s] (I)      min cut layer : 1
[06/30 09:44:51   1398s] (I)      max cut layer : 6
[06/30 09:44:51   1398s] (I)      ================================= Layers =================================
[06/30 09:44:51   1398s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:51   1398s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:44:51   1398s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:51   1398s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:44:51   1398s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:44:51   1398s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:44:51   1398s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:44:51   1398s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:44:51   1398s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:44:51   1398s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:44:51   1398s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:44:51   1398s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:51   1398s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:44:51   1398s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:44:51   1398s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:44:51   1398s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:44:51   1398s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:44:52   1398s] Finished Early Global Route supply map. mem = 4446.1M
[06/30 09:46:15   1546s] Iteration 10: Total net bbox = 5.507e+05 (2.76e+05 2.74e+05)
[06/30 09:46:15   1546s]               Est.  stn bbox = 7.722e+05 (3.89e+05 3.84e+05)
[06/30 09:46:15   1546s]               cpu = 0:02:28 real = 0:01:24 mem = 4478.1M
[06/30 09:46:15   1546s] OPERPROF: Finished NP-Place at level 1, CPU:148.565, REAL:83.689, MEM:4478.1M, EPOCH TIME: 1751291175.094284
[06/30 09:46:15   1546s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[06/30 09:46:15   1546s] MH legal: No MH instances from GP
[06/30 09:46:15   1546s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:46:15   1546s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4446.1M, DRC: 0)
[06/30 09:46:15   1546s] no activity file in design. spp won't run.
[06/30 09:46:15   1546s] NP #FI/FS/SF FL/PI: 0/84/0 23403/80
[06/30 09:46:15   1546s] no activity file in design. spp won't run.
[06/30 09:46:15   1547s] OPERPROF: Starting NP-Place at level 1, MEM:4446.1M, EPOCH TIME: 1751291175.478596
[06/30 09:46:15   1547s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f7593ce2020.
[06/30 09:46:15   1547s] GP RA stats: MHOnly 0 nrInst 23403 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/30 09:46:25   1563s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4510.1M, EPOCH TIME: 1751291185.279771
[06/30 09:46:25   1563s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4510.1M, EPOCH TIME: 1751291185.279982
[06/30 09:46:25   1563s] Iteration 11: Total net bbox = 5.477e+05 (2.69e+05 2.79e+05)
[06/30 09:46:25   1563s]               Est.  stn bbox = 7.536e+05 (3.67e+05 3.87e+05)
[06/30 09:46:25   1563s]               cpu = 0:00:16.5 real = 0:00:10.0 mem = 4510.1M
[06/30 09:46:25   1563s] OPERPROF: Finished NP-Place at level 1, CPU:16.610, REAL:9.818, MEM:4478.1M, EPOCH TIME: 1751291185.296372
[06/30 09:46:25   1563s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[06/30 09:46:25   1563s] MH legal: No MH instances from GP
[06/30 09:46:25   1563s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/30 09:46:25   1563s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4446.1M, DRC: 0)
[06/30 09:46:25   1563s] Move report: Timing Driven Placement moves 23403 insts, mean move: 12.94 um, max move: 287.71 um 
[06/30 09:46:25   1563s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1135.40, 425.42) --> (1423.09, 425.44)
[06/30 09:46:25   1563s] no activity file in design. spp won't run.
[06/30 09:46:25   1563s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4446.1M, EPOCH TIME: 1751291185.481250
[06/30 09:46:25   1563s] Saved padding area to DB
[06/30 09:46:25   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:25   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:25   1563s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.031, REAL:0.033, MEM:4446.1M, EPOCH TIME: 1751291185.513786
[06/30 09:46:25   1563s] 
[06/30 09:46:25   1563s] Finished Incremental Placement (cpu=0:03:50, real=0:02:13, mem=4446.1M)
[06/30 09:46:25   1563s] CongRepair sets shifter mode to gplace
[06/30 09:46:25   1563s] TDRefine: refinePlace mode is spiral
[06/30 09:46:25   1563s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4446.1M, EPOCH TIME: 1751291185.514271
[06/30 09:46:25   1563s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4446.1M, EPOCH TIME: 1751291185.514343
[06/30 09:46:25   1563s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4446.1M, EPOCH TIME: 1751291185.514427
[06/30 09:46:25   1563s] Processing tracks to init pin-track alignment.
[06/30 09:46:25   1563s] z: 1, totalTracks: 1
[06/30 09:46:25   1563s] z: 3, totalTracks: 1
[06/30 09:46:25   1563s] z: 5, totalTracks: 1
[06/30 09:46:25   1563s] z: 7, totalTracks: 1
[06/30 09:46:25   1563s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:46:25   1563s] Cell fpga_top LLGs are deleted
[06/30 09:46:25   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:25   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:25   1563s] # Building fpga_top llgBox search-tree.
[06/30 09:46:25   1563s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4446.1M, EPOCH TIME: 1751291185.582259
[06/30 09:46:26   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:26   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:26   1563s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4446.1M, EPOCH TIME: 1751291186.658154
[06/30 09:46:26   1563s] Max number of tech site patterns supported in site array is 256.
[06/30 09:46:26   1563s] Core basic site is CoreSite
[06/30 09:46:26   1563s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:46:26   1563s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:46:26   1563s] Fast DP-INIT is on for default
[06/30 09:46:26   1564s] Keep-away cache is enable on metals: 1-7
[06/30 09:46:26   1564s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:46:26   1564s] Atter site array init, number of instance map data is 0.
[06/30 09:46:26   1564s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.046, REAL:0.042, MEM:4446.1M, EPOCH TIME: 1751291186.700634
[06/30 09:46:26   1564s] 
[06/30 09:46:26   1564s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:26   1564s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:26   1564s] 
[06/30 09:46:26   1564s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:46:26   1564s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.072, REAL:1.139, MEM:4446.1M, EPOCH TIME: 1751291186.721370
[06/30 09:46:26   1564s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4446.1M, EPOCH TIME: 1751291186.721577
[06/30 09:46:26   1564s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4446.1M, EPOCH TIME: 1751291186.722033
[06/30 09:46:26   1564s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4446.1MB).
[06/30 09:46:26   1564s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.138, REAL:1.216, MEM:4446.1M, EPOCH TIME: 1751291186.730237
[06/30 09:46:26   1564s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.138, REAL:1.216, MEM:4446.1M, EPOCH TIME: 1751291186.730384
[06/30 09:46:26   1564s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:46:26   1564s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.5
[06/30 09:46:26   1564s] OPERPROF:   Starting Refine-Place at level 2, MEM:4446.1M, EPOCH TIME: 1751291186.734745
[06/30 09:46:26   1564s] *** Starting refinePlace (0:26:07 mem=4446.1M) ***
[06/30 09:46:26   1564s] Total net bbox length = 5.591e+05 (2.762e+05 2.830e+05) (ext = 6.235e+04)
[06/30 09:46:26   1564s] 
[06/30 09:46:26   1564s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:26   1564s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:26   1564s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:26   1564s] Set min layer with default ( 2 )
[06/30 09:46:26   1564s] Set max layer with default ( 127 )
[06/30 09:46:26   1564s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:26   1564s] Min route layer (adjusted) = 2
[06/30 09:46:26   1564s] Max route layer (adjusted) = 7
[06/30 09:46:26   1564s] Set min layer with default ( 2 )
[06/30 09:46:26   1564s] Set max layer with default ( 127 )
[06/30 09:46:26   1564s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:26   1564s] Min route layer (adjusted) = 2
[06/30 09:46:26   1564s] Max route layer (adjusted) = 7
[06/30 09:46:26   1564s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4446.1M, EPOCH TIME: 1751291186.845159
[06/30 09:46:26   1564s] Starting refinePlace ...
[06/30 09:46:26   1564s] Set min layer with default ( 2 )
[06/30 09:46:26   1564s] Set max layer with default ( 127 )
[06/30 09:46:26   1564s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:26   1564s] Min route layer (adjusted) = 2
[06/30 09:46:26   1564s] Max route layer (adjusted) = 7
[06/30 09:46:26   1564s] Set min layer with default ( 2 )
[06/30 09:46:26   1564s] Set max layer with default ( 127 )
[06/30 09:46:26   1564s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:26   1564s] Min route layer (adjusted) = 2
[06/30 09:46:26   1564s] Max route layer (adjusted) = 7
[06/30 09:46:27   1564s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:46:27   1564s] DDP markSite nrRow 287 nrJob 287
[06/30 09:46:27   1564s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/30 09:46:27   1564s] ** Cut row section cpu time 0:00:00.0.
[06/30 09:46:27   1564s]  ** Cut row section real time 0:00:00.0.
[06/30 09:46:27   1564s]    Spread Effort: high, pre-route mode, useDDP on.
[06/30 09:46:27   1565s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=4414.1MB) @(0:26:07 - 0:26:09).
[06/30 09:46:27   1565s] Move report: preRPlace moves 23402 insts, mean move: 0.75 um, max move: 10.87 um 
[06/30 09:46:27   1565s] 	Max move on inst (grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_2/mux_l3_in_3_): (1092.73, 799.65) --> (1096.04, 807.20)
[06/30 09:46:27   1565s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[06/30 09:46:27   1565s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4414.1M, EPOCH TIME: 1751291187.899944
[06/30 09:46:28   1565s] Tweakage: fix icg 1, fix clk 0.
[06/30 09:46:28   1565s] Tweakage: density cost 0, scale 0.4.
[06/30 09:46:28   1565s] Tweakage: activity cost 0, scale 1.0.
[06/30 09:46:28   1565s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4446.1M, EPOCH TIME: 1751291188.067944
[06/30 09:46:28   1565s] Cut to 3 partitions.
[06/30 09:46:28   1565s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4446.1M, EPOCH TIME: 1751291188.097928
[06/30 09:46:28   1566s] Tweakage perm 1673 insts, flip 8985 insts.
[06/30 09:46:28   1566s] Tweakage perm 253 insts, flip 693 insts.
[06/30 09:46:28   1566s] Tweakage perm 124 insts, flip 125 insts.
[06/30 09:46:28   1567s] Tweakage perm 10 insts, flip 10 insts.
[06/30 09:46:29   1567s] Tweakage perm 481 insts, flip 1452 insts.
[06/30 09:46:29   1568s] Tweakage perm 59 insts, flip 126 insts.
[06/30 09:46:29   1568s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:2.908, REAL:1.858, MEM:4446.1M, EPOCH TIME: 1751291189.955916
[06/30 09:46:29   1568s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:2.945, REAL:1.896, MEM:4446.1M, EPOCH TIME: 1751291189.963561
[06/30 09:46:29   1568s] Cleanup congestion map
[06/30 09:46:29   1568s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:3.118, REAL:2.075, MEM:4446.1M, EPOCH TIME: 1751291189.974988
[06/30 09:46:29   1568s] Move report: Congestion aware Tweak moves 3468 insts, mean move: 4.27 um, max move: 49.44 um 
[06/30 09:46:29   1568s] 	Max move on inst (cby_0__1_/mux_right_ipin_1/sg13g2_inv_4_0_): (727.40, 984.86) --> (776.84, 984.86)
[06/30 09:46:29   1568s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.1, real=0:00:02.0, mem=4446.1mb) @(0:26:09 - 0:26:12).
[06/30 09:46:29   1568s] Cleanup congestion map
[06/30 09:46:30   1568s] 
[06/30 09:46:30   1568s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:46:30   1568s] 
[06/30 09:46:30   1568s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:46:31   1571s] 
[06/30 09:46:31   1571s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:46:31   1571s] 
[06/30 09:46:31   1571s]  Info: 0 filler has been deleted!
[06/30 09:46:31   1571s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:46:31   1571s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[06/30 09:46:31   1571s] [CPU] RefinePlace/Commit (cpu=0:00:01.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:46:31   1571s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=4414.1MB) @(0:26:12 - 0:26:14).
[06/30 09:46:31   1571s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:31   1571s] Move report: Detail placement moves 23402 insts, mean move: 1.25 um, max move: 49.66 um 
[06/30 09:46:31   1571s] 	Max move on inst (cby_0__1_/mux_right_ipin_1/sg13g2_inv_4_0_): (727.19, 984.87) --> (776.84, 984.86)
[06/30 09:46:31   1571s] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:05.0 MEM: 4414.1MB
[06/30 09:46:31   1571s] Statistics of distance of Instance movement in refine placement:
[06/30 09:46:31   1571s]   maximum (X+Y) =        49.66 um
[06/30 09:46:31   1571s]   inst (cby_0__1_/mux_right_ipin_1/sg13g2_inv_4_0_) with max move: (727.185, 984.865) -> (776.84, 984.86)
[06/30 09:46:31   1571s]   mean    (X+Y) =         1.25 um
[06/30 09:46:31   1571s] Total instances flipped for legalization: 1
[06/30 09:46:31   1571s] Summary Report:
[06/30 09:46:31   1571s] Instances move: 23402 (out of 23403 movable)
[06/30 09:46:31   1571s] Instances flipped: 1
[06/30 09:46:31   1571s] Mean displacement: 1.25 um
[06/30 09:46:31   1571s] Max displacement: 49.66 um (Instance: cby_0__1_/mux_right_ipin_1/sg13g2_inv_4_0_) (727.185, 984.865) -> (776.84, 984.86)
[06/30 09:46:31   1571s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/30 09:46:31   1571s] 	Violation at original loc: Overlapping with other instance
[06/30 09:46:31   1571s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:46:31   1571s] Total instances moved : 23402
[06/30 09:46:31   1571s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:6.924, REAL:4.562, MEM:4414.1M, EPOCH TIME: 1751291191.407488
[06/30 09:46:31   1571s] Total net bbox length = 5.459e+05 (2.594e+05 2.865e+05) (ext = 6.285e+04)
[06/30 09:46:31   1571s] Runtime: CPU: 0:00:07.0 REAL: 0:00:05.0 MEM: 4414.1MB
[06/30 09:46:31   1571s] [CPU] RefinePlace/total (cpu=0:00:07.0, real=0:00:05.0, mem=4414.1MB) @(0:26:07 - 0:26:14).
[06/30 09:46:31   1571s] *** Finished refinePlace (0:26:14 mem=4414.1M) ***
[06/30 09:46:31   1571s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.5
[06/30 09:46:31   1571s] OPERPROF:   Finished Refine-Place at level 2, CPU:7.069, REAL:4.716, MEM:4414.1M, EPOCH TIME: 1751291191.450421
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 49.66 um
RPlace-Summary:     Max move: inst cby_0__1_/mux_right_ipin_1/sg13g2_inv_4_0_ cell sg13g2_inv_1 loc (727.19, 984.87) -> (776.84, 984.86)
RPlace-Summary:     Average move dist: 1.25
RPlace-Summary:     Number of inst moved: 23402
RPlace-Summary:     Number of movable inst: 23403
[06/30 09:46:31   1571s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:46:31   1571s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4414.1M, EPOCH TIME: 1751291191.454929
[06/30 09:46:31   1571s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:46:31   1571s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:31   1571s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:31   1571s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:31   1571s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.143, REAL:0.122, MEM:4430.1M, EPOCH TIME: 1751291191.577284
[06/30 09:46:31   1571s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:7.359, REAL:6.063, MEM:4430.1M, EPOCH TIME: 1751291191.577536
[06/30 09:46:31   1571s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4430.1M, EPOCH TIME: 1751291191.578693
[06/30 09:46:31   1571s] Starting Early Global Route congestion estimation: mem = 4430.1M
[06/30 09:46:31   1571s] (I)      Initializing eGR engine (regular)
[06/30 09:46:31   1571s] Set min layer with default ( 2 )
[06/30 09:46:31   1571s] Set max layer with default ( 127 )
[06/30 09:46:31   1571s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:31   1571s] Min route layer (adjusted) = 2
[06/30 09:46:31   1571s] Max route layer (adjusted) = 7
[06/30 09:46:31   1571s] (I)      clean place blk overflow:
[06/30 09:46:31   1571s] (I)      H : enabled 1.00 0
[06/30 09:46:31   1571s] (I)      V : enabled 1.00 0
[06/30 09:46:31   1571s] (I)      Initializing eGR engine (regular)
[06/30 09:46:31   1571s] Set min layer with default ( 2 )
[06/30 09:46:31   1571s] Set max layer with default ( 127 )
[06/30 09:46:31   1571s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:31   1571s] Min route layer (adjusted) = 2
[06/30 09:46:31   1571s] Max route layer (adjusted) = 7
[06/30 09:46:31   1571s] (I)      clean place blk overflow:
[06/30 09:46:31   1571s] (I)      H : enabled 1.00 0
[06/30 09:46:31   1571s] (I)      V : enabled 1.00 0
[06/30 09:46:31   1571s] (I)      Started Early Global Route kernel ( Curr Mem: 4.05 MB )
[06/30 09:46:31   1571s] (I)      Running eGR Regular flow
[06/30 09:46:31   1571s] (I)      # wire layers (front) : 8
[06/30 09:46:31   1571s] (I)      # wire layers (back)  : 0
[06/30 09:46:31   1571s] (I)      min wire layer : 1
[06/30 09:46:31   1571s] (I)      max wire layer : 7
[06/30 09:46:31   1571s] (I)      # cut layers (front) : 7
[06/30 09:46:31   1571s] (I)      # cut layers (back)  : 0
[06/30 09:46:31   1571s] (I)      min cut layer : 1
[06/30 09:46:31   1571s] (I)      max cut layer : 6
[06/30 09:46:31   1571s] (I)      ================================= Layers =================================
[06/30 09:46:31   1571s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:31   1571s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:46:31   1571s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:31   1571s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:46:31   1571s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:46:31   1571s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:46:31   1571s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:46:31   1571s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:46:31   1571s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:46:31   1571s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:46:31   1571s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:46:31   1571s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:31   1571s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:46:31   1571s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:46:31   1571s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:46:31   1571s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:46:31   1571s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:31   1571s] (I)      Started Import and model ( Curr Mem: 4.05 MB )
[06/30 09:46:32   1571s] (I)      == Non-default Options ==
[06/30 09:46:32   1571s] (I)      Maximum routing layer                              : 7
[06/30 09:46:32   1571s] (I)      Top routing layer                                  : 7
[06/30 09:46:32   1571s] (I)      Number of threads                                  : 2
[06/30 09:46:32   1571s] (I)      Route tie net to shape                             : auto
[06/30 09:46:32   1571s] (I)      Use non-blocking free Dbs wires                    : false
[06/30 09:46:32   1571s] (I)      Method to set GCell size                           : row
[06/30 09:46:32   1571s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:46:32   1571s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:46:32   1571s] (I)      ============== Pin Summary ==============
[06/30 09:46:32   1571s] (I)      +-------+--------+---------+------------+
[06/30 09:46:32   1571s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:46:32   1571s] (I)      +-------+--------+---------+------------+
[06/30 09:46:32   1571s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:46:32   1571s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:46:32   1571s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:46:32   1571s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:46:32   1571s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:46:32   1571s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:46:32   1571s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:46:32   1571s] (I)      +-------+--------+---------+------------+
[06/30 09:46:32   1571s] (I)      Custom ignore net properties:
[06/30 09:46:32   1571s] (I)      1 : NotLegal
[06/30 09:46:32   1571s] (I)      Default ignore net properties:
[06/30 09:46:32   1571s] (I)      1 : Special
[06/30 09:46:32   1571s] (I)      2 : Analog
[06/30 09:46:32   1571s] (I)      3 : Fixed
[06/30 09:46:32   1571s] (I)      4 : Skipped
[06/30 09:46:32   1571s] (I)      5 : MixedSignal
[06/30 09:46:32   1571s] (I)      Prerouted net properties:
[06/30 09:46:32   1571s] (I)      1 : NotLegal
[06/30 09:46:32   1571s] (I)      2 : Special
[06/30 09:46:32   1571s] (I)      3 : Analog
[06/30 09:46:32   1571s] (I)      4 : Fixed
[06/30 09:46:32   1571s] (I)      5 : Skipped
[06/30 09:46:32   1571s] (I)      6 : MixedSignal
[06/30 09:46:32   1571s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:46:32   1571s] (I)      Use row-based GCell size
[06/30 09:46:32   1571s] (I)      Use row-based GCell align
[06/30 09:46:32   1571s] (I)      layer 0 area = 90000
[06/30 09:46:32   1571s] (I)      layer 1 area = 144000
[06/30 09:46:32   1571s] (I)      layer 2 area = 144000
[06/30 09:46:32   1571s] (I)      layer 3 area = 144000
[06/30 09:46:32   1571s] (I)      layer 4 area = 144000
[06/30 09:46:32   1571s] (I)      layer 5 area = 0
[06/30 09:46:32   1571s] (I)      layer 6 area = 0
[06/30 09:46:32   1571s] (I)      GCell unit size   : 3780
[06/30 09:46:32   1571s] (I)      GCell multiplier  : 1
[06/30 09:46:32   1571s] (I)      GCell row height  : 3780
[06/30 09:46:32   1571s] (I)      Actual row height : 3780
[06/30 09:46:32   1571s] (I)      GCell align ref   : 425480 425420
[06/30 09:46:32   1571s] [NR-eGR] Track table information for default rule: 
[06/30 09:46:32   1571s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:46:32   1571s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:46:32   1571s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:46:32   1571s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:46:32   1571s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:46:32   1571s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:46:32   1571s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:46:32   1571s] (I)      ================ Default via =================
[06/30 09:46:32   1571s] (I)      +---+-------------------+--------------------+
[06/30 09:46:32   1571s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:46:32   1571s] (I)      +---+-------------------+--------------------+
[06/30 09:46:32   1571s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:46:32   1571s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:46:32   1571s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:46:32   1571s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:46:32   1571s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:46:32   1571s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:46:32   1571s] (I)      +---+-------------------+--------------------+
[06/30 09:46:32   1571s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:46:32   1571s] (I)      Read 39015 PG shapes from cache
[06/30 09:46:32   1571s] [NR-eGR] Read 0 clock shapes
[06/30 09:46:32   1571s] [NR-eGR] Read 0 other shapes
[06/30 09:46:32   1571s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:46:32   1571s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:46:32   1571s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:46:32   1571s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:46:32   1571s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:46:32   1571s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:46:32   1571s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:46:32   1571s] [NR-eGR] #Other Blockages    : 0
[06/30 09:46:32   1571s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:46:32   1571s] [NR-eGR] #prerouted nets         : 1
[06/30 09:46:32   1571s] [NR-eGR] #prerouted special nets : 0
[06/30 09:46:32   1571s] [NR-eGR] #prerouted wires        : 273
[06/30 09:46:32   1571s] [NR-eGR] Read 25022 nets ( ignored 1 )
[06/30 09:46:32   1571s] (I)        Front-side 25022 ( ignored 1 )
[06/30 09:46:32   1571s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:46:32   1571s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:46:32   1571s] (I)      handle routing halo
[06/30 09:46:32   1571s] (I)      Reading macro buffers
[06/30 09:46:32   1571s] (I)      Number of macro buffers: 0
[06/30 09:46:32   1571s] (I)      early_global_route_priority property id does not exist.
[06/30 09:46:32   1571s] (I)      Read Num Blocks=43747  Num Prerouted Wires=273  Num CS=0
[06/30 09:46:32   1571s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 161
[06/30 09:46:32   1571s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 92
[06/30 09:46:32   1572s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 20
[06/30 09:46:32   1572s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/30 09:46:32   1572s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:46:32   1572s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:46:32   1572s] (I)      Number of ignored nets                =      1
[06/30 09:46:32   1572s] (I)      Number of connected nets              =      0
[06/30 09:46:32   1572s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[06/30 09:46:32   1572s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:46:32   1572s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:46:32   1572s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:46:32   1572s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:46:32   1572s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:46:32   1572s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:46:32   1572s] (I)      Ndr track 0 does not exist
[06/30 09:46:32   1572s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:46:32   1572s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:46:32   1572s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:46:32   1572s] (I)      Site width          :   480  (dbu)
[06/30 09:46:32   1572s] (I)      Row height          :  3780  (dbu)
[06/30 09:46:32   1572s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:46:32   1572s] (I)      GCell width         :  3780  (dbu)
[06/30 09:46:32   1572s] (I)      GCell height        :  3780  (dbu)
[06/30 09:46:32   1572s] (I)      Grid                :   491   512     7
[06/30 09:46:32   1572s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:46:32   1572s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:46:32   1572s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:46:32   1572s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:46:32   1572s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:46:32   1572s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:46:32   1572s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:46:32   1572s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:46:32   1572s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:46:32   1572s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:46:32   1572s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:46:32   1572s] (I)      --------------------------------------------------------
[06/30 09:46:32   1572s] 
[06/30 09:46:32   1572s] [NR-eGR] ============ Routing rule table ============
[06/30 09:46:32   1572s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24954
[06/30 09:46:32   1572s] [NR-eGR] ========================================
[06/30 09:46:32   1572s] [NR-eGR] 
[06/30 09:46:32   1572s] (I)      ==== NDR : (Default) ====
[06/30 09:46:32   1572s] (I)      +--------------+--------+
[06/30 09:46:32   1572s] (I)      |           ID |      0 |
[06/30 09:46:32   1572s] (I)      |      Default |    yes |
[06/30 09:46:32   1572s] (I)      |  Clk Special |     no |
[06/30 09:46:32   1572s] (I)      | Hard spacing |     no |
[06/30 09:46:32   1572s] (I)      |    NDR track | (none) |
[06/30 09:46:32   1572s] (I)      |      NDR via | (none) |
[06/30 09:46:32   1572s] (I)      |  Extra space |      0 |
[06/30 09:46:32   1572s] (I)      |      Shields |      0 |
[06/30 09:46:32   1572s] (I)      |   Demand (H) |      1 |
[06/30 09:46:32   1572s] (I)      |   Demand (V) |      1 |
[06/30 09:46:32   1572s] (I)      |        #Nets |  24954 |
[06/30 09:46:32   1572s] (I)      +--------------+--------+
[06/30 09:46:32   1572s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:32   1572s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:46:32   1572s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:32   1572s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:46:32   1572s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:46:32   1572s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:46:32   1572s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:46:32   1572s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:46:32   1572s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:46:32   1572s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:32   1572s] (I)      =============== Blocked Tracks ===============
[06/30 09:46:32   1572s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:32   1572s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:46:32   1572s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:32   1572s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:46:32   1572s] (I)      |     2 | 2262528 |   933887 |        41.28% |
[06/30 09:46:32   1572s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:46:32   1572s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:46:32   1572s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:46:32   1572s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:46:32   1572s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:46:32   1572s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:32   1572s] (I)      Finished Import and model ( CPU: 0.79 sec, Real: 0.84 sec, Curr Mem: 4.08 MB )
[06/30 09:46:32   1572s] (I)      Reset routing kernel
[06/30 09:46:32   1572s] (I)      Started Global Routing ( Curr Mem: 4.08 MB )
[06/30 09:46:32   1572s] (I)      totalPins=79781  totalGlobalPin=76898 (96.39%)
[06/30 09:46:32   1572s] (I)      ================== Net Group Info ===================
[06/30 09:46:32   1572s] (I)      +----+----------------+--------------+--------------+
[06/30 09:46:32   1572s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:46:32   1572s] (I)      +----+----------------+--------------+--------------+
[06/30 09:46:32   1572s] (I)      |  1 |          24954 |    Metal2(2) | TopMetal2(7) |
[06/30 09:46:32   1572s] (I)      +----+----------------+--------------+--------------+
[06/30 09:46:32   1572s] (I)      total 2D Cap : 4291119 = (2475165 H, 1815954 V)
[06/30 09:46:32   1572s] (I)      total 2D Demand : 5179 = (3941 H, 1238 V)
[06/30 09:46:32   1572s] (I)      init route region map
[06/30 09:46:32   1572s] (I)      #blocked GCells = 74425
[06/30 09:46:32   1572s] (I)      #regions = 1031
[06/30 09:46:32   1572s] (I)      init safety region map
[06/30 09:46:32   1572s] (I)      #blocked GCells = 74425
[06/30 09:46:32   1572s] (I)      #regions = 1031
[06/30 09:46:32   1572s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:32   1572s] [NR-eGR] Layer group 1: route 24954 net(s) in layer range [2, 7]
[06/30 09:46:32   1572s] (I)      
[06/30 09:46:32   1572s] (I)      ============  Phase 1a Route ============
[06/30 09:46:33   1572s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:46:33   1572s] (I)      Usage: 203098 = (100162 H, 102936 V) = (4.05% H, 5.67% V) = (3.786e+05um H, 3.891e+05um V)
[06/30 09:46:33   1572s] (I)      
[06/30 09:46:33   1572s] (I)      ============  Phase 1b Route ============
[06/30 09:46:33   1572s] (I)      Usage: 203107 = (100169 H, 102938 V) = (4.05% H, 5.67% V) = (3.786e+05um H, 3.891e+05um V)
[06/30 09:46:33   1572s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.677445e+05um
[06/30 09:46:33   1572s] (I)      Congestion metric : 0.01%H 0.79%V, 0.80%HV
[06/30 09:46:33   1572s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:46:33   1572s] (I)      
[06/30 09:46:33   1572s] (I)      ============  Phase 1c Route ============
[06/30 09:46:33   1572s] (I)      Level2 Grid: 99 x 103
[06/30 09:46:33   1572s] (I)      Usage: 203139 = (100201 H, 102938 V) = (4.05% H, 5.67% V) = (3.788e+05um H, 3.891e+05um V)
[06/30 09:46:33   1572s] (I)      
[06/30 09:46:33   1572s] (I)      ============  Phase 1d Route ============
[06/30 09:46:33   1573s] (I)      Usage: 203149 = (100208 H, 102941 V) = (4.05% H, 5.67% V) = (3.788e+05um H, 3.891e+05um V)
[06/30 09:46:33   1573s] (I)      
[06/30 09:46:33   1573s] (I)      ============  Phase 1e Route ============
[06/30 09:46:33   1573s] (I)      Usage: 203149 = (100208 H, 102941 V) = (4.05% H, 5.67% V) = (3.788e+05um H, 3.891e+05um V)
[06/30 09:46:33   1573s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 7.679032e+05um
[06/30 09:46:33   1573s] (I)      
[06/30 09:46:33   1573s] (I)      ============  Phase 1l Route ============
[06/30 09:46:33   1573s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:46:33   1573s] (I)      Layer  2:    1349530    109240         9      839655     1418265    (37.19%) 
[06/30 09:46:33   1573s] (I)      Layer  3:     858404     88714       214     1019427      956419    (51.59%) 
[06/30 09:46:33   1573s] (I)      Layer  4:     998819     28764         0     1151892     1106028    (51.02%) 
[06/30 09:46:33   1573s] (I)      Layer  5:     857582     17841       148     1019789      956056    (51.61%) 
[06/30 09:46:33   1573s] (I)      Layer  6:     131453         0         0      180205      108919    (62.33%) 
[06/30 09:46:33   1573s] (I)      Layer  7:     112356         0         0      128927      108174    (54.38%) 
[06/30 09:46:33   1573s] (I)      Total:       4308144    244559       371     4339892     4653860    (48.25%) 
[06/30 09:46:33   1573s] (I)      
[06/30 09:46:33   1573s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:46:33   1573s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:46:33   1573s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:46:33   1573s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/30 09:46:33   1573s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:46:33   1573s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:33   1573s] [NR-eGR]  Metal2 ( 2)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/30 09:46:33   1573s] [NR-eGR]  Metal3 ( 3)        19( 0.02%)        49( 0.04%)   ( 0.06%) 
[06/30 09:46:33   1573s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:33   1573s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        47( 0.04%)   ( 0.04%) 
[06/30 09:46:33   1573s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:33   1573s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:33   1573s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:46:33   1573s] [NR-eGR]        Total        29( 0.00%)        97( 0.01%)   ( 0.02%) 
[06/30 09:46:33   1573s] [NR-eGR] 
[06/30 09:46:33   1573s] (I)      Finished Global Routing ( CPU: 1.57 sec, Real: 1.29 sec, Curr Mem: 4.09 MB )
[06/30 09:46:33   1573s] (I)      Updating congestion map
[06/30 09:46:33   1573s] (I)      total 2D Cap : 4320049 = (2486610 H, 1833439 V)
[06/30 09:46:33   1573s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[06/30 09:46:33   1573s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.55 sec, Real: 2.34 sec, Curr Mem: 4.08 MB )
[06/30 09:46:33   1573s] Early Global Route congestion estimation runtime: 2.39 seconds, mem = 4430.1M
[06/30 09:46:33   1573s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.600, REAL:2.386, MEM:4430.1M, EPOCH TIME: 1751291193.964283
[06/30 09:46:33   1573s] OPERPROF: Starting HotSpotCal at level 1, MEM:4430.1M, EPOCH TIME: 1751291193.964331
[06/30 09:46:33   1573s] [hotspot] +------------+---------------+---------------+
[06/30 09:46:33   1573s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:46:33   1573s] [hotspot] +------------+---------------+---------------+
[06/30 09:46:34   1573s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:46:34   1573s] [hotspot] +------------+---------------+---------------+
[06/30 09:46:34   1573s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:46:34   1573s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:46:34   1573s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.071, MEM:4446.1M, EPOCH TIME: 1751291194.034833
[06/30 09:46:34   1573s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4446.1M, EPOCH TIME: 1751291194.035135
[06/30 09:46:34   1573s] Starting Early Global Route wiring: mem = 4446.1M
[06/30 09:46:34   1573s] (I)      Running track assignment and export wires
[06/30 09:46:34   1573s] (I)      Delete wires for 24954 nets 
[06/30 09:46:34   1573s] (I)      ============= Track Assignment ============
[06/30 09:46:34   1573s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.10 MB )
[06/30 09:46:34   1573s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:46:34   1573s] (I)      Run Multi-thread track assignment
[06/30 09:46:34   1574s] (I)      Finished Track Assignment (2T) ( CPU: 0.60 sec, Real: 0.32 sec, Curr Mem: 4.11 MB )
[06/30 09:46:34   1574s] (I)      Started Export ( Curr Mem: 4.11 MB )
[06/30 09:46:34   1574s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:46:34   1574s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/30 09:46:34   1574s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:34   1574s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:46:34   1574s] [NR-eGR] ---------------------------------------
[06/30 09:46:34   1574s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:46:34   1574s] [NR-eGR]  Metal2     (2H)        294421  111307 
[06/30 09:46:34   1574s] [NR-eGR]  Metal3     (3V)        336480    6768 
[06/30 09:46:34   1574s] [NR-eGR]  Metal4     (4H)        103358    3046 
[06/30 09:46:34   1574s] [NR-eGR]  Metal5     (5V)         68063      16 
[06/30 09:46:34   1574s] [NR-eGR]  TopMetal1  (6H)             5       0 
[06/30 09:46:34   1574s] [NR-eGR]  TopMetal2  (7V)             0       0 
[06/30 09:46:34   1574s] [NR-eGR] ---------------------------------------
[06/30 09:46:34   1574s] [NR-eGR]             Total       802328  200720 
[06/30 09:46:34   1574s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:34   1574s] [NR-eGR] Total half perimeter of net bounding box: 545923um
[06/30 09:46:34   1574s] [NR-eGR] Total length: 802328um, number of vias: 200720
[06/30 09:46:34   1574s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:34   1574s] (I)      == Layer wire length by net rule ==
[06/30 09:46:34   1574s] (I)                          Default 
[06/30 09:46:34   1574s] (I)      ----------------------------
[06/30 09:46:34   1574s] (I)       Metal1     (1V)        0um 
[06/30 09:46:34   1574s] (I)       Metal2     (2H)   294421um 
[06/30 09:46:34   1574s] (I)       Metal3     (3V)   336480um 
[06/30 09:46:34   1574s] (I)       Metal4     (4H)   103358um 
[06/30 09:46:34   1574s] (I)       Metal5     (5V)    68063um 
[06/30 09:46:34   1574s] (I)       TopMetal1  (6H)        5um 
[06/30 09:46:34   1574s] (I)       TopMetal2  (7V)        0um 
[06/30 09:46:34   1574s] (I)      ----------------------------
[06/30 09:46:34   1574s] (I)                  Total  802328um 
[06/30 09:46:34   1574s] (I)      == Layer via count by net rule ==
[06/30 09:46:34   1574s] (I)                         Default 
[06/30 09:46:34   1574s] (I)      ---------------------------
[06/30 09:46:34   1574s] (I)       Metal1     (1V)     79583 
[06/30 09:46:34   1574s] (I)       Metal2     (2H)    111307 
[06/30 09:46:34   1574s] (I)       Metal3     (3V)      6768 
[06/30 09:46:34   1574s] (I)       Metal4     (4H)      3046 
[06/30 09:46:34   1574s] (I)       Metal5     (5V)        16 
[06/30 09:46:34   1574s] (I)       TopMetal1  (6H)         0 
[06/30 09:46:34   1574s] (I)       TopMetal2  (7V)         0 
[06/30 09:46:34   1574s] (I)      ---------------------------
[06/30 09:46:34   1574s] (I)                  Total   200720 
[06/30 09:46:35   1575s] (I)      Finished Export ( CPU: 0.86 sec, Real: 0.76 sec, Curr Mem: 4.06 MB )
[06/30 09:46:35   1575s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:46:35   1575s] (I)      Global routing data unavailable, rerun eGR
[06/30 09:46:35   1575s] (I)      Initializing eGR engine (regular)
[06/30 09:46:35   1575s] Set min layer with default ( 2 )
[06/30 09:46:35   1575s] Set max layer with default ( 127 )
[06/30 09:46:35   1575s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:35   1575s] Min route layer (adjusted) = 2
[06/30 09:46:35   1575s] Max route layer (adjusted) = 7
[06/30 09:46:35   1575s] (I)      clean place blk overflow:
[06/30 09:46:35   1575s] (I)      H : enabled 1.00 0
[06/30 09:46:35   1575s] (I)      V : enabled 1.00 0
[06/30 09:46:35   1575s] Early Global Route wiring runtime: 1.20 seconds, mem = 4436.6M
[06/30 09:46:35   1575s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.572, REAL:1.195, MEM:4436.6M, EPOCH TIME: 1751291195.230373
[06/30 09:46:35   1575s] SKP cleared!
[06/30 09:46:35   1575s] 
[06/30 09:46:35   1575s] *** Finished incrementalPlace (cpu=0:04:06, real=0:02:26)***
[06/30 09:46:35   1575s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4372.6M, EPOCH TIME: 1751291195.415137
[06/30 09:46:35   1575s] Deleting eGR PG blockage cache
[06/30 09:46:35   1575s] Disable eGR PG blockage caching
[06/30 09:46:35   1575s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.001, REAL:0.001, MEM:4372.6M, EPOCH TIME: 1751291195.416181
[06/30 09:46:35   1575s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:04:05.8/0:02:26.3 (1.7), totSession cpu/real = 0:26:18.7/0:39:20.2 (0.7), mem = 4372.6M
[06/30 09:46:35   1575s] 
[06/30 09:46:35   1575s] =============================================================================================
[06/30 09:46:35   1575s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.14-s088_1
[06/30 09:46:35   1575s] =============================================================================================
[06/30 09:46:35   1575s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:46:35   1575s] ---------------------------------------------------------------------------------------------
[06/30 09:46:35   1575s] [ RefinePlace            ]      1   0:00:04.7  (   3.2 % )     0:00:04.7 /  0:00:07.1    1.5
[06/30 09:46:35   1575s] [ DetailPlaceInit        ]      1   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:00.1    0.1
[06/30 09:46:35   1575s] [ ExtractRC              ]      1   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.5    0.9
[06/30 09:46:35   1575s] [ FullDelayCalc          ]      1   0:00:10.7  (   7.3 % )     0:00:11.2 /  0:00:19.6    1.8
[06/30 09:46:35   1575s] [ TimingUpdate           ]      3   0:00:03.7  (   2.5 % )     0:00:03.7 /  0:00:06.2    1.7
[06/30 09:46:35   1575s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/30 09:46:35   1575s] [ MISC                   ]          0:02:05.4  (  85.7 % )     0:02:05.4 /  0:03:32.7    1.7
[06/30 09:46:35   1575s] ---------------------------------------------------------------------------------------------
[06/30 09:46:35   1575s]  IncrReplace #1 TOTAL               0:02:26.3  ( 100.0 % )     0:02:26.3 /  0:04:05.8    1.7
[06/30 09:46:35   1575s] ---------------------------------------------------------------------------------------------
[06/30 09:46:35   1575s]     Congestion Repair done. (took cpu=0:04:06 real=0:02:26)
[06/30 09:46:35   1575s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/30 09:46:35   1575s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:46:35   1576s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:46:35   1576s] OPERPROF: Starting DPlace-Init at level 1, MEM:4372.6M, EPOCH TIME: 1751291195.865028
[06/30 09:46:35   1576s] Processing tracks to init pin-track alignment.
[06/30 09:46:35   1576s] z: 1, totalTracks: 1
[06/30 09:46:35   1576s] z: 3, totalTracks: 1
[06/30 09:46:35   1576s] z: 5, totalTracks: 1
[06/30 09:46:35   1576s] z: 7, totalTracks: 1
[06/30 09:46:35   1576s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:46:35   1576s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4372.6M, EPOCH TIME: 1751291195.913747
[06/30 09:46:35   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:35   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:35   1576s] 
[06/30 09:46:35   1576s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:35   1576s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:35   1576s] OPERPROF:     Starting CMU at level 3, MEM:4372.6M, EPOCH TIME: 1751291195.969365
[06/30 09:46:35   1576s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4372.6M, EPOCH TIME: 1751291195.974440
[06/30 09:46:35   1576s] 
[06/30 09:46:35   1576s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:46:35   1576s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.069, REAL:0.071, MEM:4372.6M, EPOCH TIME: 1751291195.984449
[06/30 09:46:35   1576s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4372.6M, EPOCH TIME: 1751291195.984654
[06/30 09:46:35   1576s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4372.6M, EPOCH TIME: 1751291195.985939
[06/30 09:46:36   1576s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4372.6MB).
[06/30 09:46:36   1576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.141, MEM:4372.6M, EPOCH TIME: 1751291196.006326
[06/30 09:46:36   1576s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:04:09 real=0:02:30)
[06/30 09:46:36   1576s]   Leaving CCOpt scope - extractRC...
[06/30 09:46:36   1576s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/30 09:46:36   1576s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:46:36   1576s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:46:36   1576s] RC Extraction called in multi-corner(2) mode.
[06/30 09:46:36   1576s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:46:36   1576s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:46:36   1576s] RCMode: PreRoute
[06/30 09:46:36   1576s]       RC Corner Indexes            0       1   
[06/30 09:46:36   1576s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:46:36   1576s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:46:36   1576s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:46:36   1576s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:46:36   1576s] Shrink Factor                : 1.00000
[06/30 09:46:36   1576s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:46:36   1576s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:46:36   1576s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:46:36   1576s] eee: pegSigSF=1.070000
[06/30 09:46:36   1576s] Initializing multi-corner resistance tables ...
[06/30 09:46:36   1576s] eee: Grid unit RC data computation started
[06/30 09:46:36   1576s] eee: Grid unit RC data computation completed
[06/30 09:46:36   1576s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:46:36   1576s] eee: l=2 avDens=0.099911 usedTrk=8008.788353 availTrk=80159.095266 sigTrk=8008.788353
[06/30 09:46:36   1576s] eee: l=3 avDens=0.099575 usedTrk=10965.985639 availTrk=110128.382942 sigTrk=10965.985639
[06/30 09:46:36   1576s] eee: l=4 avDens=0.039320 usedTrk=4755.971773 availTrk=120954.696844 sigTrk=4755.971773
[06/30 09:46:36   1576s] eee: l=5 avDens=0.043508 usedTrk=3866.468443 availTrk=88867.635589 sigTrk=3866.468443
[06/30 09:46:36   1576s] eee: l=6 avDens=0.195366 usedTrk=2194.995186 availTrk=11235.323290 sigTrk=2194.995186
[06/30 09:46:36   1576s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 09:46:36   1576s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:46:36   1576s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:46:36   1576s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297943 uaWl=1.000000 uaWlH=0.213100 aWlH=0.000000 lMod=0 pMax=0.834700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:46:36   1576s] eee: NetCapCache creation started. (Current Mem: 4372.570M) 
[06/30 09:46:36   1576s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4372.570M) 
[06/30 09:46:36   1576s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:46:36   1576s] eee: Metal Layers Info:
[06/30 09:46:36   1576s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:46:36   1576s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:46:36   1576s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:46:36   1576s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:46:36   1576s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:46:36   1576s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:46:36   1576s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:46:36   1576s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:46:36   1576s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:46:36   1576s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:46:36   1576s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:46:36   1576s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:46:36   1576s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:46:36   1576s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:46:36   1576s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 4372.570M)
[06/30 09:46:36   1576s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/30 09:46:36   1576s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.6)
[06/30 09:46:36   1576s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:46:36   1576s] End AAE Lib Interpolated Model. (MEM=1751.421875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:46:36   1576s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:46:36   1576s]   Clock DAG hash after clustering cong repair call: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]   CTS services accumulated run-time stats after clustering cong repair call:
[06/30 09:46:36   1576s]     delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]     steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]   Clock DAG stats after clustering cong repair call:
[06/30 09:46:36   1576s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]     sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]     misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]   Clock DAG net violations after clustering cong repair call: none
[06/30 09:46:36   1576s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[06/30 09:46:36   1576s]     Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]   Primary reporting skew groups after clustering cong repair call:
[06/30 09:46:36   1576s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]         min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]         max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]   Skew group summary after clustering cong repair call:
[06/30 09:46:36   1576s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]   CongRepair After Initial Clustering done. (took cpu=0:04:10 real=0:02:31)
[06/30 09:46:36   1576s]   Stage::Clustering done. (took cpu=0:04:14 real=0:02:34)
[06/30 09:46:36   1576s]   Stage::DRV Fixing...
[06/30 09:46:36   1576s]   Fixing clock tree slew time and max cap violations...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/30 09:46:36   1576s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/30 09:46:36   1576s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Stage::Insertion Delay Reduction...
[06/30 09:46:36   1576s]   Removing unnecessary root buffering...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Removing unnecessary root buffering': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Removing unnecessary root buffering': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Removing unnecessary root buffering':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Removing unconstrained drivers...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Removing unconstrained drivers': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Removing unconstrained drivers': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Removing unconstrained drivers':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Reducing insertion delay 1...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Reducing insertion delay 1': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Reducing insertion delay 1': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Reducing insertion delay 1':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Removing longest path buffering...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Removing longest path buffering': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Removing longest path buffering': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Removing longest path buffering':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Removing longest path buffering': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Removing longest path buffering':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Removing longest path buffering':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Reducing delay of long paths...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Reducing delay of long paths': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Reducing delay of long paths': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Reducing delay of long paths':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Reducing delay of long paths': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Reducing delay of long paths':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Reducing delay of long paths':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[06/30 09:46:36   1576s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:46:36   1576s]   CCOpt::Phase::Construction done. (took cpu=0:04:14 real=0:02:35)
[06/30 09:46:36   1576s]   
[06/30 09:46:36   1576s]   
[06/30 09:46:36   1576s]   CCOpt::Phase::Implementation...
[06/30 09:46:36   1576s]   Stage::Reducing Power...
[06/30 09:46:36   1576s]   Improving clock tree routing...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Improving clock tree routing': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Iteration 1...
[06/30 09:46:36   1576s]     Iteration 1 done.
[06/30 09:46:36   1576s]     Clock DAG hash after 'Improving clock tree routing': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Improving clock tree routing':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Improving clock tree routing': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Improving clock tree routing':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Improving clock tree routing':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Reducing clock tree power 1...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Reducing clock tree power 1': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Resizing gates: 
[06/30 09:46:36   1576s]     Legalizer releasing space for clock trees
[06/30 09:46:36   1576s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/30 09:46:36   1576s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]     100% 
[06/30 09:46:36   1576s]     Clock DAG hash after 'Reducing clock tree power 1': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Reducing clock tree power 1':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Reducing clock tree power 2...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Reducing clock tree power 2': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Path optimization required 0 stage delay updates 
[06/30 09:46:36   1576s]     Clock DAG hash after 'Reducing clock tree power 2': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Reducing clock tree power 2':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.1)
[06/30 09:46:36   1576s]   Stage::Balancing...
[06/30 09:46:36   1576s]   Improving subtree skew...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Improving subtree skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Improving subtree skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Improving subtree skew':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Improving subtree skew': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Improving subtree skew':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Improving subtree skew':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   Offloading subtrees by buffering...
[06/30 09:46:36   1576s]     Clock DAG hash before 'Offloading subtrees by buffering': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG hash after 'Offloading subtrees by buffering': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Clock DAG stats after 'Offloading subtrees by buffering':
[06/30 09:46:36   1576s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[06/30 09:46:36   1576s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[06/30 09:46:36   1576s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:36   1576s]     Skew group summary after 'Offloading subtrees by buffering':
[06/30 09:46:36   1576s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:36   1576s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]   AdjustingMinPinPIDs for balancing...
[06/30 09:46:36   1576s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:36   1576s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[06/30 09:46:36   1576s]       delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]       steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]     Approximately balancing fragments step...
[06/30 09:46:36   1576s]       Clock DAG hash before 'Approximately balancing fragments step': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[06/30 09:46:36   1576s]         delay calculator: calls=5507, total_wall_time=0.655s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]         steiner router: calls=5505, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]       Resolve constraints - Approximately balancing fragments...
[06/30 09:46:36   1576s]       Resolving skew group constraints...
[06/30 09:46:36   1576s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[06/30 09:46:36   1576s]       Resolving skew group constraints done.
[06/30 09:46:36   1576s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[06/30 09:46:36   1576s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/30 09:46:36   1576s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1576s]       Approximately balancing fragments...
[06/30 09:46:36   1576s]         Moving gates to improve sub-tree skew...
[06/30 09:46:36   1576s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[06/30 09:46:36   1576s]             delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]             steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]           Tried: 2 Succeeded: 0
[06/30 09:46:36   1576s]           Topology Tried: 0 Succeeded: 0
[06/30 09:46:36   1576s]           0 Succeeded with SS ratio
[06/30 09:46:36   1576s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/30 09:46:36   1576s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/30 09:46:36   1576s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1576s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[06/30 09:46:36   1576s]             delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:36   1576s]             steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1576s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/30 09:46:36   1576s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1576s]             sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1576s]             misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1576s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1576s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1576s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1576s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1576s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[06/30 09:46:36   1576s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/30 09:46:36   1576s]             Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1576s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1576s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1577s]         Approximately balancing fragments bottom up...
[06/30 09:46:36   1577s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1577s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[06/30 09:46:36   1577s]             delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:36   1577s]             steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1577s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1577s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[06/30 09:46:36   1577s]             delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:36   1577s]             steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1577s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/30 09:46:36   1577s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1577s]             sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1577s]             misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1577s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1577s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1577s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1577s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1577s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1577s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1577s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/30 09:46:36   1577s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/30 09:46:36   1577s]             Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1577s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:36   1577s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         Virtual Delay Histogram:
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         ---------
[06/30 09:46:36   1577s]         Histogram
[06/30 09:46:36   1577s]         ---------
[06/30 09:46:36   1577s]         {}
[06/30 09:46:36   1577s]         ---------
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         Virtual delay statistics:
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         --------------------------------------------------
[06/30 09:46:36   1577s]         Mean     Min    Max     Std. Dev    Count    Total
[06/30 09:46:36   1577s]         --------------------------------------------------
[06/30 09:46:36   1577s]         0.000    inf    -inf     0.000      0.000    0.000
[06/30 09:46:36   1577s]         --------------------------------------------------
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         Biggest Virtual delays:
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         ---------------------------------------
[06/30 09:46:36   1577s]         Virtual    Clock Tree    Pin    Pre-CTS
[06/30 09:46:36   1577s]         Delay                           net
[06/30 09:46:36   1577s]         ---------------------------------------
[06/30 09:46:36   1577s]           (empty table)
[06/30 09:46:36   1577s]         ---------------------------------------
[06/30 09:46:36   1577s]         
[06/30 09:46:36   1577s]         Approximately balancing fragments, wire and cell delays...
[06/30 09:46:36   1577s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[06/30 09:46:36   1577s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:36   1577s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/30 09:46:36   1577s]             delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:36   1577s]             steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:36   1577s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/30 09:46:36   1577s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:36   1577s]             sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:36   1577s]             misc counts      : r=1, pp=0, mci=0
[06/30 09:46:36   1577s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:36   1577s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:36   1577s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:36   1577s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:36   1577s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1577s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:36   1577s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/30 09:46:36   1577s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/30 09:46:36   1577s]             Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:36   1577s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/30 09:46:36   1577s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:36   1577s]       Approximately balancing fragments done.
[06/30 09:46:37   1577s]       Clock DAG hash after 'Approximately balancing fragments step': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[06/30 09:46:37   1577s]         delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]         steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]       Clock DAG stats after 'Approximately balancing fragments step':
[06/30 09:46:37   1577s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]         sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]         misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[06/30 09:46:37   1577s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/30 09:46:37   1577s]         Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]     Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:46:37   1577s]     Clock DAG hash after Approximately balancing fragments: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[06/30 09:46:37   1577s]       delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after Approximately balancing fragments:
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after Approximately balancing fragments: none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after Approximately balancing fragments:
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after Approximately balancing fragments:
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]     Improving fragments clock skew...
[06/30 09:46:37   1577s]       Clock DAG hash before 'Improving fragments clock skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[06/30 09:46:37   1577s]         delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]         steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]       Clock DAG hash after 'Improving fragments clock skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[06/30 09:46:37   1577s]         delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]         steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]       Clock DAG stats after 'Improving fragments clock skew':
[06/30 09:46:37   1577s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]         sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]         misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       Clock DAG net violations after 'Improving fragments clock skew': none
[06/30 09:46:37   1577s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/30 09:46:37   1577s]         Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]       Primary reporting skew groups after 'Improving fragments clock skew':
[06/30 09:46:37   1577s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]             min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]             max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]       Skew group summary after 'Improving fragments clock skew':
[06/30 09:46:37   1577s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.1 real=0:00:00.2)
[06/30 09:46:37   1577s]   Approximately balancing step...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Approximately balancing step': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[06/30 09:46:37   1577s]       delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Resolve constraints - Approximately balancing...
[06/30 09:46:37   1577s]     Resolving skew group constraints...
[06/30 09:46:37   1577s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[06/30 09:46:37   1577s]     Resolving skew group constraints done.
[06/30 09:46:37   1577s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     Approximately balancing...
[06/30 09:46:37   1577s]       Approximately balancing, wire and cell delays...
[06/30 09:46:37   1577s]       Approximately balancing, wire and cell delays, iteration 1...
[06/30 09:46:37   1577s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[06/30 09:46:37   1577s]           delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/30 09:46:37   1577s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]           sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]           misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/30 09:46:37   1577s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/30 09:46:37   1577s]           Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/30 09:46:37   1577s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     Approximately balancing done.
[06/30 09:46:37   1577s]     Clock DAG hash after 'Approximately balancing step': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[06/30 09:46:37   1577s]       delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Approximately balancing step':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Approximately balancing step': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Approximately balancing step':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Approximately balancing step':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Approximately balancing paths...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Approximately balancing paths': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[06/30 09:46:37   1577s]       delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Added 0 buffers.
[06/30 09:46:37   1577s]     Clock DAG hash after 'Approximately balancing paths': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[06/30 09:46:37   1577s]       delay calculator: calls=5515, total_wall_time=0.656s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Approximately balancing paths':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Approximately balancing paths': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Approximately balancing paths':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Approximately balancing paths':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.2)
[06/30 09:46:37   1577s]   Stage::Polishing...
[06/30 09:46:37   1577s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:46:37   1577s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Clock DAG hash before polishing: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]   CTS services accumulated run-time stats before polishing:
[06/30 09:46:37   1577s]     delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]     steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]   Clock DAG stats before polishing:
[06/30 09:46:37   1577s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]     sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]     misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]   Clock DAG net violations before polishing: none
[06/30 09:46:37   1577s]   Clock DAG primary half-corner transition distribution before polishing:
[06/30 09:46:37   1577s]     Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]   Primary reporting skew groups before polishing:
[06/30 09:46:37   1577s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]         min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]         max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]   Skew group summary before polishing:
[06/30 09:46:37   1577s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]   
[06/30 09:46:37   1577s]   
[06/30 09:46:37   1577s]   Merging balancing drivers for power...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Merging balancing drivers for power': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Tried: 2 Succeeded: 0
[06/30 09:46:37   1577s]     Clock DAG hash after 'Merging balancing drivers for power': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Merging balancing drivers for power':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Improving clock skew...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Improving clock skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Improving clock skew':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG hash after 'Improving clock skew': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Improving clock skew':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Improving clock skew':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Improving clock skew': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Improving clock skew':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Improving clock skew':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Moving gates to reduce wire capacitance...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[06/30 09:46:37   1577s]     Iteration 1...
[06/30 09:46:37   1577s]       Artificially removing short and long paths...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Artificially removing short and long paths': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Legalizer releasing space for clock trees
[06/30 09:46:37   1577s]         Legalizing clock trees...
[06/30 09:46:37   1577s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Moving gates: 
[06/30 09:46:37   1577s]         Legalizer releasing space for clock trees
[06/30 09:46:37   1577s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/30 09:46:37   1577s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]         100% 
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     Iteration 1 done.
[06/30 09:46:37   1577s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[06/30 09:46:37   1577s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Reducing clock tree power 3...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Reducing clock tree power 3': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Artificially removing short and long paths...
[06/30 09:46:37   1577s]       Clock DAG hash before 'Artificially removing short and long paths': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/30 09:46:37   1577s]         delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]         steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[06/30 09:46:37   1577s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[06/30 09:46:37   1577s]     Resizing gates: 
[06/30 09:46:37   1577s]     Legalizer releasing space for clock trees
[06/30 09:46:37   1577s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/30 09:46:37   1577s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     100% 
[06/30 09:46:37   1577s]     Clock DAG hash after 'Reducing clock tree power 3': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Reducing clock tree power 3':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
[06/30 09:46:37   1577s]   Improving insertion delay...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Improving insertion delay': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG hash after 'Improving insertion delay': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Improving insertion delay':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Improving insertion delay': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Improving insertion delay':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Improving insertion delay':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]   Wire Opt OverFix...
[06/30 09:46:37   1577s]     Clock DAG hash before 'Wire Opt OverFix': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Wire Reduction extra effort...
[06/30 09:46:37   1577s]       Clock DAG hash before 'Wire Reduction extra effort': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[06/30 09:46:37   1577s]         delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]         steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[06/30 09:46:37   1577s]       Artificially removing short and long paths...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Artificially removing short and long paths': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Global shorten wires A0...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Global shorten wires A0': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Move For Wirelength - core...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Move For Wirelength - core': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/30 09:46:37   1577s]         Max accepted move=0.000um, total accepted move=0.000um
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Global shorten wires A1...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Global shorten wires A1': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Move For Wirelength - core...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Move For Wirelength - core': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/30 09:46:37   1577s]         Max accepted move=0.000um, total accepted move=0.000um
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Global shorten wires B...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Global shorten wires B': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Move For Wirelength - branch...
[06/30 09:46:37   1577s]         Clock DAG hash before 'Move For Wirelength - branch': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:37   1577s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[06/30 09:46:37   1577s]           delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]           steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/30 09:46:37   1577s]         Max accepted move=0.000um, total accepted move=0.000um
[06/30 09:46:37   1577s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[06/30 09:46:37   1577s]       Clock DAG hash after 'Wire Reduction extra effort': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[06/30 09:46:37   1577s]         delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]         steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/30 09:46:37   1577s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]         sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]         misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[06/30 09:46:37   1577s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[06/30 09:46:37   1577s]         Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[06/30 09:46:37   1577s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]             min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]             max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]       Skew group summary after 'Wire Reduction extra effort':
[06/30 09:46:37   1577s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:37   1577s]     Optimizing orientation...
[06/30 09:46:37   1577s]     FlipOpt...
[06/30 09:46:37   1577s]     Disconnecting clock tree from netlist...
[06/30 09:46:37   1577s]     Disconnecting clock tree from netlist done.
[06/30 09:46:37   1577s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[06/30 09:46:37   1577s]     Resynthesising clock tree into netlist...
[06/30 09:46:37   1577s]       Reset timing graph...
[06/30 09:46:37   1577s] Ignoring AAE DB Resetting ...
[06/30 09:46:37   1577s]       Reset timing graph done.
[06/30 09:46:37   1577s]     Resynthesising clock tree into netlist done.
[06/30 09:46:37   1577s]     FlipOpt done. (took cpu=0:00:00.4 real=0:00:00.5)
[06/30 09:46:37   1577s]     Optimizing orientation done. (took cpu=0:00:00.4 real=0:00:00.5)
[06/30 09:46:37   1577s]     Clock DAG hash after 'Wire Opt OverFix': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:37   1577s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[06/30 09:46:37   1577s]       delay calculator: calls=5516, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:37   1577s]       steiner router: calls=5513, total_wall_time=0.289s, mean_wall_time=0.052ms
[06/30 09:46:37   1577s]     Clock DAG stats after 'Wire Opt OverFix':
[06/30 09:46:37   1577s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:37   1577s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:37   1577s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:46:37   1577s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:37   1577s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:37   1577s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:37   1577s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:37   1577s]     Clock DAG net violations after 'Wire Opt OverFix': none
[06/30 09:46:37   1577s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[06/30 09:46:37   1577s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:37   1577s]     Primary reporting skew groups after 'Wire Opt OverFix':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:37   1577s]     Skew group summary after 'Wire Opt OverFix':
[06/30 09:46:37   1577s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:37   1577s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:37   1577s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.5)
[06/30 09:46:37   1577s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[06/30 09:46:37   1577s]   Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.7)
[06/30 09:46:37   1577s]   Stage::Updating netlist...
[06/30 09:46:37   1577s]   Reset timing graph...
[06/30 09:46:37   1577s] Ignoring AAE DB Resetting ...
[06/30 09:46:37   1577s]   Reset timing graph done.
[06/30 09:46:37   1577s]   Setting non-default rules before calling refine place.
[06/30 09:46:37   1577s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/30 09:46:37   1577s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4372.6M, EPOCH TIME: 1751291197.785926
[06/30 09:46:37   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[06/30 09:46:37   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:38   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:38   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:38   1577s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.187, REAL:0.222, MEM:4372.6M, EPOCH TIME: 1751291198.008368
[06/30 09:46:38   1577s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/30 09:46:38   1577s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:46:38   1577s]   Leaving CCOpt scope - ClockRefiner...
[06/30 09:46:38   1577s]   Assigned high priority to 0 instances.
[06/30 09:46:38   1577s]   Soft fixed 0 clock instances.
[06/30 09:46:38   1577s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[06/30 09:46:38   1577s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[06/30 09:46:38   1577s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4372.6M, EPOCH TIME: 1751291198.176877
[06/30 09:46:38   1577s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4372.6M, EPOCH TIME: 1751291198.177066
[06/30 09:46:38   1577s] Processing tracks to init pin-track alignment.
[06/30 09:46:38   1577s] z: 1, totalTracks: 1
[06/30 09:46:38   1577s] z: 3, totalTracks: 1
[06/30 09:46:38   1577s] z: 5, totalTracks: 1
[06/30 09:46:38   1577s] z: 7, totalTracks: 1
[06/30 09:46:38   1577s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:46:38   1577s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4372.6M, EPOCH TIME: 1751291198.219698
[06/30 09:46:38   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:38   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:38   1577s] 
[06/30 09:46:38   1577s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:38   1577s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:38   1578s] OPERPROF:       Starting CMU at level 4, MEM:4372.6M, EPOCH TIME: 1751291198.276909
[06/30 09:46:38   1578s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:4372.6M, EPOCH TIME: 1751291198.280136
[06/30 09:46:38   1578s] 
[06/30 09:46:38   1578s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:46:38   1578s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.065, REAL:0.069, MEM:4372.6M, EPOCH TIME: 1751291198.288812
[06/30 09:46:38   1578s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4372.6M, EPOCH TIME: 1751291198.289101
[06/30 09:46:38   1578s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4372.6M, EPOCH TIME: 1751291198.289297
[06/30 09:46:38   1578s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4372.6MB).
[06/30 09:46:38   1578s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.119, REAL:0.125, MEM:4372.6M, EPOCH TIME: 1751291198.302256
[06/30 09:46:38   1578s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.119, REAL:0.125, MEM:4372.6M, EPOCH TIME: 1751291198.302314
[06/30 09:46:38   1578s] TDRefine: refinePlace mode is spiral
[06/30 09:46:38   1578s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:46:38   1578s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.6
[06/30 09:46:38   1578s] OPERPROF: Starting Refine-Place at level 1, MEM:4372.6M, EPOCH TIME: 1751291198.306256
[06/30 09:46:38   1578s] *** Starting refinePlace (0:26:21 mem=4372.6M) ***
[06/30 09:46:38   1578s] Total net bbox length = 5.459e+05 (2.594e+05 2.865e+05) (ext = 6.285e+04)
[06/30 09:46:38   1578s] 
[06/30 09:46:38   1578s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:38   1578s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:38   1578s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:38   1578s] Set min layer with default ( 2 )
[06/30 09:46:38   1578s] Set max layer with default ( 127 )
[06/30 09:46:38   1578s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:38   1578s] Min route layer (adjusted) = 2
[06/30 09:46:38   1578s] Max route layer (adjusted) = 7
[06/30 09:46:38   1578s] Set min layer with default ( 2 )
[06/30 09:46:38   1578s] Set max layer with default ( 127 )
[06/30 09:46:38   1578s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:38   1578s] Min route layer (adjusted) = 2
[06/30 09:46:38   1578s] Max route layer (adjusted) = 7
[06/30 09:46:38   1578s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4372.6M, EPOCH TIME: 1751291198.448063
[06/30 09:46:38   1578s] Starting refinePlace ...
[06/30 09:46:38   1578s] Set min layer with default ( 2 )
[06/30 09:46:38   1578s] Set max layer with default ( 127 )
[06/30 09:46:38   1578s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:38   1578s] Min route layer (adjusted) = 2
[06/30 09:46:38   1578s] Max route layer (adjusted) = 7
[06/30 09:46:38   1578s] One DDP V2 for no tweak run.
[06/30 09:46:38   1578s] Set min layer with default ( 2 )
[06/30 09:46:38   1578s] Set max layer with default ( 127 )
[06/30 09:46:38   1578s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:38   1578s] Min route layer (adjusted) = 2
[06/30 09:46:38   1578s] Max route layer (adjusted) = 7
[06/30 09:46:38   1578s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:46:38   1578s] DDP markSite nrRow 287 nrJob 287
[06/30 09:46:38   1578s]   Spread Effort: high, standalone mode, useDDP on.
[06/30 09:46:38   1578s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4372.6MB) @(0:26:21 - 0:26:21).
[06/30 09:46:38   1578s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:38   1578s] wireLenOptFixPriorityInst 80 inst fixed
[06/30 09:46:38   1578s] 
[06/30 09:46:38   1578s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:46:38   1578s] 
[06/30 09:46:38   1578s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:46:40   1580s] 
[06/30 09:46:40   1580s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:46:40   1580s] 
[06/30 09:46:40   1580s]  Info: 0 filler has been deleted!
[06/30 09:46:40   1580s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:46:40   1580s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[06/30 09:46:40   1580s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:46:40   1580s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=4340.6MB) @(0:26:21 - 0:26:24).
[06/30 09:46:40   1580s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:40   1580s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:40   1580s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 4340.6MB
[06/30 09:46:40   1580s] Statistics of distance of Instance movement in refine placement:
[06/30 09:46:40   1580s]   maximum (X+Y) =         0.00 um
[06/30 09:46:40   1580s]   mean    (X+Y) =         0.00 um
[06/30 09:46:40   1580s] Summary Report:
[06/30 09:46:40   1580s] Instances move: 0 (out of 23403 movable)
[06/30 09:46:40   1580s] Instances flipped: 0
[06/30 09:46:40   1580s] Mean displacement: 0.00 um
[06/30 09:46:40   1580s] Max displacement: 0.00 um 
[06/30 09:46:40   1580s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:46:40   1580s] Total instances moved : 0
[06/30 09:46:40   1580s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.572, REAL:1.822, MEM:4340.6M, EPOCH TIME: 1751291200.270094
[06/30 09:46:40   1580s] Total net bbox length = 5.459e+05 (2.594e+05 2.865e+05) (ext = 6.285e+04)
[06/30 09:46:40   1580s] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4340.6MB
[06/30 09:46:40   1580s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=4340.6MB) @(0:26:21 - 0:26:24).
[06/30 09:46:40   1580s] *** Finished refinePlace (0:26:24 mem=4340.6M) ***
[06/30 09:46:40   1580s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.6
[06/30 09:46:40   1580s] OPERPROF: Finished Refine-Place at level 1, CPU:2.721, REAL:2.001, MEM:4340.6M, EPOCH TIME: 1751291200.307159
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:46:40   1580s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:46:40   1580s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4340.6M, EPOCH TIME: 1751291200.317099
[06/30 09:46:40   1580s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:46:40   1580s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:40   1580s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:40   1580s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:40   1580s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.171, REAL:0.147, MEM:4356.6M, EPOCH TIME: 1751291200.464038
[06/30 09:46:40   1580s]   ClockRefiner summary
[06/30 09:46:40   1580s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[06/30 09:46:40   1580s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[06/30 09:46:40   1580s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[06/30 09:46:40   1580s]   Restoring pStatusCts on 0 clock instances.
[06/30 09:46:40   1580s]   Revert refine place priority changes on 0 instances.
[06/30 09:46:40   1580s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.0 real=0:00:02.3)
[06/30 09:46:40   1580s]   Stage::Updating netlist done. (took cpu=0:00:03.4 real=0:00:02.7)
[06/30 09:46:40   1580s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.1 real=0:00:03.7)
[06/30 09:46:40   1580s]   CCOpt::Phase::eGRPC...
[06/30 09:46:40   1580s]   eGR Post Conditioning...
[06/30 09:46:40   1580s]     Clock implementation routing...
[06/30 09:46:40   1580s]       Leaving CCOpt scope - Routing Tools...
[06/30 09:46:40   1580s] Net route status summary:
[06/30 09:46:40   1580s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:46:40   1580s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:46:40   1580s]       Routing using eGR only...
[06/30 09:46:40   1580s]         Early Global Route - eGR only step...
[06/30 09:46:40   1580s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[06/30 09:46:40   1580s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[06/30 09:46:40   1581s] (ccopt eGR): Start to route 1 all nets
[06/30 09:46:40   1581s] (I)      Running eGR regular flow
[06/30 09:46:40   1581s] Running assign ptn pin
[06/30 09:46:40   1581s] Running config msv constraints
[06/30 09:46:40   1581s] Running pre-eGR process
[06/30 09:46:40   1581s] [PSP]    Started Early Global Route ( Curr Mem: 3.89 MB )
[06/30 09:46:40   1581s] (I)      Initializing eGR engine (clean)
[06/30 09:46:40   1581s] Set min layer with default ( 2 )
[06/30 09:46:40   1581s] Set max layer with default ( 127 )
[06/30 09:46:40   1581s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:40   1581s] Min route layer (adjusted) = 2
[06/30 09:46:40   1581s] Max route layer (adjusted) = 7
[06/30 09:46:40   1581s] (I)      clean place blk overflow:
[06/30 09:46:40   1581s] (I)      H : enabled 1.00 0
[06/30 09:46:40   1581s] (I)      V : enabled 1.00 0
[06/30 09:46:40   1581s] (I)      Initializing eGR engine (clean)
[06/30 09:46:40   1581s] Set min layer with default ( 2 )
[06/30 09:46:40   1581s] Set max layer with default ( 127 )
[06/30 09:46:40   1581s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:40   1581s] Min route layer (adjusted) = 2
[06/30 09:46:40   1581s] Max route layer (adjusted) = 7
[06/30 09:46:40   1581s] (I)      clean place blk overflow:
[06/30 09:46:40   1581s] (I)      H : enabled 1.00 0
[06/30 09:46:40   1581s] (I)      V : enabled 1.00 0
[06/30 09:46:40   1581s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.89 MB )
[06/30 09:46:40   1581s] (I)      Running eGR Cong Clean flow
[06/30 09:46:40   1581s] (I)      # wire layers (front) : 8
[06/30 09:46:40   1581s] (I)      # wire layers (back)  : 0
[06/30 09:46:40   1581s] (I)      min wire layer : 1
[06/30 09:46:40   1581s] (I)      max wire layer : 7
[06/30 09:46:40   1581s] (I)      # cut layers (front) : 7
[06/30 09:46:40   1581s] (I)      # cut layers (back)  : 0
[06/30 09:46:40   1581s] (I)      min cut layer : 1
[06/30 09:46:40   1581s] (I)      max cut layer : 6
[06/30 09:46:40   1581s] (I)      ================================= Layers =================================
[06/30 09:46:40   1581s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:40   1581s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:46:40   1581s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:40   1581s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:46:40   1581s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:46:40   1581s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:46:40   1581s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:46:40   1581s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:46:40   1581s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:46:40   1581s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:46:40   1581s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:46:40   1581s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:40   1581s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:46:40   1581s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:46:40   1581s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:46:40   1581s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:46:40   1581s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:40   1581s] (I)      Started Import and model ( Curr Mem: 3.89 MB )
[06/30 09:46:41   1581s] (I)      == Non-default Options ==
[06/30 09:46:41   1581s] (I)      Clean congestion better                            : true
[06/30 09:46:41   1581s] (I)      Estimate vias on DPT layer                         : true
[06/30 09:46:41   1581s] (I)      Rerouting rounds                                   : 10
[06/30 09:46:41   1581s] (I)      Clean congestion layer assignment rounds           : 3
[06/30 09:46:41   1581s] (I)      Layer constraints as soft constraints              : true
[06/30 09:46:41   1581s] (I)      Soft top layer                                     : true
[06/30 09:46:41   1581s] (I)      Skip prospective layer relax nets                  : true
[06/30 09:46:41   1581s] (I)      Better NDR handling                                : true
[06/30 09:46:41   1581s] (I)      Improved NDR modeling in LA                        : true
[06/30 09:46:41   1581s] (I)      Routing cost fix for NDR handling                  : true
[06/30 09:46:41   1581s] (I)      Block tracks for preroutes                         : true
[06/30 09:46:41   1581s] (I)      Assign IRoute by net group key                     : true
[06/30 09:46:41   1581s] (I)      Block unroutable channels                          : true
[06/30 09:46:41   1581s] (I)      Block unroutable channels 3D                       : true
[06/30 09:46:41   1581s] (I)      Bound layer relaxed segment wl                     : true
[06/30 09:46:41   1581s] (I)      Blocked pin reach length threshold                 : 2
[06/30 09:46:41   1581s] (I)      Check blockage within NDR space in TA              : true
[06/30 09:46:41   1581s] (I)      Skip must join for term with via pillar            : true
[06/30 09:46:41   1581s] (I)      Model find APA for IO pin                          : true
[06/30 09:46:41   1581s] (I)      On pin location for off pin term                   : true
[06/30 09:46:41   1581s] (I)      Handle EOL spacing                                 : true
[06/30 09:46:41   1581s] (I)      Merge PG vias by gap                               : true
[06/30 09:46:41   1581s] (I)      Maximum routing layer                              : 7
[06/30 09:46:41   1581s] (I)      Top routing layer                                  : 7
[06/30 09:46:41   1581s] (I)      Ignore routing layer                               : true
[06/30 09:46:41   1581s] (I)      Route selected nets only                           : true
[06/30 09:46:41   1581s] (I)      Refine MST                                         : true
[06/30 09:46:41   1581s] (I)      Honor PRL                                          : true
[06/30 09:46:41   1581s] (I)      Strong congestion aware                            : true
[06/30 09:46:41   1581s] (I)      Improved initial location for IRoutes              : true
[06/30 09:46:41   1581s] (I)      Multi panel TA                                     : true
[06/30 09:46:41   1581s] (I)      Penalize wire overlap                              : true
[06/30 09:46:41   1581s] (I)      Expand small instance blockage                     : true
[06/30 09:46:41   1581s] (I)      Reduce via in TA                                   : true
[06/30 09:46:41   1581s] (I)      SS-aware routing                                   : true
[06/30 09:46:41   1581s] (I)      Improve tree edge sharing                          : true
[06/30 09:46:41   1581s] (I)      Improve 2D via estimation                          : true
[06/30 09:46:41   1581s] (I)      Refine Steiner tree                                : true
[06/30 09:46:41   1581s] (I)      Build spine tree                                   : true
[06/30 09:46:41   1581s] (I)      Model pass through capacity                        : true
[06/30 09:46:41   1581s] (I)      Extend blockages by a half GCell                   : true
[06/30 09:46:41   1581s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[06/30 09:46:41   1581s] (I)      Consider pin shapes                                : true
[06/30 09:46:41   1581s] (I)      Consider pin shapes for all nodes                  : true
[06/30 09:46:41   1581s] (I)      Consider NR APA                                    : true
[06/30 09:46:41   1581s] (I)      Consider IO pin shape                              : true
[06/30 09:46:41   1581s] (I)      Fix pin connection bug                             : true
[06/30 09:46:41   1581s] (I)      Consider layer RC for local wires                  : true
[06/30 09:46:41   1581s] (I)      Honor layer constraint                             : true
[06/30 09:46:41   1581s] (I)      Route to clock mesh pin                            : true
[06/30 09:46:41   1581s] (I)      LA-aware pin escape length                         : 2
[06/30 09:46:41   1581s] (I)      Connect multiple ports                             : true
[06/30 09:46:41   1581s] (I)      Split for must join                                : true
[06/30 09:46:41   1581s] (I)      Number of threads                                  : 2
[06/30 09:46:41   1581s] (I)      Routing effort level                               : 10000
[06/30 09:46:41   1581s] (I)      Prefer layer length threshold                      : 8
[06/30 09:46:41   1581s] (I)      Overflow penalty cost                              : 10
[06/30 09:46:41   1581s] (I)      A-star cost                                        : 0.300000
[06/30 09:46:41   1581s] (I)      Misalignment cost                                  : 10.000000
[06/30 09:46:41   1581s] (I)      Threshold for short IRoute                         : 6
[06/30 09:46:41   1581s] (I)      Via cost during post routing                       : 1.000000
[06/30 09:46:41   1581s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/30 09:46:41   1581s] (I)      Source-to-sink ratio                               : 0.300000
[06/30 09:46:41   1581s] (I)      Scenic ratio bound                                 : 3.000000
[06/30 09:46:41   1581s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/30 09:46:41   1581s] (I)      Net layer relax scenic ratio                       : 1.250000
[06/30 09:46:41   1581s] (I)      Layer demotion scenic scale                        : 1.000000
[06/30 09:46:41   1581s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/30 09:46:41   1581s] (I)      PG-aware similar topology routing                  : true
[06/30 09:46:41   1581s] (I)      Maze routing via cost fix                          : true
[06/30 09:46:41   1581s] (I)      Apply PRL on PG terms                              : true
[06/30 09:46:41   1581s] (I)      Apply PRL on obs objects                           : true
[06/30 09:46:41   1581s] (I)      Handle range-type spacing rules                    : true
[06/30 09:46:41   1581s] (I)      PG gap threshold multiplier                        : 10.000000
[06/30 09:46:41   1581s] (I)      Parallel spacing query fix                         : true
[06/30 09:46:41   1581s] (I)      Force source to root IR                            : true
[06/30 09:46:41   1581s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/30 09:46:41   1581s] (I)      Multi-pass Schedule                                : {{} {} {}}
[06/30 09:46:41   1581s] (I)      Route tie net to shape                             : auto
[06/30 09:46:41   1581s] (I)      Do not relax to DPT layer                          : true
[06/30 09:46:41   1581s] (I)      No DPT in post routing                             : true
[06/30 09:46:41   1581s] (I)      Modeling PG via merging fix                        : true
[06/30 09:46:41   1581s] (I)      Shield aware TA                                    : true
[06/30 09:46:41   1581s] (I)      Strong shield aware TA                             : true
[06/30 09:46:41   1581s] (I)      Overflow calculation fix in LA                     : true
[06/30 09:46:41   1581s] (I)      Post routing fix                                   : true
[06/30 09:46:41   1581s] (I)      Strong post routing                                : true
[06/30 09:46:41   1581s] (I)      Violation on path threshold                        : 1
[06/30 09:46:41   1581s] (I)      Pass through capacity modeling                     : true
[06/30 09:46:41   1581s] (I)      Read layer and via RC                              : true
[06/30 09:46:41   1581s] (I)      Select the non-relaxed segments in post routing stage : true
[06/30 09:46:41   1581s] (I)      Select term pin box for io pin                     : true
[06/30 09:46:41   1581s] (I)      Penalize NDR sharing                               : true
[06/30 09:46:41   1581s] (I)      Enable special modeling                            : false
[06/30 09:46:41   1581s] (I)      Keep fixed segments                                : true
[06/30 09:46:41   1581s] (I)      Reorder net groups by key                          : true
[06/30 09:46:41   1581s] (I)      Increase net scenic ratio                          : true
[06/30 09:46:41   1581s] (I)      Method to set GCell size                           : row
[06/30 09:46:41   1581s] (I)      Connect multiple ports and must join fix           : true
[06/30 09:46:41   1581s] (I)      Avoid high resistance layers                       : true
[06/30 09:46:41   1581s] (I)      Segment length threshold                           : 1
[06/30 09:46:41   1581s] (I)      Model find APA for IO pin fix                      : true
[06/30 09:46:41   1581s] (I)      Avoid connecting non-metal layers                  : true
[06/30 09:46:41   1581s] (I)      Use track pitch for NDR                            : true
[06/30 09:46:41   1581s] (I)      Decide max and min layer to relax with layer difference : true
[06/30 09:46:41   1581s] (I)      Handle non-default track width                     : false
[06/30 09:46:41   1581s] (I)      Block unroutable channels fix                      : true
[06/30 09:46:41   1581s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:46:41   1581s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:46:41   1581s] (I)      ============== Pin Summary ==============
[06/30 09:46:41   1581s] (I)      +-------+--------+---------+------------+
[06/30 09:46:41   1581s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:46:41   1581s] (I)      +-------+--------+---------+------------+
[06/30 09:46:41   1581s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:46:41   1581s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:46:41   1581s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:46:41   1581s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:46:41   1581s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:46:41   1581s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:46:41   1581s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:46:41   1581s] (I)      +-------+--------+---------+------------+
[06/30 09:46:41   1581s] (I)      Custom ignore net properties:
[06/30 09:46:41   1581s] (I)      1 : NotLegal
[06/30 09:46:41   1581s] (I)      2 : NotSelected
[06/30 09:46:41   1581s] (I)      Default ignore net properties:
[06/30 09:46:41   1581s] (I)      1 : Special
[06/30 09:46:41   1581s] (I)      2 : Analog
[06/30 09:46:41   1581s] (I)      3 : Fixed
[06/30 09:46:41   1581s] (I)      4 : Skipped
[06/30 09:46:41   1581s] (I)      5 : MixedSignal
[06/30 09:46:41   1581s] (I)      Prerouted net properties:
[06/30 09:46:41   1581s] (I)      1 : NotLegal
[06/30 09:46:41   1581s] (I)      2 : Special
[06/30 09:46:41   1581s] (I)      3 : Analog
[06/30 09:46:41   1581s] (I)      4 : Fixed
[06/30 09:46:41   1581s] (I)      5 : Skipped
[06/30 09:46:41   1581s] (I)      6 : MixedSignal
[06/30 09:46:41   1581s] [NR-eGR] Early global route reroute 1 out of 25022 routable nets
[06/30 09:46:41   1581s] (I)      Use row-based GCell size
[06/30 09:46:41   1581s] (I)      Use row-based GCell align
[06/30 09:46:41   1581s] (I)      layer 0 area = 90000
[06/30 09:46:41   1581s] (I)      layer 1 area = 144000
[06/30 09:46:41   1581s] (I)      layer 2 area = 144000
[06/30 09:46:41   1581s] (I)      layer 3 area = 144000
[06/30 09:46:41   1581s] (I)      layer 4 area = 144000
[06/30 09:46:41   1581s] (I)      layer 5 area = 0
[06/30 09:46:41   1581s] (I)      layer 6 area = 0
[06/30 09:46:41   1581s] (I)      GCell unit size   : 3780
[06/30 09:46:41   1581s] (I)      GCell multiplier  : 1
[06/30 09:46:41   1581s] (I)      GCell row height  : 3780
[06/30 09:46:41   1581s] (I)      Actual row height : 3780
[06/30 09:46:41   1581s] (I)      GCell align ref   : 425480 425420
[06/30 09:46:41   1581s] [NR-eGR] Track table information for default rule: 
[06/30 09:46:41   1581s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:46:41   1581s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:46:41   1581s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:46:41   1581s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:46:41   1581s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:46:41   1581s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:46:41   1581s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:46:41   1581s] (I)      ================ Default via =================
[06/30 09:46:41   1581s] (I)      +---+-------------------+--------------------+
[06/30 09:46:41   1581s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:46:41   1581s] (I)      +---+-------------------+--------------------+
[06/30 09:46:41   1581s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:46:41   1581s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:46:41   1581s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:46:41   1581s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:46:41   1581s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:46:41   1581s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:46:41   1581s] (I)      +---+-------------------+--------------------+
[06/30 09:46:41   1581s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:46:41   1581s] [NR-eGR] Read 63130 PG shapes
[06/30 09:46:41   1581s] [NR-eGR] Read 0 clock shapes
[06/30 09:46:41   1581s] [NR-eGR] Read 0 other shapes
[06/30 09:46:41   1581s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:46:41   1581s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:46:41   1581s] [NR-eGR] #Instance Blockages : 30474
[06/30 09:46:41   1581s] [NR-eGR] #PG Blockages       : 63130
[06/30 09:46:41   1581s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:46:41   1581s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:46:41   1581s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:46:41   1581s] [NR-eGR] #Other Blockages    : 0
[06/30 09:46:41   1581s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:46:41   1581s] [NR-eGR] #prerouted nets         : 0
[06/30 09:46:41   1581s] [NR-eGR] #prerouted special nets : 0
[06/30 09:46:41   1581s] [NR-eGR] #prerouted wires        : 0
[06/30 09:46:41   1581s] [NR-eGR] Read 25022 nets ( ignored 25021 )
[06/30 09:46:41   1581s] (I)        Front-side 25022 ( ignored 25021 )
[06/30 09:46:41   1581s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:46:41   1581s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:46:41   1581s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[06/30 09:46:41   1581s] [NR-eGR] #via pillars        : 0
[06/30 09:46:41   1581s] [NR-eGR] #must join all port : 0
[06/30 09:46:41   1581s] [NR-eGR] #multiple ports     : 0
[06/30 09:46:41   1581s] [NR-eGR] #has must join      : 0
[06/30 09:46:41   1581s] (I)      handle routing halo
[06/30 09:46:41   1581s] (I)      Reading macro buffers
[06/30 09:46:41   1581s] (I)      Number of macro buffers: 0
[06/30 09:46:41   1581s] (I)      ============ RC Report:  =============
[06/30 09:46:41   1581s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[06/30 09:46:41   1581s] (I)      --------------------------------------
[06/30 09:46:41   1581s] (I)          Metal2         0.515        0.266 
[06/30 09:46:41   1581s] (I)          Metal3         0.515        0.254 
[06/30 09:46:41   1581s] (I)          Metal4         0.515        0.266 
[06/30 09:46:41   1581s] (I)          Metal5         0.515        0.254 
[06/30 09:46:41   1581s] (I)       TopMetal1         0.013        0.320 
[06/30 09:46:41   1581s] (I)       TopMetal2         0.007        0.307 
[06/30 09:46:41   1581s] (I)      ============ RC Report:  =============
[06/30 09:46:41   1581s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[06/30 09:46:41   1581s] (I)      --------------------------------------
[06/30 09:46:41   1581s] (I)          Metal2         0.515        0.180 
[06/30 09:46:41   1581s] (I)          Metal3         0.515        0.172 
[06/30 09:46:41   1581s] (I)          Metal4         0.515        0.180 
[06/30 09:46:41   1581s] (I)          Metal5         0.515        0.172 
[06/30 09:46:41   1581s] (I)       TopMetal1         0.013        0.304 
[06/30 09:46:41   1581s] (I)       TopMetal2         0.007        0.243 
[06/30 09:46:41   1581s] (I)      early_global_route_priority property id does not exist.
[06/30 09:46:41   1581s] (I)      Read Num Blocks=100715  Num Prerouted Wires=0  Num CS=0
[06/30 09:46:41   1581s] (I)      Layer 1 (H) : #blockages 20997 : #preroutes 0
[06/30 09:46:41   1581s] (I)      Layer 2 (V) : #blockages 14507 : #preroutes 0
[06/30 09:46:41   1581s] (I)      Layer 3 (H) : #blockages 30709 : #preroutes 0
[06/30 09:46:41   1581s] (I)      Layer 4 (V) : #blockages 21245 : #preroutes 0
[06/30 09:46:41   1581s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:46:41   1582s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:46:41   1582s] (I)      Moved 1 terms for better access 
[06/30 09:46:41   1582s] (I)      Number of ignored nets                =  25021
[06/30 09:46:41   1582s] (I)      Number of connected nets              =      0
[06/30 09:46:41   1582s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:46:41   1582s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:46:41   1582s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:46:41   1582s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:46:41   1582s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:46:41   1582s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:46:41   1582s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:46:41   1582s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[06/30 09:46:41   1582s] (I)      Ndr track 0 does not exist
[06/30 09:46:41   1582s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:46:41   1582s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:46:41   1582s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:46:41   1582s] (I)      Site width          :   480  (dbu)
[06/30 09:46:41   1582s] (I)      Row height          :  3780  (dbu)
[06/30 09:46:41   1582s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:46:41   1582s] (I)      GCell width         :  3780  (dbu)
[06/30 09:46:41   1582s] (I)      GCell height        :  3780  (dbu)
[06/30 09:46:41   1582s] (I)      Grid                :   491   512     7
[06/30 09:46:41   1582s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:46:41   1582s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:46:41   1582s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:46:41   1582s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:46:41   1582s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:46:41   1582s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:46:41   1582s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:46:41   1582s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:46:41   1582s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:46:41   1582s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:46:41   1582s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:46:41   1582s] (I)      --------------------------------------------------------
[06/30 09:46:41   1582s] 
[06/30 09:46:41   1582s] [NR-eGR] ============ Routing rule table ============
[06/30 09:46:41   1582s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[06/30 09:46:41   1582s] [NR-eGR] ========================================
[06/30 09:46:41   1582s] [NR-eGR] 
[06/30 09:46:41   1582s] (I)      ======== NDR :  =========
[06/30 09:46:41   1582s] (I)      +--------------+--------+
[06/30 09:46:41   1582s] (I)      |           ID |      1 |
[06/30 09:46:41   1582s] (I)      |      Default |     no |
[06/30 09:46:41   1582s] (I)      |  Clk Special |     no |
[06/30 09:46:41   1582s] (I)      | Hard spacing |     no |
[06/30 09:46:41   1582s] (I)      |    NDR track | (none) |
[06/30 09:46:41   1582s] (I)      |      NDR via | (none) |
[06/30 09:46:41   1582s] (I)      |  Extra space |      1 |
[06/30 09:46:41   1582s] (I)      |      Shields |      0 |
[06/30 09:46:41   1582s] (I)      |   Demand (H) |      2 |
[06/30 09:46:41   1582s] (I)      |   Demand (V) |      2 |
[06/30 09:46:41   1582s] (I)      |        #Nets |      1 |
[06/30 09:46:41   1582s] (I)      +--------------+--------+
[06/30 09:46:41   1582s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:41   1582s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:46:41   1582s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:41   1582s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[06/30 09:46:41   1582s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[06/30 09:46:41   1582s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[06/30 09:46:41   1582s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[06/30 09:46:41   1582s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[06/30 09:46:41   1582s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[06/30 09:46:41   1582s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:41   1582s] (I)      =============== Blocked Tracks ===============
[06/30 09:46:41   1582s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:41   1582s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:46:41   1582s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:41   1582s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:46:41   1582s] (I)      |     2 | 2262528 |   917414 |        40.55% |
[06/30 09:46:41   1582s] (I)      |     3 | 1978368 |  1189612 |        60.13% |
[06/30 09:46:41   1582s] (I)      |     4 | 2262528 |  1293707 |        57.18% |
[06/30 09:46:41   1582s] (I)      |     5 | 1978368 |  1190576 |        60.18% |
[06/30 09:46:41   1582s] (I)      |     6 |  377088 |   250099 |        66.32% |
[06/30 09:46:41   1582s] (I)      |     7 |  237056 |   125661 |        53.01% |
[06/30 09:46:41   1582s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:41   1582s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.80 sec, Curr Mem: 3.92 MB )
[06/30 09:46:41   1582s] (I)      Reset routing kernel
[06/30 09:46:41   1582s] (I)      Started Global Routing ( Curr Mem: 3.92 MB )
[06/30 09:46:41   1582s] (I)      totalPins=82  totalGlobalPin=81 (98.78%)
[06/30 09:46:41   1582s] (I)      ================= Net Group Info =================
[06/30 09:46:41   1582s] (I)      +----+----------------+--------------+-----------+
[06/30 09:46:41   1582s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/30 09:46:41   1582s] (I)      +----+----------------+--------------+-----------+
[06/30 09:46:41   1582s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[06/30 09:46:41   1582s] (I)      +----+----------------+--------------+-----------+
[06/30 09:46:41   1582s] (I)      total 2D Cap : 1803765 = (1001302 H, 802463 V)
[06/30 09:46:41   1582s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:46:41   1582s] (I)      init route region map
[06/30 09:46:41   1582s] (I)      #blocked GCells = 120122
[06/30 09:46:41   1582s] (I)      #regions = 787
[06/30 09:46:41   1582s] (I)      init safety region map
[06/30 09:46:41   1582s] (I)      #blocked GCells = 120122
[06/30 09:46:41   1582s] (I)      #regions = 787
[06/30 09:46:41   1582s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:41   1582s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1a Route ============
[06/30 09:46:41   1582s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[06/30 09:46:41   1582s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1b Route ============
[06/30 09:46:41   1582s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:41   1582s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.521260e+03um
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1c Route ============
[06/30 09:46:41   1582s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1d Route ============
[06/30 09:46:41   1582s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1e Route ============
[06/30 09:46:41   1582s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:41   1582s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.521260e+03um
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1f Route ============
[06/30 09:46:41   1582s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1g Route ============
[06/30 09:46:41   1582s] (I)      Usage: 663 = (276 H, 387 V) = (0.03% H, 0.05% V) = (1.043e+03um H, 1.463e+03um V)
[06/30 09:46:41   1582s] (I)      #Nets         : 1
[06/30 09:46:41   1582s] (I)      #Relaxed nets : 1
[06/30 09:46:41   1582s] (I)      Wire length   : 0
[06/30 09:46:41   1582s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1h Route ============
[06/30 09:46:41   1582s] (I)      Usage: 663 = (276 H, 387 V) = (0.03% H, 0.05% V) = (1.043e+03um H, 1.463e+03um V)
[06/30 09:46:41   1582s] (I)      
[06/30 09:46:41   1582s] (I)      ============  Phase 1l Route ============
[06/30 09:46:41   1582s] (I)      total 2D Cap : 2607596 = (1001302 H, 1606294 V)
[06/30 09:46:41   1582s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:46:41   1582s] (I)      init route region map
[06/30 09:46:42   1582s] (I)      #blocked GCells = 119698
[06/30 09:46:42   1582s] (I)      #regions = 851
[06/30 09:46:42   1582s] (I)      init safety region map
[06/30 09:46:42   1582s] (I)      #blocked GCells = 119698
[06/30 09:46:42   1582s] (I)      #regions = 851
[06/30 09:46:42   1582s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:42   1582s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1a Route ============
[06/30 09:46:42   1582s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[06/30 09:46:42   1582s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1b Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:42   1582s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.027400e+03um
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1c Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1d Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1e Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:42   1582s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.027400e+03um
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1f Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1g Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1326 = (551 H, 775 V) = (0.06% H, 0.05% V) = (2.083e+03um H, 2.930e+03um V)
[06/30 09:46:42   1582s] (I)      #Nets         : 1
[06/30 09:46:42   1582s] (I)      #Relaxed nets : 1
[06/30 09:46:42   1582s] (I)      Wire length   : 0
[06/30 09:46:42   1582s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1h Route ============
[06/30 09:46:42   1582s] (I)      Usage: 1326 = (551 H, 775 V) = (0.06% H, 0.05% V) = (2.083e+03um H, 2.930e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1l Route ============
[06/30 09:46:42   1582s] (I)      routed 77 hard fixed segments
[06/30 09:46:42   1582s] (I)      total 2D Cap : 3979671 = (2373377 H, 1606294 V)
[06/30 09:46:42   1582s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:46:42   1582s] (I)      init route region map
[06/30 09:46:42   1582s] (I)      #blocked GCells = 88043
[06/30 09:46:42   1582s] (I)      #regions = 1405
[06/30 09:46:42   1582s] (I)      init safety region map
[06/30 09:46:42   1582s] (I)      #blocked GCells = 88043
[06/30 09:46:42   1582s] (I)      #regions = 1405
[06/30 09:46:42   1582s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:42   1582s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1a Route ============
[06/30 09:46:42   1582s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[06/30 09:46:42   1582s] (I)      Usage: 2650 = (1099 H, 1551 V) = (0.05% H, 0.10% V) = (4.154e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1b Route ============
[06/30 09:46:42   1582s] (I)      Usage: 2650 = (1099 H, 1551 V) = (0.05% H, 0.10% V) = (4.154e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.001700e+04um
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1c Route ============
[06/30 09:46:42   1582s] (I)      Level2 Grid: 99 x 103
[06/30 09:46:42   1582s] (I)      Usage: 2650 = (1099 H, 1551 V) = (0.05% H, 0.10% V) = (4.154e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1d Route ============
[06/30 09:46:42   1582s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1e Route ============
[06/30 09:46:42   1582s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.002834e+04um
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1f Route ============
[06/30 09:46:42   1582s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1g Route ============
[06/30 09:46:42   1582s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1h Route ============
[06/30 09:46:42   1582s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] (I)      ============  Phase 1l Route ============
[06/30 09:46:42   1582s] (I)      
[06/30 09:46:42   1582s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:46:42   1582s] [NR-eGR]                        OverCon            
[06/30 09:46:42   1582s] [NR-eGR]                         #Gcell     %Gcell
[06/30 09:46:42   1582s] [NR-eGR]        Layer             (1-0)    OverCon
[06/30 09:46:42   1582s] [NR-eGR] ----------------------------------------------
[06/30 09:46:42   1582s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR] ----------------------------------------------
[06/30 09:46:42   1582s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/30 09:46:42   1582s] [NR-eGR] 
[06/30 09:46:42   1582s] (I)      Finished Global Routing ( CPU: 0.79 sec, Real: 0.84 sec, Curr Mem: 3.92 MB )
[06/30 09:46:42   1582s] (I)      Updating congestion map
[06/30 09:46:42   1582s] (I)      total 2D Cap : 4252263 = (2518790 H, 1733473 V)
[06/30 09:46:42   1583s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/30 09:46:42   1583s] (I)      Running track assignment and export wires
[06/30 09:46:42   1583s] (I)      Delete wires for 1 nets 
[06/30 09:46:42   1583s] (I)      ============= Track Assignment ============
[06/30 09:46:42   1583s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.91 MB )
[06/30 09:46:42   1583s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:46:42   1583s] (I)      Run Multi-thread track assignment
[06/30 09:46:42   1583s] (I)      Finished Track Assignment (2T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.92 MB )
[06/30 09:46:42   1583s] (I)      Started Export ( Curr Mem: 3.92 MB )
[06/30 09:46:42   1583s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:46:42   1583s] [NR-eGR] Total eGR-routed clock nets wire length: 2546um, number of vias: 264
[06/30 09:46:42   1583s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:42   1583s] [NR-eGR] Report for selected net(s) only.
[06/30 09:46:42   1583s] [NR-eGR]                    Length (um)  Vias 
[06/30 09:46:42   1583s] [NR-eGR] -------------------------------------
[06/30 09:46:42   1583s] [NR-eGR]  Metal1     (1V)             0    80 
[06/30 09:46:42   1583s] [NR-eGR]  Metal2     (2H)            94   105 
[06/30 09:46:42   1583s] [NR-eGR]  Metal3     (3V)           398    67 
[06/30 09:46:42   1583s] [NR-eGR]  Metal4     (4H)           970    12 
[06/30 09:46:42   1583s] [NR-eGR]  Metal5     (5V)          1084     0 
[06/30 09:46:42   1583s] [NR-eGR]  TopMetal1  (6H)             0     0 
[06/30 09:46:42   1583s] [NR-eGR]  TopMetal2  (7V)             0     0 
[06/30 09:46:42   1583s] [NR-eGR] -------------------------------------
[06/30 09:46:42   1583s] [NR-eGR]             Total         2546   264 
[06/30 09:46:42   1583s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:42   1583s] [NR-eGR] Total half perimeter of net bounding box: 1742um
[06/30 09:46:42   1583s] [NR-eGR] Total length: 2546um, number of vias: 264
[06/30 09:46:42   1583s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:42   1583s] [NR-eGR] Total routed clock nets wire length: 2546um, number of vias: 264
[06/30 09:46:42   1583s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:42   1583s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:46:42   1583s] [NR-eGR] ---------------------------------------
[06/30 09:46:42   1583s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:46:42   1583s] [NR-eGR]  Metal2     (2H)        294364  111301 
[06/30 09:46:42   1583s] [NR-eGR]  Metal3     (3V)        335425    6773 
[06/30 09:46:42   1583s] [NR-eGR]  Metal4     (4H)        103283    3058 
[06/30 09:46:42   1583s] [NR-eGR]  Metal5     (5V)         69147      16 
[06/30 09:46:42   1583s] [NR-eGR]  TopMetal1  (6H)             5       0 
[06/30 09:46:42   1583s] [NR-eGR]  TopMetal2  (7V)             0       0 
[06/30 09:46:42   1583s] [NR-eGR] ---------------------------------------
[06/30 09:46:42   1583s] [NR-eGR]             Total       802224  200731 
[06/30 09:46:42   1583s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:42   1583s] [NR-eGR] Total half perimeter of net bounding box: 545923um
[06/30 09:46:42   1583s] [NR-eGR] Total length: 802224um, number of vias: 200731
[06/30 09:46:42   1583s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:43   1583s] (I)      == Layer wire length by net rule ==
[06/30 09:46:43   1583s] (I)                          Default 
[06/30 09:46:43   1583s] (I)      ----------------------------
[06/30 09:46:43   1583s] (I)       Metal1     (1V)        0um 
[06/30 09:46:43   1583s] (I)       Metal2     (2H)   294364um 
[06/30 09:46:43   1583s] (I)       Metal3     (3V)   335425um 
[06/30 09:46:43   1583s] (I)       Metal4     (4H)   103283um 
[06/30 09:46:43   1583s] (I)       Metal5     (5V)    69147um 
[06/30 09:46:43   1583s] (I)       TopMetal1  (6H)        5um 
[06/30 09:46:43   1583s] (I)       TopMetal2  (7V)        0um 
[06/30 09:46:43   1583s] (I)      ----------------------------
[06/30 09:46:43   1583s] (I)                  Total  802224um 
[06/30 09:46:43   1583s] (I)      == Layer via count by net rule ==
[06/30 09:46:43   1583s] (I)                         Default 
[06/30 09:46:43   1583s] (I)      ---------------------------
[06/30 09:46:43   1583s] (I)       Metal1     (1V)     79583 
[06/30 09:46:43   1583s] (I)       Metal2     (2H)    111301 
[06/30 09:46:43   1583s] (I)       Metal3     (3V)      6773 
[06/30 09:46:43   1583s] (I)       Metal4     (4H)      3058 
[06/30 09:46:43   1583s] (I)       Metal5     (5V)        16 
[06/30 09:46:43   1583s] (I)       TopMetal1  (6H)         0 
[06/30 09:46:43   1583s] (I)       TopMetal2  (7V)         0 
[06/30 09:46:43   1583s] (I)      ---------------------------
[06/30 09:46:43   1583s] (I)                  Total   200731 
[06/30 09:46:43   1583s] (I)      Finished Export ( CPU: 0.29 sec, Real: 0.26 sec, Curr Mem: 3.92 MB )
[06/30 09:46:43   1583s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:46:43   1583s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.19 sec, Real: 2.24 sec, Curr Mem: 3.92 MB )
[06/30 09:46:43   1583s] [NR-eGR] Finished Early Global Route ( CPU: 2.22 sec, Real: 2.28 sec, Curr Mem: 3.89 MB )
[06/30 09:46:43   1583s] (I)      ========================================= Runtime Summary ==========================================
[06/30 09:46:43   1583s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[06/30 09:46:43   1583s] (I)      ----------------------------------------------------------------------------------------------------
[06/30 09:46:43   1583s] (I)       Early Global Route                             100.00%  878.09 sec  880.37 sec  2.27 sec  2.22 sec 
[06/30 09:46:43   1583s] (I)       +-Early Global Route kernel                     98.65%  878.12 sec  880.36 sec  2.24 sec  2.19 sec 
[06/30 09:46:43   1583s] (I)       | +-Import and model                            35.14%  878.13 sec  878.93 sec  0.80 sec  0.77 sec 
[06/30 09:46:43   1583s] (I)       | | +-Create place DB                           13.64%  878.13 sec  878.44 sec  0.31 sec  0.29 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Import place data                       13.63%  878.13 sec  878.44 sec  0.31 sec  0.29 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Read instances and placement           4.28%  878.13 sec  878.23 sec  0.10 sec  0.09 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Read nets                              9.27%  878.23 sec  878.44 sec  0.21 sec  0.20 sec 
[06/30 09:46:43   1583s] (I)       | | +-Create route DB                           19.97%  878.44 sec  878.89 sec  0.45 sec  0.44 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Import route data (2T)                  19.90%  878.44 sec  878.89 sec  0.45 sec  0.44 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.75%  878.50 sec  878.54 sec  0.04 sec  0.04 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read routing blockages               0.00%  878.50 sec  878.50 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read bump blockages                  0.00%  878.50 sec  878.50 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read instance blockages              0.69%  878.50 sec  878.51 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read PG blockages                    0.98%  878.52 sec  878.54 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | | | +-Allocate memory for PG via list    0.15%  878.52 sec  878.52 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read clock blockages                 0.00%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read other blockages                 0.00%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read halo blockages                  0.03%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Read boundary cut boxes              0.00%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Read blackboxes                        0.00%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Read prerouted                         0.02%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Read nets                              0.04%  878.54 sec  878.54 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Set up via pillars                     0.00%  878.55 sec  878.55 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Set up RC info                         0.09%  878.55 sec  878.55 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Initialize 3D grid graph               1.20%  878.55 sec  878.58 sec  0.03 sec  0.03 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Model blockage capacity               12.76%  878.58 sec  878.87 sec  0.29 sec  0.28 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Initialize 3D capacity              12.09%  878.58 sec  878.85 sec  0.27 sec  0.26 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Move terms for access (2T)             0.07%  878.89 sec  878.89 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Read aux data                              0.00%  878.89 sec  878.89 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Others data preparation                    0.01%  878.89 sec  878.89 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Create route kernel                        1.07%  878.89 sec  878.92 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | +-Global Routing                              36.83%  878.93 sec  879.77 sec  0.84 sec  0.79 sec 
[06/30 09:46:43   1583s] (I)       | | +-Initialization                             0.94%  878.93 sec  878.95 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | +-Net group 1                                8.95%  878.95 sec  879.16 sec  0.20 sec  0.20 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Generate topology (2T)                   0.15%  878.95 sec  878.96 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1a                                 0.64%  879.10 sec  879.12 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Pattern routing (2T)                   0.14%  879.11 sec  879.11 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.46%  879.11 sec  879.12 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1b                                 0.45%  879.12 sec  879.13 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Monotonic routing (2T)                 0.34%  879.12 sec  879.13 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1c                                 0.00%  879.13 sec  879.13 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1d                                 0.00%  879.13 sec  879.13 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1e                                 0.17%  879.13 sec  879.14 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Route legalization                     0.01%  879.13 sec  879.13 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  879.13 sec  879.13 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1f                                 0.00%  879.14 sec  879.14 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1g                                 0.75%  879.14 sec  879.15 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Post Routing                           0.73%  879.14 sec  879.15 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1h                                 0.19%  879.15 sec  879.16 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Post Routing                           0.17%  879.15 sec  879.16 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1l                                 0.00%  879.16 sec  879.16 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Net group 2                               10.84%  879.16 sec  879.40 sec  0.25 sec  0.23 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Generate topology (2T)                   0.10%  879.16 sec  879.16 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1a                                 0.59%  879.36 sec  879.37 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Pattern routing (2T)                   0.14%  879.36 sec  879.36 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.38%  879.36 sec  879.37 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1b                                 0.44%  879.37 sec  879.38 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Monotonic routing (2T)                 0.31%  879.37 sec  879.38 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1c                                 0.01%  879.38 sec  879.38 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1d                                 0.00%  879.38 sec  879.38 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1e                                 0.14%  879.38 sec  879.38 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Route legalization                     0.01%  879.38 sec  879.38 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  879.38 sec  879.38 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1f                                 0.00%  879.38 sec  879.38 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1g                                 0.73%  879.38 sec  879.40 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Post Routing                           0.72%  879.38 sec  879.40 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1h                                 0.12%  879.40 sec  879.40 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Post Routing                           0.10%  879.40 sec  879.40 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1l                                 0.00%  879.40 sec  879.40 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Net group 3                               13.88%  879.40 sec  879.72 sec  0.32 sec  0.30 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Generate topology (2T)                   0.00%  879.40 sec  879.40 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1a                                 0.81%  879.59 sec  879.61 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Pattern routing (2T)                   0.14%  879.59 sec  879.60 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.65%  879.60 sec  879.61 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1b                                 0.37%  879.61 sec  879.62 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Monotonic routing (2T)                 0.18%  879.61 sec  879.62 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1c                                 1.09%  879.62 sec  879.65 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Two level Routing                      1.08%  879.62 sec  879.65 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Two Level Routing (Regular)          0.74%  879.63 sec  879.64 sec  0.02 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Two Level Routing (Strong)           0.12%  879.64 sec  879.65 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1d                                 0.90%  879.65 sec  879.67 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Detoured routing (2T)                  0.88%  879.65 sec  879.67 sec  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1e                                 0.12%  879.67 sec  879.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Route legalization                     0.01%  879.67 sec  879.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  879.67 sec  879.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1f                                 0.00%  879.67 sec  879.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1g                                 0.17%  879.67 sec  879.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Post Routing                           0.14%  879.67 sec  879.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1h                                 0.28%  879.68 sec  879.68 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Post Routing                           0.24%  879.68 sec  879.68 sec  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Phase 1l                                 1.52%  879.69 sec  879.72 sec  0.03 sec  0.03 sec 
[06/30 09:46:43   1583s] (I)       | | | | +-Layer assignment (2T)                  0.13%  879.72 sec  879.72 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | +-Export cong map                              9.28%  879.77 sec  879.98 sec  0.21 sec  0.20 sec 
[06/30 09:46:43   1583s] (I)       | | +-Export 2D cong map                         2.43%  879.92 sec  879.98 sec  0.06 sec  0.05 sec 
[06/30 09:46:43   1583s] (I)       | +-Extract Global 3D Wires                      0.00%  879.98 sec  879.98 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | +-Track Assignment (2T)                        5.41%  879.98 sec  880.10 sec  0.12 sec  0.12 sec 
[06/30 09:46:43   1583s] (I)       | | +-Initialization                             0.00%  879.98 sec  879.98 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Track Assignment Kernel                    5.34%  879.98 sec  880.10 sec  0.12 sec  0.12 sec 
[06/30 09:46:43   1583s] (I)       | | +-Free Memory                                0.00%  880.10 sec  880.10 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | +-Export                                      11.29%  880.10 sec  880.36 sec  0.26 sec  0.29 sec 
[06/30 09:46:43   1583s] (I)       | | +-Export DB wires                            0.07%  880.10 sec  880.11 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Export all nets (2T)                     0.06%  880.10 sec  880.11 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | | +-Set wire vias (2T)                       0.00%  880.11 sec  880.11 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | | +-Report wirelength                          8.18%  880.11 sec  880.29 sec  0.19 sec  0.18 sec 
[06/30 09:46:43   1583s] (I)       | | +-Update net boxes                           3.02%  880.29 sec  880.36 sec  0.07 sec  0.11 sec 
[06/30 09:46:43   1583s] (I)       | | +-Update timing                              0.00%  880.36 sec  880.36 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)       | +-Postprocess design                           0.07%  880.36 sec  880.36 sec  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)      ======================= Summary by functions ========================
[06/30 09:46:43   1583s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:46:43   1583s] (I)      ---------------------------------------------------------------------
[06/30 09:46:43   1583s] (I)        0  Early Global Route                  100.00%  2.27 sec  2.22 sec 
[06/30 09:46:43   1583s] (I)        1  Early Global Route kernel            98.65%  2.24 sec  2.19 sec 
[06/30 09:46:43   1583s] (I)        2  Global Routing                       36.83%  0.84 sec  0.79 sec 
[06/30 09:46:43   1583s] (I)        2  Import and model                     35.14%  0.80 sec  0.77 sec 
[06/30 09:46:43   1583s] (I)        2  Export                               11.29%  0.26 sec  0.29 sec 
[06/30 09:46:43   1583s] (I)        2  Export cong map                       9.28%  0.21 sec  0.20 sec 
[06/30 09:46:43   1583s] (I)        2  Track Assignment (2T)                 5.41%  0.12 sec  0.12 sec 
[06/30 09:46:43   1583s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        2  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        3  Create route DB                      19.97%  0.45 sec  0.44 sec 
[06/30 09:46:43   1583s] (I)        3  Net group 3                          13.88%  0.32 sec  0.30 sec 
[06/30 09:46:43   1583s] (I)        3  Create place DB                      13.64%  0.31 sec  0.29 sec 
[06/30 09:46:43   1583s] (I)        3  Net group 2                          10.84%  0.25 sec  0.23 sec 
[06/30 09:46:43   1583s] (I)        3  Net group 1                           8.95%  0.20 sec  0.20 sec 
[06/30 09:46:43   1583s] (I)        3  Report wirelength                     8.18%  0.19 sec  0.18 sec 
[06/30 09:46:43   1583s] (I)        3  Track Assignment Kernel               5.34%  0.12 sec  0.12 sec 
[06/30 09:46:43   1583s] (I)        3  Update net boxes                      3.02%  0.07 sec  0.11 sec 
[06/30 09:46:43   1583s] (I)        3  Export 2D cong map                    2.43%  0.06 sec  0.05 sec 
[06/30 09:46:43   1583s] (I)        3  Create route kernel                   1.07%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        3  Initialization                        0.94%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        3  Export DB wires                       0.07%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        4  Import route data (2T)               19.90%  0.45 sec  0.44 sec 
[06/30 09:46:43   1583s] (I)        4  Import place data                    13.63%  0.31 sec  0.29 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1a                              2.04%  0.05 sec  0.04 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1g                              1.64%  0.04 sec  0.04 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1l                              1.52%  0.03 sec  0.03 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1b                              1.26%  0.03 sec  0.03 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1c                              1.10%  0.03 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1d                              0.90%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1h                              0.59%  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1e                              0.43%  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)        4  Generate topology (2T)                0.25%  0.01 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        4  Export all nets (2T)                  0.06%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        4  Set wire vias (2T)                    0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Model blockage capacity              12.76%  0.29 sec  0.28 sec 
[06/30 09:46:43   1583s] (I)        5  Read nets                             9.31%  0.21 sec  0.20 sec 
[06/30 09:46:43   1583s] (I)        5  Read instances and placement          4.28%  0.10 sec  0.09 sec 
[06/30 09:46:43   1583s] (I)        5  Post Routing                          2.10%  0.05 sec  0.05 sec 
[06/30 09:46:43   1583s] (I)        5  Read blockages ( Layer 2-7 )          1.75%  0.04 sec  0.04 sec 
[06/30 09:46:43   1583s] (I)        5  Pattern Routing Avoiding Blockages    1.49%  0.03 sec  0.03 sec 
[06/30 09:46:43   1583s] (I)        5  Initialize 3D grid graph              1.20%  0.03 sec  0.03 sec 
[06/30 09:46:43   1583s] (I)        5  Two level Routing                     1.08%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        5  Detoured routing (2T)                 0.88%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        5  Monotonic routing (2T)                0.83%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        5  Pattern routing (2T)                  0.43%  0.01 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)        5  Layer assignment (2T)                 0.13%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Set up RC info                        0.09%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Move terms for access (2T)            0.07%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Initialize 3D capacity               12.09%  0.27 sec  0.26 sec 
[06/30 09:46:43   1583s] (I)        6  Read PG blockages                     0.98%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        6  Two Level Routing (Regular)           0.74%  0.02 sec  0.01 sec 
[06/30 09:46:43   1583s] (I)        6  Read instance blockages               0.69%  0.02 sec  0.02 sec 
[06/30 09:46:43   1583s] (I)        6  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] (I)        7  Allocate memory for PG via list       0.15%  0.00 sec  0.00 sec 
[06/30 09:46:43   1583s] Running post-eGR process
[06/30 09:46:43   1583s]         Early Global Route - eGR only step done. (took cpu=0:00:02.7 real=0:00:02.8)
[06/30 09:46:43   1583s]       Routing using eGR only done.
[06/30 09:46:43   1583s] Net route status summary:
[06/30 09:46:43   1583s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:46:43   1583s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:46:43   1583s] 
[06/30 09:46:43   1583s] CCOPT: Done with clock implementation routing.
[06/30 09:46:43   1583s] 
[06/30 09:46:43   1583s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.7 real=0:00:02.9)
[06/30 09:46:43   1583s]     Clock implementation routing done.
[06/30 09:46:43   1583s]     Leaving CCOpt scope - extractRC...
[06/30 09:46:43   1583s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/30 09:46:43   1583s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:46:43   1583s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:46:43   1583s] RC Extraction called in multi-corner(2) mode.
[06/30 09:46:43   1583s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:46:43   1583s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:46:43   1583s] RCMode: PreRoute
[06/30 09:46:43   1583s]       RC Corner Indexes            0       1   
[06/30 09:46:43   1583s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:46:43   1583s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:46:43   1583s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:46:43   1583s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:46:43   1583s] Shrink Factor                : 1.00000
[06/30 09:46:43   1583s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:46:43   1583s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:46:43   1583s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:46:43   1583s] eee: pegSigSF=1.070000
[06/30 09:46:43   1583s] Initializing multi-corner resistance tables ...
[06/30 09:46:43   1583s] eee: Grid unit RC data computation started
[06/30 09:46:43   1583s] eee: Grid unit RC data computation completed
[06/30 09:46:43   1583s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:46:43   1583s] eee: l=2 avDens=0.099892 usedTrk=8007.286770 availTrk=80159.095266 sigTrk=8007.286770
[06/30 09:46:43   1583s] eee: l=3 avDens=0.099535 usedTrk=10938.074531 availTrk=109892.132942 sigTrk=10938.074531
[06/30 09:46:43   1583s] eee: l=4 avDens=0.039275 usedTrk=4753.981298 availTrk=121044.696844 sigTrk=4753.981298
[06/30 09:46:43   1583s] eee: l=5 avDens=0.043698 usedTrk=3895.135111 availTrk=89137.929860 sigTrk=3895.135111
[06/30 09:46:43   1583s] eee: l=6 avDens=0.195366 usedTrk=2194.995186 availTrk=11235.323290 sigTrk=2194.995186
[06/30 09:46:43   1583s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 09:46:43   1583s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:46:43   1583s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:46:43   1583s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297943 uaWl=1.000000 uaWlH=0.213100 aWlH=0.000000 lMod=0 pMax=0.834700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:46:43   1584s] eee: NetCapCache creation started. (Current Mem: 4356.570M) 
[06/30 09:46:43   1584s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4356.570M) 
[06/30 09:46:43   1584s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:46:43   1584s] eee: Metal Layers Info:
[06/30 09:46:43   1584s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:46:43   1584s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:46:43   1584s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:46:43   1584s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:46:43   1584s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:46:43   1584s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:46:43   1584s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:46:43   1584s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:46:43   1584s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:46:43   1584s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:46:43   1584s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:46:43   1584s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:46:43   1584s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:46:43   1584s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:46:43   1584s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 4356.570M)
[06/30 09:46:43   1584s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/30 09:46:43   1584s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[06/30 09:46:44   1584s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:46:44   1584s]     Leaving CCOpt scope - Initializing placement interface...
[06/30 09:46:44   1584s] OPERPROF: Starting DPlace-Init at level 1, MEM:4356.6M, EPOCH TIME: 1751291204.123865
[06/30 09:46:44   1584s] Processing tracks to init pin-track alignment.
[06/30 09:46:44   1584s] z: 1, totalTracks: 1
[06/30 09:46:44   1584s] z: 3, totalTracks: 1
[06/30 09:46:44   1584s] z: 5, totalTracks: 1
[06/30 09:46:44   1584s] z: 7, totalTracks: 1
[06/30 09:46:44   1584s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:46:44   1584s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4356.6M, EPOCH TIME: 1751291204.172856
[06/30 09:46:44   1584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] 
[06/30 09:46:44   1584s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:44   1584s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:44   1584s] OPERPROF:     Starting CMU at level 3, MEM:4356.6M, EPOCH TIME: 1751291204.247449
[06/30 09:46:44   1584s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4356.6M, EPOCH TIME: 1751291204.250777
[06/30 09:46:44   1584s] 
[06/30 09:46:44   1584s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:46:44   1584s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.055, REAL:0.086, MEM:4356.6M, EPOCH TIME: 1751291204.259114
[06/30 09:46:44   1584s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4356.6M, EPOCH TIME: 1751291204.259823
[06/30 09:46:44   1584s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4356.6M, EPOCH TIME: 1751291204.260313
[06/30 09:46:44   1584s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4356.6MB).
[06/30 09:46:44   1584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.146, MEM:4356.6M, EPOCH TIME: 1751291204.270154
[06/30 09:46:44   1584s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
[06/30 09:46:44   1584s]     Legalizer reserving space for clock trees
[06/30 09:46:44   1584s]     Calling post conditioning for eGRPC...
[06/30 09:46:44   1584s]       eGRPC...
[06/30 09:46:44   1584s]         eGRPC active optimizations:
[06/30 09:46:44   1584s]          - Move Down
[06/30 09:46:44   1584s]          - Downsizing before DRV sizing
[06/30 09:46:44   1584s]          - DRV fixing with sizing
[06/30 09:46:44   1584s]          - Move to fanout
[06/30 09:46:44   1584s]          - Cloning
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Currently running CTS, using active skew data
[06/30 09:46:44   1584s]         Loading clock net RC data...
[06/30 09:46:44   1584s]         Preprocessing clock nets...
[06/30 09:46:44   1584s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 0 Unsuccessful: 1 Invalid: 0
[06/30 09:46:44   1584s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         ProEngine running disconnected to DB
[06/30 09:46:44   1584s]         Disconnecting...
[06/30 09:46:44   1584s]         Disconnecting Clock Trees
[06/30 09:46:44   1584s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         Reset bufferability constraints...
[06/30 09:46:44   1584s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/30 09:46:44   1584s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:46:44   1584s] End AAE Lib Interpolated Model. (MEM=1663.796875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:46:44   1584s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         Clock DAG hash eGRPC initial state: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]         CTS services accumulated run-time stats eGRPC initial state:
[06/30 09:46:44   1584s]           delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]           steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]         Clock DAG stats eGRPC initial state:
[06/30 09:46:44   1584s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:44   1584s]           sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:44   1584s]           misc counts      : r=1, pp=0, mci=0
[06/30 09:46:44   1584s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:44   1584s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:44   1584s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]         Clock DAG net violations eGRPC initial state: none
[06/30 09:46:44   1584s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/30 09:46:44   1584s]           Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:44   1584s]         Primary reporting skew groups eGRPC initial state:
[06/30 09:46:44   1584s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:44   1584s]               min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]               max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]         Skew group summary eGRPC initial state:
[06/30 09:46:44   1584s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:44   1584s]         eGRPC Moving buffers...
[06/30 09:46:44   1584s]           Clock DAG hash before 'eGRPC Moving buffers': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[06/30 09:46:44   1584s]             delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]             steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]           Violation analysis...
[06/30 09:46:44   1584s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]           Clock DAG hash after 'eGRPC Moving buffers': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[06/30 09:46:44   1584s]             delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]             steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]           Clock DAG stats after 'eGRPC Moving buffers':
[06/30 09:46:44   1584s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:44   1584s]             sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:44   1584s]             misc counts      : r=1, pp=0, mci=0
[06/30 09:46:44   1584s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:44   1584s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:44   1584s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[06/30 09:46:44   1584s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[06/30 09:46:44   1584s]             Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:44   1584s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[06/30 09:46:44   1584s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:44   1584s]                 min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]                 max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]           Skew group summary after 'eGRPC Moving buffers':
[06/30 09:46:44   1584s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:44   1584s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:44   1584s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[06/30 09:46:44   1584s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/30 09:46:44   1584s]             delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]             steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]           Modifying slew-target multiplier from 1 to 0.9
[06/30 09:46:44   1584s]           Artificially removing short and long paths...
[06/30 09:46:44   1584s]             Clock DAG hash before 'Artificially removing short and long paths': 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:46:44   1584s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/30 09:46:44   1584s]               delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]               steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]             For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[06/30 09:46:44   1584s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:44   1584s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]           Downsizing prefiltering...
[06/30 09:46:44   1584s]           Downsizing prefiltering done.
[06/30 09:46:44   1584s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[06/30 09:46:44   1584s]           DoDownSizing Summary : numSized = 0
[06/30 09:46:44   1584s]           Reverting slew-target multiplier from 0.9 to 1
[06/30 09:46:44   1584s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/30 09:46:44   1584s]             delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]             steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/30 09:46:44   1584s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:44   1584s]             sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:44   1584s]             misc counts      : r=1, pp=0, mci=0
[06/30 09:46:44   1584s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:44   1584s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:44   1584s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[06/30 09:46:44   1584s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/30 09:46:44   1584s]             Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:44   1584s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/30 09:46:44   1584s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:44   1584s]                 min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]                 max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/30 09:46:44   1584s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:44   1584s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:44   1584s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         eGRPC Fixing DRVs...
[06/30 09:46:44   1584s]           Clock DAG hash before 'eGRPC Fixing DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[06/30 09:46:44   1584s]             delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]             steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/30 09:46:44   1584s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/30 09:46:44   1584s]           
[06/30 09:46:44   1584s]           Statistics: Fix DRVs (cell sizing):
[06/30 09:46:44   1584s]           ===================================
[06/30 09:46:44   1584s]           
[06/30 09:46:44   1584s]           Cell changes by Net Type:
[06/30 09:46:44   1584s]           
[06/30 09:46:44   1584s]           -------------------------------------------------------------------------------------------------
[06/30 09:46:44   1584s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/30 09:46:44   1584s]           -------------------------------------------------------------------------------------------------
[06/30 09:46:44   1584s]           top                0            0           0            0                    0                0
[06/30 09:46:44   1584s]           trunk              0            0           0            0                    0                0
[06/30 09:46:44   1584s]           leaf               0            0           0            0                    0                0
[06/30 09:46:44   1584s]           -------------------------------------------------------------------------------------------------
[06/30 09:46:44   1584s]           Total              0            0           0            0                    0                0
[06/30 09:46:44   1584s]           -------------------------------------------------------------------------------------------------
[06/30 09:46:44   1584s]           
[06/30 09:46:44   1584s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/30 09:46:44   1584s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/30 09:46:44   1584s]           
[06/30 09:46:44   1584s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[06/30 09:46:44   1584s]             delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]             steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[06/30 09:46:44   1584s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:44   1584s]             sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:44   1584s]             misc counts      : r=1, pp=0, mci=0
[06/30 09:46:44   1584s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:44   1584s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:44   1584s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[06/30 09:46:44   1584s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[06/30 09:46:44   1584s]             Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:44   1584s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[06/30 09:46:44   1584s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:44   1584s]                 min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]                 max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]           Skew group summary after 'eGRPC Fixing DRVs':
[06/30 09:46:44   1584s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:46:44   1584s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:44   1584s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Slew Diagnostics: After DRV fixing
[06/30 09:46:44   1584s]         ==================================
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Global Causes:
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         -------------------------------------
[06/30 09:46:44   1584s]         Cause
[06/30 09:46:44   1584s]         -------------------------------------
[06/30 09:46:44   1584s]         DRV fixing with buffering is disabled
[06/30 09:46:44   1584s]         -------------------------------------
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Top 5 overslews:
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         ---------------------------------
[06/30 09:46:44   1584s]         Overslew    Causes    Driving Pin
[06/30 09:46:44   1584s]         ---------------------------------
[06/30 09:46:44   1584s]           (empty table)
[06/30 09:46:44   1584s]         ---------------------------------
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         -------------------
[06/30 09:46:44   1584s]         Cause    Occurences
[06/30 09:46:44   1584s]         -------------------
[06/30 09:46:44   1584s]           (empty table)
[06/30 09:46:44   1584s]         -------------------
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Violation diagnostics counts from the 0 nodes that have violations:
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         -------------------
[06/30 09:46:44   1584s]         Cause    Occurences
[06/30 09:46:44   1584s]         -------------------
[06/30 09:46:44   1584s]           (empty table)
[06/30 09:46:44   1584s]         -------------------
[06/30 09:46:44   1584s]         
[06/30 09:46:44   1584s]         Reconnecting optimized routes...
[06/30 09:46:44   1584s]         Reset timing graph...
[06/30 09:46:44   1584s] Ignoring AAE DB Resetting ...
[06/30 09:46:44   1584s]         Reset timing graph done.
[06/30 09:46:44   1584s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         Violation analysis...
[06/30 09:46:44   1584s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:46:44   1584s]         Clock instances to consider for cloning: 0
[06/30 09:46:44   1584s]         Reset timing graph...
[06/30 09:46:44   1584s] Ignoring AAE DB Resetting ...
[06/30 09:46:44   1584s]         Reset timing graph done.
[06/30 09:46:44   1584s]         Set dirty flag on 0 instances, 0 nets
[06/30 09:46:44   1584s]         Clock DAG hash before routing clock trees: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:46:44   1584s]         CTS services accumulated run-time stats before routing clock trees:
[06/30 09:46:44   1584s]           delay calculator: calls=5517, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:46:44   1584s]           steiner router: calls=5514, total_wall_time=0.292s, mean_wall_time=0.053ms
[06/30 09:46:44   1584s]         Clock DAG stats before routing clock trees:
[06/30 09:46:44   1584s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:46:44   1584s]           sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:46:44   1584s]           misc counts      : r=1, pp=0, mci=0
[06/30 09:46:44   1584s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:46:44   1584s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:46:44   1584s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:46:44   1584s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:46:44   1584s]         Clock DAG net violations before routing clock trees: none
[06/30 09:46:44   1584s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/30 09:46:44   1584s]           Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:46:44   1584s]         Primary reporting skew groups before routing clock trees:
[06/30 09:46:44   1584s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:44   1584s]               min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]               max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:46:44   1584s]         Skew group summary before routing clock trees:
[06/30 09:46:44   1584s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:46:44   1584s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:46:44   1584s]       eGRPC done.
[06/30 09:46:44   1584s]     Calling post conditioning for eGRPC done.
[06/30 09:46:44   1584s]   eGR Post Conditioning done.
[06/30 09:46:44   1584s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/30 09:46:44   1584s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/30 09:46:44   1584s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4356.6M, EPOCH TIME: 1751291204.362305
[06/30 09:46:44   1584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.117, REAL:0.133, MEM:4356.6M, EPOCH TIME: 1751291204.495221
[06/30 09:46:44   1584s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 09:46:44   1584s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:46:44   1584s]   Leaving CCOpt scope - ClockRefiner...
[06/30 09:46:44   1584s]   Assigned high priority to 0 instances.
[06/30 09:46:44   1584s]   Soft fixed 0 clock instances.
[06/30 09:46:44   1584s]   Performing Single Pass Refine Place.
[06/30 09:46:44   1584s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/30 09:46:44   1584s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4356.6M, EPOCH TIME: 1751291204.742069
[06/30 09:46:44   1584s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4356.6M, EPOCH TIME: 1751291204.742231
[06/30 09:46:44   1584s] Processing tracks to init pin-track alignment.
[06/30 09:46:44   1584s] z: 1, totalTracks: 1
[06/30 09:46:44   1584s] z: 3, totalTracks: 1
[06/30 09:46:44   1584s] z: 5, totalTracks: 1
[06/30 09:46:44   1584s] z: 7, totalTracks: 1
[06/30 09:46:44   1584s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:46:44   1584s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4356.6M, EPOCH TIME: 1751291204.789532
[06/30 09:46:44   1584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:44   1585s] 
[06/30 09:46:44   1585s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:44   1585s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:44   1585s] OPERPROF:       Starting CMU at level 4, MEM:4356.6M, EPOCH TIME: 1751291204.826433
[06/30 09:46:44   1585s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.008, MEM:4356.6M, EPOCH TIME: 1751291204.834725
[06/30 09:46:44   1585s] 
[06/30 09:46:44   1585s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:46:44   1585s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.054, REAL:0.059, MEM:4356.6M, EPOCH TIME: 1751291204.848429
[06/30 09:46:44   1585s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4356.6M, EPOCH TIME: 1751291204.849118
[06/30 09:46:44   1585s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4356.6M, EPOCH TIME: 1751291204.849416
[06/30 09:46:44   1585s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4356.6MB).
[06/30 09:46:44   1585s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.111, REAL:0.117, MEM:4356.6M, EPOCH TIME: 1751291204.859312
[06/30 09:46:44   1585s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.111, REAL:0.117, MEM:4356.6M, EPOCH TIME: 1751291204.859396
[06/30 09:46:44   1585s] TDRefine: refinePlace mode is spiral
[06/30 09:46:44   1585s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:46:44   1585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.7
[06/30 09:46:44   1585s] OPERPROF: Starting Refine-Place at level 1, MEM:4356.6M, EPOCH TIME: 1751291204.863429
[06/30 09:46:44   1585s] *** Starting refinePlace (0:26:28 mem=4356.6M) ***
[06/30 09:46:44   1585s] Total net bbox length = 5.459e+05 (2.594e+05 2.865e+05) (ext = 6.285e+04)
[06/30 09:46:44   1585s] 
[06/30 09:46:44   1585s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:46:44   1585s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:46:44   1585s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:44   1585s] Set min layer with default ( 2 )
[06/30 09:46:44   1585s] Set max layer with default ( 127 )
[06/30 09:46:44   1585s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:44   1585s] Min route layer (adjusted) = 2
[06/30 09:46:44   1585s] Max route layer (adjusted) = 7
[06/30 09:46:45   1585s] Set min layer with default ( 2 )
[06/30 09:46:45   1585s] Set max layer with default ( 127 )
[06/30 09:46:45   1585s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:45   1585s] Min route layer (adjusted) = 2
[06/30 09:46:45   1585s] Max route layer (adjusted) = 7
[06/30 09:46:45   1585s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4356.6M, EPOCH TIME: 1751291205.007565
[06/30 09:46:45   1585s] Starting refinePlace ...
[06/30 09:46:45   1585s] Set min layer with default ( 2 )
[06/30 09:46:45   1585s] Set max layer with default ( 127 )
[06/30 09:46:45   1585s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:45   1585s] Min route layer (adjusted) = 2
[06/30 09:46:45   1585s] Max route layer (adjusted) = 7
[06/30 09:46:45   1585s] One DDP V2 for no tweak run.
[06/30 09:46:45   1585s] Set min layer with default ( 2 )
[06/30 09:46:45   1585s] Set max layer with default ( 127 )
[06/30 09:46:45   1585s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:45   1585s] Min route layer (adjusted) = 2
[06/30 09:46:45   1585s] Max route layer (adjusted) = 7
[06/30 09:46:45   1585s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:46:45   1585s] DDP markSite nrRow 287 nrJob 287
[06/30 09:46:45   1585s]   Spread Effort: high, standalone mode, useDDP on.
[06/30 09:46:45   1585s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4372.6MB) @(0:26:28 - 0:26:28).
[06/30 09:46:45   1585s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:45   1585s] wireLenOptFixPriorityInst 80 inst fixed
[06/30 09:46:45   1585s] 
[06/30 09:46:45   1585s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:46:45   1585s] 
[06/30 09:46:45   1585s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:46:46   1587s] 
[06/30 09:46:46   1587s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:46:46   1587s] 
[06/30 09:46:46   1587s]  Info: 0 filler has been deleted!
[06/30 09:46:46   1587s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:46:46   1587s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[06/30 09:46:46   1587s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:46:46   1587s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:01.0, mem=4340.6MB) @(0:26:28 - 0:26:31).
[06/30 09:46:46   1587s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:46   1587s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:46:46   1587s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4340.6MB
[06/30 09:46:46   1587s] Statistics of distance of Instance movement in refine placement:
[06/30 09:46:46   1587s]   maximum (X+Y) =         0.00 um
[06/30 09:46:46   1587s]   mean    (X+Y) =         0.00 um
[06/30 09:46:46   1587s] Summary Report:
[06/30 09:46:46   1587s] Instances move: 0 (out of 23403 movable)
[06/30 09:46:46   1587s] Instances flipped: 0
[06/30 09:46:46   1587s] Mean displacement: 0.00 um
[06/30 09:46:46   1587s] Max displacement: 0.00 um 
[06/30 09:46:46   1587s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:46:46   1587s] Total instances moved : 0
[06/30 09:46:46   1587s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.656, REAL:1.852, MEM:4340.6M, EPOCH TIME: 1751291206.859875
[06/30 09:46:46   1587s] Total net bbox length = 5.459e+05 (2.594e+05 2.865e+05) (ext = 6.285e+04)
[06/30 09:46:46   1587s] Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4340.6MB
[06/30 09:46:46   1587s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:02.0, mem=4340.6MB) @(0:26:28 - 0:26:31).
[06/30 09:46:46   1587s] *** Finished refinePlace (0:26:31 mem=4340.6M) ***
[06/30 09:46:46   1587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.7
[06/30 09:46:46   1587s] OPERPROF: Finished Refine-Place at level 1, CPU:2.832, REAL:2.046, MEM:4340.6M, EPOCH TIME: 1751291206.909261
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:46:46   1587s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:46:46   1587s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4340.6M, EPOCH TIME: 1751291206.919262
[06/30 09:46:46   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:46:46   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:47   1588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:47   1588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:46:47   1588s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.170, REAL:0.131, MEM:4356.6M, EPOCH TIME: 1751291207.050073
[06/30 09:46:47   1588s]   ClockRefiner summary
[06/30 09:46:47   1588s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[06/30 09:46:47   1588s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[06/30 09:46:47   1588s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 80).
[06/30 09:46:47   1588s]   Restoring pStatusCts on 0 clock instances.
[06/30 09:46:47   1588s]   Revert refine place priority changes on 0 instances.
[06/30 09:46:47   1588s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.1 real=0:00:02.3)
[06/30 09:46:47   1588s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:07.1 real=0:00:06.6)
[06/30 09:46:47   1588s]   CCOpt::Phase::Routing...
[06/30 09:46:47   1588s]   Clock implementation routing...
[06/30 09:46:47   1588s]     Leaving CCOpt scope - Routing Tools...
[06/30 09:46:47   1588s] Net route status summary:
[06/30 09:46:47   1588s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:46:47   1588s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:46:47   1588s]     Routing using eGR in eGR->NR Step...
[06/30 09:46:47   1588s]       Early Global Route - eGR->Nr High Frequency step...
[06/30 09:46:47   1588s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[06/30 09:46:47   1588s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[06/30 09:46:47   1588s] (ccopt eGR): Start to route 1 all nets
[06/30 09:46:47   1588s] (I)      Running eGR regular flow
[06/30 09:46:47   1588s] Running assign ptn pin
[06/30 09:46:47   1588s] Running config msv constraints
[06/30 09:46:47   1588s] Running pre-eGR process
[06/30 09:46:47   1588s] [PSP]    Started Early Global Route ( Curr Mem: 3.89 MB )
[06/30 09:46:47   1588s] (I)      Initializing eGR engine (clean)
[06/30 09:46:47   1588s] Set min layer with default ( 2 )
[06/30 09:46:47   1588s] Set max layer with default ( 127 )
[06/30 09:46:47   1588s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:47   1588s] Min route layer (adjusted) = 2
[06/30 09:46:47   1588s] Max route layer (adjusted) = 7
[06/30 09:46:47   1588s] (I)      clean place blk overflow:
[06/30 09:46:47   1588s] (I)      H : enabled 1.00 0
[06/30 09:46:47   1588s] (I)      V : enabled 1.00 0
[06/30 09:46:47   1588s] (I)      Initializing eGR engine (clean)
[06/30 09:46:47   1588s] Set min layer with default ( 2 )
[06/30 09:46:47   1588s] Set max layer with default ( 127 )
[06/30 09:46:47   1588s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:46:47   1588s] Min route layer (adjusted) = 2
[06/30 09:46:47   1588s] Max route layer (adjusted) = 7
[06/30 09:46:47   1588s] (I)      clean place blk overflow:
[06/30 09:46:47   1588s] (I)      H : enabled 1.00 0
[06/30 09:46:47   1588s] (I)      V : enabled 1.00 0
[06/30 09:46:47   1588s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.89 MB )
[06/30 09:46:47   1588s] (I)      Running eGR Cong Clean flow
[06/30 09:46:47   1588s] (I)      # wire layers (front) : 8
[06/30 09:46:47   1588s] (I)      # wire layers (back)  : 0
[06/30 09:46:47   1588s] (I)      min wire layer : 1
[06/30 09:46:47   1588s] (I)      max wire layer : 7
[06/30 09:46:47   1588s] (I)      # cut layers (front) : 7
[06/30 09:46:47   1588s] (I)      # cut layers (back)  : 0
[06/30 09:46:47   1588s] (I)      min cut layer : 1
[06/30 09:46:47   1588s] (I)      max cut layer : 6
[06/30 09:46:47   1588s] (I)      ================================= Layers =================================
[06/30 09:46:47   1588s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:47   1588s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:46:47   1588s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:47   1588s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:46:47   1588s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:46:47   1588s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:46:47   1588s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:46:47   1588s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:46:47   1588s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:46:47   1588s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:46:47   1588s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:46:47   1588s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:47   1588s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:46:47   1588s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:46:47   1588s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:46:47   1588s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:46:47   1588s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:46:47   1588s] (I)      Started Import and model ( Curr Mem: 3.89 MB )
[06/30 09:46:47   1588s] (I)      == Non-default Options ==
[06/30 09:46:47   1588s] (I)      Clean congestion better                            : true
[06/30 09:46:47   1588s] (I)      Estimate vias on DPT layer                         : true
[06/30 09:46:47   1588s] (I)      Rerouting rounds                                   : 10
[06/30 09:46:47   1588s] (I)      Clean congestion layer assignment rounds           : 3
[06/30 09:46:47   1588s] (I)      Layer constraints as soft constraints              : true
[06/30 09:46:47   1588s] (I)      Soft top layer                                     : true
[06/30 09:46:47   1588s] (I)      Skip prospective layer relax nets                  : true
[06/30 09:46:47   1588s] (I)      Better NDR handling                                : true
[06/30 09:46:47   1588s] (I)      Improved NDR modeling in LA                        : true
[06/30 09:46:47   1588s] (I)      Routing cost fix for NDR handling                  : true
[06/30 09:46:47   1588s] (I)      Block tracks for preroutes                         : true
[06/30 09:46:47   1588s] (I)      Assign IRoute by net group key                     : true
[06/30 09:46:47   1588s] (I)      Block unroutable channels                          : true
[06/30 09:46:47   1588s] (I)      Block unroutable channels 3D                       : true
[06/30 09:46:47   1588s] (I)      Bound layer relaxed segment wl                     : true
[06/30 09:46:47   1588s] (I)      Blocked pin reach length threshold                 : 2
[06/30 09:46:47   1588s] (I)      Check blockage within NDR space in TA              : true
[06/30 09:46:47   1588s] (I)      Skip must join for term with via pillar            : true
[06/30 09:46:47   1588s] (I)      Model find APA for IO pin                          : true
[06/30 09:46:47   1588s] (I)      On pin location for off pin term                   : true
[06/30 09:46:47   1588s] (I)      Handle EOL spacing                                 : true
[06/30 09:46:47   1588s] (I)      Merge PG vias by gap                               : true
[06/30 09:46:47   1588s] (I)      Maximum routing layer                              : 7
[06/30 09:46:47   1588s] (I)      Top routing layer                                  : 7
[06/30 09:46:47   1588s] (I)      Ignore routing layer                               : true
[06/30 09:46:47   1588s] (I)      Route selected nets only                           : true
[06/30 09:46:47   1588s] (I)      Refine MST                                         : true
[06/30 09:46:47   1588s] (I)      Honor PRL                                          : true
[06/30 09:46:47   1588s] (I)      Strong congestion aware                            : true
[06/30 09:46:47   1588s] (I)      Improved initial location for IRoutes              : true
[06/30 09:46:47   1588s] (I)      Multi panel TA                                     : true
[06/30 09:46:47   1588s] (I)      Penalize wire overlap                              : true
[06/30 09:46:47   1588s] (I)      Expand small instance blockage                     : true
[06/30 09:46:47   1588s] (I)      Reduce via in TA                                   : true
[06/30 09:46:47   1588s] (I)      SS-aware routing                                   : true
[06/30 09:46:47   1588s] (I)      Improve tree edge sharing                          : true
[06/30 09:46:47   1588s] (I)      Improve 2D via estimation                          : true
[06/30 09:46:47   1588s] (I)      Refine Steiner tree                                : true
[06/30 09:46:47   1588s] (I)      Build spine tree                                   : true
[06/30 09:46:47   1588s] (I)      Model pass through capacity                        : true
[06/30 09:46:47   1588s] (I)      Extend blockages by a half GCell                   : true
[06/30 09:46:47   1588s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[06/30 09:46:47   1588s] (I)      Consider pin shapes                                : true
[06/30 09:46:47   1588s] (I)      Consider pin shapes for all nodes                  : true
[06/30 09:46:47   1588s] (I)      Consider NR APA                                    : true
[06/30 09:46:47   1588s] (I)      Consider IO pin shape                              : true
[06/30 09:46:47   1588s] (I)      Fix pin connection bug                             : true
[06/30 09:46:47   1588s] (I)      Consider layer RC for local wires                  : true
[06/30 09:46:47   1588s] (I)      Honor layer constraint                             : true
[06/30 09:46:47   1588s] (I)      Route to clock mesh pin                            : true
[06/30 09:46:47   1588s] (I)      LA-aware pin escape length                         : 2
[06/30 09:46:47   1588s] (I)      Connect multiple ports                             : true
[06/30 09:46:47   1588s] (I)      Split for must join                                : true
[06/30 09:46:47   1588s] (I)      Number of threads                                  : 2
[06/30 09:46:47   1588s] (I)      Routing effort level                               : 10000
[06/30 09:46:47   1588s] (I)      Prefer layer length threshold                      : 8
[06/30 09:46:47   1588s] (I)      Overflow penalty cost                              : 10
[06/30 09:46:47   1588s] (I)      A-star cost                                        : 0.300000
[06/30 09:46:47   1588s] (I)      Misalignment cost                                  : 10.000000
[06/30 09:46:47   1588s] (I)      Threshold for short IRoute                         : 6
[06/30 09:46:47   1588s] (I)      Via cost during post routing                       : 1.000000
[06/30 09:46:47   1588s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/30 09:46:47   1588s] (I)      Source-to-sink ratio                               : 0.300000
[06/30 09:46:47   1588s] (I)      Scenic ratio bound                                 : 3.000000
[06/30 09:46:47   1588s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/30 09:46:47   1588s] (I)      Net layer relax scenic ratio                       : 1.250000
[06/30 09:46:47   1588s] (I)      Layer demotion scenic scale                        : 1.000000
[06/30 09:46:47   1588s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/30 09:46:47   1588s] (I)      PG-aware similar topology routing                  : true
[06/30 09:46:47   1588s] (I)      Maze routing via cost fix                          : true
[06/30 09:46:47   1588s] (I)      Apply PRL on PG terms                              : true
[06/30 09:46:47   1588s] (I)      Apply PRL on obs objects                           : true
[06/30 09:46:47   1588s] (I)      Handle range-type spacing rules                    : true
[06/30 09:46:47   1588s] (I)      PG gap threshold multiplier                        : 10.000000
[06/30 09:46:47   1588s] (I)      Parallel spacing query fix                         : true
[06/30 09:46:47   1588s] (I)      Force source to root IR                            : true
[06/30 09:46:47   1588s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/30 09:46:47   1588s] (I)      Multi-pass Schedule                                : {{} {} {}}
[06/30 09:46:47   1588s] (I)      Route tie net to shape                             : auto
[06/30 09:46:47   1588s] (I)      Do not relax to DPT layer                          : true
[06/30 09:46:47   1588s] (I)      No DPT in post routing                             : true
[06/30 09:46:47   1588s] (I)      Modeling PG via merging fix                        : true
[06/30 09:46:47   1588s] (I)      Shield aware TA                                    : true
[06/30 09:46:47   1588s] (I)      Strong shield aware TA                             : true
[06/30 09:46:47   1588s] (I)      Overflow calculation fix in LA                     : true
[06/30 09:46:47   1588s] (I)      Post routing fix                                   : true
[06/30 09:46:47   1588s] (I)      Strong post routing                                : true
[06/30 09:46:47   1588s] (I)      Violation on path threshold                        : 1
[06/30 09:46:47   1588s] (I)      Pass through capacity modeling                     : true
[06/30 09:46:47   1588s] (I)      Read layer and via RC                              : true
[06/30 09:46:47   1588s] (I)      Select the non-relaxed segments in post routing stage : true
[06/30 09:46:47   1588s] (I)      Select term pin box for io pin                     : true
[06/30 09:46:47   1588s] (I)      Penalize NDR sharing                               : true
[06/30 09:46:47   1588s] (I)      Enable special modeling                            : false
[06/30 09:46:47   1588s] (I)      Keep fixed segments                                : true
[06/30 09:46:47   1588s] (I)      Reorder net groups by key                          : true
[06/30 09:46:47   1588s] (I)      Increase net scenic ratio                          : true
[06/30 09:46:47   1588s] (I)      Method to set GCell size                           : row
[06/30 09:46:47   1588s] (I)      Connect multiple ports and must join fix           : true
[06/30 09:46:47   1588s] (I)      Avoid high resistance layers                       : true
[06/30 09:46:47   1588s] (I)      Segment length threshold                           : 1
[06/30 09:46:47   1588s] (I)      Model find APA for IO pin fix                      : true
[06/30 09:46:47   1588s] (I)      Avoid connecting non-metal layers                  : true
[06/30 09:46:47   1588s] (I)      Use track pitch for NDR                            : true
[06/30 09:46:47   1588s] (I)      Decide max and min layer to relax with layer difference : true
[06/30 09:46:47   1588s] (I)      Handle non-default track width                     : false
[06/30 09:46:47   1588s] (I)      Block unroutable channels fix                      : true
[06/30 09:46:47   1588s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:46:47   1588s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:46:47   1588s] (I)      ============== Pin Summary ==============
[06/30 09:46:47   1588s] (I)      +-------+--------+---------+------------+
[06/30 09:46:47   1588s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:46:47   1588s] (I)      +-------+--------+---------+------------+
[06/30 09:46:47   1588s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:46:47   1588s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:46:47   1588s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:46:47   1588s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:46:47   1588s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:46:47   1588s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:46:47   1588s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:46:47   1588s] (I)      +-------+--------+---------+------------+
[06/30 09:46:47   1588s] (I)      Custom ignore net properties:
[06/30 09:46:47   1588s] (I)      1 : NotLegal
[06/30 09:46:47   1588s] (I)      2 : NotSelected
[06/30 09:46:47   1588s] (I)      Default ignore net properties:
[06/30 09:46:47   1588s] (I)      1 : Special
[06/30 09:46:47   1588s] (I)      2 : Analog
[06/30 09:46:47   1588s] (I)      3 : Fixed
[06/30 09:46:47   1588s] (I)      4 : Skipped
[06/30 09:46:47   1588s] (I)      5 : MixedSignal
[06/30 09:46:47   1588s] (I)      Prerouted net properties:
[06/30 09:46:47   1588s] (I)      1 : NotLegal
[06/30 09:46:47   1588s] (I)      2 : Special
[06/30 09:46:47   1588s] (I)      3 : Analog
[06/30 09:46:47   1588s] (I)      4 : Fixed
[06/30 09:46:47   1588s] (I)      5 : Skipped
[06/30 09:46:47   1588s] (I)      6 : MixedSignal
[06/30 09:46:47   1588s] [NR-eGR] Early global route reroute 1 out of 25022 routable nets
[06/30 09:46:47   1588s] (I)      Use row-based GCell size
[06/30 09:46:47   1588s] (I)      Use row-based GCell align
[06/30 09:46:47   1588s] (I)      layer 0 area = 90000
[06/30 09:46:47   1588s] (I)      layer 1 area = 144000
[06/30 09:46:47   1588s] (I)      layer 2 area = 144000
[06/30 09:46:47   1588s] (I)      layer 3 area = 144000
[06/30 09:46:47   1588s] (I)      layer 4 area = 144000
[06/30 09:46:47   1588s] (I)      layer 5 area = 0
[06/30 09:46:47   1588s] (I)      layer 6 area = 0
[06/30 09:46:47   1588s] (I)      GCell unit size   : 3780
[06/30 09:46:47   1588s] (I)      GCell multiplier  : 1
[06/30 09:46:47   1588s] (I)      GCell row height  : 3780
[06/30 09:46:47   1588s] (I)      Actual row height : 3780
[06/30 09:46:47   1588s] (I)      GCell align ref   : 425480 425420
[06/30 09:46:47   1588s] [NR-eGR] Track table information for default rule: 
[06/30 09:46:47   1588s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:46:47   1588s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:46:47   1588s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:46:47   1588s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:46:47   1588s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:46:47   1588s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:46:47   1588s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:46:47   1588s] (I)      ================ Default via =================
[06/30 09:46:47   1588s] (I)      +---+-------------------+--------------------+
[06/30 09:46:47   1588s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:46:47   1588s] (I)      +---+-------------------+--------------------+
[06/30 09:46:47   1588s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:46:47   1588s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/30 09:46:47   1588s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/30 09:46:47   1588s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/30 09:46:47   1588s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:46:47   1588s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:46:47   1588s] (I)      +---+-------------------+--------------------+
[06/30 09:46:47   1588s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:46:47   1588s] [NR-eGR] Read 63130 PG shapes
[06/30 09:46:47   1588s] [NR-eGR] Read 0 clock shapes
[06/30 09:46:47   1588s] [NR-eGR] Read 0 other shapes
[06/30 09:46:47   1588s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:46:47   1588s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:46:47   1588s] [NR-eGR] #Instance Blockages : 30474
[06/30 09:46:47   1588s] [NR-eGR] #PG Blockages       : 63130
[06/30 09:46:47   1588s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:46:47   1588s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:46:47   1588s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:46:47   1588s] [NR-eGR] #Other Blockages    : 0
[06/30 09:46:47   1588s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:46:47   1588s] [NR-eGR] #prerouted nets         : 0
[06/30 09:46:47   1588s] [NR-eGR] #prerouted special nets : 0
[06/30 09:46:47   1588s] [NR-eGR] #prerouted wires        : 0
[06/30 09:46:47   1588s] [NR-eGR] Read 25022 nets ( ignored 25021 )
[06/30 09:46:47   1588s] (I)        Front-side 25022 ( ignored 25021 )
[06/30 09:46:47   1588s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:46:47   1588s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:46:47   1588s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[06/30 09:46:47   1588s] [NR-eGR] #via pillars        : 0
[06/30 09:46:47   1588s] [NR-eGR] #must join all port : 0
[06/30 09:46:47   1588s] [NR-eGR] #multiple ports     : 0
[06/30 09:46:47   1588s] [NR-eGR] #has must join      : 0
[06/30 09:46:47   1588s] (I)      handle routing halo
[06/30 09:46:47   1588s] (I)      Reading macro buffers
[06/30 09:46:47   1588s] (I)      Number of macro buffers: 0
[06/30 09:46:47   1588s] (I)      ============ RC Report:  =============
[06/30 09:46:47   1588s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[06/30 09:46:47   1588s] (I)      --------------------------------------
[06/30 09:46:47   1588s] (I)          Metal2         0.515        0.266 
[06/30 09:46:47   1588s] (I)          Metal3         0.515        0.254 
[06/30 09:46:47   1588s] (I)          Metal4         0.515        0.266 
[06/30 09:46:47   1588s] (I)          Metal5         0.515        0.254 
[06/30 09:46:47   1588s] (I)       TopMetal1         0.013        0.320 
[06/30 09:46:47   1588s] (I)       TopMetal2         0.007        0.307 
[06/30 09:46:47   1588s] (I)      ============ RC Report:  =============
[06/30 09:46:47   1588s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[06/30 09:46:47   1588s] (I)      --------------------------------------
[06/30 09:46:47   1588s] (I)          Metal2         0.515        0.180 
[06/30 09:46:47   1588s] (I)          Metal3         0.515        0.172 
[06/30 09:46:47   1588s] (I)          Metal4         0.515        0.180 
[06/30 09:46:47   1588s] (I)          Metal5         0.515        0.172 
[06/30 09:46:47   1588s] (I)       TopMetal1         0.013        0.304 
[06/30 09:46:47   1588s] (I)       TopMetal2         0.007        0.243 
[06/30 09:46:47   1588s] (I)      early_global_route_priority property id does not exist.
[06/30 09:46:47   1588s] (I)      Read Num Blocks=100715  Num Prerouted Wires=0  Num CS=0
[06/30 09:46:47   1588s] (I)      Layer 1 (H) : #blockages 20997 : #preroutes 0
[06/30 09:46:47   1588s] (I)      Layer 2 (V) : #blockages 14507 : #preroutes 0
[06/30 09:46:48   1589s] (I)      Layer 3 (H) : #blockages 30709 : #preroutes 0
[06/30 09:46:48   1589s] (I)      Layer 4 (V) : #blockages 21245 : #preroutes 0
[06/30 09:46:48   1589s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:46:48   1589s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:46:48   1589s] (I)      Moved 1 terms for better access 
[06/30 09:46:48   1589s] (I)      Number of ignored nets                =  25021
[06/30 09:46:48   1589s] (I)      Number of connected nets              =      0
[06/30 09:46:48   1589s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/30 09:46:48   1589s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:46:48   1589s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:46:48   1589s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:46:48   1589s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:46:48   1589s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:46:48   1589s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:46:48   1589s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[06/30 09:46:48   1589s] (I)      Ndr track 0 does not exist
[06/30 09:46:48   1589s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:46:48   1589s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:46:48   1589s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:46:48   1589s] (I)      Site width          :   480  (dbu)
[06/30 09:46:48   1589s] (I)      Row height          :  3780  (dbu)
[06/30 09:46:48   1589s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:46:48   1589s] (I)      GCell width         :  3780  (dbu)
[06/30 09:46:48   1589s] (I)      GCell height        :  3780  (dbu)
[06/30 09:46:48   1589s] (I)      Grid                :   491   512     7
[06/30 09:46:48   1589s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:46:48   1589s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:46:48   1589s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:46:48   1589s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:46:48   1589s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:46:48   1589s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:46:48   1589s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:46:48   1589s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:46:48   1589s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:46:48   1589s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:46:48   1589s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:46:48   1589s] (I)      --------------------------------------------------------
[06/30 09:46:48   1589s] 
[06/30 09:46:48   1589s] [NR-eGR] ============ Routing rule table ============
[06/30 09:46:48   1589s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[06/30 09:46:48   1589s] [NR-eGR] ========================================
[06/30 09:46:48   1589s] [NR-eGR] 
[06/30 09:46:48   1589s] (I)      ======== NDR :  =========
[06/30 09:46:48   1589s] (I)      +--------------+--------+
[06/30 09:46:48   1589s] (I)      |           ID |      1 |
[06/30 09:46:48   1589s] (I)      |      Default |     no |
[06/30 09:46:48   1589s] (I)      |  Clk Special |     no |
[06/30 09:46:48   1589s] (I)      | Hard spacing |     no |
[06/30 09:46:48   1589s] (I)      |    NDR track | (none) |
[06/30 09:46:48   1589s] (I)      |      NDR via | (none) |
[06/30 09:46:48   1589s] (I)      |  Extra space |      1 |
[06/30 09:46:48   1589s] (I)      |      Shields |      0 |
[06/30 09:46:48   1589s] (I)      |   Demand (H) |      2 |
[06/30 09:46:48   1589s] (I)      |   Demand (V) |      2 |
[06/30 09:46:48   1589s] (I)      |        #Nets |      1 |
[06/30 09:46:48   1589s] (I)      +--------------+--------+
[06/30 09:46:48   1589s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:48   1589s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:46:48   1589s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:48   1589s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[06/30 09:46:48   1589s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[06/30 09:46:48   1589s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[06/30 09:46:48   1589s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[06/30 09:46:48   1589s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[06/30 09:46:48   1589s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[06/30 09:46:48   1589s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:46:48   1589s] (I)      =============== Blocked Tracks ===============
[06/30 09:46:48   1589s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:48   1589s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:46:48   1589s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:48   1589s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:46:48   1589s] (I)      |     2 | 2262528 |   917414 |        40.55% |
[06/30 09:46:48   1589s] (I)      |     3 | 1978368 |  1189612 |        60.13% |
[06/30 09:46:48   1589s] (I)      |     4 | 2262528 |  1293707 |        57.18% |
[06/30 09:46:48   1589s] (I)      |     5 | 1978368 |  1190576 |        60.18% |
[06/30 09:46:48   1589s] (I)      |     6 |  377088 |   250099 |        66.32% |
[06/30 09:46:48   1589s] (I)      |     7 |  237056 |   125661 |        53.01% |
[06/30 09:46:48   1589s] (I)      +-------+---------+----------+---------------+
[06/30 09:46:48   1589s] (I)      Finished Import and model ( CPU: 0.78 sec, Real: 0.81 sec, Curr Mem: 3.91 MB )
[06/30 09:46:48   1589s] (I)      Reset routing kernel
[06/30 09:46:48   1589s] (I)      Started Global Routing ( Curr Mem: 3.91 MB )
[06/30 09:46:48   1589s] (I)      totalPins=82  totalGlobalPin=81 (98.78%)
[06/30 09:46:48   1589s] (I)      ================= Net Group Info =================
[06/30 09:46:48   1589s] (I)      +----+----------------+--------------+-----------+
[06/30 09:46:48   1589s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/30 09:46:48   1589s] (I)      +----+----------------+--------------+-----------+
[06/30 09:46:48   1589s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[06/30 09:46:48   1589s] (I)      +----+----------------+--------------+-----------+
[06/30 09:46:48   1589s] (I)      total 2D Cap : 1803765 = (1001302 H, 802463 V)
[06/30 09:46:48   1589s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:46:48   1589s] (I)      init route region map
[06/30 09:46:48   1589s] (I)      #blocked GCells = 120122
[06/30 09:46:48   1589s] (I)      #regions = 787
[06/30 09:46:48   1589s] (I)      init safety region map
[06/30 09:46:48   1589s] (I)      #blocked GCells = 120122
[06/30 09:46:48   1589s] (I)      #regions = 787
[06/30 09:46:48   1589s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:48   1589s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1a Route ============
[06/30 09:46:48   1589s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[06/30 09:46:48   1589s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1b Route ============
[06/30 09:46:48   1589s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:48   1589s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.521260e+03um
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1c Route ============
[06/30 09:46:48   1589s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1d Route ============
[06/30 09:46:48   1589s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1e Route ============
[06/30 09:46:48   1589s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:48   1589s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.521260e+03um
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1f Route ============
[06/30 09:46:48   1589s] (I)      Usage: 667 = (278 H, 389 V) = (0.03% H, 0.05% V) = (1.051e+03um H, 1.470e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1g Route ============
[06/30 09:46:48   1589s] (I)      Usage: 663 = (276 H, 387 V) = (0.03% H, 0.05% V) = (1.043e+03um H, 1.463e+03um V)
[06/30 09:46:48   1589s] (I)      #Nets         : 1
[06/30 09:46:48   1589s] (I)      #Relaxed nets : 1
[06/30 09:46:48   1589s] (I)      Wire length   : 0
[06/30 09:46:48   1589s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1h Route ============
[06/30 09:46:48   1589s] (I)      Usage: 663 = (276 H, 387 V) = (0.03% H, 0.05% V) = (1.043e+03um H, 1.463e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1l Route ============
[06/30 09:46:48   1589s] (I)      total 2D Cap : 2607596 = (1001302 H, 1606294 V)
[06/30 09:46:48   1589s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:46:48   1589s] (I)      init route region map
[06/30 09:46:48   1589s] (I)      #blocked GCells = 119698
[06/30 09:46:48   1589s] (I)      #regions = 851
[06/30 09:46:48   1589s] (I)      init safety region map
[06/30 09:46:48   1589s] (I)      #blocked GCells = 119698
[06/30 09:46:48   1589s] (I)      #regions = 851
[06/30 09:46:48   1589s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:48   1589s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1a Route ============
[06/30 09:46:48   1589s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[06/30 09:46:48   1589s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1b Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:48   1589s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.027400e+03um
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1c Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1d Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1e Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:48   1589s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.027400e+03um
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1f Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1330 = (554 H, 776 V) = (0.06% H, 0.05% V) = (2.094e+03um H, 2.933e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1g Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1326 = (551 H, 775 V) = (0.06% H, 0.05% V) = (2.083e+03um H, 2.930e+03um V)
[06/30 09:46:48   1589s] (I)      #Nets         : 1
[06/30 09:46:48   1589s] (I)      #Relaxed nets : 1
[06/30 09:46:48   1589s] (I)      Wire length   : 0
[06/30 09:46:48   1589s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1h Route ============
[06/30 09:46:48   1589s] (I)      Usage: 1326 = (551 H, 775 V) = (0.06% H, 0.05% V) = (2.083e+03um H, 2.930e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1l Route ============
[06/30 09:46:48   1589s] (I)      routed 77 hard fixed segments
[06/30 09:46:48   1589s] (I)      total 2D Cap : 3979671 = (2373377 H, 1606294 V)
[06/30 09:46:48   1589s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[06/30 09:46:48   1589s] (I)      init route region map
[06/30 09:46:48   1589s] (I)      #blocked GCells = 88043
[06/30 09:46:48   1589s] (I)      #regions = 1405
[06/30 09:46:48   1589s] (I)      init safety region map
[06/30 09:46:48   1589s] (I)      #blocked GCells = 88043
[06/30 09:46:48   1589s] (I)      #regions = 1405
[06/30 09:46:48   1589s] (I)      Adjusted 0 GCells for pin access
[06/30 09:46:48   1589s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1a Route ============
[06/30 09:46:48   1589s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[06/30 09:46:48   1589s] (I)      Usage: 2650 = (1099 H, 1551 V) = (0.05% H, 0.10% V) = (4.154e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1b Route ============
[06/30 09:46:48   1589s] (I)      Usage: 2650 = (1099 H, 1551 V) = (0.05% H, 0.10% V) = (4.154e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.001700e+04um
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1c Route ============
[06/30 09:46:48   1589s] (I)      Level2 Grid: 99 x 103
[06/30 09:46:48   1589s] (I)      Usage: 2650 = (1099 H, 1551 V) = (0.05% H, 0.10% V) = (4.154e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1d Route ============
[06/30 09:46:48   1589s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1e Route ============
[06/30 09:46:48   1589s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.002834e+04um
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1f Route ============
[06/30 09:46:48   1589s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1g Route ============
[06/30 09:46:48   1589s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1h Route ============
[06/30 09:46:48   1589s] (I)      Usage: 2653 = (1102 H, 1551 V) = (0.05% H, 0.10% V) = (4.166e+03um H, 5.863e+03um V)
[06/30 09:46:48   1589s] (I)      
[06/30 09:46:48   1589s] (I)      ============  Phase 1l Route ============
[06/30 09:46:49   1589s] (I)      
[06/30 09:46:49   1589s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:46:49   1589s] [NR-eGR]                        OverCon            
[06/30 09:46:49   1589s] [NR-eGR]                         #Gcell     %Gcell
[06/30 09:46:49   1589s] [NR-eGR]        Layer             (1-0)    OverCon
[06/30 09:46:49   1589s] [NR-eGR] ----------------------------------------------
[06/30 09:46:49   1589s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR] ----------------------------------------------
[06/30 09:46:49   1589s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/30 09:46:49   1589s] [NR-eGR] 
[06/30 09:46:49   1589s] (I)      Finished Global Routing ( CPU: 0.78 sec, Real: 0.85 sec, Curr Mem: 3.92 MB )
[06/30 09:46:49   1589s] (I)      Updating congestion map
[06/30 09:46:49   1589s] (I)      total 2D Cap : 4252263 = (2518790 H, 1733473 V)
[06/30 09:46:49   1590s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/30 09:46:49   1590s] (I)      Running track assignment and export wires
[06/30 09:46:49   1590s] (I)      Delete wires for 1 nets 
[06/30 09:46:49   1590s] (I)      ============= Track Assignment ============
[06/30 09:46:49   1590s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.91 MB )
[06/30 09:46:49   1590s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:46:49   1590s] (I)      Run Multi-thread track assignment
[06/30 09:46:49   1590s] (I)      Finished Track Assignment (2T) ( CPU: 0.20 sec, Real: 0.17 sec, Curr Mem: 3.92 MB )
[06/30 09:46:49   1590s] (I)      Started Export ( Curr Mem: 3.92 MB )
[06/30 09:46:49   1590s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:46:49   1590s] [NR-eGR] Total eGR-routed clock nets wire length: 2546um, number of vias: 264
[06/30 09:46:49   1590s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:49   1590s] [NR-eGR] Report for selected net(s) only.
[06/30 09:46:49   1590s] [NR-eGR]                    Length (um)  Vias 
[06/30 09:46:49   1590s] [NR-eGR] -------------------------------------
[06/30 09:46:49   1590s] [NR-eGR]  Metal1     (1V)             0    80 
[06/30 09:46:49   1590s] [NR-eGR]  Metal2     (2H)            94   105 
[06/30 09:46:49   1590s] [NR-eGR]  Metal3     (3V)           398    67 
[06/30 09:46:49   1590s] [NR-eGR]  Metal4     (4H)           970    12 
[06/30 09:46:49   1590s] [NR-eGR]  Metal5     (5V)          1084     0 
[06/30 09:46:49   1590s] [NR-eGR]  TopMetal1  (6H)             0     0 
[06/30 09:46:49   1590s] [NR-eGR]  TopMetal2  (7V)             0     0 
[06/30 09:46:49   1590s] [NR-eGR] -------------------------------------
[06/30 09:46:49   1590s] [NR-eGR]             Total         2546   264 
[06/30 09:46:49   1590s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:49   1590s] [NR-eGR] Total half perimeter of net bounding box: 1742um
[06/30 09:46:49   1590s] [NR-eGR] Total length: 2546um, number of vias: 264
[06/30 09:46:49   1590s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:49   1590s] [NR-eGR] Total routed clock nets wire length: 2546um, number of vias: 264
[06/30 09:46:49   1590s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:49   1590s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:46:49   1590s] [NR-eGR] ---------------------------------------
[06/30 09:46:49   1590s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:46:49   1590s] [NR-eGR]  Metal2     (2H)        294364  111301 
[06/30 09:46:49   1590s] [NR-eGR]  Metal3     (3V)        335425    6773 
[06/30 09:46:49   1590s] [NR-eGR]  Metal4     (4H)        103283    3058 
[06/30 09:46:49   1590s] [NR-eGR]  Metal5     (5V)         69147      16 
[06/30 09:46:49   1590s] [NR-eGR]  TopMetal1  (6H)             5       0 
[06/30 09:46:49   1590s] [NR-eGR]  TopMetal2  (7V)             0       0 
[06/30 09:46:49   1590s] [NR-eGR] ---------------------------------------
[06/30 09:46:49   1590s] [NR-eGR]             Total       802224  200731 
[06/30 09:46:49   1590s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:49   1590s] [NR-eGR] Total half perimeter of net bounding box: 545923um
[06/30 09:46:49   1590s] [NR-eGR] Total length: 802224um, number of vias: 200731
[06/30 09:46:49   1590s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:46:49   1590s] (I)      == Layer wire length by net rule ==
[06/30 09:46:49   1590s] (I)                          Default 
[06/30 09:46:49   1590s] (I)      ----------------------------
[06/30 09:46:49   1590s] (I)       Metal1     (1V)        0um 
[06/30 09:46:49   1590s] (I)       Metal2     (2H)   294364um 
[06/30 09:46:49   1590s] (I)       Metal3     (3V)   335425um 
[06/30 09:46:49   1590s] (I)       Metal4     (4H)   103283um 
[06/30 09:46:49   1590s] (I)       Metal5     (5V)    69147um 
[06/30 09:46:49   1590s] (I)       TopMetal1  (6H)        5um 
[06/30 09:46:49   1590s] (I)       TopMetal2  (7V)        0um 
[06/30 09:46:49   1590s] (I)      ----------------------------
[06/30 09:46:49   1590s] (I)                  Total  802224um 
[06/30 09:46:49   1590s] (I)      == Layer via count by net rule ==
[06/30 09:46:49   1590s] (I)                         Default 
[06/30 09:46:49   1590s] (I)      ---------------------------
[06/30 09:46:49   1590s] (I)       Metal1     (1V)     79583 
[06/30 09:46:49   1590s] (I)       Metal2     (2H)    111301 
[06/30 09:46:49   1590s] (I)       Metal3     (3V)      6773 
[06/30 09:46:49   1590s] (I)       Metal4     (4H)      3058 
[06/30 09:46:49   1590s] (I)       Metal5     (5V)        16 
[06/30 09:46:49   1590s] (I)       TopMetal1  (6H)         0 
[06/30 09:46:49   1590s] (I)       TopMetal2  (7V)         0 
[06/30 09:46:49   1590s] (I)      ---------------------------
[06/30 09:46:49   1590s] (I)                  Total   200731 
[06/30 09:46:49   1590s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 3.92 MB )
[06/30 09:46:49   1590s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:46:49   1590s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.27 sec, Real: 2.33 sec, Curr Mem: 3.92 MB )
[06/30 09:46:49   1590s] [NR-eGR] Finished Early Global Route ( CPU: 2.29 sec, Real: 2.35 sec, Curr Mem: 3.89 MB )
[06/30 09:46:49   1590s] (I)      ========================================= Runtime Summary ==========================================
[06/30 09:46:49   1590s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[06/30 09:46:49   1590s] (I)      ----------------------------------------------------------------------------------------------------
[06/30 09:46:49   1590s] (I)       Early Global Route                             100.00%  884.63 sec  886.99 sec  2.35 sec  2.29 sec 
[06/30 09:46:49   1590s] (I)       +-Early Global Route kernel                     99.06%  884.65 sec  886.98 sec  2.33 sec  2.27 sec 
[06/30 09:46:49   1590s] (I)       | +-Import and model                            34.30%  884.66 sec  885.47 sec  0.81 sec  0.78 sec 
[06/30 09:46:49   1590s] (I)       | | +-Create place DB                           13.22%  884.66 sec  884.98 sec  0.31 sec  0.29 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Import place data                       13.22%  884.66 sec  884.98 sec  0.31 sec  0.29 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Read instances and placement           4.18%  884.66 sec  884.76 sec  0.10 sec  0.09 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Read nets                              8.93%  884.77 sec  884.98 sec  0.21 sec  0.20 sec 
[06/30 09:46:49   1590s] (I)       | | +-Create route DB                           19.87%  884.98 sec  885.44 sec  0.47 sec  0.46 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Import route data (2T)                  19.82%  884.98 sec  885.44 sec  0.47 sec  0.45 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.90%  885.03 sec  885.08 sec  0.04 sec  0.04 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read routing blockages               0.00%  885.03 sec  885.03 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read bump blockages                  0.00%  885.03 sec  885.03 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read instance blockages              0.68%  885.03 sec  885.05 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read PG blockages                    1.15%  885.05 sec  885.08 sec  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)       | | | | | | +-Allocate memory for PG via list    0.19%  885.05 sec  885.06 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read clock blockages                 0.00%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read other blockages                 0.00%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read halo blockages                  0.02%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Read boundary cut boxes              0.00%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Read blackboxes                        0.00%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Read prerouted                         0.01%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Read nets                              0.03%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Set up via pillars                     0.00%  885.08 sec  885.08 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Set up RC info                         0.09%  885.08 sec  885.09 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Initialize 3D grid graph               1.24%  885.09 sec  885.12 sec  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Model blockage capacity               12.90%  885.12 sec  885.42 sec  0.30 sec  0.30 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Initialize 3D capacity              12.25%  885.12 sec  885.41 sec  0.29 sec  0.28 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Move terms for access (2T)             0.01%  885.44 sec  885.44 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Read aux data                              0.00%  885.44 sec  885.44 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Others data preparation                    0.00%  885.44 sec  885.44 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Create route kernel                        0.87%  885.44 sec  885.46 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | +-Global Routing                              36.14%  885.47 sec  886.33 sec  0.85 sec  0.78 sec 
[06/30 09:46:49   1590s] (I)       | | +-Initialization                             0.73%  885.47 sec  885.49 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | +-Net group 1                                8.68%  885.49 sec  885.70 sec  0.20 sec  0.19 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Generate topology (2T)                   0.03%  885.49 sec  885.49 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1a                                 0.83%  885.63 sec  885.65 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Pattern routing (2T)                   0.12%  885.64 sec  885.64 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.66%  885.64 sec  885.65 sec  0.02 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1b                                 0.59%  885.65 sec  885.67 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Monotonic routing (2T)                 0.44%  885.65 sec  885.67 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1c                                 0.00%  885.67 sec  885.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1d                                 0.00%  885.67 sec  885.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1e                                 0.12%  885.67 sec  885.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Route legalization                     0.01%  885.67 sec  885.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  885.67 sec  885.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1f                                 0.00%  885.67 sec  885.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1g                                 0.73%  885.67 sec  885.69 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Post Routing                           0.71%  885.67 sec  885.69 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1h                                 0.26%  885.69 sec  885.70 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Post Routing                           0.23%  885.69 sec  885.70 sec  0.01 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1l                                 0.00%  885.70 sec  885.70 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Net group 2                                9.87%  885.70 sec  885.93 sec  0.23 sec  0.22 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Generate topology (2T)                   0.36%  885.70 sec  885.71 sec  0.01 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1a                                 0.54%  885.87 sec  885.89 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Pattern routing (2T)                   0.12%  885.88 sec  885.88 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.39%  885.88 sec  885.89 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1b                                 0.63%  885.89 sec  885.90 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Monotonic routing (2T)                 0.47%  885.89 sec  885.90 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1c                                 0.00%  885.90 sec  885.90 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1d                                 0.00%  885.90 sec  885.90 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1e                                 0.16%  885.90 sec  885.91 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Route legalization                     0.01%  885.90 sec  885.90 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  885.90 sec  885.90 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1f                                 0.00%  885.91 sec  885.91 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1g                                 0.79%  885.91 sec  885.93 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Post Routing                           0.77%  885.91 sec  885.93 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1h                                 0.12%  885.93 sec  885.93 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Post Routing                           0.10%  885.93 sec  885.93 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1l                                 0.00%  885.93 sec  885.93 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Net group 3                               14.48%  885.93 sec  886.27 sec  0.34 sec  0.31 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Generate topology (2T)                   0.01%  885.93 sec  885.93 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1a                                 0.64%  886.13 sec  886.15 sec  0.02 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Pattern routing (2T)                   0.11%  886.13 sec  886.14 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.51%  886.14 sec  886.15 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1b                                 0.22%  886.15 sec  886.15 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Monotonic routing (2T)                 0.11%  886.15 sec  886.15 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1c                                 1.20%  886.15 sec  886.18 sec  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Two level Routing                      1.19%  886.15 sec  886.18 sec  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Two Level Routing (Regular)          0.74%  886.16 sec  886.18 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Two Level Routing (Strong)           0.14%  886.18 sec  886.18 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1d                                 0.97%  886.18 sec  886.21 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Detoured routing (2T)                  0.96%  886.18 sec  886.20 sec  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1e                                 0.23%  886.21 sec  886.21 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Route legalization                     0.00%  886.21 sec  886.21 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  886.21 sec  886.21 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1f                                 0.00%  886.21 sec  886.21 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1g                                 0.16%  886.21 sec  886.22 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Post Routing                           0.15%  886.21 sec  886.22 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1h                                 0.31%  886.22 sec  886.22 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Post Routing                           0.28%  886.22 sec  886.22 sec  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Phase 1l                                 1.84%  886.23 sec  886.27 sec  0.04 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)       | | | | +-Layer assignment (2T)                  0.08%  886.27 sec  886.27 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | +-Export cong map                              7.24%  886.33 sec  886.50 sec  0.17 sec  0.17 sec 
[06/30 09:46:49   1590s] (I)       | | +-Export 2D cong map                         1.77%  886.45 sec  886.50 sec  0.04 sec  0.04 sec 
[06/30 09:46:49   1590s] (I)       | +-Extract Global 3D Wires                      0.00%  886.50 sec  886.50 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | +-Track Assignment (2T)                        7.28%  886.50 sec  886.67 sec  0.17 sec  0.20 sec 
[06/30 09:46:49   1590s] (I)       | | +-Initialization                             0.01%  886.50 sec  886.50 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Track Assignment Kernel                    7.12%  886.50 sec  886.67 sec  0.17 sec  0.20 sec 
[06/30 09:46:49   1590s] (I)       | | +-Free Memory                                0.00%  886.67 sec  886.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | +-Export                                      13.30%  886.67 sec  886.98 sec  0.31 sec  0.32 sec 
[06/30 09:46:49   1590s] (I)       | | +-Export DB wires                            0.09%  886.67 sec  886.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Export all nets (2T)                     0.07%  886.67 sec  886.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | | +-Set wire vias (2T)                       0.01%  886.67 sec  886.67 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | | +-Report wirelength                         10.04%  886.67 sec  886.91 sec  0.24 sec  0.19 sec 
[06/30 09:46:49   1590s] (I)       | | +-Update net boxes                           3.12%  886.91 sec  886.98 sec  0.07 sec  0.13 sec 
[06/30 09:46:49   1590s] (I)       | | +-Update timing                              0.00%  886.98 sec  886.98 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)       | +-Postprocess design                           0.03%  886.98 sec  886.98 sec  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)      ======================= Summary by functions ========================
[06/30 09:46:49   1590s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:46:49   1590s] (I)      ---------------------------------------------------------------------
[06/30 09:46:49   1590s] (I)        0  Early Global Route                  100.00%  2.35 sec  2.29 sec 
[06/30 09:46:49   1590s] (I)        1  Early Global Route kernel            99.06%  2.33 sec  2.27 sec 
[06/30 09:46:49   1590s] (I)        2  Global Routing                       36.14%  0.85 sec  0.78 sec 
[06/30 09:46:49   1590s] (I)        2  Import and model                     34.30%  0.81 sec  0.78 sec 
[06/30 09:46:49   1590s] (I)        2  Export                               13.30%  0.31 sec  0.32 sec 
[06/30 09:46:49   1590s] (I)        2  Track Assignment (2T)                 7.28%  0.17 sec  0.20 sec 
[06/30 09:46:49   1590s] (I)        2  Export cong map                       7.24%  0.17 sec  0.17 sec 
[06/30 09:46:49   1590s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        2  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        3  Create route DB                      19.87%  0.47 sec  0.46 sec 
[06/30 09:46:49   1590s] (I)        3  Net group 3                          14.48%  0.34 sec  0.31 sec 
[06/30 09:46:49   1590s] (I)        3  Create place DB                      13.22%  0.31 sec  0.29 sec 
[06/30 09:46:49   1590s] (I)        3  Report wirelength                    10.04%  0.24 sec  0.19 sec 
[06/30 09:46:49   1590s] (I)        3  Net group 2                           9.87%  0.23 sec  0.22 sec 
[06/30 09:46:49   1590s] (I)        3  Net group 1                           8.68%  0.20 sec  0.19 sec 
[06/30 09:46:49   1590s] (I)        3  Track Assignment Kernel               7.12%  0.17 sec  0.20 sec 
[06/30 09:46:49   1590s] (I)        3  Update net boxes                      3.12%  0.07 sec  0.13 sec 
[06/30 09:46:49   1590s] (I)        3  Export 2D cong map                    1.77%  0.04 sec  0.04 sec 
[06/30 09:46:49   1590s] (I)        3  Create route kernel                   0.87%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        3  Initialization                        0.74%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        3  Export DB wires                       0.09%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        4  Import route data (2T)               19.82%  0.47 sec  0.45 sec 
[06/30 09:46:49   1590s] (I)        4  Import place data                    13.22%  0.31 sec  0.29 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1a                              2.02%  0.05 sec  0.04 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1l                              1.84%  0.04 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1g                              1.68%  0.04 sec  0.04 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1b                              1.44%  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1c                              1.20%  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1d                              0.98%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1h                              0.70%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1e                              0.52%  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)        4  Generate topology (2T)                0.40%  0.01 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        4  Export all nets (2T)                  0.07%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        4  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        4  Set wire vias (2T)                    0.01%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Model blockage capacity              12.90%  0.30 sec  0.30 sec 
[06/30 09:46:49   1590s] (I)        5  Read nets                             8.96%  0.21 sec  0.20 sec 
[06/30 09:46:49   1590s] (I)        5  Read instances and placement          4.18%  0.10 sec  0.09 sec 
[06/30 09:46:49   1590s] (I)        5  Post Routing                          2.25%  0.05 sec  0.05 sec 
[06/30 09:46:49   1590s] (I)        5  Read blockages ( Layer 2-7 )          1.90%  0.04 sec  0.04 sec 
[06/30 09:46:49   1590s] (I)        5  Pattern Routing Avoiding Blockages    1.56%  0.04 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        5  Initialize 3D grid graph              1.24%  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        5  Two level Routing                     1.19%  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        5  Monotonic routing (2T)                1.03%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        5  Detoured routing (2T)                 0.96%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        5  Pattern routing (2T)                  0.35%  0.01 sec  0.01 sec 
[06/30 09:46:49   1590s] (I)        5  Set up RC info                        0.09%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Layer assignment (2T)                 0.08%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Move terms for access (2T)            0.01%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Initialize 3D capacity               12.25%  0.29 sec  0.28 sec 
[06/30 09:46:49   1590s] (I)        6  Read PG blockages                     1.15%  0.03 sec  0.03 sec 
[06/30 09:46:49   1590s] (I)        6  Two Level Routing (Regular)           0.74%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        6  Read instance blockages               0.68%  0.02 sec  0.02 sec 
[06/30 09:46:49   1590s] (I)        6  Two Level Routing (Strong)            0.14%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] (I)        7  Allocate memory for PG via list       0.19%  0.00 sec  0.00 sec 
[06/30 09:46:49   1590s] Running post-eGR process
[06/30 09:46:49   1590s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.7 real=0:00:02.8)
[06/30 09:46:49   1590s]     Routing using eGR in eGR->NR Step done.
[06/30 09:46:49   1590s]     Routing using NR in eGR->NR Step...
[06/30 09:46:49   1590s] 
[06/30 09:46:49   1590s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[06/30 09:46:49   1590s]   All net are default rule.
[06/30 09:46:49   1590s]   Preferred NanoRoute mode settings: Current
[06/30 09:46:50   1590s] #WARNING (NRIF-82) When route_detail_post_route_swap_via is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[06/30 09:46:50   1590s] -route_detail_auto_stop true
[06/30 09:46:50   1590s] -route_detail_fix_antenna true
[06/30 09:46:50   1590s] -route_detail_on_grid_only none
[06/30 09:46:50   1590s] -route_detail_post_route_spread_wire auto
[06/30 09:46:50   1590s] -route_detail_post_route_swap_via false
[06/30 09:46:50   1590s] -route_detail_use_multi_cut_via_effort low
[06/30 09:46:50   1590s] -route_ignore_antenna_top_cell_pin true
[06/30 09:46:50   1590s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:46:50   1590s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:46:50   1591s]       Clock detailed routing...
[06/30 09:46:50   1591s]         NanoRoute...
[06/30 09:46:50   1591s] #% Begin globalDetailRoute (date=06/30 09:46:50, mem=1669.2M)
[06/30 09:46:50   1591s] 
[06/30 09:46:50   1591s] globalDetailRoute
[06/30 09:46:50   1591s] 
[06/30 09:46:50   1591s] #Start globalDetailRoute on Mon Jun 30 09:46:50 2025
[06/30 09:46:50   1591s] #
[06/30 09:46:50   1591s] ### Time Record (globalDetailRoute) is installed.
[06/30 09:46:50   1591s] ### Time Record (Pre Callback) is installed.
[06/30 09:46:50   1591s] ### Time Record (Pre Callback) is uninstalled.
[06/30 09:46:50   1591s] ### Time Record (DB Import) is installed.
[06/30 09:46:50   1591s] ### Time Record (Timing Data Generation) is installed.
[06/30 09:46:50   1591s] ### Time Record (Timing Data Generation) is uninstalled.
[06/30 09:46:51   1591s] ### Net info: total nets: 54006
[06/30 09:46:51   1591s] ### Net info: dirty nets: 0
[06/30 09:46:51   1591s] ### Net info: marked as disconnected nets: 0
[06/30 09:46:51   1592s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1855.4000 1935.7400 ).
[06/30 09:46:51   1592s] ### Net info: fully routed nets: 1
[06/30 09:46:51   1592s] ### Net info: trivial (< 2 pins) nets: 28984
[06/30 09:46:51   1592s] ### Net info: unrouted nets: 25021
[06/30 09:46:51   1592s] ### Net info: re-extraction nets: 0
[06/30 09:46:51   1592s] ### Net info: selected nets: 1
[06/30 09:46:51   1592s] ### Net info: ignored nets: 0
[06/30 09:46:51   1592s] ### Net info: skip routing nets: 0
[06/30 09:46:52   1592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:46:52   1592s] ### import design signature (3): route=1691606433 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1054672084 dirty_area=0 del_dirty_area=0 cell=924958356 placement=54301170 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 09:46:52   1592s] ### Time Record (DB Import) is uninstalled.
[06/30 09:46:52   1592s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[06/30 09:46:52   1592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:46:52   1592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:46:52   1592s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:46:52   1592s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:46:52   1592s] ### Before assign design signature (4): route=1691606433 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1054672084 dirty_area=0 del_dirty_area=0 cell=924958356 placement=54301170 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=2143274293 routing_via=1 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 09:46:52   1592s] #
[06/30 09:46:52   1592s] #Wire/Via statistics before line assignment ...
[06/30 09:46:52   1592s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 09:46:52   1592s] #
[06/30 09:46:52   1592s] #  Routing Statistics
[06/30 09:46:52   1592s] #
[06/30 09:46:52   1592s] #------------------+-----------+-----+
[06/30 09:46:52   1592s] #  Layer           | Length(um)| Vias|
[06/30 09:46:52   1592s] #------------------+-----------+-----+
[06/30 09:46:52   1592s] #  GatPoly ( 0H)   |          0|    0|
[06/30 09:46:52   1592s] #  Metal1 ( 1V)    |          0|   80|
[06/30 09:46:52   1592s] #  Metal2 ( 2H)    |         94|  105|
[06/30 09:46:52   1592s] #  Metal3 ( 3V)    |        398|   67|
[06/30 09:46:52   1592s] #  Metal4 ( 4H)    |        970|   12|
[06/30 09:46:52   1592s] #  Metal5 ( 5V)    |       1084|    0|
[06/30 09:46:52   1592s] #  TopMetal1 ( 6H) |          0|    0|
[06/30 09:46:52   1592s] #  TopMetal2 ( 7V) |          0|    0|
[06/30 09:46:52   1592s] #------------------+-----------+-----+
[06/30 09:46:52   1592s] #  Total           |       2546|  264|
[06/30 09:46:52   1592s] #------------------+-----------+-----+
[06/30 09:46:52   1592s] #
[06/30 09:46:52   1592s] # Total half perimeter of net bounding box: 1765 um.
[06/30 09:46:52   1592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:46:52   1592s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:46:52   1592s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:46:52   1592s] ### Time Record (Data Preparation) is installed.
[06/30 09:46:52   1592s] #Start routing data preparation on Mon Jun 30 09:46:52 2025
[06/30 09:46:52   1592s] #
[06/30 09:46:52   1592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:46:52   1592s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:46:52   1592s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:46:52   1592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:46:53   1593s] ### Time Record (Cell Pin Access) is installed.
[06/30 09:46:53   1593s] #Initial pin access analysis.
[06/30 09:46:55   1595s] #Detail pin access analysis.
[06/30 09:46:55   1595s] ### Time Record (Cell Pin Access) is uninstalled.
[06/30 09:46:55   1596s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[06/30 09:46:55   1596s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/30 09:46:55   1596s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/30 09:46:55   1596s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/30 09:46:55   1596s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/30 09:46:55   1596s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[06/30 09:46:55   1596s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/30 09:46:55   1596s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[06/30 09:46:55   1596s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[06/30 09:46:55   1596s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=7(TopMetal2)
[06/30 09:46:55   1596s] #pin_access_rlayer=2(Metal2)
[06/30 09:46:55   1596s] #shield_top_dpt_rlayer=-1 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/30 09:46:55   1596s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/30 09:46:55   1596s] #enable_dpt_layer_shield=F
[06/30 09:46:55   1596s] #has_line_end_grid=F
[06/30 09:46:56   1596s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1695.88 (MB), peak = 2161.48 (MB)
[06/30 09:46:56   1597s] #Regenerating Ggrids automatically.
[06/30 09:46:56   1597s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[06/30 09:46:56   1597s] #Using automatically generated G-grids.
[06/30 09:47:06   1606s] #Done routing data preparation.
[06/30 09:47:06   1606s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1727.30 (MB), peak = 2161.48 (MB)
[06/30 09:47:06   1606s] ### Time Record (Data Preparation) is uninstalled.
[06/30 09:47:06   1606s] ### Time Record (Data Preparation) is installed.
[06/30 09:47:06   1606s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:06   1606s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:06   1606s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:06   1606s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:06   1606s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:06   1607s] ### Time Record (Data Preparation) is uninstalled.
[06/30 09:47:06   1607s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:47:06   1607s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:47:06   1607s] eee: pegSigSF=1.070000
[06/30 09:47:06   1607s] Initializing multi-corner resistance tables ...
[06/30 09:47:06   1607s] eee: Grid unit RC data computation started
[06/30 09:47:06   1607s] eee: Grid unit RC data computation completed
[06/30 09:47:06   1607s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:47:06   1607s] eee: l=2 avDens=0.023918 usedTrk=219.885713 availTrk=9193.135673 sigTrk=219.885713
[06/30 09:47:06   1607s] eee: l=3 avDens=0.036817 usedTrk=2064.385241 availTrk=56071.697274 sigTrk=2064.385241
[06/30 09:47:06   1607s] eee: l=4 avDens=0.031771 usedTrk=2021.634736 availTrk=63631.939741 sigTrk=2021.634736
[06/30 09:47:06   1607s] eee: l=5 avDens=0.037104 usedTrk=2065.849791 availTrk=55677.947274 sigTrk=2065.849791
[06/30 09:47:06   1607s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 09:47:06   1607s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 09:47:06   1607s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:47:06   1607s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:47:06   1607s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.308013 uaWl=0.000000 uaWlH=0.213100 aWlH=0.000000 lMod=0 pMax=0.834700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:47:06   1607s] eee: NetCapCache creation started. (Current Mem: 4388.570M) 
[06/30 09:47:06   1607s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4388.570M) 
[06/30 09:47:06   1607s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:47:06   1607s] eee: Metal Layers Info:
[06/30 09:47:06   1607s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:06   1607s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:47:06   1607s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:06   1607s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:47:06   1607s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:47:06   1607s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:47:06   1607s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:47:06   1607s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:47:06   1607s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:47:06   1607s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:47:06   1607s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:06   1607s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:47:06   1607s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:47:06   1607s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:47:06   1607s] ### Successfully loaded pre-route RC model
[06/30 09:47:06   1607s] ### Time Record (Line Assignment) is installed.
[06/30 09:47:07   1607s] #
[06/30 09:47:07   1607s] #Distribution of nets:
[06/30 09:47:07   1607s] #  
[06/30 09:47:07   1607s] # #pin range           #net       % 
[06/30 09:47:07   1607s] #------------------------------------
[06/30 09:47:07   1607s] #          2           22944 ( 42.5%)
[06/30 09:47:07   1607s] #          3             410 (  0.8%)
[06/30 09:47:07   1607s] #          4             292 (  0.5%)
[06/30 09:47:07   1607s] #          5              80 (  0.1%)
[06/30 09:47:07   1607s] #          6               8 (  0.0%)
[06/30 09:47:07   1607s] #          7              13 (  0.0%)
[06/30 09:47:07   1607s] #          8             245 (  0.5%)
[06/30 09:47:07   1607s] #          9              80 (  0.1%)
[06/30 09:47:07   1607s] #  10  -  19             348 (  0.6%)
[06/30 09:47:07   1607s] #  20  -  29             245 (  0.5%)
[06/30 09:47:07   1607s] #  30  -  39              55 (  0.1%)
[06/30 09:47:07   1607s] #  40  -  49              20 (  0.0%)
[06/30 09:47:07   1607s] #  50  -  59              17 (  0.0%)
[06/30 09:47:07   1607s] #  60  -  69             195 (  0.4%)
[06/30 09:47:07   1607s] #  80  -  89               3 (  0.0%)
[06/30 09:47:07   1607s] #     >=2000               0 (  0.0%)
[06/30 09:47:07   1607s] #
[06/30 09:47:07   1607s] #Total: 54006 nets, 24955 non-trivial nets
[06/30 09:47:07   1607s] #                                    #net       % 
[06/30 09:47:07   1607s] #-------------------------------------------------
[06/30 09:47:07   1607s] #  Fully global routed                  1 ( 0.0%)
[06/30 09:47:07   1607s] #  Clock                                1
[06/30 09:47:07   1607s] #  Extra space                          1
[06/30 09:47:07   1607s] #  Prefer layer range               24955
[06/30 09:47:07   1607s] #
[06/30 09:47:07   1607s] #Nets in 2 layer ranges:
[06/30 09:47:07   1607s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[06/30 09:47:07   1607s] #---------------------------------------------------------
[06/30 09:47:07   1607s] #           -----------         6 TopMetal1*      24954 (100.0%)
[06/30 09:47:07   1607s] #           3 Metal3            4 Metal4              1 (  0.0%)
[06/30 09:47:07   1607s] #
[06/30 09:47:07   1607s] #1 net selected.
[06/30 09:47:07   1607s] #
[06/30 09:47:07   1608s] ### 
[06/30 09:47:07   1608s] ### Net length summary before Line Assignment:
[06/30 09:47:07   1608s] ### Layer         H-Len   V-Len         Total       #Up-Via
[06/30 09:47:07   1608s] ### -------------------------------------------------------
[06/30 09:47:07   1608s] ### 1 Metal1          0       0       0(  0%)      80( 30%)
[06/30 09:47:07   1608s] ### 2 Metal2         94       0      94(  4%)     105( 39%)
[06/30 09:47:07   1608s] ### 3 Metal3          0     398     398( 16%)      69( 26%)
[06/30 09:47:07   1608s] ### 4 Metal4        970       0     970( 38%)      12(  5%)
[06/30 09:47:07   1608s] ### 5 Metal5          0    1083    1083( 43%)       0(  0%)
[06/30 09:47:07   1608s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)
[06/30 09:47:07   1608s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)
[06/30 09:47:07   1608s] ### -------------------------------------------------------
[06/30 09:47:07   1608s] ###                1064    1481    2545           266      
[06/30 09:47:07   1608s] #
[06/30 09:47:07   1608s] #..
[06/30 09:47:07   1608s] #
[06/30 09:47:07   1608s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --0.71 [2]--
[06/30 09:47:07   1608s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --0.95 [2]--
[06/30 09:47:07   1608s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --0.56 [2]--
[06/30 09:47:07   1608s] ### 
[06/30 09:47:07   1608s] ### Net length and overlap summary after Line Assignment:
[06/30 09:47:07   1608s] ### Layer         H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[06/30 09:47:07   1608s] ### --------------------------------------------------------------------------------
[06/30 09:47:07   1608s] ### 1 Metal1          0       0       0(  0%)      80( 35%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### 2 Metal2        104       0     104(  4%)      90( 39%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### 3 Metal3          0     409     409( 16%)      51( 22%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### 4 Metal4        964       0     964( 38%)      10(  4%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### 5 Metal5          0    1076    1076( 42%)       0(  0%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/30 09:47:07   1608s] ### --------------------------------------------------------------------------------
[06/30 09:47:07   1608s] ###                1068    1485    2554           231          0           0        
[06/30 09:47:07   1608s] #
[06/30 09:47:07   1608s] #Line Assignment statistics:
[06/30 09:47:07   1608s] #Cpu time = 00:00:00
[06/30 09:47:07   1608s] #Elapsed time = 00:00:00
[06/30 09:47:07   1608s] #Increased memory = 2.08 (MB)
[06/30 09:47:07   1608s] #Total memory = 1791.45 (MB)
[06/30 09:47:07   1608s] #Peak memory = 2161.48 (MB)
[06/30 09:47:07   1608s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.1 GB --1.19 [2]--
[06/30 09:47:07   1608s] ### Time Record (Line Assignment) is uninstalled.
[06/30 09:47:08   1608s] ### After assign design signature (5): route=1109034638 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1756620789 dirty_area=0 del_dirty_area=0 cell=924958356 placement=48310002 pin_access=2107612313 inst_pattern=1 inst_orient=1 halo=1060851649 via=2143274293 routing_via=1110958276 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 09:47:08   1608s] #
[06/30 09:47:08   1608s] #Wire/Via statistics after line assignment ...
[06/30 09:47:08   1608s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 09:47:08   1608s] #
[06/30 09:47:08   1608s] #  Routing Statistics
[06/30 09:47:08   1608s] #
[06/30 09:47:08   1608s] #------------------+-----------+-----+
[06/30 09:47:08   1608s] #  Layer           | Length(um)| Vias|
[06/30 09:47:08   1608s] #------------------+-----------+-----+
[06/30 09:47:08   1608s] #  GatPoly ( 0H)   |          0|    0|
[06/30 09:47:08   1608s] #  Metal1 ( 1V)    |          0|   80|
[06/30 09:47:08   1608s] #  Metal2 ( 2H)    |        104|   90|
[06/30 09:47:08   1608s] #  Metal3 ( 3V)    |        410|   51|
[06/30 09:47:08   1608s] #  Metal4 ( 4H)    |        965|   10|
[06/30 09:47:08   1608s] #  Metal5 ( 5V)    |       1076|    0|
[06/30 09:47:08   1608s] #  TopMetal1 ( 6H) |          0|    0|
[06/30 09:47:08   1608s] #  TopMetal2 ( 7V) |          0|    0|
[06/30 09:47:08   1608s] #------------------+-----------+-----+
[06/30 09:47:08   1608s] #  Total           |       2555|  231|
[06/30 09:47:08   1608s] #------------------+-----------+-----+
[06/30 09:47:08   1608s] #
[06/30 09:47:08   1608s] # Total half perimeter of net bounding box: 1765 um.
[06/30 09:47:08   1608s] #Routing data preparation, pin analysis, line assignment statistics:
[06/30 09:47:08   1608s] #Cpu time = 00:00:16
[06/30 09:47:08   1608s] #Elapsed time = 00:00:16
[06/30 09:47:08   1608s] #Increased memory = 77.08 (MB)
[06/30 09:47:08   1608s] #Total memory = 1757.91 (MB)
[06/30 09:47:08   1608s] #Peak memory = 2161.48 (MB)
[06/30 09:47:08   1608s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:08   1608s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:08   1608s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:08   1608s] #Skip comparing routing design signature in db-snapshot flow
[06/30 09:47:08   1608s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:08   1608s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:08   1608s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:08   1608s] #Using multithreading with 2 threads.
[06/30 09:47:08   1608s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:08   1608s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:08   1608s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:08   1608s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:08   1609s] ### Time Record (Detail Routing) is installed.
[06/30 09:47:08   1609s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:08   1609s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:08   1609s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:08   1609s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:08   1609s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:08   1609s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:08   1609s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:08   1609s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:08   1609s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:08   1609s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:09   1609s] ### Time Record (Data Preparation) is installed.
[06/30 09:47:09   1609s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/30 09:47:09   1609s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 09:47:09   1609s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:09   1609s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:09   1609s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 09:47:09   1609s] ### Time Record (Data Preparation) is uninstalled.
[06/30 09:47:09   1609s] ### drc_pitch = 7000 (  7.0000 um) drc_range = 3000 (  3.0000 um) route_pitch = 3900 (  3.9000 um) patch_pitch = 8720 (  8.7200 um) top_route_layer = 7 top_pin_layer = 7
[06/30 09:47:09   1609s] #
[06/30 09:47:09   1609s] #Start Detail Routing..
[06/30 09:47:09   1609s] #start initial detail routing ...
[06/30 09:47:09   1609s] ### Design has 1 dirty net
[06/30 09:47:11   1612s] ### Gcell dirty-map stats: routing = 1.83%, drc-check-only = 1.96%
[06/30 09:47:11   1612s] ### Gcell ext dirty-map stats: fill = 207[0.30%] (Metal1 = 80[0.12%], Metal2 = 82[0.12%], Metal3 = 117[0.17%], Metal4 = 120[0.17%], Metal5 = 38[0.05%]), total gcell = 69402
[06/30 09:47:11   1612s] #   number of violations = 0
[06/30 09:47:11   1612s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1770.88 (MB), peak = 2161.48 (MB)
[06/30 09:47:11   1612s] #Complete Detail Routing.
[06/30 09:47:11   1612s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 09:47:11   1612s] #
[06/30 09:47:11   1612s] #  Routing Statistics
[06/30 09:47:11   1612s] #
[06/30 09:47:11   1612s] #------------------+-----------+-----+
[06/30 09:47:11   1612s] #  Layer           | Length(um)| Vias|
[06/30 09:47:11   1612s] #------------------+-----------+-----+
[06/30 09:47:11   1612s] #  GatPoly ( 0H)   |          0|    0|
[06/30 09:47:11   1612s] #  Metal1 ( 1V)    |          0|   80|
[06/30 09:47:11   1612s] #  Metal2 ( 2H)    |         37|   80|
[06/30 09:47:11   1612s] #  Metal3 ( 3V)    |        457|   65|
[06/30 09:47:11   1612s] #  Metal4 ( 4H)    |       1003|   10|
[06/30 09:47:11   1612s] #  Metal5 ( 5V)    |       1076|    0|
[06/30 09:47:11   1612s] #  TopMetal1 ( 6H) |          0|    0|
[06/30 09:47:11   1612s] #  TopMetal2 ( 7V) |          0|    0|
[06/30 09:47:11   1612s] #------------------+-----------+-----+
[06/30 09:47:11   1612s] #  Total           |       2573|  235|
[06/30 09:47:11   1612s] #------------------+-----------+-----+
[06/30 09:47:11   1612s] #
[06/30 09:47:11   1612s] # Total half perimeter of net bounding box: 1765 um.
[06/30 09:47:11   1612s] #Total number of DRC violations = 0
[06/30 09:47:11   1613s] ### Time Record (Detail Routing) is uninstalled.
[06/30 09:47:11   1613s] #Cpu time = 00:00:04
[06/30 09:47:11   1613s] #Elapsed time = 00:00:03
[06/30 09:47:11   1613s] #Increased memory = 7.06 (MB)
[06/30 09:47:11   1613s] #Total memory = 1764.97 (MB)
[06/30 09:47:11   1613s] #Peak memory = 2161.48 (MB)
[06/30 09:47:11   1613s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:47:11   1613s] #detailRoute Statistics:
[06/30 09:47:11   1613s] #Cpu time = 00:00:04
[06/30 09:47:11   1613s] #Elapsed time = 00:00:03
[06/30 09:47:11   1613s] #Increased memory = 7.06 (MB)
[06/30 09:47:11   1613s] #Total memory = 1764.97 (MB)
[06/30 09:47:11   1613s] #Peak memory = 2161.48 (MB)
[06/30 09:47:11   1613s] ### Time Record (DB Export) is installed.
[06/30 09:47:11   1613s] Extracting standard cell pins and blockage ...... 
[06/30 09:47:11   1613s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[06/30 09:47:11   1613s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[06/30 09:47:11   1613s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[06/30 09:47:11   1613s] Type 'man IMPTR-2108' for more detail.
[06/30 09:47:11   1613s]  As a result, your trialRoute congestion could be incorrect.
[06/30 09:47:11   1613s] Pin and blockage extraction finished
[06/30 09:47:11   1613s] ### export design design signature (10): route=1826021365 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=2012206159 dirty_area=0 del_dirty_area=0 cell=924958356 placement=48310002 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 09:47:12   1613s] ### Time Record (DB Export) is uninstalled.
[06/30 09:47:12   1613s] ### Time Record (Post Callback) is installed.
[06/30 09:47:12   1613s] ### Time Record (Post Callback) is uninstalled.
[06/30 09:47:12   1613s] #
[06/30 09:47:12   1613s] #globalDetailRoute statistics:
[06/30 09:47:12   1613s] #Cpu time = 00:00:22
[06/30 09:47:12   1613s] #Elapsed time = 00:00:21
[06/30 09:47:12   1613s] #Increased memory = 93.23 (MB)
[06/30 09:47:12   1613s] #Total memory = 1763.93 (MB)
[06/30 09:47:12   1613s] #Peak memory = 2161.48 (MB)
[06/30 09:47:12   1613s] #Number of warnings = 56
[06/30 09:47:12   1613s] #Total number of warnings = 64
[06/30 09:47:12   1613s] #Number of fails = 0
[06/30 09:47:12   1613s] #Total number of fails = 0
[06/30 09:47:12   1613s] #Complete globalDetailRoute on Mon Jun 30 09:47:12 2025
[06/30 09:47:12   1613s] #
[06/30 09:47:12   1613s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1 sns=1 ppa_info=1
[06/30 09:47:12   1613s] ### Time Record (globalDetailRoute) is uninstalled.
[06/30 09:47:12   1613s] #
[06/30 09:47:12   1613s] #  Scalability Statistics
[06/30 09:47:12   1613s] #
[06/30 09:47:12   1613s] #-------------------------+---------+-------------+------------+
[06/30 09:47:12   1613s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[06/30 09:47:12   1613s] #-------------------------+---------+-------------+------------+
[06/30 09:47:12   1613s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[06/30 09:47:12   1613s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[06/30 09:47:12   1613s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[06/30 09:47:12   1613s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[06/30 09:47:12   1613s] #  DB Export              | 00:00:01|     00:00:01|         1.0|
[06/30 09:47:12   1613s] #  Cell Pin Access        | 00:00:02|     00:00:02|         1.5|
[06/30 09:47:12   1613s] #  Data Preparation       | 00:00:12|     00:00:13|         1.0|
[06/30 09:47:12   1613s] #  Line Assignment        | 00:00:01|     00:00:01|         1.0|
[06/30 09:47:12   1613s] #  Detail Routing         | 00:00:04|     00:00:02|         1.5|
[06/30 09:47:12   1613s] #  Entire Command         | 00:00:22|     00:00:21|         1.0|
[06/30 09:47:12   1613s] #-------------------------+---------+-------------+------------+
[06/30 09:47:12   1613s] #
[06/30 09:47:12   1613s] #% End globalDetailRoute (date=06/30 09:47:12, total cpu=0:00:22.6, real=0:00:22.0, peak res=1756.4M, current mem=1756.4M)
[06/30 09:47:12   1613s]         NanoRoute done. (took cpu=0:00:22.8 real=0:00:22.0)
[06/30 09:47:12   1613s]       Clock detailed routing done.
[06/30 09:47:12   1614s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 09:47:12   1614s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 09:47:12   1614s] Skipping check of guided vs. routed net lengths.
[06/30 09:47:12   1614s] Set FIXED routing status on 1 net(s)
[06/30 09:47:12   1614s]       Route Remaining Unrouted Nets...
[06/30 09:47:12   1614s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/30 09:47:12   1614s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4388.6M, EPOCH TIME: 1751291232.659676
[06/30 09:47:12   1614s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:12   1614s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:12   1614s] Cell fpga_top LLGs are deleted
[06/30 09:47:12   1614s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:12   1614s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:12   1614s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4388.6M, EPOCH TIME: 1751291232.660255
[06/30 09:47:12   1614s] [oiLAM] Zs 7, 8
[06/30 09:47:12   1614s] ### Creating LA Mngr. totSessionCpu=0:26:57 mem=4388.6M
[06/30 09:47:12   1614s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:47:12   1614s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:47:12   1614s] eee: pegSigSF=1.070000
[06/30 09:47:12   1614s] Initializing multi-corner resistance tables ...
[06/30 09:47:12   1614s] eee: Grid unit RC data computation started
[06/30 09:47:12   1614s] eee: Grid unit RC data computation completed
[06/30 09:47:12   1614s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:47:12   1614s] eee: l=2 avDens=0.018572 usedTrk=220.876190 availTrk=11893.135673 sigTrk=220.876190
[06/30 09:47:12   1614s] eee: l=3 avDens=0.035874 usedTrk=2076.473204 availTrk=57882.947274 sigTrk=2076.473204
[06/30 09:47:12   1614s] eee: l=4 avDens=0.030711 usedTrk=2048.161721 availTrk=66691.939741 sigTrk=2048.161721
[06/30 09:47:12   1614s] eee: l=5 avDens=0.036508 usedTrk=2094.316458 availTrk=57365.741544 sigTrk=2094.316458
[06/30 09:47:12   1614s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 09:47:12   1614s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 09:47:12   1614s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:47:12   1614s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:47:12   1614s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.308013 uaWl=0.000000 uaWlH=0.213100 aWlH=0.000000 lMod=0 pMax=0.834700 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:47:12   1614s] eee: NetCapCache creation started. (Current Mem: 4388.586M) 
[06/30 09:47:12   1614s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4388.586M) 
[06/30 09:47:12   1614s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:47:12   1614s] eee: Metal Layers Info:
[06/30 09:47:12   1614s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:12   1614s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:47:12   1614s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:12   1614s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:47:12   1614s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:47:12   1614s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:47:12   1614s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:47:12   1614s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:47:12   1614s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:47:12   1614s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:47:12   1614s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:12   1614s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:47:12   1614s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:47:12   1614s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:47:12   1614s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:47:12   1614s] ### Creating LA Mngr, finished. totSessionCpu=0:26:57 mem=4388.6M
[06/30 09:47:12   1614s] Running pre-eGR process
[06/30 09:47:12   1614s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.94 MB )
[06/30 09:47:12   1614s] (I)      Initializing eGR engine (regular)
[06/30 09:47:12   1614s] Set min layer with default ( 2 )
[06/30 09:47:12   1614s] Set max layer with default ( 127 )
[06/30 09:47:12   1614s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:47:12   1614s] Min route layer (adjusted) = 2
[06/30 09:47:12   1614s] Max route layer (adjusted) = 7
[06/30 09:47:12   1614s] (I)      clean place blk overflow:
[06/30 09:47:12   1614s] (I)      H : enabled 1.00 0
[06/30 09:47:12   1614s] (I)      V : enabled 1.00 0
[06/30 09:47:12   1614s] (I)      Initializing eGR engine (regular)
[06/30 09:47:12   1614s] Set min layer with default ( 2 )
[06/30 09:47:12   1614s] Set max layer with default ( 127 )
[06/30 09:47:12   1614s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:47:12   1614s] Min route layer (adjusted) = 2
[06/30 09:47:12   1614s] Max route layer (adjusted) = 7
[06/30 09:47:12   1614s] (I)      clean place blk overflow:
[06/30 09:47:12   1614s] (I)      H : enabled 1.00 0
[06/30 09:47:12   1614s] (I)      V : enabled 1.00 0
[06/30 09:47:12   1614s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.94 MB )
[06/30 09:47:12   1614s] (I)      Running eGR Regular flow
[06/30 09:47:12   1614s] (I)      # wire layers (front) : 8
[06/30 09:47:12   1614s] (I)      # wire layers (back)  : 0
[06/30 09:47:12   1614s] (I)      min wire layer : 1
[06/30 09:47:12   1614s] (I)      max wire layer : 7
[06/30 09:47:12   1614s] (I)      # cut layers (front) : 7
[06/30 09:47:12   1614s] (I)      # cut layers (back)  : 0
[06/30 09:47:12   1614s] (I)      min cut layer : 1
[06/30 09:47:12   1614s] (I)      max cut layer : 6
[06/30 09:47:12   1614s] (I)      ================================= Layers =================================
[06/30 09:47:12   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:47:12   1614s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:47:12   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:47:12   1614s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:47:12   1614s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:47:12   1614s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:47:12   1614s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:47:12   1614s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:47:12   1614s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:47:12   1614s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:47:12   1614s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:47:12   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:47:12   1614s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:47:12   1614s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:47:12   1614s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:47:12   1614s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:47:12   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:47:12   1614s] (I)      Started Import and model ( Curr Mem: 3.94 MB )
[06/30 09:47:13   1614s] (I)      == Non-default Options ==
[06/30 09:47:13   1614s] (I)      Maximum routing layer                              : 7
[06/30 09:47:13   1614s] (I)      Top routing layer                                  : 7
[06/30 09:47:13   1614s] (I)      Number of threads                                  : 2
[06/30 09:47:13   1614s] (I)      Route tie net to shape                             : auto
[06/30 09:47:13   1614s] (I)      Method to set GCell size                           : row
[06/30 09:47:13   1614s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:47:13   1614s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:47:13   1614s] (I)      ============== Pin Summary ==============
[06/30 09:47:13   1614s] (I)      +-------+--------+---------+------------+
[06/30 09:47:13   1614s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:47:13   1614s] (I)      +-------+--------+---------+------------+
[06/30 09:47:13   1614s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:47:13   1614s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:47:13   1614s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:47:13   1614s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:47:13   1614s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:47:13   1614s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:47:13   1614s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:47:13   1614s] (I)      +-------+--------+---------+------------+
[06/30 09:47:13   1614s] (I)      Custom ignore net properties:
[06/30 09:47:13   1614s] (I)      1 : NotLegal
[06/30 09:47:13   1614s] (I)      Default ignore net properties:
[06/30 09:47:13   1614s] (I)      1 : Special
[06/30 09:47:13   1614s] (I)      2 : Analog
[06/30 09:47:13   1614s] (I)      3 : Fixed
[06/30 09:47:13   1614s] (I)      4 : Skipped
[06/30 09:47:13   1614s] (I)      5 : MixedSignal
[06/30 09:47:13   1614s] (I)      Prerouted net properties:
[06/30 09:47:13   1614s] (I)      1 : NotLegal
[06/30 09:47:13   1614s] (I)      2 : Special
[06/30 09:47:13   1614s] (I)      3 : Analog
[06/30 09:47:13   1614s] (I)      4 : Fixed
[06/30 09:47:13   1614s] (I)      5 : Skipped
[06/30 09:47:13   1614s] (I)      6 : MixedSignal
[06/30 09:47:13   1614s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:47:13   1614s] (I)      Use row-based GCell size
[06/30 09:47:13   1614s] (I)      Use row-based GCell align
[06/30 09:47:13   1614s] (I)      layer 0 area = 90000
[06/30 09:47:13   1614s] (I)      layer 1 area = 144000
[06/30 09:47:13   1614s] (I)      layer 2 area = 144000
[06/30 09:47:13   1614s] (I)      layer 3 area = 144000
[06/30 09:47:13   1614s] (I)      layer 4 area = 144000
[06/30 09:47:13   1614s] (I)      layer 5 area = 0
[06/30 09:47:13   1614s] (I)      layer 6 area = 0
[06/30 09:47:13   1614s] (I)      GCell unit size   : 3780
[06/30 09:47:13   1614s] (I)      GCell multiplier  : 1
[06/30 09:47:13   1614s] (I)      GCell row height  : 3780
[06/30 09:47:13   1614s] (I)      Actual row height : 3780
[06/30 09:47:13   1614s] (I)      GCell align ref   : 425480 425420
[06/30 09:47:13   1614s] [NR-eGR] Track table information for default rule: 
[06/30 09:47:13   1614s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:47:13   1614s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:47:13   1614s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:47:13   1614s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:47:13   1614s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:47:13   1614s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:47:13   1614s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:47:13   1614s] (I)      ================ Default via =================
[06/30 09:47:13   1614s] (I)      +---+-------------------+--------------------+
[06/30 09:47:13   1614s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:47:13   1614s] (I)      +---+-------------------+--------------------+
[06/30 09:47:13   1614s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:47:13   1614s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[06/30 09:47:13   1614s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[06/30 09:47:13   1614s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[06/30 09:47:13   1614s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:47:13   1614s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:47:13   1614s] (I)      +---+-------------------+--------------------+
[06/30 09:47:13   1614s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:47:13   1614s] [NR-eGR] Read 39015 PG shapes
[06/30 09:47:13   1614s] [NR-eGR] Read 0 clock shapes
[06/30 09:47:13   1614s] [NR-eGR] Read 0 other shapes
[06/30 09:47:13   1614s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:47:13   1614s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:47:13   1614s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:47:13   1614s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:47:13   1614s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:47:13   1614s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:47:13   1614s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:47:13   1614s] [NR-eGR] #Other Blockages    : 0
[06/30 09:47:13   1614s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:47:13   1614s] [NR-eGR] #prerouted nets         : 1
[06/30 09:47:13   1614s] [NR-eGR] #prerouted special nets : 0
[06/30 09:47:13   1614s] [NR-eGR] #prerouted wires        : 316
[06/30 09:47:13   1614s] [NR-eGR] Read 25022 nets ( ignored 1 )
[06/30 09:47:13   1614s] (I)        Front-side 25022 ( ignored 1 )
[06/30 09:47:13   1614s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:47:13   1614s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:47:13   1614s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/30 09:47:13   1614s] (I)      handle routing halo
[06/30 09:47:13   1614s] (I)      Reading macro buffers
[06/30 09:47:13   1614s] (I)      Number of macro buffers: 0
[06/30 09:47:13   1614s] (I)      early_global_route_priority property id does not exist.
[06/30 09:47:13   1614s] (I)      Read Num Blocks=43747  Num Prerouted Wires=316  Num CS=0
[06/30 09:47:13   1614s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 180
[06/30 09:47:13   1614s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 105
[06/30 09:47:13   1614s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 27
[06/30 09:47:13   1614s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 4
[06/30 09:47:13   1614s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:47:13   1614s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:47:13   1614s] (I)      Number of ignored nets                =      1
[06/30 09:47:13   1614s] (I)      Number of connected nets              =      0
[06/30 09:47:13   1614s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[06/30 09:47:13   1614s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:47:13   1614s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:47:13   1614s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:47:13   1614s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:47:13   1614s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:47:13   1614s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:47:13   1614s] (I)      Ndr track 0 does not exist
[06/30 09:47:13   1614s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:47:13   1614s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:47:13   1614s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:47:13   1614s] (I)      Site width          :   480  (dbu)
[06/30 09:47:13   1614s] (I)      Row height          :  3780  (dbu)
[06/30 09:47:13   1614s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:47:13   1614s] (I)      GCell width         :  3780  (dbu)
[06/30 09:47:13   1614s] (I)      GCell height        :  3780  (dbu)
[06/30 09:47:13   1614s] (I)      Grid                :   491   512     7
[06/30 09:47:13   1614s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:47:13   1614s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:47:13   1614s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:47:13   1614s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:47:13   1614s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:47:13   1614s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:47:13   1614s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:47:13   1614s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:47:13   1614s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:47:13   1614s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:47:13   1614s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:47:13   1614s] (I)      --------------------------------------------------------
[06/30 09:47:13   1614s] 
[06/30 09:47:13   1614s] [NR-eGR] ============ Routing rule table ============
[06/30 09:47:13   1614s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24954
[06/30 09:47:13   1614s] [NR-eGR] ========================================
[06/30 09:47:13   1614s] [NR-eGR] 
[06/30 09:47:13   1614s] (I)      ==== NDR : (Default) ====
[06/30 09:47:13   1614s] (I)      +--------------+--------+
[06/30 09:47:13   1614s] (I)      |           ID |      0 |
[06/30 09:47:13   1614s] (I)      |      Default |    yes |
[06/30 09:47:13   1614s] (I)      |  Clk Special |     no |
[06/30 09:47:13   1614s] (I)      | Hard spacing |     no |
[06/30 09:47:13   1614s] (I)      |    NDR track | (none) |
[06/30 09:47:13   1614s] (I)      |      NDR via | (none) |
[06/30 09:47:13   1614s] (I)      |  Extra space |      0 |
[06/30 09:47:13   1614s] (I)      |      Shields |      0 |
[06/30 09:47:13   1614s] (I)      |   Demand (H) |      1 |
[06/30 09:47:13   1614s] (I)      |   Demand (V) |      1 |
[06/30 09:47:13   1614s] (I)      |        #Nets |  24954 |
[06/30 09:47:13   1614s] (I)      +--------------+--------+
[06/30 09:47:13   1614s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:47:13   1614s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:47:13   1614s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:47:13   1614s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:47:13   1614s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:47:13   1614s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:47:13   1614s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:47:13   1614s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:47:13   1614s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:47:13   1614s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:47:13   1614s] (I)      =============== Blocked Tracks ===============
[06/30 09:47:13   1614s] (I)      +-------+---------+----------+---------------+
[06/30 09:47:13   1614s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:47:13   1614s] (I)      +-------+---------+----------+---------------+
[06/30 09:47:13   1614s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:47:13   1614s] (I)      |     2 | 2262528 |   933887 |        41.28% |
[06/30 09:47:13   1614s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:47:13   1614s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:47:13   1614s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:47:13   1614s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:47:13   1614s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:47:13   1614s] (I)      +-------+---------+----------+---------------+
[06/30 09:47:13   1615s] (I)      Finished Import and model ( CPU: 0.63 sec, Real: 0.68 sec, Curr Mem: 3.97 MB )
[06/30 09:47:13   1615s] (I)      Reset routing kernel
[06/30 09:47:13   1615s] (I)      Started Global Routing ( Curr Mem: 3.97 MB )
[06/30 09:47:13   1615s] (I)      totalPins=79781  totalGlobalPin=76898 (96.39%)
[06/30 09:47:13   1615s] (I)      ================== Net Group Info ===================
[06/30 09:47:13   1615s] (I)      +----+----------------+--------------+--------------+
[06/30 09:47:13   1615s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:47:13   1615s] (I)      +----+----------------+--------------+--------------+
[06/30 09:47:13   1615s] (I)      |  1 |          24954 |    Metal2(2) | TopMetal2(7) |
[06/30 09:47:13   1615s] (I)      +----+----------------+--------------+--------------+
[06/30 09:47:13   1615s] (I)      total 2D Cap : 4291119 = (2475165 H, 1815954 V)
[06/30 09:47:13   1615s] (I)      total 2D Demand : 5108 = (3803 H, 1305 V)
[06/30 09:47:13   1615s] (I)      init route region map
[06/30 09:47:13   1615s] (I)      #blocked GCells = 74425
[06/30 09:47:13   1615s] (I)      #regions = 1031
[06/30 09:47:13   1615s] (I)      init safety region map
[06/30 09:47:13   1615s] (I)      #blocked GCells = 74425
[06/30 09:47:13   1615s] (I)      #regions = 1031
[06/30 09:47:13   1615s] (I)      Adjusted 0 GCells for pin access
[06/30 09:47:13   1615s] [NR-eGR] Layer group 1: route 24954 net(s) in layer range [2, 7]
[06/30 09:47:13   1615s] (I)      
[06/30 09:47:13   1615s] (I)      ============  Phase 1a Route ============
[06/30 09:47:14   1615s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:47:14   1615s] (I)      Usage: 203098 = (100163 H, 102935 V) = (4.05% H, 5.67% V) = (3.786e+05um H, 3.891e+05um V)
[06/30 09:47:14   1615s] (I)      
[06/30 09:47:14   1615s] (I)      ============  Phase 1b Route ============
[06/30 09:47:14   1615s] (I)      Usage: 203107 = (100170 H, 102937 V) = (4.05% H, 5.67% V) = (3.786e+05um H, 3.891e+05um V)
[06/30 09:47:14   1615s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.677445e+05um
[06/30 09:47:14   1615s] (I)      Congestion metric : 0.01%H 0.79%V, 0.80%HV
[06/30 09:47:14   1615s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:47:14   1615s] (I)      
[06/30 09:47:14   1615s] (I)      ============  Phase 1c Route ============
[06/30 09:47:14   1615s] (I)      Level2 Grid: 99 x 103
[06/30 09:47:14   1615s] (I)      Usage: 203139 = (100202 H, 102937 V) = (4.05% H, 5.67% V) = (3.788e+05um H, 3.891e+05um V)
[06/30 09:47:14   1615s] (I)      
[06/30 09:47:14   1615s] (I)      ============  Phase 1d Route ============
[06/30 09:47:14   1616s] (I)      Usage: 203149 = (100209 H, 102940 V) = (4.05% H, 5.67% V) = (3.788e+05um H, 3.891e+05um V)
[06/30 09:47:14   1616s] (I)      
[06/30 09:47:14   1616s] (I)      ============  Phase 1e Route ============
[06/30 09:47:14   1616s] (I)      Usage: 203149 = (100209 H, 102940 V) = (4.05% H, 5.67% V) = (3.788e+05um H, 3.891e+05um V)
[06/30 09:47:14   1616s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 7.679032e+05um
[06/30 09:47:14   1616s] (I)      
[06/30 09:47:14   1616s] (I)      ============  Phase 1l Route ============
[06/30 09:47:14   1616s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:47:14   1616s] (I)      Layer  2:    1349530    109340         9      839655     1418265    (37.19%) 
[06/30 09:47:14   1616s] (I)      Layer  3:     858404     88252       214     1019427      956419    (51.59%) 
[06/30 09:47:14   1616s] (I)      Layer  4:     998819     28508         0     1151892     1106028    (51.02%) 
[06/30 09:47:14   1616s] (I)      Layer  5:     857582     18370       148     1019789      956056    (51.61%) 
[06/30 09:47:14   1616s] (I)      Layer  6:     131453         0         0      180205      108919    (62.33%) 
[06/30 09:47:14   1616s] (I)      Layer  7:     112356         0         0      128927      108174    (54.38%) 
[06/30 09:47:14   1616s] (I)      Total:       4308144    244470       371     4339892     4653860    (48.25%) 
[06/30 09:47:14   1616s] (I)      
[06/30 09:47:14   1616s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:47:14   1616s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:47:14   1616s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:47:14   1616s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/30 09:47:14   1616s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:47:14   1616s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:47:14   1616s] [NR-eGR]  Metal2 ( 2)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/30 09:47:14   1616s] [NR-eGR]  Metal3 ( 3)        19( 0.02%)        49( 0.04%)   ( 0.06%) 
[06/30 09:47:14   1616s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:47:14   1616s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        47( 0.04%)   ( 0.04%) 
[06/30 09:47:14   1616s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:47:14   1616s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:47:14   1616s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:47:14   1616s] [NR-eGR]        Total        29( 0.00%)        97( 0.01%)   ( 0.02%) 
[06/30 09:47:14   1616s] [NR-eGR] 
[06/30 09:47:14   1616s] (I)      Finished Global Routing ( CPU: 1.43 sec, Real: 1.19 sec, Curr Mem: 3.99 MB )
[06/30 09:47:14   1616s] (I)      Updating congestion map
[06/30 09:47:14   1616s] (I)      total 2D Cap : 4320049 = (2486610 H, 1833439 V)
[06/30 09:47:15   1616s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[06/30 09:47:15   1616s] (I)      Running track assignment and export wires
[06/30 09:47:15   1616s] (I)      Delete wires for 24954 nets 
[06/30 09:47:15   1616s] (I)      ============= Track Assignment ============
[06/30 09:47:15   1616s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.98 MB )
[06/30 09:47:15   1616s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:47:15   1616s] (I)      Run Multi-thread track assignment
[06/30 09:47:15   1617s] (I)      Finished Track Assignment (2T) ( CPU: 0.60 sec, Real: 0.34 sec, Curr Mem: 3.99 MB )
[06/30 09:47:15   1617s] (I)      Started Export ( Curr Mem: 3.99 MB )
[06/30 09:47:15   1617s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:47:15   1617s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/30 09:47:15   1617s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:47:15   1617s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:47:15   1617s] [NR-eGR] ---------------------------------------
[06/30 09:47:15   1617s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:47:15   1617s] [NR-eGR]  Metal2     (2H)        295028  110200 
[06/30 09:47:15   1617s] [NR-eGR]  Metal3     (3V)        336774    6716 
[06/30 09:47:15   1617s] [NR-eGR]  Metal4     (4H)        102528    2977 
[06/30 09:47:15   1617s] [NR-eGR]  Metal5     (5V)         68015      16 
[06/30 09:47:15   1617s] [NR-eGR]  TopMetal1  (6H)             5       0 
[06/30 09:47:15   1617s] [NR-eGR]  TopMetal2  (7V)             0       0 
[06/30 09:47:15   1617s] [NR-eGR] ---------------------------------------
[06/30 09:47:15   1617s] [NR-eGR]             Total       802349  199492 
[06/30 09:47:15   1617s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:47:15   1617s] [NR-eGR] Total half perimeter of net bounding box: 547597um
[06/30 09:47:15   1617s] [NR-eGR] Total length: 802349um, number of vias: 199492
[06/30 09:47:15   1617s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:47:15   1617s] (I)      == Layer wire length by net rule ==
[06/30 09:47:15   1617s] (I)                          Default 
[06/30 09:47:15   1617s] (I)      ----------------------------
[06/30 09:47:15   1617s] (I)       Metal1     (1V)        0um 
[06/30 09:47:15   1617s] (I)       Metal2     (2H)   295028um 
[06/30 09:47:15   1617s] (I)       Metal3     (3V)   336774um 
[06/30 09:47:15   1617s] (I)       Metal4     (4H)   102528um 
[06/30 09:47:15   1617s] (I)       Metal5     (5V)    68015um 
[06/30 09:47:15   1617s] (I)       TopMetal1  (6H)        5um 
[06/30 09:47:15   1617s] (I)       TopMetal2  (7V)        0um 
[06/30 09:47:15   1617s] (I)      ----------------------------
[06/30 09:47:15   1617s] (I)                  Total  802349um 
[06/30 09:47:15   1617s] (I)      == Layer via count by net rule ==
[06/30 09:47:15   1617s] (I)                         Default 
[06/30 09:47:15   1617s] (I)      ---------------------------
[06/30 09:47:15   1617s] (I)       Metal1     (1V)     79583 
[06/30 09:47:15   1617s] (I)       Metal2     (2H)    110200 
[06/30 09:47:15   1617s] (I)       Metal3     (3V)      6716 
[06/30 09:47:15   1617s] (I)       Metal4     (4H)      2977 
[06/30 09:47:15   1617s] (I)       Metal5     (5V)        16 
[06/30 09:47:15   1617s] (I)       TopMetal1  (6H)         0 
[06/30 09:47:15   1617s] (I)       TopMetal2  (7V)         0 
[06/30 09:47:15   1617s] (I)      ---------------------------
[06/30 09:47:15   1617s] (I)                  Total   199492 
[06/30 09:47:15   1617s] (I)      Finished Export ( CPU: 0.59 sec, Real: 0.47 sec, Curr Mem: 3.99 MB )
[06/30 09:47:15   1617s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.47 sec, Real: 2.89 sec, Curr Mem: 3.99 MB )
[06/30 09:47:15   1617s] [NR-eGR] Finished Early Global Route ( CPU: 3.50 sec, Real: 2.92 sec, Curr Mem: 3.94 MB )
[06/30 09:47:15   1617s] (I)      ========================================= Runtime Summary ==========================================
[06/30 09:47:15   1617s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[06/30 09:47:15   1617s] (I)      ----------------------------------------------------------------------------------------------------
[06/30 09:47:15   1617s] (I)       Early Global Route                             100.00%  910.22 sec  913.14 sec  2.92 sec  3.50 sec 
[06/30 09:47:15   1617s] (I)       +-Early Global Route kernel                     98.92%  910.23 sec  913.12 sec  2.89 sec  3.47 sec 
[06/30 09:47:15   1617s] (I)       | +-Import and model                            23.32%  910.24 sec  910.92 sec  0.68 sec  0.63 sec 
[06/30 09:47:15   1617s] (I)       | | +-Create place DB                           10.79%  910.24 sec  910.56 sec  0.32 sec  0.29 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Import place data                       10.78%  910.24 sec  910.55 sec  0.32 sec  0.29 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Read instances and placement           3.60%  910.24 sec  910.34 sec  0.11 sec  0.10 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Read nets                              7.12%  910.35 sec  910.55 sec  0.21 sec  0.19 sec 
[06/30 09:47:15   1617s] (I)       | | +-Create route DB                           11.45%  910.56 sec  910.89 sec  0.33 sec  0.32 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Import route data (2T)                  11.42%  910.56 sec  910.89 sec  0.33 sec  0.32 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.00%  910.60 sec  910.63 sec  0.03 sec  0.03 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read routing blockages               0.00%  910.60 sec  910.60 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read bump blockages                  0.00%  910.60 sec  910.60 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read instance blockages              0.48%  910.60 sec  910.61 sec  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read PG blockages                    0.47%  910.61 sec  910.63 sec  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)       | | | | | | +-Allocate memory for PG via list    0.14%  910.61 sec  910.62 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read clock blockages                 0.00%  910.63 sec  910.63 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read other blockages                 0.00%  910.63 sec  910.63 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read halo blockages                  0.02%  910.63 sec  910.63 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Read boundary cut boxes              0.00%  910.63 sec  910.63 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Read blackboxes                        0.00%  910.63 sec  910.63 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Read prerouted                         0.01%  910.63 sec  910.63 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Read nets                              1.04%  910.63 sec  910.66 sec  0.03 sec  0.03 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Set up via pillars                     1.46%  910.68 sec  910.72 sec  0.04 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Initialize 3D grid graph               0.50%  910.73 sec  910.74 sec  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Model blockage capacity                4.23%  910.75 sec  910.87 sec  0.12 sec  0.12 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Initialize 3D capacity               3.87%  910.75 sec  910.86 sec  0.11 sec  0.11 sec 
[06/30 09:47:15   1617s] (I)       | | +-Read aux data                              0.00%  910.89 sec  910.89 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | +-Others data preparation                    0.00%  910.89 sec  910.89 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | | +-Create route kernel                        0.82%  910.89 sec  910.91 sec  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)       | +-Global Routing                              40.56%  910.92 sec  912.11 sec  1.19 sec  1.43 sec 
[06/30 09:47:15   1617s] (I)       | | +-Initialization                             1.44%  910.92 sec  910.97 sec  0.04 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)       | | +-Net group 1                               37.58%  910.97 sec  912.07 sec  1.10 sec  1.35 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Generate topology (2T)                   1.24%  910.97 sec  911.00 sec  0.04 sec  0.06 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Phase 1a                                 9.44%  911.17 sec  911.44 sec  0.28 sec  0.30 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Pattern routing (2T)                   6.82%  911.17 sec  911.37 sec  0.20 sec  0.23 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.51%  911.37 sec  911.41 sec  0.04 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Add via demand to 2D                   1.02%  911.41 sec  911.44 sec  0.03 sec  0.03 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Phase 1b                                 3.77%  911.44 sec  911.55 sec  0.11 sec  0.12 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Monotonic routing (2T)                 1.88%  911.44 sec  911.50 sec  0.05 sec  0.07 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Phase 1c                                 1.93%  911.55 sec  911.61 sec  0.06 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Two level Routing                      1.92%  911.55 sec  911.61 sec  0.06 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Two Level Routing (Regular)          1.54%  911.56 sec  911.60 sec  0.05 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Two Level Routing (Strong)           0.22%  911.60 sec  911.61 sec  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Phase 1d                                 5.86%  911.61 sec  911.78 sec  0.17 sec  0.27 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Detoured routing (2T)                  5.84%  911.61 sec  911.78 sec  0.17 sec  0.27 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Phase 1e                                 0.73%  911.78 sec  911.81 sec  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Route legalization                     0.64%  911.78 sec  911.80 sec  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)       | | | | | +-Legalize Blockage Violations         0.63%  911.78 sec  911.80 sec  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Phase 1l                                 8.88%  911.81 sec  912.07 sec  0.26 sec  0.35 sec 
[06/30 09:47:15   1617s] (I)       | | | | +-Layer assignment (2T)                  7.94%  911.83 sec  912.07 sec  0.23 sec  0.32 sec 
[06/30 09:47:15   1617s] (I)       | +-Export cong map                              6.46%  912.11 sec  912.30 sec  0.19 sec  0.18 sec 
[06/30 09:47:15   1617s] (I)       | | +-Export 2D cong map                         1.77%  912.25 sec  912.30 sec  0.05 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)       | +-Extract Global 3D Wires                      0.53%  912.31 sec  912.32 sec  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)       | +-Track Assignment (2T)                       11.50%  912.32 sec  912.66 sec  0.34 sec  0.60 sec 
[06/30 09:47:15   1617s] (I)       | | +-Initialization                             0.18%  912.32 sec  912.33 sec  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)       | | +-Track Assignment Kernel                   10.99%  912.33 sec  912.65 sec  0.32 sec  0.59 sec 
[06/30 09:47:15   1617s] (I)       | | +-Free Memory                                0.00%  912.66 sec  912.66 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | +-Export                                      15.91%  912.66 sec  913.12 sec  0.47 sec  0.59 sec 
[06/30 09:47:15   1617s] (I)       | | +-Export DB wires                            5.40%  912.66 sec  912.82 sec  0.16 sec  0.27 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Export all nets (2T)                     4.10%  912.67 sec  912.79 sec  0.12 sec  0.21 sec 
[06/30 09:47:15   1617s] (I)       | | | +-Set wire vias (2T)                       0.83%  912.79 sec  912.82 sec  0.02 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)       | | +-Report wirelength                          7.42%  912.82 sec  913.03 sec  0.22 sec  0.20 sec 
[06/30 09:47:15   1617s] (I)       | | +-Update net boxes                           3.00%  913.03 sec  913.12 sec  0.09 sec  0.12 sec 
[06/30 09:47:15   1617s] (I)       | | +-Update timing                              0.00%  913.12 sec  913.12 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)       | +-Postprocess design                           0.00%  913.12 sec  913.12 sec  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)      ======================= Summary by functions ========================
[06/30 09:47:15   1617s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:47:15   1617s] (I)      ---------------------------------------------------------------------
[06/30 09:47:15   1617s] (I)        0  Early Global Route                  100.00%  2.92 sec  3.50 sec 
[06/30 09:47:15   1617s] (I)        1  Early Global Route kernel            98.92%  2.89 sec  3.47 sec 
[06/30 09:47:15   1617s] (I)        2  Global Routing                       40.56%  1.19 sec  1.43 sec 
[06/30 09:47:15   1617s] (I)        2  Import and model                     23.32%  0.68 sec  0.63 sec 
[06/30 09:47:15   1617s] (I)        2  Export                               15.91%  0.47 sec  0.59 sec 
[06/30 09:47:15   1617s] (I)        2  Track Assignment (2T)                11.50%  0.34 sec  0.60 sec 
[06/30 09:47:15   1617s] (I)        2  Export cong map                       6.46%  0.19 sec  0.18 sec 
[06/30 09:47:15   1617s] (I)        2  Extract Global 3D Wires               0.53%  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        3  Net group 1                          37.58%  1.10 sec  1.35 sec 
[06/30 09:47:15   1617s] (I)        3  Create route DB                      11.45%  0.33 sec  0.32 sec 
[06/30 09:47:15   1617s] (I)        3  Track Assignment Kernel              10.99%  0.32 sec  0.59 sec 
[06/30 09:47:15   1617s] (I)        3  Create place DB                      10.79%  0.32 sec  0.29 sec 
[06/30 09:47:15   1617s] (I)        3  Report wirelength                     7.42%  0.22 sec  0.20 sec 
[06/30 09:47:15   1617s] (I)        3  Export DB wires                       5.40%  0.16 sec  0.27 sec 
[06/30 09:47:15   1617s] (I)        3  Update net boxes                      3.00%  0.09 sec  0.12 sec 
[06/30 09:47:15   1617s] (I)        3  Export 2D cong map                    1.77%  0.05 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)        3  Initialization                        1.62%  0.05 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)        3  Create route kernel                   0.82%  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        4  Import route data (2T)               11.42%  0.33 sec  0.32 sec 
[06/30 09:47:15   1617s] (I)        4  Import place data                    10.78%  0.32 sec  0.29 sec 
[06/30 09:47:15   1617s] (I)        4  Phase 1a                              9.44%  0.28 sec  0.30 sec 
[06/30 09:47:15   1617s] (I)        4  Phase 1l                              8.88%  0.26 sec  0.35 sec 
[06/30 09:47:15   1617s] (I)        4  Phase 1d                              5.86%  0.17 sec  0.27 sec 
[06/30 09:47:15   1617s] (I)        4  Export all nets (2T)                  4.10%  0.12 sec  0.21 sec 
[06/30 09:47:15   1617s] (I)        4  Phase 1b                              3.77%  0.11 sec  0.12 sec 
[06/30 09:47:15   1617s] (I)        4  Phase 1c                              1.93%  0.06 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)        4  Generate topology (2T)                1.24%  0.04 sec  0.06 sec 
[06/30 09:47:15   1617s] (I)        4  Set wire vias (2T)                    0.83%  0.02 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)        4  Phase 1e                              0.73%  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)        5  Read nets                             8.16%  0.24 sec  0.22 sec 
[06/30 09:47:15   1617s] (I)        5  Layer assignment (2T)                 7.94%  0.23 sec  0.32 sec 
[06/30 09:47:15   1617s] (I)        5  Pattern routing (2T)                  6.82%  0.20 sec  0.23 sec 
[06/30 09:47:15   1617s] (I)        5  Detoured routing (2T)                 5.84%  0.17 sec  0.27 sec 
[06/30 09:47:15   1617s] (I)        5  Model blockage capacity               4.23%  0.12 sec  0.12 sec 
[06/30 09:47:15   1617s] (I)        5  Read instances and placement          3.60%  0.11 sec  0.10 sec 
[06/30 09:47:15   1617s] (I)        5  Two level Routing                     1.92%  0.06 sec  0.05 sec 
[06/30 09:47:15   1617s] (I)        5  Monotonic routing (2T)                1.88%  0.05 sec  0.07 sec 
[06/30 09:47:15   1617s] (I)        5  Pattern Routing Avoiding Blockages    1.51%  0.04 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)        5  Set up via pillars                    1.46%  0.04 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)        5  Add via demand to 2D                  1.02%  0.03 sec  0.03 sec 
[06/30 09:47:15   1617s] (I)        5  Read blockages ( Layer 2-7 )          1.00%  0.03 sec  0.03 sec 
[06/30 09:47:15   1617s] (I)        5  Route legalization                    0.64%  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)        5  Initialize 3D grid graph              0.50%  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        6  Initialize 3D capacity                3.87%  0.11 sec  0.11 sec 
[06/30 09:47:15   1617s] (I)        6  Two Level Routing (Regular)           1.54%  0.05 sec  0.04 sec 
[06/30 09:47:15   1617s] (I)        6  Legalize Blockage Violations          0.63%  0.02 sec  0.02 sec 
[06/30 09:47:15   1617s] (I)        6  Read instance blockages               0.48%  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)        6  Read PG blockages                     0.47%  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)        6  Two Level Routing (Strong)            0.22%  0.01 sec  0.01 sec 
[06/30 09:47:15   1617s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] (I)        7  Allocate memory for PG via list       0.14%  0.00 sec  0.00 sec 
[06/30 09:47:15   1617s] Running post-eGR process
[06/30 09:47:15   1617s]       Route Remaining Unrouted Nets done. (took cpu=0:00:03.8 real=0:00:03.3)
[06/30 09:47:15   1617s]     Routing using NR in eGR->NR Step done.
[06/30 09:47:15   1617s] Net route status summary:
[06/30 09:47:15   1617s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:47:15   1617s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:47:15   1617s] 
[06/30 09:47:15   1617s] CCOPT: Done with clock implementation routing.
[06/30 09:47:15   1617s] 
[06/30 09:47:15   1617s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:29.9 real=0:00:28.9)
[06/30 09:47:15   1617s]   Clock implementation routing done.
[06/30 09:47:15   1617s]   Leaving CCOpt scope - extractRC...
[06/30 09:47:15   1617s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/30 09:47:15   1617s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:47:15   1617s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:47:15   1617s] RC Extraction called in multi-corner(2) mode.
[06/30 09:47:15   1617s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:47:15   1617s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:47:15   1617s] RCMode: PreRoute
[06/30 09:47:15   1617s]       RC Corner Indexes            0       1   
[06/30 09:47:15   1617s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:47:15   1617s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:47:15   1617s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:47:15   1617s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:47:15   1617s] Shrink Factor                : 1.00000
[06/30 09:47:15   1617s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:47:15   1617s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:47:16   1618s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:47:16   1618s] eee: pegSigSF=1.070000
[06/30 09:47:16   1618s] Initializing multi-corner resistance tables ...
[06/30 09:47:16   1618s] eee: Grid unit RC data computation started
[06/30 09:47:16   1618s] eee: Grid unit RC data computation completed
[06/30 09:47:16   1618s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:47:16   1618s] eee: l=2 avDens=0.099174 usedTrk=8024.866408 availTrk=80916.760309 sigTrk=8024.866408
[06/30 09:47:16   1618s] eee: l=3 avDens=0.099716 usedTrk=10973.742509 availTrk=110049.632942 sigTrk=10973.742509
[06/30 09:47:16   1618s] eee: l=4 avDens=0.039139 usedTrk=4734.004047 availTrk=120954.696844 sigTrk=4734.004047
[06/30 09:47:16   1618s] eee: l=5 avDens=0.043400 usedTrk=3865.190666 availTrk=89059.179860 sigTrk=3865.190666
[06/30 09:47:16   1618s] eee: l=6 avDens=0.195626 usedTrk=2194.982488 availTrk=11220.323290 sigTrk=2194.982488
[06/30 09:47:16   1618s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 09:47:16   1618s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:47:16   1618s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:47:16   1618s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.299287 uaWl=1.000000 uaWlH=0.210600 aWlH=0.000000 lMod=0 pMax=0.834200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:47:16   1618s] eee: NetCapCache creation started. (Current Mem: 4388.586M) 
[06/30 09:47:16   1618s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4388.586M) 
[06/30 09:47:16   1618s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:47:16   1618s] eee: Metal Layers Info:
[06/30 09:47:16   1618s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:16   1618s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:47:16   1618s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:16   1618s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:47:16   1618s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:47:16   1618s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:47:16   1618s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:47:16   1618s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:47:16   1618s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:47:16   1618s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:47:16   1618s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:47:16   1618s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:47:16   1618s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:47:16   1618s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:47:16   1618s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4388.586M)
[06/30 09:47:16   1618s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/30 09:47:16   1618s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.7)
[06/30 09:47:16   1618s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:47:16   1618s] End AAE Lib Interpolated Model. (MEM=1760.363281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:47:16   1618s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:16   1618s]   Clock DAG hash after routing clock trees: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:16   1618s]   CTS services accumulated run-time stats after routing clock trees:
[06/30 09:47:16   1618s]     delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:16   1618s]     steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:16   1618s]   Clock DAG stats after routing clock trees:
[06/30 09:47:16   1618s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:16   1618s]     sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:16   1618s]     misc counts      : r=1, pp=0, mci=0
[06/30 09:47:16   1618s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:16   1618s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:16   1618s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:16   1618s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:16   1618s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:16   1618s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:16   1618s]   Clock DAG net violations after routing clock trees: none
[06/30 09:47:16   1618s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/30 09:47:16   1618s]     Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:16   1618s]   Primary reporting skew groups after routing clock trees:
[06/30 09:47:16   1618s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:16   1618s]         min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:16   1618s]         max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:16   1618s]   Skew group summary after routing clock trees:
[06/30 09:47:16   1618s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:16   1618s]   CCOpt::Phase::Routing done. (took cpu=0:00:30.6 real=0:00:29.6)
[06/30 09:47:16   1618s]   CCOpt::Phase::PostConditioning...
[06/30 09:47:16   1618s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:47:16   1618s]   Leaving CCOpt scope - Initializing placement interface...
[06/30 09:47:16   1618s] OPERPROF: Starting DPlace-Init at level 1, MEM:4388.6M, EPOCH TIME: 1751291236.905090
[06/30 09:47:16   1618s] Processing tracks to init pin-track alignment.
[06/30 09:47:16   1618s] z: 1, totalTracks: 1
[06/30 09:47:16   1618s] z: 3, totalTracks: 1
[06/30 09:47:16   1618s] z: 5, totalTracks: 1
[06/30 09:47:16   1618s] z: 7, totalTracks: 1
[06/30 09:47:16   1618s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:47:16   1618s] Cell fpga_top LLGs are deleted
[06/30 09:47:16   1618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:16   1618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:16   1618s] # Building fpga_top llgBox search-tree.
[06/30 09:47:16   1618s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4388.6M, EPOCH TIME: 1751291236.947143
[06/30 09:47:16   1618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:16   1618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:16   1618s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4388.6M, EPOCH TIME: 1751291236.951414
[06/30 09:47:16   1618s] Max number of tech site patterns supported in site array is 256.
[06/30 09:47:16   1618s] Core basic site is CoreSite
[06/30 09:47:16   1618s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:47:16   1618s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:47:16   1618s] Fast DP-INIT is on for default
[06/30 09:47:17   1618s] Keep-away cache is enable on metals: 1-7
[06/30 09:47:17   1618s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:47:17   1618s] Atter site array init, number of instance map data is 0.
[06/30 09:47:17   1618s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.080, REAL:0.097, MEM:4388.6M, EPOCH TIME: 1751291237.048105
[06/30 09:47:17   1618s] 
[06/30 09:47:17   1618s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:47:17   1618s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:47:17   1618s] OPERPROF:     Starting CMU at level 3, MEM:4388.6M, EPOCH TIME: 1751291237.077659
[06/30 09:47:17   1618s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4388.6M, EPOCH TIME: 1751291237.084051
[06/30 09:47:17   1618s] 
[06/30 09:47:17   1618s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:47:17   1618s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.129, REAL:0.149, MEM:4388.6M, EPOCH TIME: 1751291237.096009
[06/30 09:47:17   1618s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4388.6M, EPOCH TIME: 1751291237.096318
[06/30 09:47:17   1618s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4388.6M, EPOCH TIME: 1751291237.096623
[06/30 09:47:17   1618s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4388.6MB).
[06/30 09:47:17   1618s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.188, REAL:0.210, MEM:4388.6M, EPOCH TIME: 1751291237.114943
[06/30 09:47:17   1618s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/30 09:47:17   1618s]   Removing CTS place status from clock tree and sinks.
[06/30 09:47:17   1618s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[06/30 09:47:17   1618s]   Legalizer reserving space for clock trees
[06/30 09:47:17   1618s]   PostConditioning...
[06/30 09:47:17   1618s]     PostConditioning active optimizations:
[06/30 09:47:17   1618s]      - DRV fixing with initial upsizing, sizing and buffering
[06/30 09:47:17   1618s]      - Skew fixing with sizing
[06/30 09:47:17   1618s]     
[06/30 09:47:17   1618s]     Currently running CTS, using active skew data
[06/30 09:47:17   1618s]     ProEngine running partially connected to DB
[06/30 09:47:17   1618s]     Reset bufferability constraints...
[06/30 09:47:17   1618s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/30 09:47:17   1618s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1618s]     PostConditioning Upsizing To Fix DRVs...
[06/30 09:47:17   1618s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1618s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[06/30 09:47:17   1618s]         delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1618s]         steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1618s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/30 09:47:17   1618s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/30 09:47:17   1618s]       
[06/30 09:47:17   1618s]       Statistics: Fix DRVs (initial upsizing):
[06/30 09:47:17   1618s]       ========================================
[06/30 09:47:17   1618s]       
[06/30 09:47:17   1618s]       Cell changes by Net Type:
[06/30 09:47:17   1618s]       
[06/30 09:47:17   1618s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1618s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/30 09:47:17   1618s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1618s]       top                0            0           0            0                    0                0
[06/30 09:47:17   1618s]       trunk              0            0           0            0                    0                0
[06/30 09:47:17   1618s]       leaf               0            0           0            0                    0                0
[06/30 09:47:17   1618s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1618s]       Total              0            0           0            0                    0                0
[06/30 09:47:17   1618s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1618s]       
[06/30 09:47:17   1618s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/30 09:47:17   1618s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/30 09:47:17   1618s]       
[06/30 09:47:17   1618s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1618s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[06/30 09:47:17   1618s]         delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1618s]         steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1618s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[06/30 09:47:17   1618s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:17   1618s]         sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:17   1618s]         misc counts      : r=1, pp=0, mci=0
[06/30 09:47:17   1618s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:17   1618s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:17   1618s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:17   1618s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:17   1618s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1618s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1618s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[06/30 09:47:17   1618s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[06/30 09:47:17   1618s]         Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:17   1619s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[06/30 09:47:17   1619s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:47:17   1619s]             min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]             max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[06/30 09:47:17   1619s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:47:17   1619s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:47:17   1619s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]     Recomputing CTS skew targets...
[06/30 09:47:17   1619s]     Resolving skew group constraints...
[06/30 09:47:17   1619s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[06/30 09:47:17   1619s]     Resolving skew group constraints done.
[06/30 09:47:17   1619s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]     PostConditioning Fixing DRVs...
[06/30 09:47:17   1619s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[06/30 09:47:17   1619s]         delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]         steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/30 09:47:17   1619s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Statistics: Fix DRVs (cell sizing):
[06/30 09:47:17   1619s]       ===================================
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Cell changes by Net Type:
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       top                0            0           0            0                    0                0
[06/30 09:47:17   1619s]       trunk              0            0           0            0                    0                0
[06/30 09:47:17   1619s]       leaf               0            0           0            0                    0                0
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       Total              0            0           0            0                    0                0
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/30 09:47:17   1619s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[06/30 09:47:17   1619s]         delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]         steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[06/30 09:47:17   1619s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:17   1619s]         sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:17   1619s]         misc counts      : r=1, pp=0, mci=0
[06/30 09:47:17   1619s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:17   1619s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:17   1619s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[06/30 09:47:17   1619s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[06/30 09:47:17   1619s]         Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:17   1619s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[06/30 09:47:17   1619s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:47:17   1619s]             min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]             max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]       Skew group summary after 'PostConditioning Fixing DRVs':
[06/30 09:47:17   1619s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[06/30 09:47:17   1619s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:47:17   1619s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]     Buffering to fix DRVs...
[06/30 09:47:17   1619s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/30 09:47:17   1619s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/30 09:47:17   1619s]     Inserted 0 buffers and inverters.
[06/30 09:47:17   1619s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/30 09:47:17   1619s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[06/30 09:47:17   1619s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[06/30 09:47:17   1619s]       delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]       steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/30 09:47:17   1619s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:17   1619s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:17   1619s]       misc counts      : r=1, pp=0, mci=0
[06/30 09:47:17   1619s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:17   1619s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:17   1619s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[06/30 09:47:17   1619s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/30 09:47:17   1619s]       Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:17   1619s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[06/30 09:47:17   1619s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:17   1619s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/30 09:47:17   1619s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:17   1619s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     Slew Diagnostics: After DRV fixing
[06/30 09:47:17   1619s]     ==================================
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     Global Causes:
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     -----
[06/30 09:47:17   1619s]     Cause
[06/30 09:47:17   1619s]     -----
[06/30 09:47:17   1619s]       (empty table)
[06/30 09:47:17   1619s]     -----
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     Top 5 overslews:
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     ---------------------------------
[06/30 09:47:17   1619s]     Overslew    Causes    Driving Pin
[06/30 09:47:17   1619s]     ---------------------------------
[06/30 09:47:17   1619s]       (empty table)
[06/30 09:47:17   1619s]     ---------------------------------
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     -------------------
[06/30 09:47:17   1619s]     Cause    Occurences
[06/30 09:47:17   1619s]     -------------------
[06/30 09:47:17   1619s]       (empty table)
[06/30 09:47:17   1619s]     -------------------
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     Violation diagnostics counts from the 0 nodes that have violations:
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     -------------------
[06/30 09:47:17   1619s]     Cause    Occurences
[06/30 09:47:17   1619s]     -------------------
[06/30 09:47:17   1619s]       (empty table)
[06/30 09:47:17   1619s]     -------------------
[06/30 09:47:17   1619s]     
[06/30 09:47:17   1619s]     PostConditioning Fixing Skew by cell sizing...
[06/30 09:47:17   1619s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[06/30 09:47:17   1619s]         delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]         steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]       Path optimization required 0 stage delay updates 
[06/30 09:47:17   1619s]       Resized 0 clock insts to decrease delay.
[06/30 09:47:17   1619s]       Fixing short paths with downsize only
[06/30 09:47:17   1619s]       Path optimization required 0 stage delay updates 
[06/30 09:47:17   1619s]       Resized 0 clock insts to increase delay.
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Statistics: Fix Skew (cell sizing):
[06/30 09:47:17   1619s]       ===================================
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Cell changes by Net Type:
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       top                0            0           0            0                    0                0
[06/30 09:47:17   1619s]       trunk              0            0           0            0                    0                0
[06/30 09:47:17   1619s]       leaf               0            0           0            0                    0                0
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       Total              0            0           0            0                    0                0
[06/30 09:47:17   1619s]       -------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/30 09:47:17   1619s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/30 09:47:17   1619s]       
[06/30 09:47:17   1619s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[06/30 09:47:17   1619s]         delay calculator: calls=5518, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]         steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[06/30 09:47:17   1619s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:17   1619s]         sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:17   1619s]         misc counts      : r=1, pp=0, mci=0
[06/30 09:47:17   1619s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:17   1619s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:17   1619s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[06/30 09:47:17   1619s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[06/30 09:47:17   1619s]         Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:17   1619s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[06/30 09:47:17   1619s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:17   1619s]             min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]             max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[06/30 09:47:17   1619s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:17   1619s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:47:17   1619s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]     Reconnecting optimized routes...
[06/30 09:47:17   1619s]     Reset timing graph...
[06/30 09:47:17   1619s] Ignoring AAE DB Resetting ...
[06/30 09:47:17   1619s]     Reset timing graph done.
[06/30 09:47:17   1619s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[06/30 09:47:17   1619s]     Set dirty flag on 0 instances, 0 nets
[06/30 09:47:17   1619s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 09:47:17   1619s]   PostConditioning done.
[06/30 09:47:17   1619s] Net route status summary:
[06/30 09:47:17   1619s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:47:17   1619s]   Non-clock: 54005 (unrouted=29051, trialRouted=24954, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 09:47:17   1619s]   Update timing and DAG stats after post-conditioning...
[06/30 09:47:17   1619s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:47:17   1619s] End AAE Lib Interpolated Model. (MEM=1762.457031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:47:17   1619s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s]   Clock DAG hash after post-conditioning: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]   CTS services accumulated run-time stats after post-conditioning:
[06/30 09:47:17   1619s]     delay calculator: calls=5519, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]     steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]   Clock DAG stats after post-conditioning:
[06/30 09:47:17   1619s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:17   1619s]     sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:17   1619s]     misc counts      : r=1, pp=0, mci=0
[06/30 09:47:17   1619s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:17   1619s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:17   1619s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:17   1619s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:17   1619s]   Clock DAG net violations after post-conditioning: none
[06/30 09:47:17   1619s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/30 09:47:17   1619s]     Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:17   1619s]   Primary reporting skew groups after post-conditioning:
[06/30 09:47:17   1619s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:17   1619s]         min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]         max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:17   1619s]   Skew group summary after post-conditioning:
[06/30 09:47:17   1619s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:17   1619s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.6 real=0:00:00.7)
[06/30 09:47:17   1619s]   Setting CTS place status to fixed for clock tree and sinks.
[06/30 09:47:17   1619s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/30 09:47:17   1619s]   Post-balance tidy up or trial balance steps...
[06/30 09:47:17   1619s]   Clock DAG hash at end of CTS: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:17   1619s]   CTS services accumulated run-time stats at end of CTS:
[06/30 09:47:17   1619s]     delay calculator: calls=5519, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:17   1619s]     steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG stats at end of CTS:
[06/30 09:47:17   1619s]   ==============================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   -------------------------------------------------------
[06/30 09:47:17   1619s]   Cell type                 Count    Area     Capacitance
[06/30 09:47:17   1619s]   -------------------------------------------------------
[06/30 09:47:17   1619s]   Buffers                     0      0.000       0.000
[06/30 09:47:17   1619s]   Inverters                   0      0.000       0.000
[06/30 09:47:17   1619s]   Integrated Clock Gates      0      0.000       0.000
[06/30 09:47:17   1619s]   Discrete Clock Gates        0      0.000       0.000
[06/30 09:47:17   1619s]   Clock Logic                 0      0.000       0.000
[06/30 09:47:17   1619s]   All                         0      0.000       0.000
[06/30 09:47:17   1619s]   -------------------------------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG miscellaneous counts at end of CTS:
[06/30 09:47:17   1619s]   =============================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   ------------------------------
[06/30 09:47:17   1619s]   Type                     Count
[06/30 09:47:17   1619s]   ------------------------------
[06/30 09:47:17   1619s]   Roots                      1
[06/30 09:47:17   1619s]   Preserved Ports            0
[06/30 09:47:17   1619s]   Multiple Clock Inputs      0
[06/30 09:47:17   1619s]   ------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG sink counts at end of CTS:
[06/30 09:47:17   1619s]   ====================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   -------------------------
[06/30 09:47:17   1619s]   Sink type           Count
[06/30 09:47:17   1619s]   -------------------------
[06/30 09:47:17   1619s]   Regular              80
[06/30 09:47:17   1619s]   Enable Latch          0
[06/30 09:47:17   1619s]   Load Capacitance      0
[06/30 09:47:17   1619s]   Antenna Diode         0
[06/30 09:47:17   1619s]   Node Sink             0
[06/30 09:47:17   1619s]   Total                80
[06/30 09:47:17   1619s]   -------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG wire lengths at end of CTS:
[06/30 09:47:17   1619s]   =====================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   --------------------
[06/30 09:47:17   1619s]   Type     Wire Length
[06/30 09:47:17   1619s]   --------------------
[06/30 09:47:17   1619s]   Top         0.000
[06/30 09:47:17   1619s]   Trunk       0.000
[06/30 09:47:17   1619s]   Leaf        0.000
[06/30 09:47:17   1619s]   Total       0.000
[06/30 09:47:17   1619s]   --------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG hp wire lengths at end of CTS:
[06/30 09:47:17   1619s]   ========================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   -----------------------
[06/30 09:47:17   1619s]   Type     hp Wire Length
[06/30 09:47:17   1619s]   -----------------------
[06/30 09:47:17   1619s]   Top          0.000
[06/30 09:47:17   1619s]   Trunk        0.000
[06/30 09:47:17   1619s]   Leaf         0.000
[06/30 09:47:17   1619s]   Total        0.000
[06/30 09:47:17   1619s]   -----------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG capacitances at end of CTS:
[06/30 09:47:17   1619s]   =====================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   --------------------------------
[06/30 09:47:17   1619s]   Type     Gate     Wire     Total
[06/30 09:47:17   1619s]   --------------------------------
[06/30 09:47:17   1619s]   Top      0.000    0.000    0.000
[06/30 09:47:17   1619s]   Trunk    0.000    0.000    0.000
[06/30 09:47:17   1619s]   Leaf     0.000    0.000    0.000
[06/30 09:47:17   1619s]   Total    0.000    0.000    0.000
[06/30 09:47:17   1619s]   --------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG sink capacitances at end of CTS:
[06/30 09:47:17   1619s]   ==========================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   -----------------------------------------------
[06/30 09:47:17   1619s]   Total    Average    Std. Dev.    Min      Max
[06/30 09:47:17   1619s]   -----------------------------------------------
[06/30 09:47:17   1619s]   0.000     0.000       0.000      0.000    0.000
[06/30 09:47:17   1619s]   -----------------------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG net violations at end of CTS:
[06/30 09:47:17   1619s]   =======================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   None
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/30 09:47:17   1619s]   ====================================================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[06/30 09:47:17   1619s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   Leaf        0.177       1       0.000       0.000      0.000    0.000    {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}         -
[06/30 09:47:17   1619s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Primary reporting skew groups summary at end of CTS:
[06/30 09:47:17   1619s]   ====================================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   Half-corner             Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[06/30 09:47:17   1619s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   MAX_DEALY:setup.late    clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[06/30 09:47:17   1619s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Skew group summary at end of CTS:
[06/30 09:47:17   1619s]   =================================
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   Half-corner             Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[06/30 09:47:17   1619s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   MAX_DEALY:setup.late    clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[06/30 09:47:17   1619s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Found a total of 0 clock tree pins with a slew violation.
[06/30 09:47:17   1619s]   
[06/30 09:47:17   1619s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:47:17   1619s] Synthesizing clock trees done.
[06/30 09:47:17   1619s] Tidy Up And Update Timing...
[06/30 09:47:17   1619s] External - Set all clocks to propagated mode...
[06/30 09:47:17   1619s] Innovus updating I/O latencies
[06/30 09:47:22   1625s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:47:22   1625s] #################################################################################
[06/30 09:47:22   1625s] # Design Stage: PreRoute
[06/30 09:47:22   1625s] # Design Name: fpga_top
[06/30 09:47:22   1625s] # Design Mode: 130nm
[06/30 09:47:22   1625s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:47:22   1625s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:47:22   1625s] # Signoff Settings: SI Off 
[06/30 09:47:22   1625s] #################################################################################
[06/30 09:47:24   1629s] Topological Sorting (REAL = 0:00:00.0, MEM = 4386.6M, InitMEM = 4386.6M)
[06/30 09:47:24   1629s] Start delay calculation (fullDC) (2 T). (MEM=1826.31)
[06/30 09:47:25   1630s] End AAE Lib Interpolated Model. (MEM=1835.847656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:47:27   1633s] Total number of fetched objects 24360
[06/30 09:47:27   1633s] Total number of fetched objects 24360
[06/30 09:47:27   1633s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:47:27   1634s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:47:27   1634s] End delay calculation. (MEM=1841.46 CPU=0:00:01.0 REAL=0:00:00.0)
[06/30 09:47:27   1634s] End delay calculation (fullDC). (MEM=1841.46 CPU=0:00:04.2 REAL=0:00:03.0)
[06/30 09:47:27   1634s] *** CDM Built up (cpu=0:00:08.6  real=0:00:05.0  mem= 4382.2M) ***
[06/30 09:47:29   1635s] Setting all clocks to propagated mode.
[06/30 09:47:29   1635s] External - Set all clocks to propagated mode done. (took cpu=0:00:16.6 real=0:00:12.2)
[06/30 09:47:29   1635s] Clock DAG hash after update timingGraph: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 09:47:29   1635s] CTS services accumulated run-time stats after update timingGraph:
[06/30 09:47:29   1635s]   delay calculator: calls=5519, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:47:29   1635s]   steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:47:29   1635s] Clock DAG stats after update timingGraph:
[06/30 09:47:29   1635s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 09:47:29   1635s]   sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 09:47:29   1635s]   misc counts      : r=1, pp=0, mci=0
[06/30 09:47:29   1635s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 09:47:29   1635s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 09:47:29   1635s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 09:47:29   1635s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 09:47:29   1635s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:29   1635s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 09:47:29   1635s] Clock DAG net violations after update timingGraph: none
[06/30 09:47:29   1635s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/30 09:47:29   1635s]   Leaf : target=0.177ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[06/30 09:47:29   1635s] Primary reporting skew groups after update timingGraph:
[06/30 09:47:29   1635s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:29   1635s]       min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:29   1635s]       max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 09:47:29   1635s] Skew group summary after update timingGraph:
[06/30 09:47:29   1635s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 09:47:29   1635s] Logging CTS constraint violations...
[06/30 09:47:29   1635s]   No violations found.
[06/30 09:47:29   1635s] Logging CTS constraint violations done.
[06/30 09:47:29   1635s] Tidy Up And Update Timing done. (took cpu=0:00:16.6 real=0:00:12.2)
[06/30 09:47:29   1635s] Runtime done. (took cpu=0:05:35 real=0:03:50)
[06/30 09:47:29   1635s] Runtime Report Coverage % = 99.8
[06/30 09:47:29   1635s] Runtime Summary
[06/30 09:47:29   1635s] ===============
[06/30 09:47:29   1635s] Clock Runtime:  (11%) Core CTS          26.05 (Init 18.50, Construction 0.86, Implementation 1.39, eGRPC 0.89, PostConditioning 0.72, Other 3.69)
[06/30 09:47:29   1635s] Clock Runtime:  (16%) CTS services      37.88 (RefinePlace 7.56, EarlyGlobalClock 6.48, NanoRoute 22.03, ExtractRC 1.82, TimingAnalysis 0.00)
[06/30 09:47:29   1635s] Clock Runtime:  (72%) Other CTS        165.99 (Init 4.16, CongRepair/EGR-DP 149.68, TimingUpdate 12.15, Other 0.00)
[06/30 09:47:29   1635s] Clock Runtime: (100%) Total            229.93
[06/30 09:47:29   1635s] 
[06/30 09:47:29   1635s] 
[06/30 09:47:29   1635s] Runtime Summary:
[06/30 09:47:29   1635s] ================
[06/30 09:47:29   1635s] 
[06/30 09:47:29   1635s] ---------------------------------------------------------------------------------------------------------------------
[06/30 09:47:29   1635s] wall    % time  children  called  name
[06/30 09:47:29   1635s] ---------------------------------------------------------------------------------------------------------------------
[06/30 09:47:29   1635s] 230.31  100.00   230.31     0       
[06/30 09:47:29   1635s] 230.31  100.00   229.93     1     Runtime
[06/30 09:47:29   1635s]   3.91    1.70     0.00     1     Updating ideal nets and annotations
[06/30 09:47:29   1635s]   4.63    2.01     4.62     1     CCOpt::Phase::Initialization
[06/30 09:47:29   1635s]   4.62    2.01     0.72     1       Check Prerequisites
[06/30 09:47:29   1635s]   0.72    0.31     0.00     1         Leaving CCOpt scope - CheckPlace
[06/30 09:47:29   1635s]  13.72    5.96    13.68     1     CCOpt::Phase::PreparingToBalance
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[06/30 09:47:29   1635s]   3.43    1.49     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/30 09:47:29   1635s]   0.95    0.41     0.44     1       Legalization setup
[06/30 09:47:29   1635s]   0.37    0.16     0.00     2         Leaving CCOpt scope - Initializing placement interface
[06/30 09:47:29   1635s]   0.07    0.03     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[06/30 09:47:29   1635s]   9.30    4.04     0.00     1       Validating CTS configuration
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1         Checking module port directions
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[06/30 09:47:29   1635s]   0.41    0.18     0.28     1     Preparing To Balance
[06/30 09:47:29   1635s]   0.13    0.06     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[06/30 09:47:29   1635s]   0.14    0.06     0.00     1       Leaving CCOpt scope - Initializing placement interface
[06/30 09:47:29   1635s] 154.51   67.09   154.51     1     CCOpt::Phase::Construction
[06/30 09:47:29   1635s] 154.36   67.02   154.35     1       Stage::Clustering
[06/30 09:47:29   1635s]   3.59    1.56     3.56     1         Clustering
[06/30 09:47:29   1635s]   0.15    0.06     0.01     1           Initialize for clustering
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Preplacing multi-input logics
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1             Computing optimal clock node locations
[06/30 09:47:29   1635s]   0.13    0.06     0.00     1           Bottom-up phase
[06/30 09:47:29   1635s]   3.29    1.43     3.23     1           Legalizing clock trees
[06/30 09:47:29   1635s]   2.96    1.28     0.00     1             Leaving CCOpt scope - ClockRefiner
[06/30 09:47:29   1635s]   0.12    0.05     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[06/30 09:47:29   1635s]   0.15    0.06     0.00     1             Leaving CCOpt scope - Initializing placement interface
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s] 150.76   65.46   150.74     1         CongRepair After Initial Clustering
[06/30 09:47:29   1635s] 150.13   65.19   149.30     1           Leaving CCOpt scope - Early Global Route
[06/30 09:47:29   1635s]   2.87    1.25     0.00     1             Early Global Route - eGR only step
[06/30 09:47:29   1635s] 146.43   63.58     0.00     1             Congestion Repair
[06/30 09:47:29   1635s]   0.56    0.24     0.00     1           Leaving CCOpt scope - extractRC
[06/30 09:47:29   1635s]   0.05    0.02     0.00     1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s]   0.03    0.01     0.03     1       Stage::DRV Fixing
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1         Fixing clock tree slew time and max cap violations
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[06/30 09:47:29   1635s]   0.12    0.05     0.11     1       Stage::Insertion Delay Reduction
[06/30 09:47:29   1635s]   0.03    0.01     0.00     1         Removing unnecessary root buffering
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1         Removing unconstrained drivers
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1         Reducing insertion delay 1
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1         Removing longest path buffering
[06/30 09:47:29   1635s]   0.06    0.03     0.00     1         Reducing delay of long paths
[06/30 09:47:29   1635s]   3.68    1.60     3.67     1     CCOpt::Phase::Implementation
[06/30 09:47:29   1635s]   0.06    0.03     0.06     1       Stage::Reducing Power
[06/30 09:47:29   1635s]   0.03    0.01     0.00     1         Improving clock tree routing
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1         Reducing clock tree power 1
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Legalizing clock trees
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1         Reducing clock tree power 2
[06/30 09:47:29   1635s]   0.23    0.10     0.23     1       Stage::Balancing
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1         Improving subtree skew
[06/30 09:47:29   1635s]   0.01    0.01     0.00     1         Offloading subtrees by buffering
[06/30 09:47:29   1635s]   0.16    0.07     0.15     1         AdjustingMinPinPIDs for balancing
[06/30 09:47:29   1635s]   0.11    0.05     0.09     1           Approximately balancing fragments step
[06/30 09:47:29   1635s]   0.03    0.01     0.00     1             Resolve constraints - Approximately balancing fragments
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1             Estimate delay to be added in balancing - Approximately balancing fragments
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1             Moving gates to improve sub-tree skew
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1             Approximately balancing fragments bottom up
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1             Approximately balancing fragments, wire and cell delays
[06/30 09:47:29   1635s]   0.04    0.02     0.00     1           Improving fragments clock skew
[06/30 09:47:29   1635s]   0.02    0.01     0.01     1         Approximately balancing step
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1           Resolve constraints - Approximately balancing
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Approximately balancing, wire and cell delays
[06/30 09:47:29   1635s]   0.03    0.01     0.00     1         Approximately balancing paths
[06/30 09:47:29   1635s]   0.70    0.30     0.66     1       Stage::Polishing
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1         Merging balancing drivers for power
[06/30 09:47:29   1635s]   0.01    0.01     0.00     1         Improving clock skew
[06/30 09:47:29   1635s]   0.03    0.01     0.01     1         Moving gates to reduce wire capacitance
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Artificially removing short and long paths
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Legalizing clock trees
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Legalizing clock trees
[06/30 09:47:29   1635s]   0.05    0.02     0.00     1         Reducing clock tree power 3
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Artificially removing short and long paths
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1           Legalizing clock trees
[06/30 09:47:29   1635s]   0.03    0.01     0.00     1         Improving insertion delay
[06/30 09:47:29   1635s]   0.51    0.22     0.50     1         Wire Opt OverFix
[06/30 09:47:29   1635s]   0.03    0.01     0.02     1           Wire Reduction extra effort
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Artificially removing short and long paths
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Global shorten wires A0
[06/30 09:47:29   1635s]   0.01    0.00     0.00     2             Move For Wirelength - core
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Global shorten wires A1
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Global shorten wires B
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1             Move For Wirelength - branch
[06/30 09:47:29   1635s]   0.47    0.21     0.47     1           Optimizing orientation
[06/30 09:47:29   1635s]   0.47    0.21     0.00     1             FlipOpt
[06/30 09:47:29   1635s]   2.68    1.17     2.52     1       Stage::Updating netlist
[06/30 09:47:29   1635s]   0.23    0.10     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[06/30 09:47:29   1635s]   2.29    0.99     0.00     1         Leaving CCOpt scope - ClockRefiner
[06/30 09:47:29   1635s]   6.58    2.86     6.11     1     CCOpt::Phase::eGRPC
[06/30 09:47:29   1635s]   2.85    1.24     2.78     1       Leaving CCOpt scope - Routing Tools
[06/30 09:47:29   1635s]   2.78    1.21     0.00     1         Early Global Route - eGR only step
[06/30 09:47:29   1635s]   0.61    0.26     0.00     1       Leaving CCOpt scope - extractRC
[06/30 09:47:29   1635s]   0.15    0.07     0.00     1       Leaving CCOpt scope - Initializing placement interface
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Loading clock net RC data
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1         Preprocessing clock nets
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Disconnecting
[06/30 09:47:29   1635s]   0.01    0.00     0.01     1       Reset bufferability constraints
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1       eGRPC Moving buffers
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1         Violation analysis
[06/30 09:47:29   1635s]   0.01    0.01     0.00     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1         Artificially removing short and long paths
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1       eGRPC Fixing DRVs
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Reconnecting optimized routes
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Violation analysis
[06/30 09:47:29   1635s]   0.14    0.06     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[06/30 09:47:29   1635s]   2.31    1.00     0.00     1       Leaving CCOpt scope - ClockRefiner
[06/30 09:47:29   1635s]  29.59   12.85    29.57     1     CCOpt::Phase::Routing
[06/30 09:47:29   1635s]  28.91   12.55    28.08     1       Leaving CCOpt scope - Routing Tools
[06/30 09:47:29   1635s]   2.80    1.22     0.00     1         Early Global Route - eGR->Nr High Frequency step
[06/30 09:47:29   1635s]  22.03    9.56     0.00     1         NanoRoute
[06/30 09:47:29   1635s]   3.25    1.41     0.00     1         Route Remaining Unrouted Nets
[06/30 09:47:29   1635s]   0.65    0.28     0.00     1       Leaving CCOpt scope - extractRC
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s]   0.72    0.31     0.35     1     CCOpt::Phase::PostConditioning
[06/30 09:47:29   1635s]   0.21    0.09     0.00     1       Leaving CCOpt scope - Initializing placement interface
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Reset bufferability constraints
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1       PostConditioning Upsizing To Fix DRVs
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1       Recomputing CTS skew targets
[06/30 09:47:29   1635s]   0.01    0.01     0.00     1       PostConditioning Fixing DRVs
[06/30 09:47:29   1635s]   0.05    0.02     0.00     1       Buffering to fix DRVs
[06/30 09:47:29   1635s]   0.03    0.01     0.00     1       PostConditioning Fixing Skew by cell sizing
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Reconnecting optimized routes
[06/30 09:47:29   1635s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[06/30 09:47:29   1635s]   0.02    0.01     0.00     1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[06/30 09:47:29   1635s]   0.01    0.00     0.00     1     Post-balance tidy up or trial balance steps
[06/30 09:47:29   1635s]  12.17    5.29    12.15     1     Tidy Up And Update Timing
[06/30 09:47:29   1635s]  12.15    5.28     0.00     1       External - Set all clocks to propagated mode
[06/30 09:47:29   1635s] ---------------------------------------------------------------------------------------------------------------------
[06/30 09:47:29   1635s] 
[06/30 09:47:29   1635s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/30 09:47:29   1635s] (I)      Release Steiner core (key=)
[06/30 09:47:29   1635s] Leaving CCOpt scope - Cleaning up placement interface...
[06/30 09:47:29   1635s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4372.6M, EPOCH TIME: 1751291249.577610
[06/30 09:47:29   1635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[06/30 09:47:29   1635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:29   1635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:29   1635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:29   1635s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.167, REAL:0.183, MEM:4388.6M, EPOCH TIME: 1751291249.760948
[06/30 09:47:29   1635s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/30 09:47:29   1636s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 09:47:29   1636s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:05:23.8/0:03:41.9 (1.5), totSession cpu/real = 0:27:19.2/0:40:14.7 (0.7), mem = 4388.6M
[06/30 09:47:29   1636s] 
[06/30 09:47:29   1636s] =============================================================================================
[06/30 09:47:29   1636s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.14-s088_1
[06/30 09:47:29   1636s] =============================================================================================
[06/30 09:47:29   1636s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:47:29   1636s] ---------------------------------------------------------------------------------------------
[06/30 09:47:29   1636s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:47:29   1636s] [ IncrReplace            ]      1   0:02:06.7  (  57.1 % )     0:02:26.3 /  0:04:05.8    1.7
[06/30 09:47:29   1636s] [ RefinePlace            ]      4   0:00:10.9  (   4.9 % )     0:00:10.9 /  0:00:15.4    1.4
[06/30 09:47:29   1636s] [ DetailPlaceInit        ]     11   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.5    0.9
[06/30 09:47:29   1636s] [ EarlyGlobalRoute       ]      5   0:00:12.5  (   5.6 % )     0:00:12.5 /  0:00:13.5    1.1
[06/30 09:47:29   1636s] [ DetailRoute            ]      1   0:00:02.7  (   1.2 % )     0:00:02.7 /  0:00:03.9    1.4
[06/30 09:47:29   1636s] [ ExtractRC              ]      4   0:00:02.4  (   1.1 % )     0:00:02.4 /  0:00:02.2    0.9
[06/30 09:47:29   1636s] [ FullDelayCalc          ]      2   0:00:16.4  (   7.4 % )     0:00:16.9 /  0:00:28.3    1.7
[06/30 09:47:29   1636s] [ TimingUpdate           ]      3   0:00:03.7  (   1.7 % )     0:00:03.7 /  0:00:06.2    1.7
[06/30 09:47:29   1636s] [ MISC                   ]          0:00:45.1  (  20.3 % )     0:00:45.1 /  0:00:40.5    0.9
[06/30 09:47:29   1636s] ---------------------------------------------------------------------------------------------
[06/30 09:47:29   1636s]  CTS #1 TOTAL                       0:03:41.9  ( 100.0 % )     0:03:41.9 /  0:05:23.8    1.5
[06/30 09:47:29   1636s] ---------------------------------------------------------------------------------------------
[06/30 09:47:30   1636s] Synthesizing clock trees with CCOpt done.
[06/30 09:47:30   1636s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:47:30   1636s] UM:*                                                                   cts
[06/30 09:47:30   1636s] Begin: Reorder Scan Chains
[06/30 09:47:30   1636s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/30 09:47:30   1636s] Type 'man IMPSP-9025' for more detail.
[06/30 09:47:30   1636s] End: Reorder Scan Chains
[06/30 09:47:30   1636s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1717.5M, totSessionCpu=0:27:20 **
[06/30 09:47:30   1636s] 
[06/30 09:47:30   1636s] Active Setup views: WORST_CASE 
[06/30 09:47:30   1636s] GigaOpt running with 2 threads.
[06/30 09:47:30   1636s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:27:19.6/0:40:15.3 (0.7), mem = 4387.6M
[06/30 09:47:30   1636s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/30 09:47:32   1638s] Need call spDPlaceInit before registerPrioInstLoc.
[06/30 09:47:32   1638s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/30 09:47:32   1638s] OPERPROF: Starting DPlace-Init at level 1, MEM:4387.6M, EPOCH TIME: 1751291252.323155
[06/30 09:47:32   1638s] Processing tracks to init pin-track alignment.
[06/30 09:47:32   1638s] z: 1, totalTracks: 1
[06/30 09:47:32   1638s] z: 3, totalTracks: 1
[06/30 09:47:32   1638s] z: 5, totalTracks: 1
[06/30 09:47:32   1638s] z: 7, totalTracks: 1
[06/30 09:47:32   1638s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:47:32   1638s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4387.6M, EPOCH TIME: 1751291252.367869
[06/30 09:47:32   1638s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:32   1638s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:32   1638s] 
[06/30 09:47:32   1638s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:47:32   1638s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:47:32   1638s] OPERPROF:     Starting CMU at level 3, MEM:4387.6M, EPOCH TIME: 1751291252.399818
[06/30 09:47:32   1638s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:4387.6M, EPOCH TIME: 1751291252.407117
[06/30 09:47:32   1638s] 
[06/30 09:47:32   1638s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:47:32   1638s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.048, MEM:4387.6M, EPOCH TIME: 1751291252.416045
[06/30 09:47:32   1638s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4387.6M, EPOCH TIME: 1751291252.416242
[06/30 09:47:32   1638s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4387.6M, EPOCH TIME: 1751291252.416669
[06/30 09:47:32   1638s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4387.6MB).
[06/30 09:47:32   1638s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.107, MEM:4387.6M, EPOCH TIME: 1751291252.430173
[06/30 09:47:32   1638s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4387.6M, EPOCH TIME: 1751291252.430594
[06/30 09:47:32   1638s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:32   1638s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:32   1639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:32   1639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:47:32   1639s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.125, REAL:0.076, MEM:4387.6M, EPOCH TIME: 1751291252.506698
[06/30 09:47:32   1639s] 
[06/30 09:47:32   1639s] Creating Lib Analyzer ...
[06/30 09:47:32   1639s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:47:32   1639s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:47:32   1639s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:47:32   1639s] 
[06/30 09:47:32   1639s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:47:33   1640s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:23 mem=4395.6M
[06/30 09:47:33   1640s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:23 mem=4395.6M
[06/30 09:47:33   1640s] Creating Lib Analyzer, finished. 
[06/30 09:47:33   1640s] Effort level <high> specified for reg2reg path_group
[06/30 09:47:33   1640s] Info: IPO magic value 0x866BBEEF.
[06/30 09:47:33   1640s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[06/30 09:47:33   1640s]       SynthesisEngine workers will not check out additional licenses.
[06/30 09:48:31   1640s] **INFO: Using Advanced Metric Collection system.
[06/30 09:48:31   1640s] **optDesign ... cpu = 0:00:04, real = 0:01:01, mem = 1636.2M, totSessionCpu=0:27:24 **
[06/30 09:48:31   1640s] #optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 1}
[06/30 09:48:31   1640s] *** optDesign -postCTS ***
[06/30 09:48:31   1640s] DRC Margin: user margin 0.0; extra margin 0.2
[06/30 09:48:31   1640s] Hold Target Slack: user slack 0
[06/30 09:48:31   1640s] Setup Target Slack: user slack 0; extra slack 0.0
[06/30 09:48:32   1640s] setUsefulSkewMode -opt_skew_eco_route false
[06/30 09:48:32   1640s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4395.6M, EPOCH TIME: 1751291312.164606
[06/30 09:48:32   1640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:32   1640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:32   1640s] 
[06/30 09:48:32   1640s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:48:32   1640s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:48:32   1640s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.049, REAL:0.046, MEM:4395.6M, EPOCH TIME: 1751291312.210988
[06/30 09:48:32   1640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:32   1640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:32   1641s] Multi-VT timing optimization disabled based on library information.
[06/30 09:48:32   1641s] 
[06/30 09:48:32   1641s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:48:32   1641s] Deleting Lib Analyzer.
[06/30 09:48:32   1641s] 
[06/30 09:48:32   1641s] TimeStamp Deleting Cell Server End ...
[06/30 09:48:32   1641s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:48:32   1641s] 
[06/30 09:48:32   1641s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:48:32   1641s] Summary for sequential cells identification: 
[06/30 09:48:32   1641s]   Identified SBFF number: 3
[06/30 09:48:32   1641s]   Identified MBFF number: 0
[06/30 09:48:32   1641s]   Identified SB Latch number: 5
[06/30 09:48:32   1641s]   Identified MB Latch number: 0
[06/30 09:48:32   1641s]   Not identified SBFF number: 0
[06/30 09:48:32   1641s]   Not identified MBFF number: 0
[06/30 09:48:32   1641s]   Not identified SB Latch number: 0
[06/30 09:48:32   1641s]   Not identified MB Latch number: 0
[06/30 09:48:32   1641s]   Number of sequential cells which are not FFs: 2
[06/30 09:48:32   1641s]  Visiting view : WORST_CASE
[06/30 09:48:32   1641s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:48:32   1641s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:48:32   1641s]  Visiting view : Best_CASE
[06/30 09:48:32   1641s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:48:32   1641s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:48:32   1641s] TLC MultiMap info (StdDelay):
[06/30 09:48:32   1641s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:48:32   1641s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:48:32   1641s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:48:32   1641s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:48:32   1641s]  Setting StdDelay to: 25.6ps
[06/30 09:48:32   1641s] 
[06/30 09:48:32   1641s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:48:32   1641s] 
[06/30 09:48:32   1641s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:48:32   1641s] 
[06/30 09:48:32   1641s] TimeStamp Deleting Cell Server End ...
[06/30 09:48:33   1641s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4395.6M, EPOCH TIME: 1751291313.124433
[06/30 09:48:33   1641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:33   1641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:33   1641s] Cell fpga_top LLGs are deleted
[06/30 09:48:33   1641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:33   1641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:33   1641s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4395.6M, EPOCH TIME: 1751291313.125000
[06/30 09:48:33   1641s] Start to check current routing status for nets...
[06/30 09:48:33   1641s] All nets are already routed correctly.
[06/30 09:48:33   1641s] End to check current routing status for nets (mem=4395.6M)
[06/30 09:48:33   1641s] 
[06/30 09:48:33   1641s] Creating Lib Analyzer ...
[06/30 09:48:33   1641s] 
[06/30 09:48:33   1641s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:48:33   1641s] Summary for sequential cells identification: 
[06/30 09:48:33   1641s]   Identified SBFF number: 3
[06/30 09:48:33   1641s]   Identified MBFF number: 0
[06/30 09:48:33   1641s]   Identified SB Latch number: 5
[06/30 09:48:33   1641s]   Identified MB Latch number: 0
[06/30 09:48:33   1641s]   Not identified SBFF number: 0
[06/30 09:48:33   1641s]   Not identified MBFF number: 0
[06/30 09:48:33   1641s]   Not identified SB Latch number: 0
[06/30 09:48:33   1641s]   Not identified MB Latch number: 0
[06/30 09:48:33   1641s]   Number of sequential cells which are not FFs: 2
[06/30 09:48:33   1641s]  Visiting view : WORST_CASE
[06/30 09:48:33   1641s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:48:33   1641s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:48:33   1641s]  Visiting view : Best_CASE
[06/30 09:48:33   1641s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:48:33   1641s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:48:33   1641s] TLC MultiMap info (StdDelay):
[06/30 09:48:33   1641s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:48:33   1641s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:48:33   1641s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:48:33   1641s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:48:33   1641s]  Setting StdDelay to: 25.6ps
[06/30 09:48:33   1641s] 
[06/30 09:48:33   1641s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:48:33   1641s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:48:33   1641s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:48:33   1641s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:48:33   1641s] 
[06/30 09:48:33   1641s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:48:34   1642s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:26 mem=4395.6M
[06/30 09:48:34   1642s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:26 mem=4395.6M
[06/30 09:48:34   1642s] Creating Lib Analyzer, finished. 
[06/30 09:48:34   1642s] #optDebug: Start CG creation (mem=4395.6M)
[06/30 09:48:34   1642s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:48:34   1642s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:48:34   1643s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:48:34   1643s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:48:34   1643s] ToF 969.8460um
[06/30 09:48:36   1644s] (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgPrt (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgEgp (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgPbk (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgNrb(cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgObs (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgCon (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s]  ...processing cgPdm (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:36   1644s] #optDebug: Finish CG creation (cpu=0:00:01.3, mem=4445.6M)
[06/30 09:48:37   1645s] Compute RC Scale Done ...
[06/30 09:48:37   1645s] Cell fpga_top LLGs are deleted
[06/30 09:48:37   1645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:37   1645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:37   1645s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4445.6M, EPOCH TIME: 1751291317.881073
[06/30 09:48:37   1645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:37   1645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:37   1645s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4445.6M, EPOCH TIME: 1751291317.883537
[06/30 09:48:37   1645s] Max number of tech site patterns supported in site array is 256.
[06/30 09:48:37   1645s] Core basic site is CoreSite
[06/30 09:48:37   1645s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:48:37   1645s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:48:37   1645s] Fast DP-INIT is on for default
[06/30 09:48:37   1645s] Atter site array init, number of instance map data is 0.
[06/30 09:48:37   1645s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.039, REAL:0.033, MEM:4445.6M, EPOCH TIME: 1751291317.916356
[06/30 09:48:37   1645s] 
[06/30 09:48:37   1645s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:48:37   1645s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:48:37   1645s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.061, REAL:0.056, MEM:4445.6M, EPOCH TIME: 1751291317.937269
[06/30 09:48:37   1645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:37   1645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:48:38   1645s] Starting delay calculation for Setup views
[06/30 09:48:38   1645s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:48:38   1645s] #################################################################################
[06/30 09:48:38   1645s] # Design Stage: PreRoute
[06/30 09:48:38   1645s] # Design Name: fpga_top
[06/30 09:48:38   1645s] # Design Mode: 130nm
[06/30 09:48:38   1645s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:48:38   1645s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:48:38   1645s] # Signoff Settings: SI Off 
[06/30 09:48:38   1645s] #################################################################################
[06/30 09:48:40   1649s] Calculate delays in BcWc mode...
[06/30 09:48:40   1649s] Topological Sorting (REAL = 0:00:00.0, MEM = 4443.6M, InitMEM = 4443.6M)
[06/30 09:48:40   1649s] Start delay calculation (fullDC) (2 T). (MEM=1670.6)
[06/30 09:48:41   1649s] End AAE Lib Interpolated Model. (MEM=1680.125000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:48:51   1669s] Total number of fetched objects 24360
[06/30 09:48:51   1669s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:48:51   1669s] End delay calculation. (MEM=1689.55 CPU=0:00:18.2 REAL=0:00:09.0)
[06/30 09:48:51   1669s] End delay calculation (fullDC). (MEM=1689.55 CPU=0:00:20.2 REAL=0:00:11.0)
[06/30 09:48:51   1669s] *** CDM Built up (cpu=0:00:23.8  real=0:00:13.0  mem= 4423.1M) ***
[06/30 09:49:03   1688s] *** Done Building Timing Graph (cpu=0:00:42.8 real=0:00:26.0 totSessionCpu=0:28:11 mem=4431.1M)
[06/30 09:49:04   1689s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 09:49:04   1689s] **optDesign ... cpu = 0:00:53, real = 0:01:34, mem = 1660.4M, totSessionCpu=0:28:13 **
[06/30 09:49:04   1689s] Begin: Collecting metrics
[06/30 09:49:04   1689s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[06/30 09:49:04   1689s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1691.8M, current mem=1660.6M)

[06/30 09:49:04   1689s] End: Collecting metrics
[06/30 09:49:04   1689s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:53.2/0:01:33.9 (0.6), totSession cpu/real = 0:28:12.7/0:41:49.2 (0.7), mem = 4455.1M
[06/30 09:49:04   1689s] 
[06/30 09:49:04   1689s] =============================================================================================
[06/30 09:49:04   1689s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.14-s088_1
[06/30 09:49:04   1689s] =============================================================================================
[06/30 09:49:04   1689s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:04   1689s] ---------------------------------------------------------------------------------------------
[06/30 09:49:04   1689s] [ ViewPruning            ]      2   0:00:01.1  (   1.1 % )     0:00:06.4 /  0:00:10.6    1.7
[06/30 09:49:04   1689s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.2 % )     0:00:26.3 /  0:00:44.2    1.7
[06/30 09:49:04   1689s] [ MetricReport           ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.8
[06/30 09:49:04   1689s] [ DrvReport              ]      1   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.9    1.5
[06/30 09:49:04   1689s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.3
[06/30 09:49:04   1689s] [ LibAnalyzerInit        ]      2   0:00:01.9  (   2.1 % )     0:00:01.9 /  0:00:01.9    1.0
[06/30 09:49:04   1689s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:04   1689s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.3    0.8
[06/30 09:49:04   1689s] [ ChannelGraphInit       ]      1   0:00:01.6  (   1.8 % )     0:00:01.6 /  0:00:01.3    0.8
[06/30 09:49:04   1689s] [ MetricInit             ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.0
[06/30 09:49:04   1689s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:04   1689s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   0.7 % )     0:00:25.1 /  0:00:42.8    1.7
[06/30 09:49:04   1689s] [ FullDelayCalc          ]      1   0:00:13.4  (  14.2 % )     0:00:13.4 /  0:00:23.8    1.8
[06/30 09:49:04   1689s] [ TimingUpdate           ]      2   0:00:10.0  (  10.7 % )     0:00:10.0 /  0:00:17.6    1.8
[06/30 09:49:04   1689s] [ TimingReport           ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.2    0.6
[06/30 09:49:04   1689s] [ MISC                   ]          0:01:03.4  (  67.5 % )     0:01:03.4 /  0:00:05.5    0.1
[06/30 09:49:04   1689s] ---------------------------------------------------------------------------------------------
[06/30 09:49:04   1689s]  InitOpt #1 TOTAL                   0:01:33.9  ( 100.0 % )     0:01:33.9 /  0:00:53.2    0.6
[06/30 09:49:04   1689s] ---------------------------------------------------------------------------------------------
[06/30 09:49:04   1689s] ** INFO : this run is activating low effort ccoptDesign flow
[06/30 09:49:04   1689s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:49:04   1689s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:13 mem=4455.1M
[06/30 09:49:04   1689s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291344.464374
[06/30 09:49:04   1689s] Processing tracks to init pin-track alignment.
[06/30 09:49:04   1689s] z: 1, totalTracks: 1
[06/30 09:49:04   1689s] z: 3, totalTracks: 1
[06/30 09:49:04   1689s] z: 5, totalTracks: 1
[06/30 09:49:04   1689s] z: 7, totalTracks: 1
[06/30 09:49:04   1689s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:04   1689s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291344.501301
[06/30 09:49:04   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:04   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:04   1689s] 
[06/30 09:49:04   1689s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:04   1689s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:04   1689s] 
[06/30 09:49:04   1689s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:04   1689s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.064, REAL:0.073, MEM:4455.1M, EPOCH TIME: 1751291344.574533
[06/30 09:49:04   1689s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291344.574986
[06/30 09:49:04   1689s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291344.575332
[06/30 09:49:04   1689s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:49:04   1689s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.126, MEM:4455.1M, EPOCH TIME: 1751291344.589912
[06/30 09:49:04   1689s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:13 mem=4455.1M
[06/30 09:49:04   1689s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291344.677599
[06/30 09:49:04   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:04   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:04   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:04   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:04   1690s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.119, REAL:0.071, MEM:4455.1M, EPOCH TIME: 1751291344.748900
[06/30 09:49:04   1690s] OPTC: m4 20.0 40.0 [ 40.0 20.0 50.0 ]
[06/30 09:49:04   1690s] OPTC: view 40.0 [ 0.0500 ]
[06/30 09:49:10   1699s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[06/30 09:49:15   1708s] #optDebug: fT-E <X 2 0 0 1>
[06/30 09:49:15   1708s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[06/30 09:49:16   1709s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -128.0 -useBottleneckAnalyzer -drvRatio 0.4
[06/30 09:49:16   1709s] Begin: GigaOpt Route Type Constraints Refinement
[06/30 09:49:16   1709s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:32.3/0:42:01.4 (0.7), mem = 4455.1M
[06/30 09:49:16   1709s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.9
[06/30 09:49:16   1709s] ### Creating RouteCongInterface, started
[06/30 09:49:16   1709s] {MMLU 1 1 28945}
[06/30 09:49:16   1709s] [oiLAM] Zs 7, 8
[06/30 09:49:16   1709s] ### Creating LA Mngr. totSessionCpu=0:28:32 mem=4455.1M
[06/30 09:49:16   1709s] ### Creating LA Mngr, finished. totSessionCpu=0:28:32 mem=4455.1M
[06/30 09:49:16   1709s] 
[06/30 09:49:16   1709s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:49:16   1709s] 
[06/30 09:49:16   1709s] #optDebug: {0, 1.000}
[06/30 09:49:16   1709s] ### Creating RouteCongInterface, finished
[06/30 09:49:17   1709s] Updated routing constraints on 0 nets.
[06/30 09:49:17   1709s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.9
[06/30 09:49:17   1709s] Bottom Preferred Layer:
[06/30 09:49:17   1709s] +---------------+------------+----------+
[06/30 09:49:17   1709s] |     Layer     |    CLK     |   Rule   |
[06/30 09:49:17   1709s] +---------------+------------+----------+
[06/30 09:49:17   1709s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:49:17   1709s] +---------------+------------+----------+
[06/30 09:49:17   1709s] Via Pillar Rule:
[06/30 09:49:17   1709s]     None
[06/30 09:49:17   1709s] Finished writing unified metrics of routing constraints.
[06/30 09:49:17   1709s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.4 (0.7), totSession cpu/real = 0:28:32.6/0:42:01.9 (0.7), mem = 4455.1M
[06/30 09:49:17   1709s] 
[06/30 09:49:17   1709s] =============================================================================================
[06/30 09:49:17   1709s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.14-s088_1
[06/30 09:49:17   1709s] =============================================================================================
[06/30 09:49:17   1709s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:17   1709s] ---------------------------------------------------------------------------------------------
[06/30 09:49:17   1709s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  50.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 09:49:17   1709s] [ MISC                   ]          0:00:00.2  (  50.0 % )     0:00:00.2 /  0:00:00.1    0.4
[06/30 09:49:17   1709s] ---------------------------------------------------------------------------------------------
[06/30 09:49:17   1709s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    0.7
[06/30 09:49:17   1709s] ---------------------------------------------------------------------------------------------
[06/30 09:49:17   1709s] End: GigaOpt Route Type Constraints Refinement
[06/30 09:49:17   1709s] Begin: Collecting metrics
[06/30 09:49:17   1709s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:01  |        4455 |      |     |
 ----------------------------------------------------------------------------------------- 
[06/30 09:49:17   1709s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1662.2M, current mem=1662.2M)

[06/30 09:49:17   1709s] End: Collecting metrics
[06/30 09:49:17   1709s] Deleting Lib Analyzer.
[06/30 09:49:17   1709s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:32.9/0:42:02.2 (0.7), mem = 4455.1M
[06/30 09:49:17   1709s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:49:17   1710s] Info: 71 io nets excluded
[06/30 09:49:17   1710s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:49:17   1710s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:49:17   1710s] ### Creating LA Mngr. totSessionCpu=0:28:33 mem=4455.1M
[06/30 09:49:17   1710s] ### Creating LA Mngr, finished. totSessionCpu=0:28:33 mem=4455.1M
[06/30 09:49:17   1710s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/30 09:49:17   1710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.10
[06/30 09:49:17   1710s] 
[06/30 09:49:17   1710s] Creating Lib Analyzer ...
[06/30 09:49:17   1710s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:49:17   1710s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:49:17   1710s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:49:17   1710s] 
[06/30 09:49:17   1710s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:49:18   1710s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:34 mem=4455.1M
[06/30 09:49:18   1710s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:34 mem=4455.1M
[06/30 09:49:18   1710s] Creating Lib Analyzer, finished. 
[06/30 09:49:18   1711s] 
[06/30 09:49:18   1711s] Active Setup views: WORST_CASE 
[06/30 09:49:18   1711s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291358.858982
[06/30 09:49:18   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:18   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:18   1711s] 
[06/30 09:49:18   1711s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:18   1711s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:18   1711s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.040, REAL:0.040, MEM:4455.1M, EPOCH TIME: 1751291358.898771
[06/30 09:49:18   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:18   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:18   1711s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:49:18   1711s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:49:18   1711s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:49:18   1711s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:34 mem=4455.1M
[06/30 09:49:18   1711s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291358.927979
[06/30 09:49:18   1711s] Processing tracks to init pin-track alignment.
[06/30 09:49:18   1711s] z: 1, totalTracks: 1
[06/30 09:49:18   1711s] z: 3, totalTracks: 1
[06/30 09:49:18   1711s] z: 5, totalTracks: 1
[06/30 09:49:18   1711s] z: 7, totalTracks: 1
[06/30 09:49:18   1711s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:18   1711s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291358.961272
[06/30 09:49:18   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:18   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:18   1711s] 
[06/30 09:49:18   1711s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:18   1711s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:18   1711s] 
[06/30 09:49:18   1711s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:19   1711s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.040, REAL:0.041, MEM:4455.1M, EPOCH TIME: 1751291359.002281
[06/30 09:49:19   1711s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291359.002561
[06/30 09:49:19   1711s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291359.003035
[06/30 09:49:19   1711s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4455.1MB).
[06/30 09:49:19   1711s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.084, MEM:4455.1M, EPOCH TIME: 1751291359.011811
[06/30 09:49:19   1711s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:49:19   1711s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:49:19   1711s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:35 mem=4455.1M
[06/30 09:49:19   1711s] ### Creating RouteCongInterface, started
[06/30 09:49:19   1711s] 
[06/30 09:49:19   1711s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:49:19   1711s] 
[06/30 09:49:19   1711s] #optDebug: {0, 1.000}
[06/30 09:49:19   1711s] ### Creating RouteCongInterface, finished
[06/30 09:49:19   1711s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:19   1711s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:19   1711s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:19   1711s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:19   1711s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:19   1711s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:19   1711s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:19   1711s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:19   1711s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4455.1M, EPOCH TIME: 1751291359.439129
[06/30 09:49:19   1711s] Found 0 hard placement blockage before merging.
[06/30 09:49:19   1711s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291359.439949
[06/30 09:49:19   1711s] 
[06/30 09:49:19   1711s] Netlist preparation processing... 
[06/30 09:49:19   1712s] Removed 0 instance
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: ccff_tail[0] is an undriven net with 3 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__0__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__0__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__2__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__2__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cby_0__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cby_0__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cby_1__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cby_1__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cby_2__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: cby_2__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_2_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_3_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_io_left_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (IMPOPT-7098):	WARNING: grid_io_left_1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:49:19   1712s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[06/30 09:49:19   1712s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:49:19   1712s] *info: Marking 0 isolation instances dont touch
[06/30 09:49:19   1712s] *info: Marking 0 level shifter instances dont touch
[06/30 09:49:19   1712s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].
[06/30 09:49:19   1712s] **ERROR: (IMPESI-2221):	No driver pad_pReset/gpin/p2c is found in the delay stage for net pReset[0].
[06/30 09:49:19   1712s] Dumping Information for Job ...
[06/30 09:49:19   1712s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].

[06/30 09:49:19   1712s] Dumping Information for Job ...
[06/30 09:49:19   1712s] **ERROR: (IMPESI-2221):	No driver pad_pReset/gpin/p2c is found in the delay stage for net pReset[0].

[06/30 09:49:19   1712s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:49:19   1712s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:49:19   1712s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291359.921013
[06/30 09:49:19   1712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:49:19   1712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:20   1712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:20   1712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:20   1712s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.117, REAL:0.098, MEM:4455.1M, EPOCH TIME: 1751291360.019349
[06/30 09:49:20   1712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.10
[06/30 09:49:20   1712s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.6 (0.9), totSession cpu/real = 0:28:35.3/0:42:04.8 (0.7), mem = 4455.1M
[06/30 09:49:20   1712s] 
[06/30 09:49:20   1712s] =============================================================================================
[06/30 09:49:20   1712s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.14-s088_1
[06/30 09:49:20   1712s] =============================================================================================
[06/30 09:49:20   1712s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  31.7 % )     0:00:00.8 /  0:00:00.8    1.0
[06/30 09:49:20   1712s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:20   1712s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.3 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:49:20   1712s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:20   1712s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.1
[06/30 09:49:20   1712s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:20   1712s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.6
[06/30 09:49:20   1712s] [ IncrDelayCalc          ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.7
[06/30 09:49:20   1712s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:20   1712s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:20   1712s] [ MISC                   ]          0:00:01.0  (  38.1 % )     0:00:01.0 /  0:00:00.8    0.8
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s]  SimplifyNetlist #1 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.4    0.9
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s] Begin: Collecting metrics
[06/30 09:49:20   1712s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:01  |        4455 |      |     |
| simplify_netlist      |       |     |             | 0:00:03  |        4455 |      |     |
 ----------------------------------------------------------------------------------------- 
[06/30 09:49:20   1712s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1662.2M, current mem=1656.7M)

[06/30 09:49:20   1712s] End: Collecting metrics
[06/30 09:49:20   1712s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:35.6/0:42:05.1 (0.7), mem = 4455.1M
[06/30 09:49:20   1712s] *** Starting optimizing excluded clock nets MEM= 4455.1M) ***
[06/30 09:49:20   1712s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4455.1M) ***
[06/30 09:49:20   1712s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.0), totSession cpu/real = 0:28:35.6/0:42:05.1 (0.7), mem = 4455.1M
[06/30 09:49:20   1712s] 
[06/30 09:49:20   1712s] =============================================================================================
[06/30 09:49:20   1712s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.14-s088_1
[06/30 09:49:20   1712s] =============================================================================================
[06/30 09:49:20   1712s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.0
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.0
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:35.6/0:42:05.1 (0.7), mem = 4455.1M
[06/30 09:49:20   1712s] *** Starting optimizing excluded clock nets MEM= 4455.1M) ***
[06/30 09:49:20   1712s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4455.1M) ***
[06/30 09:49:20   1712s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:28:35.6/0:42:05.1 (0.7), mem = 4455.1M
[06/30 09:49:20   1712s] 
[06/30 09:49:20   1712s] =============================================================================================
[06/30 09:49:20   1712s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.14-s088_1
[06/30 09:49:20   1712s] =============================================================================================
[06/30 09:49:20   1712s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/30 09:49:20   1712s] ---------------------------------------------------------------------------------------------
[06/30 09:49:20   1712s] Begin: Collecting metrics
[06/30 09:49:20   1712s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |       |     |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:00  |        4455 |      |     |
 ------------------------------------------------------------------------------------------- 
[06/30 09:49:20   1712s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1656.9M, current mem=1656.9M)

[06/30 09:49:20   1712s] End: Collecting metrics
[06/30 09:49:20   1712s] Info: Done creating the CCOpt slew target map.
[06/30 09:49:20   1712s] Begin: GigaOpt high fanout net optimization
[06/30 09:49:20   1712s] GigaOpt HFN: use maxLocalDensity 1.2
[06/30 09:49:20   1712s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/30 09:49:20   1712s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:35.9/0:42:05.5 (0.7), mem = 4455.1M
[06/30 09:49:20   1712s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:49:20   1713s] Info: 71 io nets excluded
[06/30 09:49:20   1713s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:49:20   1713s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:49:20   1713s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.11
[06/30 09:49:21   1713s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:49:21   1713s] 
[06/30 09:49:21   1713s] Active Setup views: WORST_CASE 
[06/30 09:49:21   1713s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291361.256712
[06/30 09:49:21   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:21   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:21   1713s] 
[06/30 09:49:21   1713s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:21   1713s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:21   1713s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.040, REAL:0.039, MEM:4455.1M, EPOCH TIME: 1751291361.295830
[06/30 09:49:21   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:21   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:21   1713s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:49:21   1713s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:49:21   1713s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:49:21   1713s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:36 mem=4455.1M
[06/30 09:49:21   1713s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291361.322766
[06/30 09:49:21   1713s] Processing tracks to init pin-track alignment.
[06/30 09:49:21   1713s] z: 1, totalTracks: 1
[06/30 09:49:21   1713s] z: 3, totalTracks: 1
[06/30 09:49:21   1713s] z: 5, totalTracks: 1
[06/30 09:49:21   1713s] z: 7, totalTracks: 1
[06/30 09:49:21   1713s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:21   1713s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291361.358095
[06/30 09:49:21   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:21   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:21   1713s] 
[06/30 09:49:21   1713s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:21   1713s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:21   1713s] 
[06/30 09:49:21   1713s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:21   1713s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.051, MEM:4455.1M, EPOCH TIME: 1751291361.408904
[06/30 09:49:21   1713s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291361.409063
[06/30 09:49:21   1713s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291361.409331
[06/30 09:49:21   1713s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:49:21   1713s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.102, MEM:4455.1M, EPOCH TIME: 1751291361.424414
[06/30 09:49:21   1713s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:49:21   1713s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:49:21   1713s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:37 mem=4455.1M
[06/30 09:49:21   1713s] ### Creating RouteCongInterface, started
[06/30 09:49:21   1713s] 
[06/30 09:49:21   1713s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:49:21   1713s] 
[06/30 09:49:21   1713s] #optDebug: {0, 1.000}
[06/30 09:49:21   1713s] ### Creating RouteCongInterface, finished
[06/30 09:49:21   1713s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:21   1713s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:21   1713s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:21   1713s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:21   1713s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:21   1713s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:21   1713s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:21   1713s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:49:22   1714s] AoF 5883.6330um
[06/30 09:49:22   1715s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:49:22   1715s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 802349, Stn-len 0
[06/30 09:49:22   1715s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:49:22   1715s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291362.608613
[06/30 09:49:22   1715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:22   1715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:22   1715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:22   1715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:22   1715s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.103, REAL:0.071, MEM:4455.1M, EPOCH TIME: 1751291362.680019
[06/30 09:49:22   1715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.11
[06/30 09:49:22   1715s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.3/0:00:01.9 (1.2), totSession cpu/real = 0:28:38.2/0:42:07.4 (0.7), mem = 4455.1M
[06/30 09:49:22   1715s] 
[06/30 09:49:22   1715s] =============================================================================================
[06/30 09:49:22   1715s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.14-s088_1
[06/30 09:49:22   1715s] =============================================================================================
[06/30 09:49:22   1715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:22   1715s] ---------------------------------------------------------------------------------------------
[06/30 09:49:22   1715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:22   1715s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  10.0 % )     0:00:00.3 /  0:00:00.4    1.2
[06/30 09:49:22   1715s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    1.1
[06/30 09:49:22   1715s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:22   1715s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.9
[06/30 09:49:22   1715s] [ DetailPlaceInit        ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:49:22   1715s] [ MISC                   ]          0:00:01.4  (  74.1 % )     0:00:01.4 /  0:00:01.7    1.2
[06/30 09:49:22   1715s] ---------------------------------------------------------------------------------------------
[06/30 09:49:22   1715s]  DrvOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.3    1.2
[06/30 09:49:22   1715s] ---------------------------------------------------------------------------------------------
[06/30 09:49:22   1715s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/30 09:49:22   1715s] End: GigaOpt high fanout net optimization
[06/30 09:49:23   1716s] Number of setup views: 1
[06/30 09:49:23   1716s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:49:23   1716s] Deleting Lib Analyzer.
[06/30 09:49:23   1716s] Begin: GigaOpt Global Optimization
[06/30 09:49:23   1716s] *info: use new DP (enabled)
[06/30 09:49:23   1716s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/30 09:49:23   1716s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:49:23   1716s] Info: 71 io nets excluded
[06/30 09:49:23   1716s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:49:23   1716s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:49:23   1716s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:39.2/0:42:08.5 (0.7), mem = 4455.1M
[06/30 09:49:23   1716s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.12
[06/30 09:49:23   1716s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:49:23   1716s] 
[06/30 09:49:23   1716s] Creating Lib Analyzer ...
[06/30 09:49:23   1716s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:49:23   1716s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:49:23   1716s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:49:23   1716s] 
[06/30 09:49:23   1716s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:49:24   1717s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:40 mem=4455.1M
[06/30 09:49:24   1717s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:40 mem=4455.1M
[06/30 09:49:24   1717s] Creating Lib Analyzer, finished. 
[06/30 09:49:24   1717s] 
[06/30 09:49:24   1717s] Active Setup views: WORST_CASE 
[06/30 09:49:24   1717s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291364.872456
[06/30 09:49:24   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:24   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:24   1717s] 
[06/30 09:49:24   1717s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:24   1717s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:24   1717s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.041, REAL:0.040, MEM:4455.1M, EPOCH TIME: 1751291364.912835
[06/30 09:49:24   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:24   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:24   1717s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:49:24   1717s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:49:24   1717s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:49:24   1717s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:40 mem=4455.1M
[06/30 09:49:24   1717s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291364.937902
[06/30 09:49:24   1717s] Processing tracks to init pin-track alignment.
[06/30 09:49:24   1717s] z: 1, totalTracks: 1
[06/30 09:49:24   1717s] z: 3, totalTracks: 1
[06/30 09:49:24   1717s] z: 5, totalTracks: 1
[06/30 09:49:24   1717s] z: 7, totalTracks: 1
[06/30 09:49:24   1717s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:24   1717s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291364.975553
[06/30 09:49:24   1717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:24   1717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:25   1717s] 
[06/30 09:49:25   1717s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:25   1717s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:25   1717s] 
[06/30 09:49:25   1717s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:25   1717s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.038, MEM:4455.1M, EPOCH TIME: 1751291365.013596
[06/30 09:49:25   1717s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291365.013767
[06/30 09:49:25   1717s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291365.014028
[06/30 09:49:25   1717s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4455.1MB).
[06/30 09:49:25   1717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:4455.1M, EPOCH TIME: 1751291365.029158
[06/30 09:49:25   1717s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:49:25   1717s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:49:25   1717s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:41 mem=4455.1M
[06/30 09:49:25   1717s] ### Creating RouteCongInterface, started
[06/30 09:49:25   1717s] 
[06/30 09:49:25   1717s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:49:25   1717s] 
[06/30 09:49:25   1717s] #optDebug: {0, 1.000}
[06/30 09:49:25   1717s] ### Creating RouteCongInterface, finished
[06/30 09:49:25   1717s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:25   1717s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:25   1717s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:25   1717s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:25   1717s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:25   1717s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:25   1717s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:25   1717s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:25   1718s] *info: 71 io nets excluded
[06/30 09:49:25   1718s] *info: 2 clock nets excluded
[06/30 09:49:26   1718s] *info: 70 multi-driver nets excluded.
[06/30 09:49:26   1718s] *info: 29639 no-driver nets excluded.
[06/30 09:49:26   1718s] *info: 1 net with fixed/cover wires excluded.
[06/30 09:49:26   1718s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4455.1M, EPOCH TIME: 1751291366.465153
[06/30 09:49:26   1718s] Found 0 hard placement blockage before merging.
[06/30 09:49:26   1718s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291366.465988
[06/30 09:49:26   1719s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/30 09:49:26   1719s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:49:26   1719s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[06/30 09:49:26   1719s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:49:26   1719s] |   0.000|   0.000|   33.79%|   0:00:00.0| 4455.1M|WORST_CASE|       NA| NA                                                 |
[06/30 09:49:26   1719s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:49:26   1719s] 
[06/30 09:49:26   1719s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4455.1M) ***
[06/30 09:49:26   1719s] 
[06/30 09:49:26   1719s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4455.1M) ***
[06/30 09:49:26   1719s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:49:26   1719s] Bottom Preferred Layer:
[06/30 09:49:26   1719s] +---------------+------------+----------+
[06/30 09:49:26   1719s] |     Layer     |    CLK     |   Rule   |
[06/30 09:49:26   1719s] +---------------+------------+----------+
[06/30 09:49:26   1719s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:49:26   1719s] +---------------+------------+----------+
[06/30 09:49:26   1719s] Via Pillar Rule:
[06/30 09:49:26   1719s]     None
[06/30 09:49:26   1719s] Finished writing unified metrics of routing constraints.
[06/30 09:49:26   1719s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/30 09:49:26   1719s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 802349, Stn-len 0
[06/30 09:49:26   1719s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:49:26   1719s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291366.964016
[06/30 09:49:26   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:49:26   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1719s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.152, REAL:0.120, MEM:4455.1M, EPOCH TIME: 1751291367.084379
[06/30 09:49:27   1719s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.12
[06/30 09:49:27   1719s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.3 (1.0), totSession cpu/real = 0:28:42.5/0:42:11.8 (0.7), mem = 4455.1M
[06/30 09:49:27   1719s] 
[06/30 09:49:27   1719s] =============================================================================================
[06/30 09:49:27   1719s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.14-s088_1
[06/30 09:49:27   1719s] =============================================================================================
[06/30 09:49:27   1719s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:27   1719s] ---------------------------------------------------------------------------------------------
[06/30 09:49:27   1719s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:49:27   1719s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  28.4 % )     0:00:00.9 /  0:00:00.9    0.9
[06/30 09:49:27   1719s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:27   1719s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.1 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:49:27   1719s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:27   1719s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:49:27   1719s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:27   1719s] [ TransformInit          ]      1   0:00:01.0  (  31.7 % )     0:00:01.0 /  0:00:00.9    0.9
[06/30 09:49:27   1719s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:27   1719s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[06/30 09:49:27   1719s] [ MISC                   ]          0:00:00.6  (  18.1 % )     0:00:00.6 /  0:00:00.6    1.1
[06/30 09:49:27   1719s] ---------------------------------------------------------------------------------------------
[06/30 09:49:27   1719s]  GlobalOpt #1 TOTAL                 0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.2    1.0
[06/30 09:49:27   1719s] ---------------------------------------------------------------------------------------------
[06/30 09:49:27   1719s] End: GigaOpt Global Optimization
[06/30 09:49:27   1719s] Begin: Collecting metrics
[06/30 09:49:27   1719s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:49:27   1719s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1656.9M, current mem=1655.6M)

[06/30 09:49:27   1719s] End: Collecting metrics
[06/30 09:49:27   1719s] *** Timing Is met
[06/30 09:49:27   1719s] *** Check timing (0:00:00.0)
[06/30 09:49:27   1719s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:49:27   1719s] Deleting Lib Analyzer.
[06/30 09:49:27   1719s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[06/30 09:49:27   1719s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:49:27   1719s] Info: 71 io nets excluded
[06/30 09:49:27   1719s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:49:27   1719s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:49:27   1719s] ### Creating LA Mngr. totSessionCpu=0:28:43 mem=4455.1M
[06/30 09:49:27   1719s] ### Creating LA Mngr, finished. totSessionCpu=0:28:43 mem=4455.1M
[06/30 09:49:27   1719s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/30 09:49:27   1720s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291367.640708
[06/30 09:49:27   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] 
[06/30 09:49:27   1720s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:27   1720s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:27   1720s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.088, REAL:0.105, MEM:4455.1M, EPOCH TIME: 1751291367.745312
[06/30 09:49:27   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291367.838805
[06/30 09:49:27   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] 
[06/30 09:49:27   1720s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:27   1720s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:27   1720s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.037, REAL:0.038, MEM:4455.1M, EPOCH TIME: 1751291367.876608
[06/30 09:49:27   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:49:27   1720s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:49:27   1720s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:49:27   1720s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:43 mem=4455.1M
[06/30 09:49:27   1720s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291367.902611
[06/30 09:49:27   1720s] Processing tracks to init pin-track alignment.
[06/30 09:49:27   1720s] z: 1, totalTracks: 1
[06/30 09:49:27   1720s] z: 3, totalTracks: 1
[06/30 09:49:27   1720s] z: 5, totalTracks: 1
[06/30 09:49:27   1720s] z: 7, totalTracks: 1
[06/30 09:49:27   1720s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:27   1720s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291367.936176
[06/30 09:49:27   1720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:27   1720s] 
[06/30 09:49:27   1720s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:27   1720s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:27   1720s] 
[06/30 09:49:27   1720s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:27   1720s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.047, MEM:4455.1M, EPOCH TIME: 1751291367.983374
[06/30 09:49:27   1720s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291367.983649
[06/30 09:49:27   1720s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291367.983857
[06/30 09:49:27   1720s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:49:27   1720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.090, MEM:4455.1M, EPOCH TIME: 1751291367.992134
[06/30 09:49:28   1720s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:49:28   1720s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:49:28   1720s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:44 mem=4471.1M
[06/30 09:49:28   1720s] Begin: Area Reclaim Optimization
[06/30 09:49:28   1720s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:43.6/0:42:12.9 (0.7), mem = 4471.1M
[06/30 09:49:28   1720s] 
[06/30 09:49:28   1720s] Creating Lib Analyzer ...
[06/30 09:49:28   1720s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:49:28   1720s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:49:28   1720s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:49:28   1720s] 
[06/30 09:49:28   1720s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:49:29   1721s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:44 mem=4471.1M
[06/30 09:49:29   1721s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:44 mem=4471.1M
[06/30 09:49:29   1721s] Creating Lib Analyzer, finished. 
[06/30 09:49:29   1721s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.13
[06/30 09:49:29   1721s] 
[06/30 09:49:29   1721s] Active Setup views: WORST_CASE 
[06/30 09:49:29   1721s] [LDM::Info] TotalInstCnt at InitDesignMc2: 23487
[06/30 09:49:29   1721s] ### Creating RouteCongInterface, started
[06/30 09:49:29   1721s] 
[06/30 09:49:29   1721s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:49:29   1721s] 
[06/30 09:49:29   1721s] #optDebug: {0, 1.000}
[06/30 09:49:29   1721s] ### Creating RouteCongInterface, finished
[06/30 09:49:29   1721s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:29   1721s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:29   1721s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:29   1721s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:29   1721s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:29   1721s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:29   1721s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:29   1721s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:29   1721s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4471.1M, EPOCH TIME: 1751291369.317133
[06/30 09:49:29   1721s] Found 0 hard placement blockage before merging.
[06/30 09:49:29   1721s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291369.317922
[06/30 09:49:29   1721s] Reclaim Optimization WNS Slack 0.077  TNS Slack 0.000 Density 33.79
[06/30 09:49:29   1721s] +---------+---------+--------+--------+------------+--------+
[06/30 09:49:29   1721s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/30 09:49:29   1721s] +---------+---------+--------+--------+------------+--------+
[06/30 09:49:29   1721s] |   33.79%|        -|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:30   1723s] |   33.79%|        0|   0.077|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:49:30   1723s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:49:30   1723s] |   33.79%|        0|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:31   1724s] |   33.79%|        0|   0.077|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:49:31   1725s] |   33.79%|        0|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:31   1725s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:49:31   1725s] |   33.79%|        0|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:32   1725s] +---------+---------+--------+--------+------------+--------+
[06/30 09:49:32   1725s] Reclaim Optimization End WNS Slack 0.077  TNS Slack 0.000 Density 33.79
[06/30 09:49:32   1725s] 
[06/30 09:49:32   1725s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/30 09:49:32   1725s] --------------------------------------------------------------
[06/30 09:49:32   1725s] |                                   | Total     | Sequential |
[06/30 09:49:32   1725s] --------------------------------------------------------------
[06/30 09:49:32   1725s] | Num insts resized                 |       0  |       0    |
[06/30 09:49:32   1725s] | Num insts undone                  |       0  |       0    |
[06/30 09:49:32   1725s] | Num insts Downsized               |       0  |       0    |
[06/30 09:49:32   1725s] | Num insts Samesized               |       0  |       0    |
[06/30 09:49:32   1725s] | Num insts Upsized                 |       0  |       0    |
[06/30 09:49:32   1725s] | Num multiple commits+uncommits    |       0  |       -    |
[06/30 09:49:32   1725s] --------------------------------------------------------------
[06/30 09:49:32   1725s] Bottom Preferred Layer:
[06/30 09:49:32   1725s] +---------------+------------+----------+
[06/30 09:49:32   1725s] |     Layer     |    CLK     |   Rule   |
[06/30 09:49:32   1725s] +---------------+------------+----------+
[06/30 09:49:32   1725s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:49:32   1725s] +---------------+------------+----------+
[06/30 09:49:32   1725s] Via Pillar Rule:
[06/30 09:49:32   1725s]     None
[06/30 09:49:32   1725s] Finished writing unified metrics of routing constraints.
[06/30 09:49:32   1725s] 
[06/30 09:49:32   1725s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/30 09:49:32   1725s] End: Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:04.0) **
[06/30 09:49:32   1725s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:49:32   1725s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 23487
[06/30 09:49:32   1725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.13
[06/30 09:49:32   1725s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.0/0:00:04.0 (1.3), totSession cpu/real = 0:28:48.6/0:42:16.9 (0.7), mem = 4471.1M
[06/30 09:49:32   1725s] 
[06/30 09:49:32   1725s] =============================================================================================
[06/30 09:49:32   1725s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.14-s088_1
[06/30 09:49:32   1725s] =============================================================================================
[06/30 09:49:32   1725s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:32   1725s] ---------------------------------------------------------------------------------------------
[06/30 09:49:32   1725s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:32   1725s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.9 % )     0:00:00.8 /  0:00:00.8    0.9
[06/30 09:49:32   1725s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:32   1725s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:32   1725s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:49:32   1725s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:32   1725s] [ OptimizationStep       ]      1   0:00:01.1  (  28.7 % )     0:00:02.6 /  0:00:03.7    1.4
[06/30 09:49:32   1725s] [ OptSingleIteration     ]      5   0:00:00.2  (   3.8 % )     0:00:01.4 /  0:00:02.6    1.8
[06/30 09:49:32   1725s] [ OptGetWeight           ]     48   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[06/30 09:49:32   1725s] [ OptEval                ]     48   0:00:01.3  (  32.3 % )     0:00:01.3 /  0:00:02.4    1.9
[06/30 09:49:32   1725s] [ OptCommit              ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:32   1725s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:32   1725s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[06/30 09:49:32   1725s] [ MISC                   ]          0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.2    1.1
[06/30 09:49:32   1725s] ---------------------------------------------------------------------------------------------
[06/30 09:49:32   1725s]  AreaOpt #1 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:05.0    1.3
[06/30 09:49:32   1725s] ---------------------------------------------------------------------------------------------
[06/30 09:49:32   1725s] Executing incremental physical updates
[06/30 09:49:32   1725s] Executing incremental physical updates
[06/30 09:49:32   1725s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:49:32   1725s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291372.155662
[06/30 09:49:32   1725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:49:32   1725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:32   1725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:32   1725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:32   1725s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.157, REAL:0.143, MEM:4455.1M, EPOCH TIME: 1751291372.299041
[06/30 09:49:32   1725s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=4455.10M, totSessionCpu=0:28:49).
[06/30 09:49:32   1725s] Begin: Collecting metrics
[06/30 09:49:32   1726s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 | 0:00:05  |        4455 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:49:32   1726s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1658.2M, current mem=1658.2M)

[06/30 09:49:32   1726s] End: Collecting metrics
[06/30 09:49:33   1726s] Deleting Lib Analyzer.
[06/30 09:49:33   1726s] **INFO: Flow update: Design timing is met.
[06/30 09:49:33   1727s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:49:33   1727s] **INFO: Flow update: Design timing is met.
[06/30 09:49:33   1727s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[06/30 09:49:33   1727s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:49:33   1727s] Info: 71 io nets excluded
[06/30 09:49:33   1727s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:49:33   1727s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:49:33   1727s] ### Creating LA Mngr. totSessionCpu=0:28:50 mem=4455.1M
[06/30 09:49:33   1727s] ### Creating LA Mngr, finished. totSessionCpu=0:28:50 mem=4455.1M
[06/30 09:49:34   1727s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291374.051969
[06/30 09:49:34   1727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:34   1727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:34   1727s] 
[06/30 09:49:34   1727s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:34   1727s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:34   1727s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.078, REAL:0.086, MEM:4455.1M, EPOCH TIME: 1751291374.138254
[06/30 09:49:34   1727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:34   1727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:34   1727s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:49:34   1727s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:49:34   1727s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:49:34   1727s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:51 mem=4455.1M
[06/30 09:49:34   1727s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291374.171465
[06/30 09:49:34   1727s] Processing tracks to init pin-track alignment.
[06/30 09:49:34   1727s] z: 1, totalTracks: 1
[06/30 09:49:34   1727s] z: 3, totalTracks: 1
[06/30 09:49:34   1727s] z: 5, totalTracks: 1
[06/30 09:49:34   1727s] z: 7, totalTracks: 1
[06/30 09:49:34   1727s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:34   1727s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291374.210718
[06/30 09:49:34   1727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:34   1727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:34   1727s] 
[06/30 09:49:34   1727s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:34   1727s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:34   1727s] 
[06/30 09:49:34   1727s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:34   1727s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.043, MEM:4455.1M, EPOCH TIME: 1751291374.253826
[06/30 09:49:34   1727s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291374.254045
[06/30 09:49:34   1727s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291374.254262
[06/30 09:49:34   1727s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:49:34   1727s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.092, MEM:4455.1M, EPOCH TIME: 1751291374.263592
[06/30 09:49:34   1727s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:49:34   1727s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:49:34   1727s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:51 mem=4471.1M
[06/30 09:49:34   1727s] Begin: Area Reclaim Optimization
[06/30 09:49:34   1727s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:28:51.0/0:42:19.2 (0.7), mem = 4471.1M
[06/30 09:49:34   1727s] 
[06/30 09:49:34   1727s] Creating Lib Analyzer ...
[06/30 09:49:34   1727s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:49:34   1727s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:49:34   1727s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:49:34   1727s] 
[06/30 09:49:34   1728s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:49:35   1728s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:52 mem=4471.1M
[06/30 09:49:35   1728s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:52 mem=4471.1M
[06/30 09:49:35   1728s] Creating Lib Analyzer, finished. 
[06/30 09:49:35   1728s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.14
[06/30 09:49:35   1728s] 
[06/30 09:49:35   1728s] Active Setup views: WORST_CASE 
[06/30 09:49:35   1728s] [LDM::Info] TotalInstCnt at InitDesignMc2: 23487
[06/30 09:49:35   1728s] ### Creating RouteCongInterface, started
[06/30 09:49:35   1729s] 
[06/30 09:49:35   1729s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:49:35   1729s] 
[06/30 09:49:35   1729s] #optDebug: {0, 1.000}
[06/30 09:49:35   1729s] ### Creating RouteCongInterface, finished
[06/30 09:49:35   1729s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:35   1729s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:35   1729s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:35   1729s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:35   1729s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:35   1729s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:49:35   1729s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:49:35   1729s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:49:35   1729s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4471.1M, EPOCH TIME: 1751291375.557281
[06/30 09:49:35   1729s] Found 0 hard placement blockage before merging.
[06/30 09:49:35   1729s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291375.557948
[06/30 09:49:35   1729s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 33.79
[06/30 09:49:35   1729s] +---------+---------+--------+--------+------------+--------+
[06/30 09:49:35   1729s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/30 09:49:35   1729s] +---------+---------+--------+--------+------------+--------+
[06/30 09:49:35   1729s] |   33.79%|        -|   0.051|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:36   1730s] |   33.79%|        0|   0.051|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:49:36   1730s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:49:36   1730s] |   33.79%|        0|   0.051|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:37   1731s] |   33.79%|        0|   0.051|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:49:38   1732s] |   33.79%|        0|   0.051|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:49:38   1732s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:49:38   1732s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[06/30 09:49:38   1732s] |   33.79%|        0|   0.051|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:49:38   1733s] +---------+---------+--------+--------+------------+--------+
[06/30 09:49:38   1733s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 33.79
[06/30 09:49:38   1733s] 
[06/30 09:49:38   1733s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/30 09:49:38   1733s] --------------------------------------------------------------
[06/30 09:49:38   1733s] |                                   | Total     | Sequential |
[06/30 09:49:38   1733s] --------------------------------------------------------------
[06/30 09:49:38   1733s] | Num insts resized                 |       0  |       0    |
[06/30 09:49:38   1733s] | Num insts undone                  |       0  |       0    |
[06/30 09:49:38   1733s] | Num insts Downsized               |       0  |       0    |
[06/30 09:49:38   1733s] | Num insts Samesized               |       0  |       0    |
[06/30 09:49:38   1733s] | Num insts Upsized                 |       0  |       0    |
[06/30 09:49:38   1733s] | Num multiple commits+uncommits    |       0  |       -    |
[06/30 09:49:38   1733s] --------------------------------------------------------------
[06/30 09:49:38   1733s] Bottom Preferred Layer:
[06/30 09:49:38   1733s] +---------------+------------+----------+
[06/30 09:49:38   1733s] |     Layer     |    CLK     |   Rule   |
[06/30 09:49:38   1733s] +---------------+------------+----------+
[06/30 09:49:38   1733s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:49:38   1733s] +---------------+------------+----------+
[06/30 09:49:38   1733s] Via Pillar Rule:
[06/30 09:49:38   1733s]     None
[06/30 09:49:38   1733s] Finished writing unified metrics of routing constraints.
[06/30 09:49:38   1733s] 
[06/30 09:49:38   1733s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/30 09:49:38   1733s] End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:04.0) **
[06/30 09:49:38   1733s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4487.1M, EPOCH TIME: 1751291378.549298
[06/30 09:49:38   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:49:38   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:38   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:38   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:38   1733s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.157, REAL:0.139, MEM:4487.1M, EPOCH TIME: 1751291378.688646
[06/30 09:49:38   1733s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4487.1M, EPOCH TIME: 1751291378.705515
[06/30 09:49:38   1733s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4487.1M, EPOCH TIME: 1751291378.706386
[06/30 09:49:38   1733s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4487.1M, EPOCH TIME: 1751291378.778098
[06/30 09:49:38   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:38   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:38   1733s] 
[06/30 09:49:38   1733s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:38   1733s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:38   1733s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.037, REAL:0.036, MEM:4487.1M, EPOCH TIME: 1751291378.814538
[06/30 09:49:38   1733s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4487.1M, EPOCH TIME: 1751291378.814712
[06/30 09:49:38   1733s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4487.1M, EPOCH TIME: 1751291378.815019
[06/30 09:49:38   1733s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4487.1M, EPOCH TIME: 1751291378.825017
[06/30 09:49:38   1733s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:4487.1M, EPOCH TIME: 1751291378.825886
[06/30 09:49:38   1733s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.113, REAL:0.120, MEM:4487.1M, EPOCH TIME: 1751291378.826421
[06/30 09:49:38   1733s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.114, REAL:0.121, MEM:4487.1M, EPOCH TIME: 1751291378.826575
[06/30 09:49:38   1733s] TDRefine: refinePlace mode is spiral
[06/30 09:49:38   1733s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:49:38   1733s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.8
[06/30 09:49:38   1733s] OPERPROF: Starting Refine-Place at level 1, MEM:4487.1M, EPOCH TIME: 1751291378.831673
[06/30 09:49:38   1733s] *** Starting refinePlace (0:28:56 mem=4487.1M) ***
[06/30 09:49:38   1733s] Total net bbox length = 5.476e+05 (2.594e+05 2.881e+05) (ext = 6.285e+04)
[06/30 09:49:38   1733s] 
[06/30 09:49:38   1733s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:38   1733s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:38   1733s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:49:38   1733s] Set min layer with default ( 2 )
[06/30 09:49:38   1733s] Set max layer with default ( 127 )
[06/30 09:49:38   1733s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:49:38   1733s] Min route layer (adjusted) = 2
[06/30 09:49:38   1733s] Max route layer (adjusted) = 7
[06/30 09:49:38   1733s] Set min layer with default ( 2 )
[06/30 09:49:38   1733s] Set max layer with default ( 127 )
[06/30 09:49:38   1733s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:49:38   1733s] Min route layer (adjusted) = 2
[06/30 09:49:38   1733s] Max route layer (adjusted) = 7
[06/30 09:49:38   1733s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4487.1M, EPOCH TIME: 1751291378.971468
[06/30 09:49:38   1733s] Starting refinePlace ...
[06/30 09:49:38   1733s] Set min layer with default ( 2 )
[06/30 09:49:38   1733s] Set max layer with default ( 127 )
[06/30 09:49:38   1733s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:49:38   1733s] Min route layer (adjusted) = 2
[06/30 09:49:38   1733s] Max route layer (adjusted) = 7
[06/30 09:49:38   1733s] One DDP V2 for no tweak run.
[06/30 09:49:39   1733s] 
[06/30 09:49:39   1733s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:49:39   1733s] 
[06/30 09:49:39   1733s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:49:40   1735s] 
[06/30 09:49:40   1735s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:49:40   1735s] 
[06/30 09:49:40   1735s]  Info: 0 filler has been deleted!
[06/30 09:49:40   1735s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:49:40   1735s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[06/30 09:49:40   1735s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:49:40   1735s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=4455.1MB) @(0:28:57 - 0:28:59).
[06/30 09:49:40   1735s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:49:40   1735s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:49:40   1735s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 4455.1MB
[06/30 09:49:40   1735s] Statistics of distance of Instance movement in refine placement:
[06/30 09:49:40   1735s]   maximum (X+Y) =         0.00 um
[06/30 09:49:40   1735s]   mean    (X+Y) =         0.00 um
[06/30 09:49:40   1735s] Summary Report:
[06/30 09:49:40   1735s] Instances move: 0 (out of 23403 movable)
[06/30 09:49:40   1735s] Instances flipped: 0
[06/30 09:49:40   1735s] Mean displacement: 0.00 um
[06/30 09:49:40   1735s] Max displacement: 0.00 um 
[06/30 09:49:40   1735s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:49:40   1735s] Total instances moved : 0
[06/30 09:49:40   1735s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.395, REAL:1.586, MEM:4455.1M, EPOCH TIME: 1751291380.557189
[06/30 09:49:40   1735s] Total net bbox length = 5.476e+05 (2.594e+05 2.881e+05) (ext = 6.285e+04)
[06/30 09:49:40   1735s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 4455.1MB
[06/30 09:49:40   1735s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=4455.1MB) @(0:28:56 - 0:28:59).
[06/30 09:49:40   1735s] *** Finished refinePlace (0:28:59 mem=4455.1M) ***
[06/30 09:49:40   1735s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.8
[06/30 09:49:40   1735s] OPERPROF: Finished Refine-Place at level 1, CPU:2.545, REAL:1.762, MEM:4455.1M, EPOCH TIME: 1751291380.593819
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:49:40   1735s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:49:40   1736s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291380.976942
[06/30 09:49:40   1736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:49:40   1736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1736s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.141, REAL:0.089, MEM:4471.1M, EPOCH TIME: 1751291381.066052
[06/30 09:49:41   1736s] *** maximum move = 0.00 um ***
[06/30 09:49:41   1736s] *** Finished re-routing un-routed nets (4471.1M) ***
[06/30 09:49:41   1736s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].
[06/30 09:49:41   1736s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
[06/30 09:49:41   1736s] OPERPROF: Starting DPlace-Init at level 1, MEM:4471.1M, EPOCH TIME: 1751291381.206333
[06/30 09:49:41   1736s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4471.1M, EPOCH TIME: 1751291381.296718
[06/30 09:49:41   1736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1736s] 
[06/30 09:49:41   1736s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:41   1736s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:41   1736s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.075, REAL:0.081, MEM:4471.1M, EPOCH TIME: 1751291381.377322
[06/30 09:49:41   1736s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4471.1M, EPOCH TIME: 1751291381.377502
[06/30 09:49:41   1736s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4471.1M, EPOCH TIME: 1751291381.377653
[06/30 09:49:41   1736s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4471.1M, EPOCH TIME: 1751291381.389416
[06/30 09:49:41   1736s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291381.390169
[06/30 09:49:41   1736s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.162, REAL:0.184, MEM:4471.1M, EPOCH TIME: 1751291381.390389
[06/30 09:49:41   1736s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:49:41   1737s] 
[06/30 09:49:41   1737s] *** Finish Physical Update (cpu=0:00:03.9 real=0:00:03.0 mem=4471.1M) ***
[06/30 09:49:41   1737s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:49:41   1737s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 23487
[06/30 09:49:41   1737s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.14
[06/30 09:49:41   1737s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.1/0:00:07.2 (1.3), totSession cpu/real = 0:29:00.0/0:42:26.3 (0.7), mem = 4471.1M
[06/30 09:49:41   1737s] 
[06/30 09:49:41   1737s] =============================================================================================
[06/30 09:49:41   1737s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.14-s088_1
[06/30 09:49:41   1737s] =============================================================================================
[06/30 09:49:41   1737s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:49:41   1737s] ---------------------------------------------------------------------------------------------
[06/30 09:49:41   1737s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:49:41   1737s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  11.7 % )     0:00:00.8 /  0:00:00.8    1.0
[06/30 09:49:41   1737s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:41   1737s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:49:41   1737s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:49:41   1737s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:41   1737s] [ OptimizationStep       ]      1   0:00:01.3  (  17.6 % )     0:00:02.7 /  0:00:03.7    1.4
[06/30 09:49:41   1737s] [ OptSingleIteration     ]      5   0:00:00.2  (   2.3 % )     0:00:01.5 /  0:00:02.6    1.8
[06/30 09:49:41   1737s] [ OptGetWeight           ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/30 09:49:41   1737s] [ OptEval                ]     48   0:00:01.3  (  17.9 % )     0:00:01.3 /  0:00:02.4    1.9
[06/30 09:49:41   1737s] [ OptCommit              ]     48   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:41   1737s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:49:41   1737s] [ RefinePlace            ]      1   0:00:03.0  (  42.0 % )     0:00:03.1 /  0:00:03.9    1.3
[06/30 09:49:41   1737s] [ TimingUpdate           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.7
[06/30 09:49:41   1737s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/30 09:49:41   1737s] [ MISC                   ]          0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.0
[06/30 09:49:41   1737s] ---------------------------------------------------------------------------------------------
[06/30 09:49:41   1737s]  AreaOpt #2 TOTAL                   0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:09.1    1.3
[06/30 09:49:41   1737s] ---------------------------------------------------------------------------------------------
[06/30 09:49:41   1737s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:49:41   1737s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291381.598230
[06/30 09:49:41   1737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:41   1737s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.118, REAL:0.095, MEM:4455.1M, EPOCH TIME: 1751291381.693326
[06/30 09:49:41   1737s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:07, mem=4455.10M, totSessionCpu=0:29:00).
[06/30 09:49:41   1737s] Begin: Collecting metrics
[06/30 09:49:41   1737s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 | 0:00:05  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.154 |         0 |        0 |       33.79 | 0:00:08  |        4455 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:49:41   1737s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1660.3M, current mem=1660.3M)

[06/30 09:49:41   1737s] End: Collecting metrics
[06/30 09:49:42   1737s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:29:00.6/0:42:26.9 (0.7), mem = 4455.1M
[06/30 09:49:42   1737s] Starting local wire reclaim
[06/30 09:49:42   1737s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4455.1M, EPOCH TIME: 1751291382.247131
[06/30 09:49:42   1737s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291382.248153
[06/30 09:49:42   1737s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4455.1M, EPOCH TIME: 1751291382.248370
[06/30 09:49:42   1737s] Processing tracks to init pin-track alignment.
[06/30 09:49:42   1737s] z: 1, totalTracks: 1
[06/30 09:49:42   1737s] z: 3, totalTracks: 1
[06/30 09:49:42   1737s] z: 5, totalTracks: 1
[06/30 09:49:42   1737s] z: 7, totalTracks: 1
[06/30 09:49:42   1737s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:49:42   1737s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4455.1M, EPOCH TIME: 1751291382.299159
[06/30 09:49:42   1737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:42   1737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:49:42   1737s] 
[06/30 09:49:42   1737s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:42   1737s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:42   1737s] 
[06/30 09:49:42   1737s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:49:42   1737s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.071, REAL:0.077, MEM:4455.1M, EPOCH TIME: 1751291382.376200
[06/30 09:49:42   1737s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4455.1M, EPOCH TIME: 1751291382.376396
[06/30 09:49:42   1737s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291382.376590
[06/30 09:49:42   1737s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4455.1MB).
[06/30 09:49:42   1737s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.136, REAL:0.148, MEM:4455.1M, EPOCH TIME: 1751291382.396588
[06/30 09:49:42   1737s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.137, REAL:0.149, MEM:4455.1M, EPOCH TIME: 1751291382.396747
[06/30 09:49:42   1737s] TDRefine: refinePlace mode is spiral
[06/30 09:49:42   1737s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:49:42   1737s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.9
[06/30 09:49:42   1737s] OPERPROF:   Starting Refine-Place at level 2, MEM:4455.1M, EPOCH TIME: 1751291382.406375
[06/30 09:49:42   1737s] *** Starting refinePlace (0:29:01 mem=4455.1M) ***
[06/30 09:49:42   1737s] Total net bbox length = 5.476e+05 (2.594e+05 2.881e+05) (ext = 6.285e+04)
[06/30 09:49:42   1737s] 
[06/30 09:49:42   1737s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:49:42   1737s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:49:42   1737s] Set min layer with default ( 2 )
[06/30 09:49:42   1737s] Set max layer with default ( 127 )
[06/30 09:49:42   1737s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:49:42   1737s] Min route layer (adjusted) = 2
[06/30 09:49:42   1737s] Max route layer (adjusted) = 7
[06/30 09:49:42   1737s] Set min layer with default ( 2 )
[06/30 09:49:42   1737s] Set max layer with default ( 127 )
[06/30 09:49:42   1737s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:49:42   1737s] Min route layer (adjusted) = 2
[06/30 09:49:42   1737s] Max route layer (adjusted) = 7
[06/30 09:49:42   1737s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4455.1M, EPOCH TIME: 1751291382.554874
[06/30 09:49:42   1737s] Starting refinePlace ...
[06/30 09:49:42   1737s] Set min layer with default ( 2 )
[06/30 09:49:42   1737s] Set max layer with default ( 127 )
[06/30 09:49:42   1737s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:49:42   1737s] Min route layer (adjusted) = 2
[06/30 09:49:42   1737s] Max route layer (adjusted) = 7
[06/30 09:49:42   1737s] One DDP V2 for no tweak run.
[06/30 09:49:42   1737s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4455.1M, EPOCH TIME: 1751291382.593830
[06/30 09:49:42   1738s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4455.1M, EPOCH TIME: 1751291382.830737
[06/30 09:49:42   1738s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4455.1M, EPOCH TIME: 1751291382.834074
[06/30 09:49:42   1738s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291382.834231
[06/30 09:49:42   1738s] MP Top (23403): mp=1.050. U=0.338.
[06/30 09:49:42   1738s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.022, REAL:0.106, MEM:4455.1M, EPOCH TIME: 1751291382.936548
[06/30 09:49:42   1738s] [Pin padding] pin density ratio 0.45
[06/30 09:49:42   1738s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4455.1M, EPOCH TIME: 1751291382.942510
[06/30 09:49:42   1738s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4455.1M, EPOCH TIME: 1751291382.943334
[06/30 09:49:42   1738s] OPERPROF:             Starting InitSKP at level 7, MEM:4455.1M, EPOCH TIME: 1751291382.944032
[06/30 09:49:42   1738s] no activity file in design. spp won't run.
[06/30 09:49:42   1738s] no activity file in design. spp won't run.
[06/30 09:49:45   1743s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[06/30 09:49:45   1743s] SKP cleared!
[06/30 09:49:45   1743s] OPERPROF:             Finished InitSKP at level 7, CPU:5.001, REAL:3.034, MEM:4487.1M, EPOCH TIME: 1751291385.978140
[06/30 09:49:45   1743s] **WARN: AAE based timing driven is off.
[06/30 09:49:45   1743s] Init TDGP AAE failed.
[06/30 09:49:45   1743s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:5.002, REAL:3.035, MEM:4487.1M, EPOCH TIME: 1751291385.978375
[06/30 09:49:45   1743s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:5.002, REAL:3.036, MEM:4487.1M, EPOCH TIME: 1751291385.978433
[06/30 09:49:45   1743s] Build timing info failed.
[06/30 09:49:45   1743s] AAE Timing clean up.
[06/30 09:49:45   1743s] Tweakage: fix icg 1, fix clk 0.
[06/30 09:49:45   1743s] Tweakage: density cost 1, scale 0.4.
[06/30 09:49:45   1743s] Tweakage: activity cost 0, scale 1.0.
[06/30 09:49:45   1743s] Tweakage: congestion cost on, scale 1.0.
[06/30 09:49:45   1743s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4487.1M, EPOCH TIME: 1751291385.978516
[06/30 09:49:46   1743s] Cut to 3 partitions.
[06/30 09:49:46   1743s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4487.1M, EPOCH TIME: 1751291386.047184
[06/30 09:49:47   1745s] Tweakage swap 478 pairs.
[06/30 09:49:50   1749s] Tweakage swap 648 pairs.
[06/30 09:49:51   1751s] Tweakage swap 319 pairs.
[06/30 09:49:54   1754s] Tweakage swap 455 pairs.
[06/30 09:49:55   1757s] Tweakage swap 34 pairs.
[06/30 09:49:58   1760s] Tweakage swap 79 pairs.
[06/30 09:50:00   1762s] Tweakage swap 36 pairs.
[06/30 09:50:04   1768s] Tweakage swap 61 pairs.
[06/30 09:50:06   1772s] Tweakage swap 10 pairs.
[06/30 09:50:10   1776s] Tweakage swap 12 pairs.
[06/30 09:50:11   1779s] Tweakage swap 7 pairs.
[06/30 09:50:14   1783s] Tweakage swap 11 pairs.
[06/30 09:50:15   1785s] Tweakage swap 226 pairs.
[06/30 09:50:18   1788s] Tweakage swap 324 pairs.
[06/30 09:50:19   1790s] Tweakage swap 170 pairs.
[06/30 09:50:21   1793s] Tweakage swap 231 pairs.
[06/30 09:50:21   1793s] Cleanup congestion map
[06/30 09:50:21   1793s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:21   1793s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:21   1794s] High layer ICDP is OFF.
[06/30 09:50:21   1794s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:21   1794s] Starting Early Global Route supply map. mem = 4487.1M
[06/30 09:50:21   1794s] (I)      Initializing eGR engine (regular)
[06/30 09:50:21   1794s] Set min layer with default ( 2 )
[06/30 09:50:21   1794s] Set max layer with default ( 127 )
[06/30 09:50:21   1794s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:50:21   1794s] Min route layer (adjusted) = 2
[06/30 09:50:21   1794s] Max route layer (adjusted) = 7
[06/30 09:50:21   1794s] (I)      clean place blk overflow:
[06/30 09:50:21   1794s] (I)      H : enabled 1.00 0
[06/30 09:50:21   1794s] (I)      V : enabled 1.00 0
[06/30 09:50:21   1794s] (I)      Initializing eGR engine (regular)
[06/30 09:50:21   1794s] Set min layer with default ( 2 )
[06/30 09:50:21   1794s] Set max layer with default ( 127 )
[06/30 09:50:21   1794s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:50:21   1794s] Min route layer (adjusted) = 2
[06/30 09:50:21   1794s] Max route layer (adjusted) = 7
[06/30 09:50:21   1794s] (I)      clean place blk overflow:
[06/30 09:50:21   1794s] (I)      H : enabled 1.00 0
[06/30 09:50:21   1794s] (I)      V : enabled 1.00 0
[06/30 09:50:21   1794s] (I)      Started Early Global Route kernel ( Curr Mem: 4.12 MB )
[06/30 09:50:21   1794s] (I)      Running eGR Regular flow
[06/30 09:50:21   1794s] (I)      # wire layers (front) : 8
[06/30 09:50:21   1794s] (I)      # wire layers (back)  : 0
[06/30 09:50:21   1794s] (I)      min wire layer : 1
[06/30 09:50:21   1794s] (I)      max wire layer : 7
[06/30 09:50:21   1794s] (I)      # cut layers (front) : 7
[06/30 09:50:21   1794s] (I)      # cut layers (back)  : 0
[06/30 09:50:21   1794s] (I)      min cut layer : 1
[06/30 09:50:21   1794s] (I)      max cut layer : 6
[06/30 09:50:21   1794s] (I)      ================================= Layers =================================
[06/30 09:50:21   1794s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:50:21   1794s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:50:21   1794s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:50:21   1794s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:50:21   1794s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:50:21   1794s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:50:21   1794s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:50:21   1794s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:50:21   1794s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:50:21   1794s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:50:21   1794s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:50:21   1794s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:50:21   1794s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:50:21   1794s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:50:21   1794s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:50:21   1794s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:50:21   1794s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:50:23   1794s] Finished Early Global Route supply map. mem = 4487.1M
[06/30 09:50:23   1794s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:23   1794s] icdp demand smooth ratio : 0.725809
[06/30 09:50:23   1795s] Cleanup congestion map
[06/30 09:50:23   1795s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:24   1796s] Cleanup congestion map
[06/30 09:50:24   1796s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:24   1796s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:24   1796s] High layer ICDP is OFF.
[06/30 09:50:24   1796s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:24   1796s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:24   1796s] icdp demand smooth ratio : 0.725343
[06/30 09:50:24   1796s] Cleanup congestion map
[06/30 09:50:24   1796s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:25   1797s] Cleanup congestion map
[06/30 09:50:25   1797s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:25   1798s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:25   1798s] High layer ICDP is OFF.
[06/30 09:50:25   1798s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:25   1798s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:25   1798s] icdp demand smooth ratio : 0.725112
[06/30 09:50:25   1798s] Cleanup congestion map
[06/30 09:50:25   1798s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:26   1799s] Cleanup congestion map
[06/30 09:50:26   1799s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:26   1799s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:26   1799s] High layer ICDP is OFF.
[06/30 09:50:26   1799s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:26   1799s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:26   1799s] icdp demand smooth ratio : 0.725003
[06/30 09:50:26   1799s] Cleanup congestion map
[06/30 09:50:26   1799s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:28   1802s] Tweakage swap 77 pairs.
[06/30 09:50:30   1805s] Tweakage swap 63 pairs.
[06/30 09:50:31   1806s] Tweakage swap 42 pairs.
[06/30 09:50:33   1809s] Tweakage swap 41 pairs.
[06/30 09:50:33   1809s] Cleanup congestion map
[06/30 09:50:33   1809s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:33   1809s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:33   1809s] High layer ICDP is OFF.
[06/30 09:50:33   1809s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:33   1809s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:33   1810s] icdp demand smooth ratio : 0.724537
[06/30 09:50:33   1810s] Cleanup congestion map
[06/30 09:50:33   1810s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:34   1811s] Cleanup congestion map
[06/30 09:50:34   1811s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:34   1811s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:34   1811s] High layer ICDP is OFF.
[06/30 09:50:34   1811s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:34   1811s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:35   1811s] icdp demand smooth ratio : 0.724493
[06/30 09:50:35   1811s] Cleanup congestion map
[06/30 09:50:35   1811s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:35   1813s] Cleanup congestion map
[06/30 09:50:35   1813s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:35   1813s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:35   1813s] High layer ICDP is OFF.
[06/30 09:50:35   1813s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:35   1813s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:35   1813s] icdp demand smooth ratio : 0.724483
[06/30 09:50:35   1813s] Cleanup congestion map
[06/30 09:50:35   1813s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:36   1814s] Cleanup congestion map
[06/30 09:50:36   1814s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:36   1814s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:36   1814s] High layer ICDP is OFF.
[06/30 09:50:36   1814s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:36   1814s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:36   1814s] icdp demand smooth ratio : 0.724460
[06/30 09:50:36   1814s] Cleanup congestion map
[06/30 09:50:36   1814s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:38   1817s] Tweakage swap 4 pairs.
[06/30 09:50:40   1819s] Tweakage swap 3 pairs.
[06/30 09:50:41   1821s] Tweakage swap 7 pairs.
[06/30 09:50:43   1824s] Tweakage swap 6 pairs.
[06/30 09:50:43   1824s] Cleanup congestion map
[06/30 09:50:43   1824s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:43   1824s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:43   1824s] High layer ICDP is OFF.
[06/30 09:50:43   1824s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:43   1824s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:43   1824s] icdp demand smooth ratio : 0.724401
[06/30 09:50:43   1824s] Cleanup congestion map
[06/30 09:50:43   1824s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:44   1825s] Cleanup congestion map
[06/30 09:50:44   1825s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:44   1825s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:44   1826s] High layer ICDP is OFF.
[06/30 09:50:44   1826s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:44   1826s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:44   1826s] icdp demand smooth ratio : 0.724400
[06/30 09:50:44   1826s] Cleanup congestion map
[06/30 09:50:44   1826s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:45   1827s] Cleanup congestion map
[06/30 09:50:45   1827s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:45   1827s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:45   1827s] High layer ICDP is OFF.
[06/30 09:50:45   1827s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:45   1827s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:45   1827s] icdp demand smooth ratio : 0.724396
[06/30 09:50:45   1827s] Cleanup congestion map
[06/30 09:50:45   1827s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:46   1828s] Cleanup congestion map
[06/30 09:50:46   1828s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:50:46   1828s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:50:46   1828s] High layer ICDP is OFF.
[06/30 09:50:46   1828s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:50:46   1828s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:50:46   1828s] icdp demand smooth ratio : 0.724400
[06/30 09:50:46   1828s] Cleanup congestion map
[06/30 09:50:46   1828s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:50:47   1829s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:86.376, REAL:61.052, MEM:4487.1M, EPOCH TIME: 1751291447.099591
[06/30 09:50:47   1829s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:86.444, REAL:61.126, MEM:4487.1M, EPOCH TIME: 1751291447.104882
[06/30 09:50:47   1829s] Cleanup congestion map
[06/30 09:50:47   1829s] Call icdpEval cleanup ...
[06/30 09:50:47   1829s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:91.682, REAL:64.522, MEM:4455.1M, EPOCH TIME: 1751291447.116004
[06/30 09:50:47   1829s] Move report: Congestion aware Tweak moves 5663 insts, mean move: 6.04 um, max move: 75.78 um 
[06/30 09:50:47   1829s] 	Max move on inst (cbx_1__2_/mux_bottom_ipin_2/sg13g2_inv_4_0_): (979.40, 1400.66) --> (967.88, 1336.40)
[06/30 09:50:47   1829s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:32, real=0:01:05, mem=4455.1mb) @(0:29:01 - 0:30:33).
[06/30 09:50:47   1829s] Cleanup congestion map
[06/30 09:50:47   1829s] 
[06/30 09:50:47   1829s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:50:47   1829s] 
[06/30 09:50:47   1829s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:50:48   1832s] 
[06/30 09:50:48   1832s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:50:48   1832s] 
[06/30 09:50:48   1832s]  Info: 0 filler has been deleted!
[06/30 09:50:48   1832s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:50:48   1832s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[06/30 09:50:48   1832s] [CPU] RefinePlace/Commit (cpu=0:00:01.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:50:48   1832s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:01.0, mem=4423.1MB) @(0:30:33 - 0:30:35).
[06/30 09:50:48   1832s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:50:48   1832s] Move report: Detail placement moves 5663 insts, mean move: 6.04 um, max move: 75.78 um 
[06/30 09:50:48   1832s] 	Max move on inst (cbx_1__2_/mux_bottom_ipin_2/sg13g2_inv_4_0_): (979.40, 1400.66) --> (967.88, 1336.40)
[06/30 09:50:48   1832s] 	Runtime: CPU: 0:01:34 REAL: 0:01:06 MEM: 4423.1MB
[06/30 09:50:48   1832s] Statistics of distance of Instance movement in refine placement:
[06/30 09:50:48   1832s]   maximum (X+Y) =        75.78 um
[06/30 09:50:48   1832s]   inst (cbx_1__2_/mux_bottom_ipin_2/sg13g2_inv_4_0_) with max move: (979.4, 1400.66) -> (967.88, 1336.4)
[06/30 09:50:48   1832s]   mean    (X+Y) =         6.04 um
[06/30 09:50:48   1832s] Total instances flipped for legalization: 10
[06/30 09:50:48   1832s] Summary Report:
[06/30 09:50:48   1832s] Instances move: 5663 (out of 23403 movable)
[06/30 09:50:48   1832s] Instances flipped: 10
[06/30 09:50:48   1832s] Mean displacement: 6.04 um
[06/30 09:50:48   1832s] Max displacement: 75.78 um (Instance: cbx_1__2_/mux_bottom_ipin_2/sg13g2_inv_4_0_) (979.4, 1400.66) -> (967.88, 1336.4)
[06/30 09:50:48   1832s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/30 09:50:48   1832s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:50:48   1832s] Total instances moved : 5663
[06/30 09:50:48   1832s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:94.249, REAL:66.186, MEM:4423.1M, EPOCH TIME: 1751291448.741074
[06/30 09:50:48   1832s] Total net bbox length = 5.452e+05 (2.575e+05 2.877e+05) (ext = 6.785e+04)
[06/30 09:50:48   1832s] Runtime: CPU: 0:01:34 REAL: 0:01:06 MEM: 4423.1MB
[06/30 09:50:48   1832s] [CPU] RefinePlace/total (cpu=0:01:34, real=0:01:06, mem=4423.1MB) @(0:29:01 - 0:30:35).
[06/30 09:50:48   1832s] *** Finished refinePlace (0:30:35 mem=4423.1M) ***
[06/30 09:50:48   1832s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.9
[06/30 09:50:48   1832s] OPERPROF:   Finished Refine-Place at level 2, CPU:94.421, REAL:66.385, MEM:4423.1M, EPOCH TIME: 1751291448.791240
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 75.78 um
RPlace-Summary:     Max move: inst cbx_1__2_/mux_bottom_ipin_2/sg13g2_inv_4_0_ cell sg13g2_inv_1 loc (979.40, 1400.66) -> (967.88, 1336.40)
RPlace-Summary:     Average move dist: 6.04
RPlace-Summary:     Number of inst moved: 5663
RPlace-Summary:     Number of movable inst: 23403
[06/30 09:50:48   1832s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:50:48   1832s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4423.1M, EPOCH TIME: 1751291448.799332
[06/30 09:50:48   1832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:50:48   1832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:50:48   1832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:50:48   1832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:50:48   1832s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.205, REAL:0.197, MEM:4439.1M, EPOCH TIME: 1751291448.995857
[06/30 09:50:48   1832s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:94.780, REAL:66.749, MEM:4439.1M, EPOCH TIME: 1751291448.996077
[06/30 09:50:49   1832s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:34.8/0:01:06.9 (1.4), totSession cpu/real = 0:30:35.4/0:43:33.7 (0.7), mem = 4439.1M
[06/30 09:50:49   1832s] 
[06/30 09:50:49   1832s] =============================================================================================
[06/30 09:50:49   1832s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.14-s088_1
[06/30 09:50:49   1832s] =============================================================================================
[06/30 09:50:49   1832s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:50:49   1832s] ---------------------------------------------------------------------------------------------
[06/30 09:50:49   1832s] [ RefinePlace            ]      1   0:01:06.4  (  99.3 % )     0:01:06.4 /  0:01:34.4    1.4
[06/30 09:50:49   1832s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.0
[06/30 09:50:49   1832s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:50:49   1832s] [ MISC                   ]          0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    0.8
[06/30 09:50:49   1832s] ---------------------------------------------------------------------------------------------
[06/30 09:50:49   1832s]  LocalWireReclaim #1 TOTAL          0:01:06.9  ( 100.0 % )     0:01:06.9 /  0:01:34.8    1.4
[06/30 09:50:49   1832s] ---------------------------------------------------------------------------------------------
[06/30 09:50:49   1832s] Begin: Collecting metrics
[06/30 09:50:49   1832s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 | 0:00:05  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.154 |         0 |        0 |       33.79 | 0:00:08  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:01:07  |        4439 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:50:49   1832s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1703.1M, current mem=1634.4M)

[06/30 09:50:49   1832s] End: Collecting metrics
[06/30 09:50:49   1833s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:50:49   1833s] #################################################################################
[06/30 09:50:49   1833s] # Design Stage: PreRoute
[06/30 09:50:49   1833s] # Design Name: fpga_top
[06/30 09:50:49   1833s] # Design Mode: 130nm
[06/30 09:50:49   1833s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:50:49   1833s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:50:49   1833s] # Signoff Settings: SI Off 
[06/30 09:50:49   1833s] #################################################################################
[06/30 09:50:52   1838s] Calculate delays in BcWc mode...
[06/30 09:50:52   1838s] Topological Sorting (REAL = 0:00:00.0, MEM = 4427.6M, InitMEM = 4427.6M)
[06/30 09:50:52   1838s] Start delay calculation (fullDC) (2 T). (MEM=1638.14)
[06/30 09:50:53   1838s] End AAE Lib Interpolated Model. (MEM=1647.410156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:51:02   1856s] Total number of fetched objects 24360
[06/30 09:51:02   1856s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:51:02   1856s] End delay calculation. (MEM=1654.16 CPU=0:00:16.4 REAL=0:00:08.0)
[06/30 09:51:02   1856s] End delay calculation (fullDC). (MEM=1654.16 CPU=0:00:18.2 REAL=0:00:10.0)
[06/30 09:51:02   1856s] *** CDM Built up (cpu=0:00:23.1  real=0:00:13.0  mem= 4423.1M) ***
[06/30 09:51:06   1862s] eGR doReRoute: optGuide
[06/30 09:51:06   1862s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4455.1M, EPOCH TIME: 1751291466.820895
[06/30 09:51:06   1862s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:06   1862s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:06   1862s] Cell fpga_top LLGs are deleted
[06/30 09:51:06   1862s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:06   1862s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:06   1862s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291466.821123
[06/30 09:51:06   1862s] {MMLU 0 1 28945}
[06/30 09:51:06   1862s] [oiLAM] Zs 7, 8
[06/30 09:51:06   1862s] ### Creating LA Mngr. totSessionCpu=0:31:06 mem=4455.1M
[06/30 09:51:06   1862s] ### Creating LA Mngr, finished. totSessionCpu=0:31:06 mem=4455.1M
[06/30 09:51:06   1862s] Running pre-eGR process
[06/30 09:51:06   1863s] Set min layer with default ( 2 )
[06/30 09:51:06   1863s] Set max layer with default ( 127 )
[06/30 09:51:06   1863s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:51:06   1863s] Min route layer (adjusted) = 2
[06/30 09:51:06   1863s] Max route layer (adjusted) = 7
[06/30 09:51:06   1863s] Set min layer with default ( 2 )
[06/30 09:51:06   1863s] Set max layer with default ( 127 )
[06/30 09:51:06   1863s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:51:06   1863s] Min route layer (adjusted) = 2
[06/30 09:51:06   1863s] Max route layer (adjusted) = 7
[06/30 09:51:06   1863s] (I)      Started Import and model ( Curr Mem: 4.05 MB )
[06/30 09:51:07   1863s] (I)      == Non-default Options ==
[06/30 09:51:07   1863s] (I)      Maximum routing layer                              : 7
[06/30 09:51:07   1863s] (I)      Top routing layer                                  : 7
[06/30 09:51:07   1863s] (I)      Number of threads                                  : 2
[06/30 09:51:07   1863s] (I)      Route tie net to shape                             : auto
[06/30 09:51:07   1863s] (I)      Method to set GCell size                           : row
[06/30 09:51:07   1863s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:51:07   1863s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:51:07   1863s] (I)      ============== Pin Summary ==============
[06/30 09:51:07   1863s] (I)      +-------+--------+---------+------------+
[06/30 09:51:07   1863s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:51:07   1863s] (I)      +-------+--------+---------+------------+
[06/30 09:51:07   1863s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:51:07   1863s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:51:07   1863s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:51:07   1863s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:51:07   1863s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:51:07   1863s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:51:07   1863s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:51:07   1863s] (I)      +-------+--------+---------+------------+
[06/30 09:51:07   1863s] (I)      Custom ignore net properties:
[06/30 09:51:07   1863s] (I)      1 : NotLegal
[06/30 09:51:07   1863s] (I)      Default ignore net properties:
[06/30 09:51:07   1863s] (I)      1 : Special
[06/30 09:51:07   1863s] (I)      2 : Analog
[06/30 09:51:07   1863s] (I)      3 : Fixed
[06/30 09:51:07   1863s] (I)      4 : Skipped
[06/30 09:51:07   1863s] (I)      5 : MixedSignal
[06/30 09:51:07   1863s] (I)      Prerouted net properties:
[06/30 09:51:07   1863s] (I)      1 : NotLegal
[06/30 09:51:07   1863s] (I)      2 : Special
[06/30 09:51:07   1863s] (I)      3 : Analog
[06/30 09:51:07   1863s] (I)      4 : Fixed
[06/30 09:51:07   1863s] (I)      5 : Skipped
[06/30 09:51:07   1863s] (I)      6 : MixedSignal
[06/30 09:51:07   1863s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:51:07   1863s] (I)      Use row-based GCell size
[06/30 09:51:07   1863s] (I)      Use row-based GCell align
[06/30 09:51:07   1863s] (I)      layer 0 area = 90000
[06/30 09:51:07   1863s] (I)      layer 1 area = 144000
[06/30 09:51:07   1863s] (I)      layer 2 area = 144000
[06/30 09:51:07   1863s] (I)      layer 3 area = 144000
[06/30 09:51:07   1863s] (I)      layer 4 area = 144000
[06/30 09:51:07   1863s] (I)      layer 5 area = 0
[06/30 09:51:07   1863s] (I)      layer 6 area = 0
[06/30 09:51:07   1863s] (I)      GCell unit size   : 3780
[06/30 09:51:07   1863s] (I)      GCell multiplier  : 1
[06/30 09:51:07   1863s] (I)      GCell row height  : 3780
[06/30 09:51:07   1863s] (I)      Actual row height : 3780
[06/30 09:51:07   1863s] (I)      GCell align ref   : 425480 425420
[06/30 09:51:07   1863s] [NR-eGR] Track table information for default rule: 
[06/30 09:51:07   1863s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:51:07   1863s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:51:07   1863s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:51:07   1863s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:51:07   1863s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:51:07   1863s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:51:07   1863s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:51:07   1863s] (I)      ================ Default via =================
[06/30 09:51:07   1863s] (I)      +---+-------------------+--------------------+
[06/30 09:51:07   1863s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:51:07   1863s] (I)      +---+-------------------+--------------------+
[06/30 09:51:07   1863s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:51:07   1863s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[06/30 09:51:07   1863s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[06/30 09:51:07   1863s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[06/30 09:51:07   1863s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:51:07   1863s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:51:07   1863s] (I)      +---+-------------------+--------------------+
[06/30 09:51:07   1863s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:51:07   1863s] [NR-eGR] Read 39015 PG shapes
[06/30 09:51:07   1863s] [NR-eGR] Read 0 clock shapes
[06/30 09:51:07   1863s] [NR-eGR] Read 0 other shapes
[06/30 09:51:07   1863s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:51:07   1863s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:51:07   1863s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:51:07   1863s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:51:07   1863s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:51:07   1863s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:51:07   1863s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:51:07   1863s] [NR-eGR] #Other Blockages    : 0
[06/30 09:51:07   1863s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:51:07   1863s] [NR-eGR] #prerouted nets         : 1
[06/30 09:51:07   1863s] [NR-eGR] #prerouted special nets : 0
[06/30 09:51:07   1863s] [NR-eGR] #prerouted wires        : 316
[06/30 09:51:07   1863s] [NR-eGR] Read 25022 nets ( ignored 1 )
[06/30 09:51:07   1863s] (I)        Front-side 25022 ( ignored 1 )
[06/30 09:51:07   1863s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:51:07   1863s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : pReset[0]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : prog_clk[0]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/30 09:51:07   1863s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/30 09:51:07   1863s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/30 09:51:07   1863s] (I)      handle routing halo
[06/30 09:51:07   1863s] (I)      Reading macro buffers
[06/30 09:51:07   1863s] (I)      Number of macro buffers: 0
[06/30 09:51:07   1863s] (I)      early_global_route_priority property id does not exist.
[06/30 09:51:07   1863s] (I)      Read Num Blocks=43747  Num Prerouted Wires=316  Num CS=0
[06/30 09:51:07   1863s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 180
[06/30 09:51:07   1863s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 105
[06/30 09:51:07   1863s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 27
[06/30 09:51:07   1863s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 4
[06/30 09:51:07   1863s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:51:07   1863s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:51:07   1863s] (I)      Number of ignored nets                =      1
[06/30 09:51:07   1863s] (I)      Number of connected nets              =      0
[06/30 09:51:07   1863s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[06/30 09:51:07   1863s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:51:07   1863s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:51:07   1863s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:51:07   1863s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:51:07   1863s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:51:07   1863s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:51:07   1863s] (I)      Ndr track 0 does not exist
[06/30 09:51:07   1863s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:51:07   1863s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:51:07   1863s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:51:07   1863s] (I)      Site width          :   480  (dbu)
[06/30 09:51:07   1863s] (I)      Row height          :  3780  (dbu)
[06/30 09:51:07   1863s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:51:07   1863s] (I)      GCell width         :  3780  (dbu)
[06/30 09:51:07   1863s] (I)      GCell height        :  3780  (dbu)
[06/30 09:51:07   1863s] (I)      Grid                :   491   512     7
[06/30 09:51:07   1863s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:51:07   1863s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:51:07   1863s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:51:07   1863s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:51:07   1863s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:51:07   1863s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:51:07   1863s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:51:07   1863s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:51:07   1863s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:51:07   1863s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:51:07   1863s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:51:07   1863s] (I)      --------------------------------------------------------
[06/30 09:51:07   1863s] 
[06/30 09:51:07   1863s] [NR-eGR] ============ Routing rule table ============
[06/30 09:51:07   1863s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24954
[06/30 09:51:07   1863s] [NR-eGR] ========================================
[06/30 09:51:07   1863s] [NR-eGR] 
[06/30 09:51:07   1863s] (I)      ==== NDR : (Default) ====
[06/30 09:51:07   1863s] (I)      +--------------+--------+
[06/30 09:51:07   1863s] (I)      |           ID |      0 |
[06/30 09:51:07   1863s] (I)      |      Default |    yes |
[06/30 09:51:07   1863s] (I)      |  Clk Special |     no |
[06/30 09:51:07   1863s] (I)      | Hard spacing |     no |
[06/30 09:51:07   1863s] (I)      |    NDR track | (none) |
[06/30 09:51:07   1863s] (I)      |      NDR via | (none) |
[06/30 09:51:07   1863s] (I)      |  Extra space |      0 |
[06/30 09:51:07   1863s] (I)      |      Shields |      0 |
[06/30 09:51:07   1863s] (I)      |   Demand (H) |      1 |
[06/30 09:51:07   1863s] (I)      |   Demand (V) |      1 |
[06/30 09:51:07   1863s] (I)      |        #Nets |  24954 |
[06/30 09:51:07   1863s] (I)      +--------------+--------+
[06/30 09:51:07   1863s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:51:07   1863s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:51:07   1863s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:51:07   1863s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:51:07   1863s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:51:07   1863s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:51:07   1863s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:51:07   1863s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:51:07   1863s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:51:07   1863s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:51:07   1863s] (I)      =============== Blocked Tracks ===============
[06/30 09:51:07   1863s] (I)      +-------+---------+----------+---------------+
[06/30 09:51:07   1863s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:51:07   1863s] (I)      +-------+---------+----------+---------------+
[06/30 09:51:07   1863s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:51:07   1863s] (I)      |     2 | 2262528 |   933887 |        41.28% |
[06/30 09:51:07   1863s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:51:07   1863s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:51:07   1863s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:51:07   1863s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:51:07   1863s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:51:07   1863s] (I)      +-------+---------+----------+---------------+
[06/30 09:51:07   1863s] (I)      Finished Import and model ( CPU: 0.69 sec, Real: 0.73 sec, Curr Mem: 4.08 MB )
[06/30 09:51:07   1863s] (I)      Reset routing kernel
[06/30 09:51:07   1863s] (I)      Started Global Routing ( Curr Mem: 4.08 MB )
[06/30 09:51:07   1863s] (I)      totalPins=79781  totalGlobalPin=76861 (96.34%)
[06/30 09:51:07   1863s] (I)      ================== Net Group Info ===================
[06/30 09:51:07   1863s] (I)      +----+----------------+--------------+--------------+
[06/30 09:51:07   1863s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:51:07   1863s] (I)      +----+----------------+--------------+--------------+
[06/30 09:51:07   1863s] (I)      |  1 |          24954 |    Metal2(2) | TopMetal2(7) |
[06/30 09:51:07   1863s] (I)      +----+----------------+--------------+--------------+
[06/30 09:51:07   1863s] (I)      total 2D Cap : 4291119 = (2475165 H, 1815954 V)
[06/30 09:51:07   1863s] (I)      total 2D Demand : 5145 = (3840 H, 1305 V)
[06/30 09:51:07   1863s] (I)      init route region map
[06/30 09:51:07   1863s] (I)      #blocked GCells = 74425
[06/30 09:51:07   1863s] (I)      #regions = 1031
[06/30 09:51:07   1863s] (I)      init safety region map
[06/30 09:51:07   1863s] (I)      #blocked GCells = 74425
[06/30 09:51:07   1864s] (I)      #regions = 1031
[06/30 09:51:07   1864s] (I)      Adjusted 0 GCells for pin access
[06/30 09:51:08   1864s] [NR-eGR] Layer group 1: route 24954 net(s) in layer range [2, 7]
[06/30 09:51:08   1864s] (I)      
[06/30 09:51:08   1864s] (I)      ============  Phase 1a Route ============
[06/30 09:51:08   1864s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:51:08   1864s] (I)      Usage: 202635 = (99712 H, 102923 V) = (4.03% H, 5.67% V) = (3.769e+05um H, 3.890e+05um V)
[06/30 09:51:08   1864s] (I)      
[06/30 09:51:08   1864s] (I)      ============  Phase 1b Route ============
[06/30 09:51:08   1864s] (I)      Usage: 202647 = (99722 H, 102925 V) = (4.03% H, 5.67% V) = (3.769e+05um H, 3.891e+05um V)
[06/30 09:51:08   1864s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.660057e+05um
[06/30 09:51:08   1864s] (I)      Congestion metric : 0.00%H 0.79%V, 0.80%HV
[06/30 09:51:08   1864s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:51:08   1864s] (I)      
[06/30 09:51:08   1864s] (I)      ============  Phase 1c Route ============
[06/30 09:51:08   1864s] (I)      Level2 Grid: 99 x 103
[06/30 09:51:08   1864s] (I)      Usage: 202681 = (99756 H, 102925 V) = (4.03% H, 5.67% V) = (3.771e+05um H, 3.891e+05um V)
[06/30 09:51:08   1864s] (I)      
[06/30 09:51:08   1864s] (I)      ============  Phase 1d Route ============
[06/30 09:51:08   1864s] (I)      Usage: 202685 = (99759 H, 102926 V) = (4.03% H, 5.67% V) = (3.771e+05um H, 3.891e+05um V)
[06/30 09:51:08   1864s] (I)      
[06/30 09:51:08   1864s] (I)      ============  Phase 1e Route ============
[06/30 09:51:08   1864s] (I)      Usage: 202685 = (99759 H, 102926 V) = (4.03% H, 5.67% V) = (3.771e+05um H, 3.891e+05um V)
[06/30 09:51:08   1864s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.10% V. EstWL: 7.661493e+05um
[06/30 09:51:08   1864s] (I)      
[06/30 09:51:08   1864s] (I)      ============  Phase 1l Route ============
[06/30 09:51:09   1865s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:51:09   1865s] (I)      Layer  2:    1349530    109278         6      839655     1418265    (37.19%) 
[06/30 09:51:09   1865s] (I)      Layer  3:     858404     88519       207     1019427      956419    (51.59%) 
[06/30 09:51:09   1865s] (I)      Layer  4:     998819     28551         9     1151892     1106028    (51.02%) 
[06/30 09:51:09   1865s] (I)      Layer  5:     857582     18101       146     1019789      956056    (51.61%) 
[06/30 09:51:09   1865s] (I)      Layer  6:     131453        22        17      180205      108919    (62.33%) 
[06/30 09:51:09   1865s] (I)      Layer  7:     112356        11         5      128927      108174    (54.38%) 
[06/30 09:51:09   1865s] (I)      Total:       4308144    244482       390     4339892     4653860    (48.25%) 
[06/30 09:51:09   1865s] (I)      
[06/30 09:51:09   1865s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:51:09   1865s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/30 09:51:09   1865s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/30 09:51:09   1865s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[06/30 09:51:09   1865s] [NR-eGR] --------------------------------------------------------------------------------
[06/30 09:51:09   1865s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:51:09   1865s] [NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:51:09   1865s] [NR-eGR]  Metal3 ( 3)        65( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[06/30 09:51:09   1865s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/30 09:51:09   1865s] [NR-eGR]  Metal5 ( 5)        51( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/30 09:51:09   1865s] [NR-eGR] TopMetal1 ( 6)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/30 09:51:09   1865s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:51:09   1865s] [NR-eGR] --------------------------------------------------------------------------------
[06/30 09:51:09   1865s] [NR-eGR]        Total       137( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[06/30 09:51:09   1865s] [NR-eGR] 
[06/30 09:51:09   1865s] (I)      Finished Global Routing ( CPU: 1.76 sec, Real: 1.48 sec, Curr Mem: 4.09 MB )
[06/30 09:51:09   1865s] (I)      Updating congestion map
[06/30 09:51:09   1865s] (I)      total 2D Cap : 4320049 = (2486610 H, 1833439 V)
[06/30 09:51:09   1865s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/30 09:51:09   1865s] (I)      Running track assignment and export wires
[06/30 09:51:09   1865s] (I)      Delete wires for 24954 nets 
[06/30 09:51:09   1865s] (I)      ============= Track Assignment ============
[06/30 09:51:09   1865s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.08 MB )
[06/30 09:51:09   1865s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:51:09   1865s] (I)      Run Multi-thread track assignment
[06/30 09:51:09   1866s] (I)      Finished Track Assignment (2T) ( CPU: 0.64 sec, Real: 0.40 sec, Curr Mem: 4.09 MB )
[06/30 09:51:09   1866s] (I)      Started Export ( Curr Mem: 4.09 MB )
[06/30 09:51:09   1866s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:51:09   1866s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/30 09:51:09   1866s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:51:10   1866s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:51:10   1866s] [NR-eGR] ---------------------------------------
[06/30 09:51:10   1866s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:51:10   1866s] [NR-eGR]  Metal2     (2H)        292635  109073 
[06/30 09:51:10   1866s] [NR-eGR]  Metal3     (3V)        336273    6848 
[06/30 09:51:10   1866s] [NR-eGR]  Metal4     (4H)        102667    2978 
[06/30 09:51:10   1866s] [NR-eGR]  Metal5     (5V)         66966      20 
[06/30 09:51:10   1866s] [NR-eGR]  TopMetal1  (6H)             8       4 
[06/30 09:51:10   1866s] [NR-eGR]  TopMetal2  (7V)            48       0 
[06/30 09:51:10   1866s] [NR-eGR] ---------------------------------------
[06/30 09:51:10   1866s] [NR-eGR]             Total       798597  198506 
[06/30 09:51:10   1866s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:51:10   1866s] [NR-eGR] Total half perimeter of net bounding box: 545205um
[06/30 09:51:10   1866s] [NR-eGR] Total length: 798597um, number of vias: 198506
[06/30 09:51:10   1866s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:51:10   1866s] (I)      == Layer wire length by net rule ==
[06/30 09:51:10   1866s] (I)                          Default 
[06/30 09:51:10   1866s] (I)      ----------------------------
[06/30 09:51:10   1866s] (I)       Metal1     (1V)        0um 
[06/30 09:51:10   1866s] (I)       Metal2     (2H)   292635um 
[06/30 09:51:10   1866s] (I)       Metal3     (3V)   336273um 
[06/30 09:51:10   1866s] (I)       Metal4     (4H)   102667um 
[06/30 09:51:10   1866s] (I)       Metal5     (5V)    66966um 
[06/30 09:51:10   1866s] (I)       TopMetal1  (6H)        8um 
[06/30 09:51:10   1866s] (I)       TopMetal2  (7V)       48um 
[06/30 09:51:10   1866s] (I)      ----------------------------
[06/30 09:51:10   1866s] (I)                  Total  798597um 
[06/30 09:51:10   1866s] (I)      == Layer via count by net rule ==
[06/30 09:51:10   1866s] (I)                         Default 
[06/30 09:51:10   1866s] (I)      ---------------------------
[06/30 09:51:10   1866s] (I)       Metal1     (1V)     79583 
[06/30 09:51:10   1866s] (I)       Metal2     (2H)    109073 
[06/30 09:51:10   1866s] (I)       Metal3     (3V)      6848 
[06/30 09:51:10   1866s] (I)       Metal4     (4H)      2978 
[06/30 09:51:10   1866s] (I)       Metal5     (5V)        20 
[06/30 09:51:10   1866s] (I)       TopMetal1  (6H)         4 
[06/30 09:51:10   1866s] (I)       TopMetal2  (7V)         0 
[06/30 09:51:10   1866s] (I)      ---------------------------
[06/30 09:51:10   1866s] (I)                  Total   198506 
[06/30 09:51:10   1867s] (I)      Finished Export ( CPU: 1.00 sec, Real: 0.93 sec, Curr Mem: 4.04 MB )
[06/30 09:51:10   1867s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:51:10   1867s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.27 sec, Real: 3.73 sec, Curr Mem: 4.04 MB )
[06/30 09:51:10   1867s] [NR-eGR] Finished Early Global Route ( CPU: 4.30 sec, Real: 3.75 sec, Curr Mem: 4.00 MB )
[06/30 09:51:10   1867s] (I)      ========================================== Runtime Summary ===========================================
[06/30 09:51:10   1867s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[06/30 09:51:10   1867s] (I)      ------------------------------------------------------------------------------------------------------
[06/30 09:51:10   1867s] (I)       Early Global Route                             100.00%  1144.24 sec  1147.99 sec  3.75 sec  4.30 sec 
[06/30 09:51:10   1867s] (I)       +-Early Global Route kernel                     99.22%  1144.25 sec  1147.98 sec  3.73 sec  4.27 sec 
[06/30 09:51:10   1867s] (I)       | +-Import and model                            19.43%  1144.25 sec  1144.98 sec  0.73 sec  0.69 sec 
[06/30 09:51:10   1867s] (I)       | | +-Create place DB                            8.29%  1144.25 sec  1144.56 sec  0.31 sec  0.29 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Import place data                        8.29%  1144.25 sec  1144.56 sec  0.31 sec  0.29 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Read instances and placement           2.67%  1144.25 sec  1144.35 sec  0.10 sec  0.09 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Read nets                              5.54%  1144.35 sec  1144.56 sec  0.21 sec  0.20 sec 
[06/30 09:51:10   1867s] (I)       | | +-Create route DB                           10.10%  1144.56 sec  1144.94 sec  0.38 sec  0.36 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Import route data (2T)                  10.01%  1144.56 sec  1144.94 sec  0.38 sec  0.36 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Read blockages ( Layer 2-7 )           0.76%  1144.61 sec  1144.64 sec  0.03 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read routing blockages               0.00%  1144.61 sec  1144.61 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read bump blockages                  0.00%  1144.61 sec  1144.61 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read instance blockages              0.43%  1144.61 sec  1144.63 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read PG blockages                    0.29%  1144.63 sec  1144.64 sec  0.01 sec  0.01 sec 
[06/30 09:51:10   1867s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  1144.63 sec  1144.63 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read clock blockages                 0.00%  1144.64 sec  1144.64 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read other blockages                 0.00%  1144.64 sec  1144.64 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read halo blockages                  0.01%  1144.64 sec  1144.64 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1144.64 sec  1144.64 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Read blackboxes                        0.00%  1144.64 sec  1144.64 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Read prerouted                         0.02%  1144.64 sec  1144.64 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Read nets                              0.78%  1144.64 sec  1144.67 sec  0.03 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Set up via pillars                     0.63%  1144.69 sec  1144.72 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Initialize 3D grid graph               0.50%  1144.73 sec  1144.75 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Model blockage capacity                3.98%  1144.76 sec  1144.91 sec  0.15 sec  0.14 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Initialize 3D capacity               3.73%  1144.76 sec  1144.90 sec  0.14 sec  0.13 sec 
[06/30 09:51:10   1867s] (I)       | | +-Read aux data                              0.00%  1144.94 sec  1144.94 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | +-Others data preparation                    0.00%  1144.94 sec  1144.94 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | +-Create route kernel                        0.73%  1144.94 sec  1144.97 sec  0.03 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)       | +-Global Routing                              39.45%  1144.98 sec  1146.47 sec  1.48 sec  1.76 sec 
[06/30 09:51:10   1867s] (I)       | | +-Initialization                             1.17%  1144.98 sec  1145.03 sec  0.04 sec  0.04 sec 
[06/30 09:51:10   1867s] (I)       | | +-Net group 1                               36.93%  1145.03 sec  1146.42 sec  1.39 sec  1.67 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Generate topology (2T)                   1.19%  1145.03 sec  1145.08 sec  0.04 sec  0.08 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Phase 1a                                10.13%  1145.31 sec  1145.69 sec  0.38 sec  0.39 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Pattern routing (2T)                   6.94%  1145.31 sec  1145.57 sec  0.26 sec  0.27 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.77%  1145.57 sec  1145.63 sec  0.07 sec  0.06 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Add via demand to 2D                   1.34%  1145.63 sec  1145.68 sec  0.05 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Phase 1b                                 3.31%  1145.69 sec  1145.81 sec  0.12 sec  0.13 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Monotonic routing (2T)                 1.73%  1145.69 sec  1145.75 sec  0.06 sec  0.08 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Phase 1c                                 1.54%  1145.81 sec  1145.87 sec  0.06 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Two level Routing                      1.53%  1145.81 sec  1145.87 sec  0.06 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Two Level Routing (Regular)          0.95%  1145.82 sec  1145.85 sec  0.04 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Two Level Routing (Strong)           0.39%  1145.85 sec  1145.87 sec  0.01 sec  0.01 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Phase 1d                                 5.60%  1145.87 sec  1146.08 sec  0.21 sec  0.33 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Detoured routing (2T)                  5.59%  1145.87 sec  1146.08 sec  0.21 sec  0.33 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Phase 1e                                 0.55%  1146.08 sec  1146.10 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Route legalization                     0.49%  1146.08 sec  1146.10 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | | | | | +-Legalize Blockage Violations         0.46%  1146.08 sec  1146.10 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Phase 1l                                 8.46%  1146.10 sec  1146.42 sec  0.32 sec  0.44 sec 
[06/30 09:51:10   1867s] (I)       | | | | +-Layer assignment (2T)                  7.48%  1146.14 sec  1146.42 sec  0.28 sec  0.41 sec 
[06/30 09:51:10   1867s] (I)       | +-Export cong map                              4.11%  1146.47 sec  1146.62 sec  0.15 sec  0.15 sec 
[06/30 09:51:10   1867s] (I)       | | +-Export 2D cong map                         1.17%  1146.58 sec  1146.62 sec  0.04 sec  0.04 sec 
[06/30 09:51:10   1867s] (I)       | +-Extract Global 3D Wires                      0.46%  1146.63 sec  1146.65 sec  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)       | +-Track Assignment (2T)                       10.66%  1146.65 sec  1147.05 sec  0.40 sec  0.64 sec 
[06/30 09:51:10   1867s] (I)       | | +-Initialization                             0.09%  1146.65 sec  1146.65 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | | +-Track Assignment Kernel                   10.38%  1146.65 sec  1147.04 sec  0.39 sec  0.63 sec 
[06/30 09:51:10   1867s] (I)       | | +-Free Memory                                0.00%  1147.05 sec  1147.05 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)       | +-Export                                      24.69%  1147.05 sec  1147.97 sec  0.93 sec  1.00 sec 
[06/30 09:51:10   1867s] (I)       | | +-Export DB wires                            4.57%  1147.05 sec  1147.22 sec  0.17 sec  0.28 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Export all nets (2T)                     2.97%  1147.06 sec  1147.17 sec  0.11 sec  0.19 sec 
[06/30 09:51:10   1867s] (I)       | | | +-Set wire vias (2T)                       1.25%  1147.17 sec  1147.22 sec  0.05 sec  0.07 sec 
[06/30 09:51:10   1867s] (I)       | | +-Report wirelength                          7.92%  1147.22 sec  1147.52 sec  0.30 sec  0.23 sec 
[06/30 09:51:10   1867s] (I)       | | +-Update net boxes                           2.05%  1147.52 sec  1147.59 sec  0.08 sec  0.12 sec 
[06/30 09:51:10   1867s] (I)       | | +-Update timing                             10.02%  1147.59 sec  1147.97 sec  0.38 sec  0.36 sec 
[06/30 09:51:10   1867s] (I)       | +-Postprocess design                           0.06%  1147.97 sec  1147.98 sec  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)      ======================= Summary by functions ========================
[06/30 09:51:10   1867s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:51:10   1867s] (I)      ---------------------------------------------------------------------
[06/30 09:51:10   1867s] (I)        0  Early Global Route                  100.00%  3.75 sec  4.30 sec 
[06/30 09:51:10   1867s] (I)        1  Early Global Route kernel            99.22%  3.73 sec  4.27 sec 
[06/30 09:51:10   1867s] (I)        2  Global Routing                       39.45%  1.48 sec  1.76 sec 
[06/30 09:51:10   1867s] (I)        2  Export                               24.69%  0.93 sec  1.00 sec 
[06/30 09:51:10   1867s] (I)        2  Import and model                     19.43%  0.73 sec  0.69 sec 
[06/30 09:51:10   1867s] (I)        2  Track Assignment (2T)                10.66%  0.40 sec  0.64 sec 
[06/30 09:51:10   1867s] (I)        2  Export cong map                       4.11%  0.15 sec  0.15 sec 
[06/30 09:51:10   1867s] (I)        2  Extract Global 3D Wires               0.46%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        2  Postprocess design                    0.06%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        3  Net group 1                          36.93%  1.39 sec  1.67 sec 
[06/30 09:51:10   1867s] (I)        3  Track Assignment Kernel              10.38%  0.39 sec  0.63 sec 
[06/30 09:51:10   1867s] (I)        3  Create route DB                      10.10%  0.38 sec  0.36 sec 
[06/30 09:51:10   1867s] (I)        3  Update timing                        10.02%  0.38 sec  0.36 sec 
[06/30 09:51:10   1867s] (I)        3  Create place DB                       8.29%  0.31 sec  0.29 sec 
[06/30 09:51:10   1867s] (I)        3  Report wirelength                     7.92%  0.30 sec  0.23 sec 
[06/30 09:51:10   1867s] (I)        3  Export DB wires                       4.57%  0.17 sec  0.28 sec 
[06/30 09:51:10   1867s] (I)        3  Update net boxes                      2.05%  0.08 sec  0.12 sec 
[06/30 09:51:10   1867s] (I)        3  Initialization                        1.26%  0.05 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)        3  Export 2D cong map                    1.17%  0.04 sec  0.04 sec 
[06/30 09:51:10   1867s] (I)        3  Create route kernel                   0.73%  0.03 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        4  Phase 1a                             10.13%  0.38 sec  0.39 sec 
[06/30 09:51:10   1867s] (I)        4  Import route data (2T)               10.01%  0.38 sec  0.36 sec 
[06/30 09:51:10   1867s] (I)        4  Phase 1l                              8.46%  0.32 sec  0.44 sec 
[06/30 09:51:10   1867s] (I)        4  Import place data                     8.29%  0.31 sec  0.29 sec 
[06/30 09:51:10   1867s] (I)        4  Phase 1d                              5.60%  0.21 sec  0.33 sec 
[06/30 09:51:10   1867s] (I)        4  Phase 1b                              3.31%  0.12 sec  0.13 sec 
[06/30 09:51:10   1867s] (I)        4  Export all nets (2T)                  2.97%  0.11 sec  0.19 sec 
[06/30 09:51:10   1867s] (I)        4  Phase 1c                              1.54%  0.06 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)        4  Set wire vias (2T)                    1.25%  0.05 sec  0.07 sec 
[06/30 09:51:10   1867s] (I)        4  Generate topology (2T)                1.19%  0.04 sec  0.08 sec 
[06/30 09:51:10   1867s] (I)        4  Phase 1e                              0.55%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        5  Layer assignment (2T)                 7.48%  0.28 sec  0.41 sec 
[06/30 09:51:10   1867s] (I)        5  Pattern routing (2T)                  6.94%  0.26 sec  0.27 sec 
[06/30 09:51:10   1867s] (I)        5  Read nets                             6.32%  0.24 sec  0.23 sec 
[06/30 09:51:10   1867s] (I)        5  Detoured routing (2T)                 5.59%  0.21 sec  0.33 sec 
[06/30 09:51:10   1867s] (I)        5  Model blockage capacity               3.98%  0.15 sec  0.14 sec 
[06/30 09:51:10   1867s] (I)        5  Read instances and placement          2.67%  0.10 sec  0.09 sec 
[06/30 09:51:10   1867s] (I)        5  Pattern Routing Avoiding Blockages    1.77%  0.07 sec  0.06 sec 
[06/30 09:51:10   1867s] (I)        5  Monotonic routing (2T)                1.73%  0.06 sec  0.08 sec 
[06/30 09:51:10   1867s] (I)        5  Two level Routing                     1.53%  0.06 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)        5  Add via demand to 2D                  1.34%  0.05 sec  0.05 sec 
[06/30 09:51:10   1867s] (I)        5  Read blockages ( Layer 2-7 )          0.76%  0.03 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)        5  Set up via pillars                    0.63%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        5  Initialize 3D grid graph              0.50%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        5  Route legalization                    0.49%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        6  Initialize 3D capacity                3.73%  0.14 sec  0.13 sec 
[06/30 09:51:10   1867s] (I)        6  Two Level Routing (Regular)           0.95%  0.04 sec  0.03 sec 
[06/30 09:51:10   1867s] (I)        6  Legalize Blockage Violations          0.46%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        6  Read instance blockages               0.43%  0.02 sec  0.02 sec 
[06/30 09:51:10   1867s] (I)        6  Two Level Routing (Strong)            0.39%  0.01 sec  0.01 sec 
[06/30 09:51:10   1867s] (I)        6  Read PG blockages                     0.29%  0.01 sec  0.01 sec 
[06/30 09:51:10   1867s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[06/30 09:51:10   1867s] Running post-eGR process
[06/30 09:51:10   1867s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:51:10   1867s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:51:10   1867s] RC Extraction called in multi-corner(2) mode.
[06/30 09:51:10   1867s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:51:10   1867s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:51:10   1867s] RCMode: PreRoute
[06/30 09:51:10   1867s]       RC Corner Indexes            0       1   
[06/30 09:51:10   1867s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:51:10   1867s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:51:10   1867s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:51:10   1867s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:51:10   1867s] Shrink Factor                : 1.00000
[06/30 09:51:10   1867s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:51:10   1867s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:51:10   1867s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:51:10   1867s] eee: pegSigSF=1.070000
[06/30 09:51:10   1867s] Initializing multi-corner resistance tables ...
[06/30 09:51:10   1867s] eee: Grid unit RC data computation started
[06/30 09:51:11   1867s] eee: Grid unit RC data computation completed
[06/30 09:51:11   1867s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:51:11   1867s] eee: l=2 avDens=0.097581 usedTrk=7961.550388 availTrk=81588.894181 sigTrk=7961.550388
[06/30 09:51:11   1867s] eee: l=3 avDens=0.099084 usedTrk=10960.499384 availTrk=110618.288529 sigTrk=10960.499384
[06/30 09:51:11   1867s] eee: l=4 avDens=0.038827 usedTrk=4737.681833 availTrk=122021.541756 sigTrk=4737.681833
[06/30 09:51:11   1867s] eee: l=5 avDens=0.043886 usedTrk=3837.446220 availTrk=87440.406980 sigTrk=3837.446220
[06/30 09:51:11   1867s] eee: l=6 avDens=0.195894 usedTrk=2195.058678 availTrk=11205.323290 sigTrk=2195.058678
[06/30 09:51:11   1867s] eee: l=7 avDens=0.143973 usedTrk=2249.537660 availTrk=15624.726942 sigTrk=2249.537660
[06/30 09:51:11   1867s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:51:11   1867s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:51:11   1867s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300506 uaWl=1.000000 uaWlH=0.210600 aWlH=0.000000 lMod=0 pMax=0.834200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:51:11   1867s] eee: NetCapCache creation started. (Current Mem: 4445.582M) 
[06/30 09:51:11   1867s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4445.582M) 
[06/30 09:51:11   1867s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:51:11   1867s] eee: Metal Layers Info:
[06/30 09:51:11   1867s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:51:11   1867s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:51:11   1867s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:51:11   1867s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:51:11   1867s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:51:11   1867s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:51:11   1867s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:51:11   1867s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:51:11   1867s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:51:11   1867s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:51:11   1867s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:51:11   1867s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:51:11   1867s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:51:11   1867s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:51:11   1867s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4445.582M)
[06/30 09:51:12   1869s] Compute RC Scale Done ...
[06/30 09:51:12   1869s] OPERPROF: Starting HotSpotCal at level 1, MEM:4445.6M, EPOCH TIME: 1751291472.786116
[06/30 09:51:12   1869s] [hotspot] +------------+---------------+---------------+
[06/30 09:51:12   1869s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:51:12   1869s] [hotspot] +------------+---------------+---------------+
[06/30 09:51:12   1869s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:51:12   1869s] [hotspot] +------------+---------------+---------------+
[06/30 09:51:12   1869s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:51:12   1869s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:51:12   1869s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.015, MEM:4445.6M, EPOCH TIME: 1751291472.801228
[06/30 09:51:12   1869s] Begin: Collecting metrics
[06/30 09:51:13   1869s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:05  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:08  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:07  |        4439 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        4446 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:51:13   1869s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1626.7M, current mem=1589.2M)

[06/30 09:51:13   1869s] End: Collecting metrics
[06/30 09:51:13   1869s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 2 -resetVeryShortNets -rescheduleForAdherence  
[06/30 09:51:13   1869s] Begin: GigaOpt Route Type Constraints Refinement
[06/30 09:51:13   1869s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:31:12.6/0:43:57.9 (0.7), mem = 4445.6M
[06/30 09:51:13   1869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.15
[06/30 09:51:13   1869s] ### Creating RouteCongInterface, started
[06/30 09:51:13   1869s] 
[06/30 09:51:13   1869s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:51:13   1869s] 
[06/30 09:51:13   1869s] #optDebug: {0, 1.000}
[06/30 09:51:13   1869s] ### Creating RouteCongInterface, finished
[06/30 09:51:13   1869s] Updated routing constraints on 0 nets.
[06/30 09:51:13   1869s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.15
[06/30 09:51:13   1869s] Bottom Preferred Layer:
[06/30 09:51:13   1869s] +---------------+------------+----------+
[06/30 09:51:13   1869s] |     Layer     |    CLK     |   Rule   |
[06/30 09:51:13   1869s] +---------------+------------+----------+
[06/30 09:51:13   1869s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:51:13   1869s] +---------------+------------+----------+
[06/30 09:51:13   1869s] Via Pillar Rule:
[06/30 09:51:13   1869s]     None
[06/30 09:51:13   1869s] Finished writing unified metrics of routing constraints.
[06/30 09:51:13   1869s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.1), totSession cpu/real = 0:31:12.9/0:43:58.2 (0.7), mem = 4445.6M
[06/30 09:51:13   1869s] 
[06/30 09:51:13   1869s] =============================================================================================
[06/30 09:51:13   1869s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.14-s088_1
[06/30 09:51:13   1869s] =============================================================================================
[06/30 09:51:13   1869s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:51:13   1869s] ---------------------------------------------------------------------------------------------
[06/30 09:51:13   1869s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  90.5 % )     0:00:00.2 /  0:00:00.3    1.0
[06/30 09:51:13   1869s] [ MISC                   ]          0:00:00.0  (   9.5 % )     0:00:00.0 /  0:00:00.0    1.5
[06/30 09:51:13   1869s] ---------------------------------------------------------------------------------------------
[06/30 09:51:13   1869s]  CongRefineRouteType #2 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.1
[06/30 09:51:13   1869s] ---------------------------------------------------------------------------------------------
[06/30 09:51:13   1869s] End: GigaOpt Route Type Constraints Refinement
[06/30 09:51:13   1869s] Begin: Collecting metrics
[06/30 09:51:13   1870s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:05  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:08  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:07  |        4439 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        4446 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4446 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:51:13   1870s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1589.2M, current mem=1589.2M)

[06/30 09:51:13   1870s] End: Collecting metrics
[06/30 09:51:13   1870s] skip EGR on cluster skew clock nets.
[06/30 09:51:13   1870s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[06/30 09:51:13   1870s]                                            # bool, default=false, private
[06/30 09:51:13   1870s] Starting delay calculation for Setup views
[06/30 09:51:14   1870s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:51:14   1870s] #################################################################################
[06/30 09:51:14   1870s] # Design Stage: PreRoute
[06/30 09:51:14   1870s] # Design Name: fpga_top
[06/30 09:51:14   1870s] # Design Mode: 130nm
[06/30 09:51:14   1870s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:51:14   1870s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:51:14   1870s] # Signoff Settings: SI Off 
[06/30 09:51:14   1870s] #################################################################################
[06/30 09:51:16   1874s] Calculate delays in BcWc mode...
[06/30 09:51:16   1874s] Topological Sorting (REAL = 0:00:00.0, MEM = 4443.6M, InitMEM = 4443.6M)
[06/30 09:51:16   1874s] Start delay calculation (fullDC) (2 T). (MEM=1636.95)
[06/30 09:51:17   1875s] End AAE Lib Interpolated Model. (MEM=1646.222656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:51:26   1891s] Total number of fetched objects 24360
[06/30 09:51:26   1891s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:51:26   1891s] End delay calculation. (MEM=1655.16 CPU=0:00:15.1 REAL=0:00:08.0)
[06/30 09:51:26   1891s] End delay calculation (fullDC). (MEM=1655.16 CPU=0:00:16.9 REAL=0:00:10.0)
[06/30 09:51:26   1891s] *** CDM Built up (cpu=0:00:21.3  real=0:00:12.0  mem= 4423.1M) ***
[06/30 09:51:29   1897s] *** Done Building Timing Graph (cpu=0:00:27.5 real=0:00:16.0 totSessionCpu=0:31:41 mem=4431.1M)
[06/30 09:51:29   1898s] Begin: GigaOpt postEco DRV Optimization
[06/30 09:51:29   1898s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[06/30 09:51:29   1898s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:31:41.3/0:44:14.7 (0.7), mem = 4431.1M
[06/30 09:51:30   1898s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:51:30   1898s] Info: 71 io nets excluded
[06/30 09:51:30   1898s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:51:30   1898s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:51:30   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.16
[06/30 09:51:30   1898s] 
[06/30 09:51:30   1898s] Active Setup views: WORST_CASE 
[06/30 09:51:30   1898s] Cell fpga_top LLGs are deleted
[06/30 09:51:30   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4431.1M, EPOCH TIME: 1751291490.545055
[06/30 09:51:30   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4431.1M, EPOCH TIME: 1751291490.546816
[06/30 09:51:30   1898s] Max number of tech site patterns supported in site array is 256.
[06/30 09:51:30   1898s] Core basic site is CoreSite
[06/30 09:51:30   1898s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:51:30   1898s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:51:30   1898s] Fast DP-INIT is on for default
[06/30 09:51:30   1898s] Atter site array init, number of instance map data is 0.
[06/30 09:51:30   1898s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.045, REAL:0.037, MEM:4439.1M, EPOCH TIME: 1751291490.583565
[06/30 09:51:30   1898s] 
[06/30 09:51:30   1898s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:51:30   1898s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:51:30   1898s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.064, REAL:0.056, MEM:4439.1M, EPOCH TIME: 1751291490.600711
[06/30 09:51:30   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:51:30   1898s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:51:30   1898s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:51:30   1898s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:31:42 mem=4439.1M
[06/30 09:51:30   1898s] OPERPROF: Starting DPlace-Init at level 1, MEM:4439.1M, EPOCH TIME: 1751291490.624634
[06/30 09:51:30   1898s] Processing tracks to init pin-track alignment.
[06/30 09:51:30   1898s] z: 1, totalTracks: 1
[06/30 09:51:30   1898s] z: 3, totalTracks: 1
[06/30 09:51:30   1898s] z: 5, totalTracks: 1
[06/30 09:51:30   1898s] z: 7, totalTracks: 1
[06/30 09:51:30   1898s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:51:30   1898s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4439.1M, EPOCH TIME: 1751291490.665858
[06/30 09:51:30   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:30   1898s] 
[06/30 09:51:30   1898s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:51:30   1898s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:51:30   1898s] 
[06/30 09:51:30   1898s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:51:30   1898s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.042, MEM:4439.1M, EPOCH TIME: 1751291490.707779
[06/30 09:51:30   1898s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4439.1M, EPOCH TIME: 1751291490.708004
[06/30 09:51:30   1898s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4439.1M, EPOCH TIME: 1751291490.708555
[06/30 09:51:30   1898s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4439.1MB).
[06/30 09:51:30   1898s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:4439.1M, EPOCH TIME: 1751291490.719829
[06/30 09:51:30   1899s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:51:30   1899s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:51:30   1899s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:42 mem=4439.1M
[06/30 09:51:30   1899s] ### Creating RouteCongInterface, started
[06/30 09:51:31   1899s] 
[06/30 09:51:31   1899s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:51:31   1899s] 
[06/30 09:51:31   1899s] #optDebug: {0, 1.000}
[06/30 09:51:31   1899s] ### Creating RouteCongInterface, finished
[06/30 09:51:31   1899s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:51:31   1899s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:51:31   1899s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:51:31   1899s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:51:31   1899s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:51:31   1899s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:51:31   1899s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:51:31   1899s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:51:31   1900s] AoF 5883.6330um
[06/30 09:51:31   1900s] [GPS-DRV] Optimizer inputs ============================= 
[06/30 09:51:31   1900s] [GPS-DRV] drvFixingStage: Small Scale
[06/30 09:51:31   1900s] [GPS-DRV] costLowerBound: 0.1
[06/30 09:51:31   1900s] [GPS-DRV] setupTNSCost  : 1
[06/30 09:51:31   1900s] [GPS-DRV] maxIter       : 3
[06/30 09:51:31   1900s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/30 09:51:31   1900s] [GPS-DRV] Optimizer parameters ============================= 
[06/30 09:51:31   1900s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/30 09:51:31   1900s] [GPS-DRV] maxDensity (design): 0.95
[06/30 09:51:31   1900s] [GPS-DRV] maxLocalDensity: 0.98
[06/30 09:51:31   1900s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/30 09:51:31   1900s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/30 09:51:31   1900s] [GPS-DRV] isCPECostingOn: false
[06/30 09:51:31   1900s] [GPS-DRV] All active and enabled setup views
[06/30 09:51:31   1900s] [GPS-DRV]     WORST_CASE
[06/30 09:51:31   1900s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:51:31   1900s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:51:31   1900s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/30 09:51:31   1900s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[06/30 09:51:31   1900s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/30 09:51:31   1900s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4471.1M, EPOCH TIME: 1751291491.989436
[06/30 09:51:31   1900s] Found 0 hard placement blockage before merging.
[06/30 09:51:31   1900s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.002, MEM:4471.1M, EPOCH TIME: 1751291491.991198
[06/30 09:51:32   1900s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/30 09:51:32   1900s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/30 09:51:32   1900s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:51:32   1900s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/30 09:51:32   1900s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:51:32   1900s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/30 09:51:32   1900s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:51:32   1901s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:51:32   1901s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.15|     0.00|       0|       0|       0| 33.79%|          |         |
[06/30 09:51:32   1901s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:51:32   1901s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.15|     0.00|       0|       0|       0| 33.79%| 0:00:00.0|  4471.1M|
[06/30 09:51:32   1901s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] ###############################################################################
[06/30 09:51:32   1901s] #
[06/30 09:51:32   1901s] #  Large fanout net report:  
[06/30 09:51:32   1901s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/30 09:51:32   1901s] #     - current density: 33.79
[06/30 09:51:32   1901s] #
[06/30 09:51:32   1901s] #  List of high fanout nets:
[06/30 09:51:32   1901s] #        Net(1):  set[0]: (fanouts = 80)
[06/30 09:51:32   1901s] #                   - multi-driver net with 2 drivers
[06/30 09:51:32   1901s] #                   - Ignored for optimization
[06/30 09:51:32   1901s] #        Net(2):  reset[0]: (fanouts = 80)
[06/30 09:51:32   1901s] #                   - multi-driver net with 2 drivers
[06/30 09:51:32   1901s] #                   - Ignored for optimization
[06/30 09:51:32   1901s] #
[06/30 09:51:32   1901s] ###############################################################################
[06/30 09:51:32   1901s] Bottom Preferred Layer:
[06/30 09:51:32   1901s] +---------------+------------+----------+
[06/30 09:51:32   1901s] |     Layer     |    CLK     |   Rule   |
[06/30 09:51:32   1901s] +---------------+------------+----------+
[06/30 09:51:32   1901s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:51:32   1901s] +---------------+------------+----------+
[06/30 09:51:32   1901s] Via Pillar Rule:
[06/30 09:51:32   1901s]     None
[06/30 09:51:32   1901s] Finished writing unified metrics of routing constraints.
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] =======================================================================
[06/30 09:51:32   1901s]                 Reasons for remaining drv violations
[06/30 09:51:32   1901s] =======================================================================
[06/30 09:51:32   1901s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] MultiBuffering failure reasons
[06/30 09:51:32   1901s] ------------------------------------------------
[06/30 09:51:32   1901s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] SingleBuffering failure reasons
[06/30 09:51:32   1901s] ------------------------------------------------
[06/30 09:51:32   1901s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4471.1M) ***
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:51:32   1901s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 798597, Stn-len 0
[06/30 09:51:32   1901s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:51:32   1901s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291492.779427
[06/30 09:51:32   1901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:51:32   1901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:32   1901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:32   1901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:32   1901s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.136, REAL:0.110, MEM:4455.1M, EPOCH TIME: 1751291492.888955
[06/30 09:51:32   1901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.16
[06/30 09:51:32   1901s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.4/0:00:02.9 (1.2), totSession cpu/real = 0:31:44.8/0:44:17.6 (0.7), mem = 4455.1M
[06/30 09:51:32   1901s] 
[06/30 09:51:32   1901s] =============================================================================================
[06/30 09:51:32   1901s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.14-s088_1
[06/30 09:51:32   1901s] =============================================================================================
[06/30 09:51:32   1901s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:51:32   1901s] ---------------------------------------------------------------------------------------------
[06/30 09:51:32   1901s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:51:32   1901s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:51:32   1901s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.5 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:51:32   1901s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:51:32   1901s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:51:32   1901s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:51:32   1901s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.6    1.6
[06/30 09:51:32   1901s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:51:32   1901s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:51:32   1901s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:51:32   1901s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:51:32   1901s] [ DrvFindVioNets         ]      2   0:00:00.3  (  11.1 % )     0:00:00.3 /  0:00:00.5    1.6
[06/30 09:51:32   1901s] [ DrvComputeSummary      ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.3
[06/30 09:51:32   1901s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:51:32   1901s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.9
[06/30 09:51:32   1901s] [ MISC                   ]          0:00:01.8  (  60.8 % )     0:00:01.8 /  0:00:02.0    1.1
[06/30 09:51:32   1901s] ---------------------------------------------------------------------------------------------
[06/30 09:51:32   1901s]  DrvOpt #2 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.4    1.2
[06/30 09:51:32   1901s] ---------------------------------------------------------------------------------------------
[06/30 09:51:32   1901s] Begin: Collecting metrics
[06/30 09:51:33   1901s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:27  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4455 |      |     |
| global_opt              |           |    0.154 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:05  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:08  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:07  |        4439 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        4446 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4446 |      |     |
| drv_eco_fixing          |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:04  |        4455 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:51:33   1902s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1657.7M, current mem=1638.4M)

[06/30 09:51:33   1902s] End: Collecting metrics
[06/30 09:51:33   1902s] End: GigaOpt postEco DRV Optimization
[06/30 09:51:33   1902s] **INFO: Flow update: Design timing is met.
[06/30 09:51:33   1902s] Running refinePlace -preserveRouting true -hardFence false
[06/30 09:51:33   1902s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4455.1M, EPOCH TIME: 1751291493.201061
[06/30 09:51:33   1902s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291493.201191
[06/30 09:51:33   1902s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4455.1M, EPOCH TIME: 1751291493.201268
[06/30 09:51:33   1902s] Processing tracks to init pin-track alignment.
[06/30 09:51:33   1902s] z: 1, totalTracks: 1
[06/30 09:51:33   1902s] z: 3, totalTracks: 1
[06/30 09:51:33   1902s] z: 5, totalTracks: 1
[06/30 09:51:33   1902s] z: 7, totalTracks: 1
[06/30 09:51:33   1902s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:51:33   1902s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4455.1M, EPOCH TIME: 1751291493.243525
[06/30 09:51:33   1902s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:33   1902s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:51:33   1902s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:51:33   1902s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.053, REAL:0.060, MEM:4455.1M, EPOCH TIME: 1751291493.303384
[06/30 09:51:33   1902s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4455.1M, EPOCH TIME: 1751291493.303674
[06/30 09:51:33   1902s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291493.304163
[06/30 09:51:33   1902s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:51:33   1902s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.104, REAL:0.113, MEM:4455.1M, EPOCH TIME: 1751291493.314489
[06/30 09:51:33   1902s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.104, REAL:0.113, MEM:4455.1M, EPOCH TIME: 1751291493.314535
[06/30 09:51:33   1902s] TDRefine: refinePlace mode is spiral
[06/30 09:51:33   1902s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:51:33   1902s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.10
[06/30 09:51:33   1902s] OPERPROF:   Starting Refine-Place at level 2, MEM:4455.1M, EPOCH TIME: 1751291493.321515
[06/30 09:51:33   1902s] *** Starting refinePlace (0:31:45 mem=4455.1M) ***
[06/30 09:51:33   1902s] Total net bbox length = 5.452e+05 (2.575e+05 2.877e+05) (ext = 6.785e+04)
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:51:33   1902s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:51:33   1902s] Set min layer with default ( 2 )
[06/30 09:51:33   1902s] Set max layer with default ( 127 )
[06/30 09:51:33   1902s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:51:33   1902s] Min route layer (adjusted) = 2
[06/30 09:51:33   1902s] Max route layer (adjusted) = 7
[06/30 09:51:33   1902s] Set min layer with default ( 2 )
[06/30 09:51:33   1902s] Set max layer with default ( 127 )
[06/30 09:51:33   1902s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:51:33   1902s] Min route layer (adjusted) = 2
[06/30 09:51:33   1902s] Max route layer (adjusted) = 7
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s] Starting Small incrNP...
[06/30 09:51:33   1902s] User Input Parameters:
[06/30 09:51:33   1902s] - Congestion Driven    : Off
[06/30 09:51:33   1902s] - Timing Driven        : Off
[06/30 09:51:33   1902s] - Area-Violation Based : Off
[06/30 09:51:33   1902s] - Start Rollback Level : -5
[06/30 09:51:33   1902s] - Legalized            : On
[06/30 09:51:33   1902s] - Window Based         : Off
[06/30 09:51:33   1902s] - eDen incr mode       : Off
[06/30 09:51:33   1902s] - Small incr mode      : On
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s] default core: bins with density > 0.750 = 26.44 % ( 207 / 783 )
[06/30 09:51:33   1902s] Density distribution unevenness ratio = 54.535%
[06/30 09:51:33   1902s] Density distribution unevenness ratio (U70) = 15.856%
[06/30 09:51:33   1902s] Density distribution unevenness ratio (U80) = 7.808%
[06/30 09:51:33   1902s] Density distribution unevenness ratio (U90) = 1.671%
[06/30 09:51:33   1902s] cost 0.984810, thresh 1.000000
[06/30 09:51:33   1902s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4455.1M)
[06/30 09:51:33   1902s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:51:33   1902s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4455.1M, EPOCH TIME: 1751291493.488000
[06/30 09:51:33   1902s] Starting refinePlace ...
[06/30 09:51:33   1902s] Set min layer with default ( 2 )
[06/30 09:51:33   1902s] Set max layer with default ( 127 )
[06/30 09:51:33   1902s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:51:33   1902s] Min route layer (adjusted) = 2
[06/30 09:51:33   1902s] Max route layer (adjusted) = 7
[06/30 09:51:33   1902s] One DDP V2 for no tweak run.
[06/30 09:51:33   1902s] Set min layer with default ( 2 )
[06/30 09:51:33   1902s] Set max layer with default ( 127 )
[06/30 09:51:33   1902s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:51:33   1902s] Min route layer (adjusted) = 2
[06/30 09:51:33   1902s] Max route layer (adjusted) = 7
[06/30 09:51:33   1902s] DDP initSite1 nrRow 287 nrJob 287
[06/30 09:51:33   1902s] DDP markSite nrRow 287 nrJob 287
[06/30 09:51:33   1902s]   Spread Effort: high, pre-route mode, useDDP on.
[06/30 09:51:33   1902s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4455.1MB) @(0:31:45 - 0:31:46).
[06/30 09:51:33   1902s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:51:33   1902s] wireLenOptFixPriorityInst 80 inst fixed
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:51:33   1902s] 
[06/30 09:51:33   1902s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:51:35   1905s] 
[06/30 09:51:35   1905s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:51:35   1905s] 
[06/30 09:51:35   1905s]  Info: 0 filler has been deleted!
[06/30 09:51:35   1905s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:51:35   1905s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:01.0)
[06/30 09:51:35   1905s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:51:35   1905s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:02.0, mem=4423.1MB) @(0:31:46 - 0:31:48).
[06/30 09:51:35   1905s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:51:35   1905s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:51:35   1905s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4423.1MB
[06/30 09:51:35   1905s] Statistics of distance of Instance movement in refine placement:
[06/30 09:51:35   1905s]   maximum (X+Y) =         0.00 um
[06/30 09:51:35   1905s]   mean    (X+Y) =         0.00 um
[06/30 09:51:35   1905s] Summary Report:
[06/30 09:51:35   1905s] Instances move: 0 (out of 23403 movable)
[06/30 09:51:35   1905s] Instances flipped: 0
[06/30 09:51:35   1905s] Mean displacement: 0.00 um
[06/30 09:51:35   1905s] Max displacement: 0.00 um 
[06/30 09:51:35   1905s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:51:35   1905s] Total instances moved : 0
[06/30 09:51:35   1905s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.749, REAL:1.913, MEM:4423.1M, EPOCH TIME: 1751291495.400564
[06/30 09:51:35   1905s] Total net bbox length = 5.452e+05 (2.575e+05 2.877e+05) (ext = 6.785e+04)
[06/30 09:51:35   1905s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4423.1MB
[06/30 09:51:35   1905s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=4423.1MB) @(0:31:45 - 0:31:48).
[06/30 09:51:35   1905s] *** Finished refinePlace (0:31:48 mem=4423.1M) ***
[06/30 09:51:35   1905s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.10
[06/30 09:51:35   1905s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.940, REAL:2.128, MEM:4423.1M, EPOCH TIME: 1751291495.449036
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:51:35   1905s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:51:35   1905s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4423.1M, EPOCH TIME: 1751291495.459140
[06/30 09:51:35   1905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:51:35   1905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:35   1905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:35   1905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:51:35   1905s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.184, REAL:0.180, MEM:4439.1M, EPOCH TIME: 1751291495.638974
[06/30 09:51:35   1905s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:3.245, REAL:2.438, MEM:4439.1M, EPOCH TIME: 1751291495.639108
[06/30 09:51:35   1905s] **INFO: Flow update: Design timing is met.
[06/30 09:51:35   1905s] **INFO: Flow update: Design timing is met.
[06/30 09:51:35   1905s] **INFO: Flow update: Design timing is met.
[06/30 09:51:35   1905s] #optDebug: fT-D <X 1 0 0 0>
[06/30 09:51:35   1905s] Register exp ratio and priority group on 0 nets on 28945 nets : 
[06/30 09:51:35   1905s] 
[06/30 09:51:35   1905s] Active setup views:
[06/30 09:51:35   1905s]  WORST_CASE
[06/30 09:51:35   1905s]   Dominating endpoints: 0
[06/30 09:51:35   1905s]   Dominating TNS: -0.000
[06/30 09:51:35   1905s] 
[06/30 09:51:40   1914s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:51:40   1914s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:51:40   1914s] RC Extraction called in multi-corner(2) mode.
[06/30 09:51:40   1914s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:51:40   1914s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:51:40   1914s] RCMode: PreRoute
[06/30 09:51:40   1914s]       RC Corner Indexes            0       1   
[06/30 09:51:40   1914s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:51:40   1914s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:51:40   1914s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:51:40   1914s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:51:40   1914s] Shrink Factor                : 1.00000
[06/30 09:51:40   1914s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:51:40   1914s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:51:40   1914s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:51:41   1914s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:51:41   1914s] eee: pegSigSF=1.070000
[06/30 09:51:41   1914s] Initializing multi-corner resistance tables ...
[06/30 09:51:41   1914s] eee: Grid unit RC data computation started
[06/30 09:51:41   1914s] eee: Grid unit RC data computation completed
[06/30 09:51:41   1914s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:51:41   1914s] eee: l=2 avDens=0.097581 usedTrk=7961.550388 availTrk=81588.894181 sigTrk=7961.550388
[06/30 09:51:41   1914s] eee: l=3 avDens=0.099084 usedTrk=10960.499384 availTrk=110618.288529 sigTrk=10960.499384
[06/30 09:51:41   1914s] eee: l=4 avDens=0.038827 usedTrk=4737.681833 availTrk=122021.541756 sigTrk=4737.681833
[06/30 09:51:41   1914s] eee: l=5 avDens=0.043886 usedTrk=3837.446220 availTrk=87440.406980 sigTrk=3837.446220
[06/30 09:51:41   1914s] eee: l=6 avDens=0.195894 usedTrk=2195.058678 availTrk=11205.323290 sigTrk=2195.058678
[06/30 09:51:41   1914s] eee: l=7 avDens=0.143973 usedTrk=2249.537660 availTrk=15624.726942 sigTrk=2249.537660
[06/30 09:51:41   1914s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:51:41   1914s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:51:41   1914s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300506 uaWl=1.000000 uaWlH=0.210600 aWlH=0.000000 lMod=0 pMax=0.834200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:51:41   1914s] eee: NetCapCache creation started. (Current Mem: 4445.582M) 
[06/30 09:51:41   1914s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4445.582M) 
[06/30 09:51:41   1914s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:51:41   1914s] eee: Metal Layers Info:
[06/30 09:51:41   1914s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:51:41   1914s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:51:41   1914s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:51:41   1914s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:51:41   1914s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:51:41   1914s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:51:41   1914s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:51:41   1914s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:51:41   1914s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:51:41   1914s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:51:41   1914s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:51:41   1914s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:51:41   1914s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:51:41   1914s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:51:41   1914s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4445.582M)
[06/30 09:51:41   1914s] Starting delay calculation for Setup views
[06/30 09:51:41   1915s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:51:41   1915s] #################################################################################
[06/30 09:51:41   1915s] # Design Stage: PreRoute
[06/30 09:51:41   1915s] # Design Name: fpga_top
[06/30 09:51:41   1915s] # Design Mode: 130nm
[06/30 09:51:41   1915s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:51:41   1915s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:51:41   1915s] # Signoff Settings: SI Off 
[06/30 09:51:41   1915s] #################################################################################
[06/30 09:51:44   1919s] Calculate delays in BcWc mode...
[06/30 09:51:44   1919s] Topological Sorting (REAL = 0:00:00.0, MEM = 4443.6M, InitMEM = 4443.6M)
[06/30 09:51:44   1919s] Start delay calculation (fullDC) (2 T). (MEM=1642.8)
[06/30 09:51:45   1919s] End AAE Lib Interpolated Model. (MEM=1652.070312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:51:58   1938s] Total number of fetched objects 24360
[06/30 09:51:58   1938s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:51:58   1938s] End delay calculation. (MEM=1662.4 CPU=0:00:16.5 REAL=0:00:12.0)
[06/30 09:51:58   1938s] End delay calculation (fullDC). (MEM=1662.4 CPU=0:00:18.6 REAL=0:00:14.0)
[06/30 09:51:58   1938s] *** CDM Built up (cpu=0:00:23.1  real=0:00:17.0  mem= 4423.1M) ***
[06/30 09:52:02   1944s] *** Done Building Timing Graph (cpu=0:00:29.5 real=0:00:21.0 totSessionCpu=0:32:27 mem=4431.1M)
[06/30 09:52:02   1944s] OPTC: user 20.0
[06/30 09:52:02   1944s] Reported timing to dir ./timingReports
[06/30 09:52:02   1944s] **optDesign ... cpu = 0:05:08, real = 0:04:32, mem = 1643.3M, totSessionCpu=0:32:28 **
[06/30 09:52:02   1944s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4431.1M, EPOCH TIME: 1751291522.425436
[06/30 09:52:02   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:02   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:02   1944s] 
[06/30 09:52:02   1944s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:52:02   1944s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:52:02   1944s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.068, REAL:0.077, MEM:4431.1M, EPOCH TIME: 1751291522.502306
[06/30 09:52:02   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:02   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:17   1955s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/30 09:52:17   1955s] Begin: Collecting metrics
[06/30 09:52:17   1955s] **INFO: Starting Blocking QThread with 2 CPU
[06/30 09:52:17   1955s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/30 09:52:17   1955s] Multi-CPU acceleration using 2 CPU(s).
[06/30 09:52:17      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.1M
[06/30 09:52:18      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/30 09:52:18      0s] 
[06/30 09:52:18      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1664.9M, current mem=1472.7M)
[06/30 09:52:18      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1529.6M, current mem=1471.7M)
[06/30 09:52:18      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.9 (0.6), mem = 0.1M
[06/30 09:52:18      0s] 
[06/30 09:52:18      0s] =============================================================================================
[06/30 09:52:18      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.14-s088_1
[06/30 09:52:18      0s] =============================================================================================
[06/30 09:52:18      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:52:18      0s] ---------------------------------------------------------------------------------------------
[06/30 09:52:18      0s] [ MISC                   ]          0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.6    0.6
[06/30 09:52:18      0s] ---------------------------------------------------------------------------------------------
[06/30 09:52:18      0s]  QThreadWorker #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.6    0.6
[06/30 09:52:18      0s] ---------------------------------------------------------------------------------------------

[06/30 09:52:18   1955s]  
_______________________________________________________________________
[06/30 09:52:19   1955s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:52:19   1955s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/30 09:52:19   1955s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/30 09:52:19   1955s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/30 09:52:19   1955s] | initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:27  |        4455 |    0 |   0 |
[06/30 09:52:19   1955s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
[06/30 09:52:19   1955s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
[06/30 09:52:19   1955s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4455 |      |     |
[06/30 09:52:19   1955s] | global_opt              |           |    0.154 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
[06/30 09:52:19   1955s] | area_reclaiming         |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:05  |        4455 |      |     |
[06/30 09:52:19   1955s] | area_reclaiming_2       |     0.000 |    0.154 |         0 |        0 |       33.79 |            |              | 0:00:08  |        4455 |      |     |
[06/30 09:52:19   1955s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:07  |        4439 |      |     |
[06/30 09:52:19   1955s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        4446 |      |     |
[06/30 09:52:19   1955s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4446 |      |     |
[06/30 09:52:19   1955s] | drv_eco_fixing          |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:04  |        4455 |    0 |   0 |
[06/30 09:52:19   1955s] | final_summary           |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:17  |        4455 |    0 |   0 |
[06/30 09:52:19   1955s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:52:19   1955s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:02.0, peak res=1664.9M, current mem=1641.2M)

[06/30 09:52:19   1955s] End: Collecting metrics
[06/30 09:52:19   1955s] **optDesign ... cpu = 0:05:19, real = 0:04:49, mem = 1641.2M, totSessionCpu=0:32:39 **
[06/30 09:52:19   1955s] *** Finished optDesign ***
[06/30 09:52:19   1956s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:52:19   1956s] UM:*                                                                   final
[06/30 09:52:19   1956s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:52:19   1956s] UM:*                                                                   opt_design_postcts
[06/30 09:52:30   1956s] Info: final physical memory for 3 CRR processes is 782.55MB.
[06/30 09:52:34   1956s] Info: Summary of CRR changes:
[06/30 09:52:34   1956s]       - Timing transform commits:       0
[06/30 09:52:34   1956s] 
[06/30 09:52:34   1956s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:33 real=  0:06:52)
[06/30 09:52:34   1956s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.7 real=0:00:03.9)
[06/30 09:52:34   1956s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:16.0 real=0:00:12.9)
[06/30 09:52:34   1956s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:35.1 real=0:00:21.9)
[06/30 09:52:34   1956s] Deleting Lib Analyzer.
[06/30 09:52:34   1956s] Info: Destroy the CCOpt slew target map.
[06/30 09:52:34   1956s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/30 09:52:34   1956s] clean pInstBBox. size 0
[06/30 09:52:35   1956s] 
[06/30 09:52:35   1956s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:52:35   1956s] 
[06/30 09:52:35   1956s] TimeStamp Deleting Cell Server End ...
[06/30 09:52:35   1956s] Set place::cacheFPlanSiteMark to 0
[06/30 09:52:35   1956s] Cell fpga_top LLGs are deleted
[06/30 09:52:35   1956s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:35   1956s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:35   1956s] Info: pop threads available for lower-level modules during optimization.
[06/30 09:52:35   1956s] (clock_opt_design): dumping clock statistics to metric
[06/30 09:52:35   1956s] Updating ideal nets and annotations...
[06/30 09:52:35   1956s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[06/30 09:52:35   1956s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:52:35   1956s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[06/30 09:52:35   1956s] **WARN: (IMPCCOPT-2444):	Detected 1 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[06/30 09:52:35   1956s] Affected nets:
[06/30 09:52:35   1956s] clk[0]
[06/30 09:52:35   1956s] 
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early...
[06/30 09:52:35   1956s] End AAE Lib Interpolated Model. (MEM=1464.773438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.2)
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early...
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late...
[06/30 09:52:35   1956s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 09:52:35   1956s] Clock DAG hash : 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 09:52:35   1956s] CTS services accumulated run-time stats :
[06/30 09:52:35   1956s]   delay calculator: calls=5523, total_wall_time=0.657s, mean_wall_time=0.119ms
[06/30 09:52:35   1956s]   steiner router: calls=5515, total_wall_time=0.295s, mean_wall_time=0.054ms
[06/30 09:52:35   1956s] UM: Running design category ...
[06/30 09:52:35   1957s] Cell fpga_top LLGs are deleted
[06/30 09:52:35   1957s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:35   1957s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:35   1957s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291555.919637
[06/30 09:52:35   1957s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:35   1957s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:35   1957s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4455.1M, EPOCH TIME: 1751291555.928778
[06/30 09:52:35   1957s] Max number of tech site patterns supported in site array is 256.
[06/30 09:52:35   1957s] Core basic site is CoreSite
[06/30 09:52:35   1957s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 09:52:35   1957s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 09:52:36   1957s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 09:52:36   1957s] SiteArray: use 3,309,568 bytes
[06/30 09:52:36   1957s] SiteArray: current memory after site array memory allocation 4455.1M
[06/30 09:52:36   1957s] SiteArray: FP blocked sites are writable
[06/30 09:52:36   1957s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4455.1M, EPOCH TIME: 1751291556.057165
[06/30 09:52:36   1957s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 09:52:36   1957s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.023, REAL:0.012, MEM:4455.1M, EPOCH TIME: 1751291556.069566
[06/30 09:52:36   1957s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 09:52:36   1957s] Atter site array init, number of instance map data is 0.
[06/30 09:52:36   1957s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.133, REAL:0.151, MEM:4455.1M, EPOCH TIME: 1751291556.079542
[06/30 09:52:36   1957s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.149, REAL:0.168, MEM:4455.1M, EPOCH TIME: 1751291556.087748
[06/30 09:52:36   1957s] 
[06/30 09:52:36   1957s] Cell fpga_top LLGs are deleted
[06/30 09:52:36   1957s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:36   1957s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:36   1957s] # Resetting pin-track-align track data.
[06/30 09:52:36   1957s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:36   1957s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:52:38   1959s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:52:38   1959s] UM:         670.38            610          0.000 ns          0.000 ns  clock_opt_design
[06/30 09:52:38   1959s] 
[06/30 09:52:38   1959s] *** Summary of all messages that are not suppressed in this session:
[06/30 09:52:38   1959s] Severity  ID               Count  Summary                                  
[06/30 09:52:38   1959s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[06/30 09:52:38   1959s] ERROR     IMPESI-2221         68  No driver %s is found in the delay stage...
[06/30 09:52:38   1959s] WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
[06/30 09:52:38   1959s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[06/30 09:52:38   1959s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/30 09:52:38   1959s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[06/30 09:52:38   1959s] WARNING   IMPOPT-7098       5317  WARNING: %s is an undriven net with %d f...
[06/30 09:52:38   1959s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[06/30 09:52:38   1959s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/30 09:52:38   1959s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[06/30 09:52:38   1959s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[06/30 09:52:38   1959s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[06/30 09:52:38   1959s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[06/30 09:52:38   1959s] WARNING   IMPPSP-1501         80  Ignored degenerated net (#pins %u) : %s  
[06/30 09:52:38   1959s] *** Message Summary: 5424 warning(s), 68 error(s)
[06/30 09:52:38   1959s] 
[06/30 09:52:38   1959s] *** clock_opt_design #1 [finish] () : cpu/real = 0:10:58.7/0:09:00.7 (1.2), totSession cpu/real = 0:32:42.3/0:45:23.3 (0.7), mem = 4455.1M
[06/30 09:52:38   1959s] 
[06/30 09:52:38   1959s] =============================================================================================
[06/30 09:52:38   1959s]  Final TAT Report : clock_opt_design #1                                         23.14-s088_1
[06/30 09:52:38   1959s] =============================================================================================
[06/30 09:52:38   1959s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:52:38   1959s] ---------------------------------------------------------------------------------------------
[06/30 09:52:38   1959s] [ InitOpt                ]      1   0:01:07.3  (  12.4 % )     0:01:33.9 /  0:00:53.2    0.6
[06/30 09:52:38   1959s] [ GlobalOpt              ]      1   0:00:03.3  (   0.6 % )     0:00:03.3 /  0:00:03.2    1.0
[06/30 09:52:38   1959s] [ DrvOpt                 ]      2   0:00:04.8  (   0.9 % )     0:00:04.8 /  0:00:05.7    1.2
[06/30 09:52:38   1959s] [ SimplifyNetlist        ]      1   0:00:02.6  (   0.5 % )     0:00:02.6 /  0:00:02.4    0.9
[06/30 09:52:38   1959s] [ AreaOpt                ]      2   0:00:08.1  (   1.5 % )     0:00:11.1 /  0:00:14.1    1.3
[06/30 09:52:38   1959s] [ ExcludedClockNetOpt    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.3
[06/30 09:52:38   1959s] [ ViewPruning            ]     10   0:00:02.0  (   0.4 % )     0:00:07.3 /  0:00:11.5    1.6
[06/30 09:52:38   1959s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.1 % )     0:00:41.7 /  0:00:54.9    1.3
[06/30 09:52:38   1959s] [ MetricReport           ]     12   0:00:04.9  (   0.9 % )     0:00:04.9 /  0:00:03.5    0.7
[06/30 09:52:38   1959s] [ DrvReport              ]      2   0:00:10.5  (   1.9 % )     0:00:10.5 /  0:00:02.5    0.2
[06/30 09:52:38   1959s] [ CongRefineRouteType    ]      2   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.6    0.8
[06/30 09:52:38   1959s] [ LocalWireReclaim       ]      1   0:00:00.5  (   0.1 % )     0:01:06.9 /  0:01:34.8    1.4
[06/30 09:52:38   1959s] [ SlackTraversorInit     ]      6   0:00:00.5  (   0.1 % )     0:00:01.3 /  0:00:01.2    1.0
[06/30 09:52:38   1959s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:52:38   1959s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:52:38   1959s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.1 % )     0:00:00.6 /  0:00:00.7    1.3
[06/30 09:52:38   1959s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:52:38   1959s] [ ReportTranViolation    ]      2   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/30 09:52:38   1959s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.5    1.3
[06/30 09:52:38   1959s] [ IncrReplace            ]      1   0:02:06.7  (  23.4 % )     0:02:26.3 /  0:04:05.8    1.7
[06/30 09:52:38   1959s] [ RefinePlace            ]      8   0:01:23.4  (  15.4 % )     0:01:23.4 /  0:01:57.6    1.4
[06/30 09:52:38   1959s] [ DetailPlaceInit        ]      4   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[06/30 09:52:38   1959s] [ CTS                    ]      1   0:00:49.4  (   9.1 % )     0:03:41.9 /  0:05:23.8    1.5
[06/30 09:52:38   1959s] [ EarlyGlobalRoute       ]      6   0:00:16.3  (   3.0 % )     0:00:16.3 /  0:00:17.8    1.1
[06/30 09:52:38   1959s] [ ExtractRC              ]      6   0:00:03.6  (   0.7 % )     0:00:03.6 /  0:00:03.4    0.9
[06/30 09:52:38   1959s] [ UpdateTimingGraph      ]      6   0:00:01.7  (   0.3 % )     0:01:10.8 /  0:01:57.3    1.7
[06/30 09:52:38   1959s] [ FullDelayCalc          ]      6   0:01:11.4  (  13.2 % )     0:01:11.9 /  0:01:59.6    1.7
[06/30 09:52:38   1959s] [ TimingUpdate           ]     29   0:00:42.0  (   7.8 % )     0:00:42.0 /  0:01:15.0    1.8
[06/30 09:52:38   1959s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.4    0.7
[06/30 09:52:38   1959s] [ GenerateReports        ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.3    0.8
[06/30 09:52:38   1959s] [ IncrTimingUpdate       ]      6   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[06/30 09:52:38   1959s] [ MISC                   ]          0:00:37.1  (   6.9 % )     0:00:37.1 /  0:00:22.0    0.6
[06/30 09:52:38   1959s] ---------------------------------------------------------------------------------------------
[06/30 09:52:38   1959s]  clock_opt_design #1 TOTAL          0:09:00.7  ( 100.0 % )     0:09:00.7 /  0:10:58.7    1.2
[06/30 09:52:38   1959s] ---------------------------------------------------------------------------------------------
[06/30 09:52:38   1959s] Ending "clock_opt_design" (total cpu=0:10:59, real=0:09:01, peak res=1890.6M, current mem=1390.1M)
[06/30 09:53:13   1964s] <CMD> timeDesign -postCTS
[06/30 09:53:13   1964s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:32:47.0/0:45:57.8 (0.7), mem = 4455.1M
[06/30 09:53:13   1964s] Info: 2 threads available for lower-level modules during optimization.
[06/30 09:53:13   1964s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4455.1M, EPOCH TIME: 1751291593.104371
[06/30 09:53:13   1964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:13   1964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:13   1964s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291593.104982
[06/30 09:53:13   1964s] Start to check current routing status for nets...
[06/30 09:53:13   1964s] All nets are already routed correctly.
[06/30 09:53:13   1964s] End to check current routing status for nets (mem=4455.1M)
[06/30 09:53:13   1964s] Effort level <high> specified for reg2reg path_group
[06/30 09:53:15   1967s] Cell fpga_top LLGs are deleted
[06/30 09:53:15   1967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:15   1967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:15   1967s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291595.267096
[06/30 09:53:15   1967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:15   1967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:15   1967s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4455.1M, EPOCH TIME: 1751291595.267916
[06/30 09:53:15   1967s] Max number of tech site patterns supported in site array is 256.
[06/30 09:53:15   1967s] Core basic site is CoreSite
[06/30 09:53:15   1967s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 09:53:15   1967s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 09:53:15   1967s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 09:53:15   1967s] SiteArray: use 3,309,568 bytes
[06/30 09:53:15   1967s] SiteArray: current memory after site array memory allocation 4455.1M
[06/30 09:53:15   1967s] SiteArray: FP blocked sites are writable
[06/30 09:53:15   1967s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4455.1M, EPOCH TIME: 1751291595.301813
[06/30 09:53:15   1967s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 09:53:15   1967s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.033, REAL:0.019, MEM:4455.1M, EPOCH TIME: 1751291595.320945
[06/30 09:53:15   1967s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 09:53:15   1967s] Atter site array init, number of instance map data is 0.
[06/30 09:53:15   1967s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.079, REAL:0.061, MEM:4455.1M, EPOCH TIME: 1751291595.329026
[06/30 09:53:15   1967s] 
[06/30 09:53:15   1967s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:53:15   1967s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:53:15   1967s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.094, REAL:0.076, MEM:4455.1M, EPOCH TIME: 1751291595.342787
[06/30 09:53:15   1967s] Cell fpga_top LLGs are deleted
[06/30 09:53:15   1967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:15   1967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:28   1974s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   167   |   N/A   |   167   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/30 09:53:28   1975s] Reported timing to dir ./timingReports
[06/30 09:53:28   1975s] Total CPU time: 11.1 sec
[06/30 09:53:28   1975s] Total Real time: 15.0 sec
[06/30 09:53:28   1975s] Total Memory Usage: 4455.097656 Mbytes
[06/30 09:53:28   1975s] Info: pop threads available for lower-level modules during optimization.
[06/30 09:53:28   1975s] *** timeDesign #2 [finish] () : cpu/real = 0:00:11.1/0:00:15.6 (0.7), totSession cpu/real = 0:32:58.1/0:46:13.4 (0.7), mem = 4455.1M
[06/30 09:53:28   1975s] 
[06/30 09:53:28   1975s] =============================================================================================
[06/30 09:53:28   1975s]  Final TAT Report : timeDesign #2                                               23.14-s088_1
[06/30 09:53:28   1975s] =============================================================================================
[06/30 09:53:28   1975s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:53:28   1975s] ---------------------------------------------------------------------------------------------
[06/30 09:53:28   1975s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:53:28   1975s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.1 % )     0:00:13.3 /  0:00:08.0    0.6
[06/30 09:53:28   1975s] [ DrvReport              ]      1   0:00:09.6  (  61.6 % )     0:00:09.6 /  0:00:01.6    0.2
[06/30 09:53:28   1975s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:05.8    1.9
[06/30 09:53:28   1975s] [ TimingUpdate           ]      1   0:00:03.1  (  19.9 % )     0:00:03.1 /  0:00:05.8    1.9
[06/30 09:53:28   1975s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:53:28   1975s] [ GenerateReports        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 09:53:28   1975s] [ MISC                   ]          0:00:02.3  (  15.0 % )     0:00:02.3 /  0:00:03.1    1.3
[06/30 09:53:28   1975s] ---------------------------------------------------------------------------------------------
[06/30 09:53:28   1975s]  timeDesign #2 TOTAL                0:00:15.6  ( 100.0 % )     0:00:15.6 /  0:00:11.1    0.7
[06/30 09:53:28   1975s] ---------------------------------------------------------------------------------------------
[06/30 09:53:28   1975s] <CMD> optDesign -postCTS
[06/30 09:53:28   1975s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1393.3M, totSessionCpu=0:32:58 **
[06/30 09:53:28   1975s] 
[06/30 09:53:28   1975s] Active Setup views: WORST_CASE 
[06/30 09:53:28   1975s] *** optDesign #1 [begin] () : totSession cpu/real = 0:32:58.2/0:46:13.5 (0.7), mem = 4455.1M
[06/30 09:53:28   1975s] Info: 2 threads available for lower-level modules during optimization.
[06/30 09:53:28   1975s] GigaOpt running with 2 threads.
[06/30 09:53:28   1975s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:32:58.2/0:46:13.5 (0.7), mem = 4455.1M
[06/30 09:53:28   1975s] **INFO: User settings:
[06/30 09:53:28   1975s] setDesignMode -process                                         130
[06/30 09:53:28   1975s] setExtractRCMode -coupling_c_th                                0.4
[06/30 09:53:28   1975s] setExtractRCMode -engine                                       preRoute
[06/30 09:53:28   1975s] setExtractRCMode -relative_c_th                                1
[06/30 09:53:28   1975s] setExtractRCMode -total_c_th                                   0
[06/30 09:53:28   1975s] setUsefulSkewMode -opt_skew_eco_route                          false
[06/30 09:53:28   1975s] setUsefulSkewMode -opt_skew_max_allowed_delay                  1
[06/30 09:53:28   1975s] setUsefulSkewMode -opt_skew_no_boundary                        false
[06/30 09:53:28   1975s] setDelayCalMode -enable_high_fanout                            true
[06/30 09:53:28   1975s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[06/30 09:53:28   1975s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[06/30 09:53:28   1975s] setDelayCalMode -engine                                        aae
[06/30 09:53:28   1975s] setDelayCalMode -ignoreNetLoad                                 false
[06/30 09:53:28   1975s] setDelayCalMode -socv_accuracy_mode                            low
[06/30 09:53:28   1975s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[06/30 09:53:28   1975s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[06/30 09:53:28   1975s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[06/30 09:53:28   1975s] setOptMode -opt_drv_margin                                     0
[06/30 09:53:28   1975s] setOptMode -opt_drv                                            true
[06/30 09:53:28   1975s] setOptMode -opt_resize_flip_flops                              true
[06/30 09:53:28   1975s] setOptMode -opt_preserve_all_sequential                        false
[06/30 09:53:28   1975s] setOptMode -opt_setup_target_slack                             0
[06/30 09:53:28   1975s] setPlaceMode -maxRouteLayer                                    7
[06/30 09:53:28   1975s] setPlaceMode -place_design_floorplan_mode                      false
[06/30 09:53:28   1975s] setPlaceMode -place_detail_check_route                         false
[06/30 09:53:28   1975s] setPlaceMode -place_detail_preserve_routing                    true
[06/30 09:53:28   1975s] setPlaceMode -place_detail_remove_affected_routing             false
[06/30 09:53:28   1975s] setPlaceMode -place_detail_swap_eeq_cells                      false
[06/30 09:53:28   1975s] setPlaceMode -place_global_clock_gate_aware                    true
[06/30 09:53:28   1975s] setPlaceMode -place_global_cong_effort                         auto
[06/30 09:53:28   1975s] setPlaceMode -place_global_ignore_scan                         true
[06/30 09:53:28   1975s] setPlaceMode -place_global_ignore_spare                        false
[06/30 09:53:28   1975s] setPlaceMode -place_global_module_aware_spare                  false
[06/30 09:53:28   1975s] setPlaceMode -place_global_place_io_pins                       false
[06/30 09:53:28   1975s] setPlaceMode -place_global_reorder_scan                        true
[06/30 09:53:28   1975s] setPlaceMode -powerDriven                                      false
[06/30 09:53:28   1975s] setPlaceMode -timingDriven                                     true
[06/30 09:53:28   1975s] setAnalysisMode -checkType                                     setup
[06/30 09:53:28   1975s] setAnalysisMode -clkSrcPath                                    true
[06/30 09:53:28   1975s] setAnalysisMode -clockPropagation                              sdcControl
[06/30 09:53:28   1975s] setAnalysisMode -skew                                          true
[06/30 09:53:28   1975s] setAnalysisMode -usefulSkew                                    true
[06/30 09:53:28   1975s] setAnalysisMode -virtualIPO                                    false
[06/30 09:53:28   1975s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[06/30 09:53:28   1975s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[06/30 09:53:28   1975s] 
[06/30 09:53:28   1975s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/30 09:53:30   1977s] Need call spDPlaceInit before registerPrioInstLoc.
[06/30 09:53:30   1977s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291610.781731
[06/30 09:53:30   1977s] Processing tracks to init pin-track alignment.
[06/30 09:53:30   1977s] z: 1, totalTracks: 1
[06/30 09:53:30   1977s] z: 3, totalTracks: 1
[06/30 09:53:30   1977s] z: 5, totalTracks: 1
[06/30 09:53:30   1977s] z: 7, totalTracks: 1
[06/30 09:53:30   1977s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:53:30   1977s] Cell fpga_top LLGs are deleted
[06/30 09:53:30   1977s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:30   1977s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:30   1977s] # Building fpga_top llgBox search-tree.
[06/30 09:53:30   1977s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291610.858036
[06/30 09:53:30   1977s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:30   1977s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:30   1977s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4455.1M, EPOCH TIME: 1751291610.859769
[06/30 09:53:30   1977s] Max number of tech site patterns supported in site array is 256.
[06/30 09:53:30   1977s] Core basic site is CoreSite
[06/30 09:53:30   1977s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:53:30   1977s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:53:30   1977s] Fast DP-INIT is on for default
[06/30 09:53:30   1977s] Keep-away cache is enable on metals: 1-7
[06/30 09:53:30   1977s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 09:53:30   1977s] Atter site array init, number of instance map data is 0.
[06/30 09:53:30   1977s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.038, REAL:0.034, MEM:4455.1M, EPOCH TIME: 1751291610.893817
[06/30 09:53:30   1977s] 
[06/30 09:53:30   1977s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:53:30   1977s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:53:30   1977s] OPERPROF:     Starting CMU at level 3, MEM:4455.1M, EPOCH TIME: 1751291610.905016
[06/30 09:53:30   1977s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:4455.1M, EPOCH TIME: 1751291610.912035
[06/30 09:53:30   1977s] 
[06/30 09:53:30   1977s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 09:53:30   1977s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.064, REAL:0.062, MEM:4455.1M, EPOCH TIME: 1751291610.920464
[06/30 09:53:30   1977s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291610.920928
[06/30 09:53:30   1977s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:4455.1M, EPOCH TIME: 1751291610.923239
[06/30 09:53:30   1978s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4455.1MB).
[06/30 09:53:30   1978s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.178, MEM:4455.1M, EPOCH TIME: 1751291610.959378
[06/30 09:53:30   1978s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291610.959781
[06/30 09:53:30   1978s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:30   1978s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:31   1978s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:31   1978s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:53:31   1978s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.115, REAL:0.072, MEM:4455.1M, EPOCH TIME: 1751291611.032033
[06/30 09:53:31   1978s] 
[06/30 09:53:31   1978s] Creating Lib Analyzer ...
[06/30 09:53:31   1978s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:53:31   1978s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:53:31   1978s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:53:31   1978s] 
[06/30 09:53:31   1978s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:53:32   1979s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:02 mem=4455.1M
[06/30 09:53:32   1979s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:02 mem=4455.1M
[06/30 09:53:32   1979s] Creating Lib Analyzer, finished. 
[06/30 09:53:32   1979s] Effort level <high> specified for reg2reg path_group
[06/30 09:53:38   1990s] Info: IPO magic value 0x87C9BEEF.
[06/30 09:53:38   1990s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[06/30 09:53:38   1990s]       SynthesisEngine workers will not check out additional licenses.
[06/30 09:54:42   1990s] **INFO: Using Advanced Metric Collection system.
[06/30 09:54:42   1990s] **optDesign ... cpu = 0:00:15, real = 0:01:14, mem = 1405.0M, totSessionCpu=0:33:14 **
[06/30 09:54:42   1990s] #optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 1}
[06/30 09:54:42   1990s] *** optDesign -postCTS ***
[06/30 09:54:42   1990s] DRC Margin: user margin 0.0; extra margin 0.2
[06/30 09:54:42   1990s] Hold Target Slack: user slack 0
[06/30 09:54:42   1990s] Setup Target Slack: user slack 0; extra slack 0.0
[06/30 09:54:42   1990s] setUsefulSkewMode -opt_skew_eco_route false
[06/30 09:54:43   1990s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291683.167292
[06/30 09:54:43   1990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:43   1990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:54:43   1990s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:54:43   1990s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.076, REAL:0.099, MEM:4455.1M, EPOCH TIME: 1751291683.266563
[06/30 09:54:43   1990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:43   1990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:43   1990s] Multi-VT timing optimization disabled based on library information.
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:54:43   1990s] Deleting Lib Analyzer.
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] TimeStamp Deleting Cell Server End ...
[06/30 09:54:43   1990s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:54:43   1990s] Summary for sequential cells identification: 
[06/30 09:54:43   1990s]   Identified SBFF number: 3
[06/30 09:54:43   1990s]   Identified MBFF number: 0
[06/30 09:54:43   1990s]   Identified SB Latch number: 5
[06/30 09:54:43   1990s]   Identified MB Latch number: 0
[06/30 09:54:43   1990s]   Not identified SBFF number: 0
[06/30 09:54:43   1990s]   Not identified MBFF number: 0
[06/30 09:54:43   1990s]   Not identified SB Latch number: 0
[06/30 09:54:43   1990s]   Not identified MB Latch number: 0
[06/30 09:54:43   1990s]   Number of sequential cells which are not FFs: 2
[06/30 09:54:43   1990s]  Visiting view : WORST_CASE
[06/30 09:54:43   1990s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:54:43   1990s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:54:43   1990s]  Visiting view : Best_CASE
[06/30 09:54:43   1990s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:54:43   1990s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:54:43   1990s] TLC MultiMap info (StdDelay):
[06/30 09:54:43   1990s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:54:43   1990s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:54:43   1990s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:54:43   1990s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:54:43   1990s]  Setting StdDelay to: 25.6ps
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:54:43   1990s] 
[06/30 09:54:43   1990s] TimeStamp Deleting Cell Server End ...
[06/30 09:54:44   1991s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4455.1M, EPOCH TIME: 1751291684.313437
[06/30 09:54:44   1991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:44   1991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:44   1991s] Cell fpga_top LLGs are deleted
[06/30 09:54:44   1991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:44   1991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:44   1991s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291684.313782
[06/30 09:54:44   1991s] Start to check current routing status for nets...
[06/30 09:54:44   1991s] All nets are already routed correctly.
[06/30 09:54:44   1991s] End to check current routing status for nets (mem=4455.1M)
[06/30 09:54:44   1991s] 
[06/30 09:54:44   1991s] Creating Lib Analyzer ...
[06/30 09:54:44   1991s] 
[06/30 09:54:44   1991s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 09:54:44   1991s] Summary for sequential cells identification: 
[06/30 09:54:44   1991s]   Identified SBFF number: 3
[06/30 09:54:44   1991s]   Identified MBFF number: 0
[06/30 09:54:44   1991s]   Identified SB Latch number: 5
[06/30 09:54:44   1991s]   Identified MB Latch number: 0
[06/30 09:54:44   1991s]   Not identified SBFF number: 0
[06/30 09:54:44   1991s]   Not identified MBFF number: 0
[06/30 09:54:44   1991s]   Not identified SB Latch number: 0
[06/30 09:54:44   1991s]   Not identified MB Latch number: 0
[06/30 09:54:44   1991s]   Number of sequential cells which are not FFs: 2
[06/30 09:54:44   1991s]  Visiting view : WORST_CASE
[06/30 09:54:44   1991s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 09:54:44   1991s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 09:54:44   1991s]  Visiting view : Best_CASE
[06/30 09:54:44   1991s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 09:54:44   1991s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 09:54:44   1991s] TLC MultiMap info (StdDelay):
[06/30 09:54:44   1991s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 09:54:44   1991s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 09:54:44   1991s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 09:54:44   1991s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 09:54:44   1991s]  Setting StdDelay to: 25.6ps
[06/30 09:54:44   1991s] 
[06/30 09:54:44   1991s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 09:54:44   1991s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:54:44   1991s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:54:44   1991s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:54:44   1991s] 
[06/30 09:54:44   1991s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:54:45   1992s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:16 mem=4455.1M
[06/30 09:54:45   1992s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:16 mem=4455.1M
[06/30 09:54:45   1992s] Creating Lib Analyzer, finished. 
[06/30 09:54:45   1992s] #optDebug: Start CG creation (mem=4455.1M)
[06/30 09:54:45   1992s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:54:45   1992s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:54:45   1992s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:54:45   1992s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:54:46   1993s] ToF 969.8460um
[06/30 09:54:46   1993s] (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgPrt (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgEgp (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgPbk (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgNrb(cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgObs (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgCon (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s]  ...processing cgPdm (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:46   1993s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=4455.1M)
[06/30 09:54:47   1994s] Compute RC Scale Done ...
[06/30 09:54:47   1994s] Cell fpga_top LLGs are deleted
[06/30 09:54:47   1994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:47   1994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:47   1994s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291687.849000
[06/30 09:54:47   1994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:47   1994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:47   1994s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4455.1M, EPOCH TIME: 1751291687.850926
[06/30 09:54:47   1994s] Max number of tech site patterns supported in site array is 256.
[06/30 09:54:47   1994s] Core basic site is CoreSite
[06/30 09:54:47   1994s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:54:47   1994s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:54:47   1994s] Fast DP-INIT is on for default
[06/30 09:54:47   1994s] Atter site array init, number of instance map data is 0.
[06/30 09:54:47   1994s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.057, REAL:0.059, MEM:4455.1M, EPOCH TIME: 1751291687.909542
[06/30 09:54:47   1994s] 
[06/30 09:54:47   1994s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:54:47   1994s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:54:47   1994s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.073, REAL:0.075, MEM:4455.1M, EPOCH TIME: 1751291687.923703
[06/30 09:54:47   1994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:47   1994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2006s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 09:54:56   2006s] **optDesign ... cpu = 0:00:31, real = 0:01:28, mem = 1472.6M, totSessionCpu=0:33:30 **
[06/30 09:54:56   2006s] Begin: Collecting metrics
[06/30 09:54:56   2006s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[06/30 09:54:56   2006s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1479.1M, current mem=1472.6M)

[06/30 09:54:56   2006s] End: Collecting metrics
[06/30 09:54:56   2006s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:31.6/0:01:27.7 (0.4), totSession cpu/real = 0:33:29.8/0:47:41.2 (0.7), mem = 4455.1M
[06/30 09:54:56   2006s] 
[06/30 09:54:56   2006s] =============================================================================================
[06/30 09:54:56   2006s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.14-s088_1
[06/30 09:54:56   2006s] =============================================================================================
[06/30 09:54:56   2006s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:54:56   2006s] ---------------------------------------------------------------------------------------------
[06/30 09:54:56   2006s] [ ViewPruning            ]      2   0:00:00.8  (   0.9 % )     0:00:07.2 /  0:00:10.5    1.5
[06/30 09:54:56   2006s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.2 % )     0:00:08.3 /  0:00:11.9    1.4
[06/30 09:54:56   2006s] [ MetricReport           ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.8
[06/30 09:54:56   2006s] [ DrvReport              ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:01.0    1.4
[06/30 09:54:56   2006s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.2
[06/30 09:54:56   2006s] [ LibAnalyzerInit        ]      2   0:00:01.9  (   2.2 % )     0:00:01.9 /  0:00:01.8    1.0
[06/30 09:54:56   2006s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:54:56   2006s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:00.9    0.9
[06/30 09:54:56   2006s] [ ChannelGraphInit       ]      1   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:00.9    0.9
[06/30 09:54:56   2006s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:54:56   2006s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 09:54:56   2006s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:07.2 /  0:00:10.5    1.5
[06/30 09:54:56   2006s] [ TimingUpdate           ]      3   0:00:11.3  (  12.9 % )     0:00:11.3 /  0:00:18.1    1.6
[06/30 09:54:56   2006s] [ TimingReport           ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 09:54:56   2006s] [ MISC                   ]          0:01:11.0  (  81.0 % )     0:01:11.0 /  0:00:08.2    0.1
[06/30 09:54:56   2006s] ---------------------------------------------------------------------------------------------
[06/30 09:54:56   2006s]  InitOpt #1 TOTAL                   0:01:27.7  ( 100.0 % )     0:01:27.7 /  0:00:31.6    0.4
[06/30 09:54:56   2006s] ---------------------------------------------------------------------------------------------
[06/30 09:54:56   2006s] ** INFO : this run is activating low effort ccoptDesign flow
[06/30 09:54:56   2006s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:54:56   2006s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:33:30 mem=4455.1M
[06/30 09:54:56   2006s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291696.436786
[06/30 09:54:56   2006s] Processing tracks to init pin-track alignment.
[06/30 09:54:56   2006s] z: 1, totalTracks: 1
[06/30 09:54:56   2006s] z: 3, totalTracks: 1
[06/30 09:54:56   2006s] z: 5, totalTracks: 1
[06/30 09:54:56   2006s] z: 7, totalTracks: 1
[06/30 09:54:56   2006s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:54:56   2006s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291696.491085
[06/30 09:54:56   2006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2006s] 
[06/30 09:54:56   2006s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:54:56   2006s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:54:56   2006s] 
[06/30 09:54:56   2006s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:54:56   2006s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.074, REAL:0.086, MEM:4455.1M, EPOCH TIME: 1751291696.576637
[06/30 09:54:56   2006s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291696.576790
[06/30 09:54:56   2006s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291696.576984
[06/30 09:54:56   2006s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:54:56   2006s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.138, REAL:0.152, MEM:4455.1M, EPOCH TIME: 1751291696.588712
[06/30 09:54:56   2007s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:33:30 mem=4455.1M
[06/30 09:54:56   2007s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291696.703280
[06/30 09:54:56   2007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:54:56   2007s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.121, REAL:0.077, MEM:4455.1M, EPOCH TIME: 1751291696.780127
[06/30 09:54:56   2007s] OPTC: m4 20.0 40.0 [ 40.0 20.0 50.0 ]
[06/30 09:54:56   2007s] OPTC: view 40.0 [ 0.0500 ]
[06/30 09:55:04   2018s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[06/30 09:55:09   2028s] #optDebug: fT-E <X 2 0 0 1>
[06/30 09:55:09   2028s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[06/30 09:55:10   2029s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -128.0 -useBottleneckAnalyzer -drvRatio 0.4
[06/30 09:55:10   2029s] Begin: GigaOpt Route Type Constraints Refinement
[06/30 09:55:10   2029s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:33:52.1/0:47:55.6 (0.7), mem = 4455.1M
[06/30 09:55:10   2029s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.17
[06/30 09:55:10   2029s] ### Creating RouteCongInterface, started
[06/30 09:55:10   2029s] {MMLU 0 1 28945}
[06/30 09:55:10   2029s] [oiLAM] Zs 7, 8
[06/30 09:55:10   2029s] ### Creating LA Mngr. totSessionCpu=0:33:52 mem=4455.1M
[06/30 09:55:10   2029s] ### Creating LA Mngr, finished. totSessionCpu=0:33:52 mem=4455.1M
[06/30 09:55:11   2029s] 
[06/30 09:55:11   2029s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:55:11   2029s] 
[06/30 09:55:11   2029s] #optDebug: {0, 1.000}
[06/30 09:55:11   2029s] ### Creating RouteCongInterface, finished
[06/30 09:55:11   2029s] Updated routing constraints on 0 nets.
[06/30 09:55:11   2029s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.17
[06/30 09:55:11   2029s] Bottom Preferred Layer:
[06/30 09:55:11   2029s] +---------------+------------+----------+
[06/30 09:55:11   2029s] |     Layer     |    CLK     |   Rule   |
[06/30 09:55:11   2029s] +---------------+------------+----------+
[06/30 09:55:11   2029s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:55:11   2029s] +---------------+------------+----------+
[06/30 09:55:11   2029s] Via Pillar Rule:
[06/30 09:55:11   2029s]     None
[06/30 09:55:11   2029s] Finished writing unified metrics of routing constraints.
[06/30 09:55:11   2029s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.0), totSession cpu/real = 0:33:52.5/0:47:55.9 (0.7), mem = 4455.1M
[06/30 09:55:11   2029s] 
[06/30 09:55:11   2029s] =============================================================================================
[06/30 09:55:11   2029s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.14-s088_1
[06/30 09:55:11   2029s] =============================================================================================
[06/30 09:55:11   2029s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:11   2029s] ---------------------------------------------------------------------------------------------
[06/30 09:55:11   2029s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  85.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/30 09:55:11   2029s] [ MISC                   ]          0:00:00.0  (  14.4 % )     0:00:00.0 /  0:00:00.1    1.5
[06/30 09:55:11   2029s] ---------------------------------------------------------------------------------------------
[06/30 09:55:11   2029s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.0
[06/30 09:55:11   2029s] ---------------------------------------------------------------------------------------------
[06/30 09:55:11   2029s] End: GigaOpt Route Type Constraints Refinement
[06/30 09:55:11   2029s] Begin: Collecting metrics
[06/30 09:55:11   2029s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:01  |        4455 |      |     |
 ----------------------------------------------------------------------------------------- 
[06/30 09:55:11   2029s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1473.8M, current mem=1473.8M)

[06/30 09:55:11   2029s] End: Collecting metrics
[06/30 09:55:11   2029s] Deleting Lib Analyzer.
[06/30 09:55:11   2029s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:33:52.8/0:47:56.2 (0.7), mem = 4455.1M
[06/30 09:55:11   2029s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:55:11   2029s] Info: 71 io nets excluded
[06/30 09:55:11   2029s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:55:11   2030s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:55:11   2030s] ### Creating LA Mngr. totSessionCpu=0:33:53 mem=4455.1M
[06/30 09:55:11   2030s] ### Creating LA Mngr, finished. totSessionCpu=0:33:53 mem=4455.1M
[06/30 09:55:11   2030s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/30 09:55:11   2030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.18
[06/30 09:55:11   2030s] 
[06/30 09:55:11   2030s] Creating Lib Analyzer ...
[06/30 09:55:11   2030s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:55:11   2030s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:55:11   2030s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:55:11   2030s] 
[06/30 09:55:11   2030s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:55:12   2031s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:54 mem=4455.1M
[06/30 09:55:12   2031s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:54 mem=4455.1M
[06/30 09:55:12   2031s] Creating Lib Analyzer, finished. 
[06/30 09:55:12   2031s] 
[06/30 09:55:12   2031s] Active Setup views: WORST_CASE 
[06/30 09:55:13   2031s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291713.059194
[06/30 09:55:13   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:13   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:13   2031s] 
[06/30 09:55:13   2031s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:13   2031s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:13   2031s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.047, REAL:0.045, MEM:4455.1M, EPOCH TIME: 1751291713.103962
[06/30 09:55:13   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:13   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:13   2031s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:55:13   2031s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:55:13   2031s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:55:13   2031s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:33:54 mem=4455.1M
[06/30 09:55:13   2031s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291713.139004
[06/30 09:55:13   2031s] Processing tracks to init pin-track alignment.
[06/30 09:55:13   2031s] z: 1, totalTracks: 1
[06/30 09:55:13   2031s] z: 3, totalTracks: 1
[06/30 09:55:13   2031s] z: 5, totalTracks: 1
[06/30 09:55:13   2031s] z: 7, totalTracks: 1
[06/30 09:55:13   2031s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:55:13   2031s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291713.186488
[06/30 09:55:13   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:13   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:13   2031s] 
[06/30 09:55:13   2031s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:13   2031s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:13   2031s] 
[06/30 09:55:13   2031s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:55:13   2031s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.055, REAL:0.054, MEM:4455.1M, EPOCH TIME: 1751291713.240150
[06/30 09:55:13   2031s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291713.240327
[06/30 09:55:13   2031s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291713.240790
[06/30 09:55:13   2031s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:55:13   2031s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.115, MEM:4455.1M, EPOCH TIME: 1751291713.253601
[06/30 09:55:13   2031s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:55:13   2031s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:55:13   2031s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:33:55 mem=4455.1M
[06/30 09:55:13   2031s] ### Creating RouteCongInterface, started
[06/30 09:55:13   2031s] 
[06/30 09:55:13   2031s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:55:13   2031s] 
[06/30 09:55:13   2031s] #optDebug: {0, 1.000}
[06/30 09:55:13   2031s] ### Creating RouteCongInterface, finished
[06/30 09:55:13   2031s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:13   2031s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:13   2031s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:13   2031s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:13   2031s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:13   2031s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:13   2031s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:13   2031s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:13   2032s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4455.1M, EPOCH TIME: 1751291713.706975
[06/30 09:55:13   2032s] Found 0 hard placement blockage before merging.
[06/30 09:55:13   2032s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291713.707855
[06/30 09:55:13   2032s] 
[06/30 09:55:13   2032s] Netlist preparation processing... 
[06/30 09:55:14   2032s] Removed 0 instance
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: ccff_tail[0] is an undriven net with 3 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__0__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__0__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__2__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cbx_1__2__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cby_0__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cby_0__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cby_1__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cby_1__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cby_2__1__0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: cby_2__1__1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_2_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_clb_3_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_io_left_0_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (IMPOPT-7098):	WARNING: grid_io_left_1_ccff_tail[0] is an undriven net with 1 fanouts.
[06/30 09:55:14   2032s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[06/30 09:55:14   2032s] To increase the message display limit, refer to the product command reference manual.
[06/30 09:55:14   2032s] *info: Marking 0 isolation instances dont touch
[06/30 09:55:14   2032s] *info: Marking 0 level shifter instances dont touch
[06/30 09:55:14   2032s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].
[06/30 09:55:14   2032s] **ERROR: (IMPESI-2221):	No driver pad_pReset/gpin/p2c is found in the delay stage for net pReset[0].
[06/30 09:55:14   2032s] Dumping Information for Job ...
[06/30 09:55:14   2032s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].

[06/30 09:55:14   2032s] Dumping Information for Job ...
[06/30 09:55:14   2032s] **ERROR: (IMPESI-2221):	No driver pad_pReset/gpin/p2c is found in the delay stage for net pReset[0].

[06/30 09:55:14   2032s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:55:14   2032s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:55:14   2032s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291714.136234
[06/30 09:55:14   2032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:55:14   2032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:14   2032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:14   2032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:14   2032s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.180, REAL:0.185, MEM:4455.1M, EPOCH TIME: 1751291714.321288
[06/30 09:55:14   2032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.18
[06/30 09:55:14   2032s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:33:55.6/0:47:59.0 (0.7), mem = 4455.1M
[06/30 09:55:14   2032s] 
[06/30 09:55:14   2032s] =============================================================================================
[06/30 09:55:14   2032s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.14-s088_1
[06/30 09:55:14   2032s] =============================================================================================
[06/30 09:55:14   2032s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:14   2032s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2032s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  35.3 % )     0:00:01.0 /  0:00:01.0    1.0
[06/30 09:55:14   2032s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2032s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:55:14   2032s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.2    1.0
[06/30 09:55:14   2032s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.3    1.2
[06/30 09:55:14   2032s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2032s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[06/30 09:55:14   2032s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.1
[06/30 09:55:14   2032s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/30 09:55:14   2032s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2032s] [ MISC                   ]          0:00:01.1  (  38.0 % )     0:00:01.1 /  0:00:00.9    0.9
[06/30 09:55:14   2032s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2032s]  SimplifyNetlist #1 TOTAL           0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[06/30 09:55:14   2032s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2032s] Begin: Collecting metrics
[06/30 09:55:14   2032s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:01  |        4455 |      |     |
| simplify_netlist      |       |     |             | 0:00:03  |        4455 |      |     |
 ----------------------------------------------------------------------------------------- 
[06/30 09:55:14   2032s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1473.8M, current mem=1468.8M)

[06/30 09:55:14   2032s] End: Collecting metrics
[06/30 09:55:14   2032s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:33:56.0/0:47:59.5 (0.7), mem = 4455.1M
[06/30 09:55:14   2032s] *** Starting optimizing excluded clock nets MEM= 4455.1M) ***
[06/30 09:55:14   2032s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4455.1M) ***
[06/30 09:55:14   2032s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:33:56.0/0:47:59.5 (0.7), mem = 4455.1M
[06/30 09:55:14   2032s] 
[06/30 09:55:14   2032s] =============================================================================================
[06/30 09:55:14   2032s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.14-s088_1
[06/30 09:55:14   2032s] =============================================================================================
[06/30 09:55:14   2032s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:14   2032s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2032s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2032s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2032s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2032s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2032s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:33:56.0/0:47:59.5 (0.7), mem = 4455.1M
[06/30 09:55:14   2032s] *** Starting optimizing excluded clock nets MEM= 4455.1M) ***
[06/30 09:55:14   2033s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4455.1M) ***
[06/30 09:55:14   2033s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.6), totSession cpu/real = 0:33:56.0/0:47:59.5 (0.7), mem = 4455.1M
[06/30 09:55:14   2033s] 
[06/30 09:55:14   2033s] =============================================================================================
[06/30 09:55:14   2033s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.14-s088_1
[06/30 09:55:14   2033s] =============================================================================================
[06/30 09:55:14   2033s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:14   2033s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2033s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2033s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2033s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:14   2033s] ---------------------------------------------------------------------------------------------
[06/30 09:55:14   2033s] Begin: Collecting metrics
[06/30 09:55:15   2033s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |       |     |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:01  |        4455 |      |     |
 ------------------------------------------------------------------------------------------- 
[06/30 09:55:15   2033s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1469.0M, current mem=1469.0M)

[06/30 09:55:15   2033s] End: Collecting metrics
[06/30 09:55:15   2033s] Info: Done creating the CCOpt slew target map.
[06/30 09:55:15   2033s] Begin: GigaOpt high fanout net optimization
[06/30 09:55:15   2033s] GigaOpt HFN: use maxLocalDensity 1.2
[06/30 09:55:15   2033s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/30 09:55:15   2033s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:33:56.4/0:48:00.0 (0.7), mem = 4455.1M
[06/30 09:55:15   2033s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:55:15   2033s] Info: 71 io nets excluded
[06/30 09:55:15   2033s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:55:15   2033s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:55:15   2033s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.19
[06/30 09:55:15   2033s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:55:15   2033s] 
[06/30 09:55:15   2033s] Active Setup views: WORST_CASE 
[06/30 09:55:15   2033s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291715.916181
[06/30 09:55:15   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:15   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:15   2033s] 
[06/30 09:55:15   2033s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:15   2033s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:15   2033s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.040, REAL:0.040, MEM:4455.1M, EPOCH TIME: 1751291715.955919
[06/30 09:55:15   2034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:15   2034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:15   2034s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:55:15   2034s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:55:15   2034s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:55:15   2034s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:33:57 mem=4455.1M
[06/30 09:55:15   2034s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291715.991161
[06/30 09:55:15   2034s] Processing tracks to init pin-track alignment.
[06/30 09:55:15   2034s] z: 1, totalTracks: 1
[06/30 09:55:15   2034s] z: 3, totalTracks: 1
[06/30 09:55:15   2034s] z: 5, totalTracks: 1
[06/30 09:55:15   2034s] z: 7, totalTracks: 1
[06/30 09:55:15   2034s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:55:16   2034s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291716.043512
[06/30 09:55:16   2034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:16   2034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:16   2034s] 
[06/30 09:55:16   2034s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:16   2034s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:16   2034s] 
[06/30 09:55:16   2034s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:55:16   2034s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.047, MEM:4455.1M, EPOCH TIME: 1751291716.090290
[06/30 09:55:16   2034s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291716.090462
[06/30 09:55:16   2034s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291716.090736
[06/30 09:55:16   2034s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4455.1MB).
[06/30 09:55:16   2034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.107, MEM:4455.1M, EPOCH TIME: 1751291716.098600
[06/30 09:55:16   2034s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:55:16   2034s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:55:16   2034s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:33:57 mem=4455.1M
[06/30 09:55:16   2034s] ### Creating RouteCongInterface, started
[06/30 09:55:16   2034s] 
[06/30 09:55:16   2034s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:55:16   2034s] 
[06/30 09:55:16   2034s] #optDebug: {0, 1.000}
[06/30 09:55:16   2034s] ### Creating RouteCongInterface, finished
[06/30 09:55:16   2034s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:16   2034s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:16   2034s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:16   2034s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:16   2034s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:16   2034s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:16   2034s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:16   2034s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:55:17   2035s] AoF 5883.6330um
[06/30 09:55:17   2036s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:55:17   2036s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 798597, Stn-len 0
[06/30 09:55:17   2036s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:55:17   2036s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291717.599722
[06/30 09:55:17   2036s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:17   2036s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:17   2036s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:17   2036s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:17   2036s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.151, REAL:0.097, MEM:4455.1M, EPOCH TIME: 1751291717.697048
[06/30 09:55:17   2036s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.19
[06/30 09:55:17   2036s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:02.5 (1.2), totSession cpu/real = 0:33:59.3/0:48:02.4 (0.7), mem = 4455.1M
[06/30 09:55:17   2036s] 
[06/30 09:55:17   2036s] =============================================================================================
[06/30 09:55:17   2036s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.14-s088_1
[06/30 09:55:17   2036s] =============================================================================================
[06/30 09:55:17   2036s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:17   2036s] ---------------------------------------------------------------------------------------------
[06/30 09:55:17   2036s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:17   2036s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.7 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:55:17   2036s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:55:17   2036s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:17   2036s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.5
[06/30 09:55:17   2036s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:55:17   2036s] [ MISC                   ]          0:00:01.9  (  76.2 % )     0:00:01.9 /  0:00:02.2    1.2
[06/30 09:55:17   2036s] ---------------------------------------------------------------------------------------------
[06/30 09:55:17   2036s]  DrvOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.9    1.2
[06/30 09:55:17   2036s] ---------------------------------------------------------------------------------------------
[06/30 09:55:17   2036s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/30 09:55:17   2036s] End: GigaOpt high fanout net optimization
[06/30 09:55:18   2037s] Number of setup views: 1
[06/30 09:55:18   2037s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:55:18   2037s] Deleting Lib Analyzer.
[06/30 09:55:18   2037s] Begin: GigaOpt Global Optimization
[06/30 09:55:18   2037s] *info: use new DP (enabled)
[06/30 09:55:18   2037s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/30 09:55:18   2037s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:55:18   2037s] Info: 71 io nets excluded
[06/30 09:55:18   2037s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:55:18   2037s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:55:18   2037s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:34:00.5/0:48:03.7 (0.7), mem = 4455.1M
[06/30 09:55:18   2037s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.20
[06/30 09:55:18   2037s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 09:55:18   2037s] 
[06/30 09:55:18   2037s] Creating Lib Analyzer ...
[06/30 09:55:19   2037s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:55:19   2037s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:55:19   2037s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:55:19   2037s] 
[06/30 09:55:19   2037s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:55:19   2038s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:01 mem=4455.1M
[06/30 09:55:20   2038s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:01 mem=4455.1M
[06/30 09:55:20   2038s] Creating Lib Analyzer, finished. 
[06/30 09:55:20   2038s] 
[06/30 09:55:20   2038s] Active Setup views: WORST_CASE 
[06/30 09:55:20   2038s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291720.164185
[06/30 09:55:20   2038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:20   2038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:20   2038s] 
[06/30 09:55:20   2038s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:20   2038s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:20   2038s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.048, REAL:0.184, MEM:4455.1M, EPOCH TIME: 1751291720.348414
[06/30 09:55:20   2038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:20   2038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:20   2038s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:55:20   2038s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:55:20   2038s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/30 09:55:20   2038s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:02 mem=4455.1M
[06/30 09:55:20   2038s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291720.387804
[06/30 09:55:20   2038s] Processing tracks to init pin-track alignment.
[06/30 09:55:20   2038s] z: 1, totalTracks: 1
[06/30 09:55:20   2038s] z: 3, totalTracks: 1
[06/30 09:55:20   2038s] z: 5, totalTracks: 1
[06/30 09:55:20   2038s] z: 7, totalTracks: 1
[06/30 09:55:20   2038s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:55:20   2038s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291720.441009
[06/30 09:55:20   2038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:20   2038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:20   2038s] 
[06/30 09:55:20   2038s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:20   2038s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:20   2038s] 
[06/30 09:55:20   2038s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:55:20   2038s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.043, MEM:4455.1M, EPOCH TIME: 1751291720.484216
[06/30 09:55:20   2038s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291720.486274
[06/30 09:55:20   2038s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291720.486919
[06/30 09:55:20   2038s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:55:20   2038s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.110, MEM:4455.1M, EPOCH TIME: 1751291720.498208
[06/30 09:55:20   2038s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:55:20   2039s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:55:20   2039s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:02 mem=4455.1M
[06/30 09:55:20   2039s] ### Creating RouteCongInterface, started
[06/30 09:55:20   2039s] 
[06/30 09:55:20   2039s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:55:20   2039s] 
[06/30 09:55:20   2039s] #optDebug: {0, 1.000}
[06/30 09:55:20   2039s] ### Creating RouteCongInterface, finished
[06/30 09:55:20   2039s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:20   2039s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:20   2039s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:20   2039s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:20   2039s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:20   2039s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:20   2039s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:20   2039s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:21   2039s] *info: 71 io nets excluded
[06/30 09:55:21   2040s] *info: 2 clock nets excluded
[06/30 09:55:21   2040s] *info: 70 multi-driver nets excluded.
[06/30 09:55:21   2040s] *info: 29639 no-driver nets excluded.
[06/30 09:55:21   2040s] *info: 1 net with fixed/cover wires excluded.
[06/30 09:55:22   2040s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4455.1M, EPOCH TIME: 1751291722.111220
[06/30 09:55:22   2040s] Found 0 hard placement blockage before merging.
[06/30 09:55:22   2040s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291722.112376
[06/30 09:55:22   2040s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/30 09:55:22   2040s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:55:22   2040s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[06/30 09:55:22   2040s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:55:22   2040s] |   0.000|   0.000|   33.79%|   0:00:00.0| 4455.1M|WORST_CASE|       NA| NA                                                 |
[06/30 09:55:22   2040s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/30 09:55:22   2040s] 
[06/30 09:55:22   2040s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4455.1M) ***
[06/30 09:55:22   2040s] 
[06/30 09:55:22   2040s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4455.1M) ***
[06/30 09:55:22   2040s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:55:22   2040s] Bottom Preferred Layer:
[06/30 09:55:22   2040s] +---------------+------------+----------+
[06/30 09:55:22   2040s] |     Layer     |    CLK     |   Rule   |
[06/30 09:55:22   2040s] +---------------+------------+----------+
[06/30 09:55:22   2040s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:55:22   2040s] +---------------+------------+----------+
[06/30 09:55:22   2040s] Via Pillar Rule:
[06/30 09:55:22   2040s]     None
[06/30 09:55:22   2040s] Finished writing unified metrics of routing constraints.
[06/30 09:55:22   2040s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/30 09:55:22   2040s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 798597, Stn-len 0
[06/30 09:55:22   2041s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:55:22   2041s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291722.703432
[06/30 09:55:22   2041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:55:22   2041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:22   2041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:22   2041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:22   2041s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.154, REAL:0.111, MEM:4455.1M, EPOCH TIME: 1751291722.814058
[06/30 09:55:22   2041s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.20
[06/30 09:55:22   2041s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.7/0:00:03.9 (1.0), totSession cpu/real = 0:34:04.2/0:48:07.5 (0.7), mem = 4455.1M
[06/30 09:55:22   2041s] 
[06/30 09:55:22   2041s] =============================================================================================
[06/30 09:55:22   2041s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.14-s088_1
[06/30 09:55:22   2041s] =============================================================================================
[06/30 09:55:22   2041s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:22   2041s] ---------------------------------------------------------------------------------------------
[06/30 09:55:22   2041s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:55:22   2041s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  26.4 % )     0:00:01.0 /  0:00:01.0    0.9
[06/30 09:55:22   2041s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:22   2041s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.2 % )     0:00:00.4 /  0:00:00.5    1.3
[06/30 09:55:22   2041s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.4
[06/30 09:55:22   2041s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:55:22   2041s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:22   2041s] [ TransformInit          ]      1   0:00:01.2  (  30.1 % )     0:00:01.2 /  0:00:01.0    0.9
[06/30 09:55:22   2041s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:55:22   2041s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[06/30 09:55:22   2041s] [ MISC                   ]          0:00:00.8  (  21.9 % )     0:00:00.8 /  0:00:00.6    0.7
[06/30 09:55:22   2041s] ---------------------------------------------------------------------------------------------
[06/30 09:55:22   2041s]  GlobalOpt #1 TOTAL                 0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.7    1.0
[06/30 09:55:22   2041s] ---------------------------------------------------------------------------------------------
[06/30 09:55:22   2041s] End: GigaOpt Global Optimization
[06/30 09:55:22   2041s] Begin: Collecting metrics
[06/30 09:55:23   2041s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:55:23   2041s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1472.4M, current mem=1464.4M)

[06/30 09:55:23   2041s] End: Collecting metrics
[06/30 09:55:23   2041s] *** Timing Is met
[06/30 09:55:23   2041s] *** Check timing (0:00:00.0)
[06/30 09:55:23   2041s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:55:23   2041s] Deleting Lib Analyzer.
[06/30 09:55:23   2041s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[06/30 09:55:23   2041s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:55:23   2041s] Info: 71 io nets excluded
[06/30 09:55:23   2041s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:55:23   2041s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:55:23   2041s] ### Creating LA Mngr. totSessionCpu=0:34:05 mem=4455.1M
[06/30 09:55:23   2041s] ### Creating LA Mngr, finished. totSessionCpu=0:34:05 mem=4455.1M
[06/30 09:55:23   2041s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/30 09:55:23   2041s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291723.531267
[06/30 09:55:23   2041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2041s] 
[06/30 09:55:23   2041s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:23   2041s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:23   2041s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.076, REAL:0.093, MEM:4455.1M, EPOCH TIME: 1751291723.624433
[06/30 09:55:23   2041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2041s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291723.719516
[06/30 09:55:23   2041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2041s] 
[06/30 09:55:23   2041s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:23   2041s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:23   2041s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.045, MEM:4455.1M, EPOCH TIME: 1751291723.765005
[06/30 09:55:23   2042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2042s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:55:23   2042s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:55:23   2042s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:55:23   2042s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:05 mem=4455.1M
[06/30 09:55:23   2042s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291723.797529
[06/30 09:55:23   2042s] Processing tracks to init pin-track alignment.
[06/30 09:55:23   2042s] z: 1, totalTracks: 1
[06/30 09:55:23   2042s] z: 3, totalTracks: 1
[06/30 09:55:23   2042s] z: 5, totalTracks: 1
[06/30 09:55:23   2042s] z: 7, totalTracks: 1
[06/30 09:55:23   2042s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:55:23   2042s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291723.836167
[06/30 09:55:23   2042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:23   2042s] 
[06/30 09:55:23   2042s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:23   2042s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:23   2042s] 
[06/30 09:55:23   2042s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:55:23   2042s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.041, MEM:4455.1M, EPOCH TIME: 1751291723.877528
[06/30 09:55:23   2042s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291723.878414
[06/30 09:55:23   2042s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291723.879073
[06/30 09:55:23   2042s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:55:23   2042s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:4455.1M, EPOCH TIME: 1751291723.888564
[06/30 09:55:23   2042s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:55:24   2042s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:55:24   2042s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:05 mem=4471.1M
[06/30 09:55:24   2042s] Begin: Area Reclaim Optimization
[06/30 09:55:24   2042s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:34:05.4/0:48:08.9 (0.7), mem = 4471.1M
[06/30 09:55:24   2042s] 
[06/30 09:55:24   2042s] Creating Lib Analyzer ...
[06/30 09:55:24   2042s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:55:24   2042s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:55:24   2042s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:55:24   2042s] 
[06/30 09:55:24   2042s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:55:25   2043s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:06 mem=4471.1M
[06/30 09:55:25   2043s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:06 mem=4471.1M
[06/30 09:55:25   2043s] Creating Lib Analyzer, finished. 
[06/30 09:55:25   2043s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.21
[06/30 09:55:25   2043s] 
[06/30 09:55:25   2043s] Active Setup views: WORST_CASE 
[06/30 09:55:25   2043s] [LDM::Info] TotalInstCnt at InitDesignMc2: 23487
[06/30 09:55:25   2043s] ### Creating RouteCongInterface, started
[06/30 09:55:25   2043s] 
[06/30 09:55:25   2043s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:55:25   2043s] 
[06/30 09:55:25   2043s] #optDebug: {0, 1.000}
[06/30 09:55:25   2043s] ### Creating RouteCongInterface, finished
[06/30 09:55:25   2043s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:25   2043s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:25   2043s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:25   2043s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:25   2043s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:25   2043s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:25   2043s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:25   2043s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:25   2043s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4471.1M, EPOCH TIME: 1751291725.457820
[06/30 09:55:25   2043s] Found 0 hard placement blockage before merging.
[06/30 09:55:25   2043s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291725.458639
[06/30 09:55:25   2044s] Reclaim Optimization WNS Slack 0.077  TNS Slack 0.000 Density 33.79
[06/30 09:55:25   2044s] +---------+---------+--------+--------+------------+--------+
[06/30 09:55:25   2044s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/30 09:55:25   2044s] +---------+---------+--------+--------+------------+--------+
[06/30 09:55:25   2044s] |   33.79%|        -|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:55:26   2045s] |   33.79%|        0|   0.077|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:55:26   2045s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:55:26   2045s] |   33.79%|        0|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:55:27   2046s] |   33.79%|        0|   0.077|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:55:28   2048s] |   33.79%|        0|   0.077|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:55:28   2048s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:55:28   2048s] |   33.79%|        0|   0.077|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:55:28   2048s] +---------+---------+--------+--------+------------+--------+
[06/30 09:55:28   2048s] Reclaim Optimization End WNS Slack 0.077  TNS Slack 0.000 Density 33.79
[06/30 09:55:28   2048s] 
[06/30 09:55:28   2048s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/30 09:55:28   2048s] --------------------------------------------------------------
[06/30 09:55:28   2048s] |                                   | Total     | Sequential |
[06/30 09:55:28   2048s] --------------------------------------------------------------
[06/30 09:55:28   2048s] | Num insts resized                 |       0  |       0    |
[06/30 09:55:28   2048s] | Num insts undone                  |       0  |       0    |
[06/30 09:55:28   2048s] | Num insts Downsized               |       0  |       0    |
[06/30 09:55:28   2048s] | Num insts Samesized               |       0  |       0    |
[06/30 09:55:28   2048s] | Num insts Upsized                 |       0  |       0    |
[06/30 09:55:28   2048s] | Num multiple commits+uncommits    |       0  |       -    |
[06/30 09:55:28   2048s] --------------------------------------------------------------
[06/30 09:55:28   2048s] Bottom Preferred Layer:
[06/30 09:55:28   2048s] +---------------+------------+----------+
[06/30 09:55:28   2048s] |     Layer     |    CLK     |   Rule   |
[06/30 09:55:28   2048s] +---------------+------------+----------+
[06/30 09:55:28   2048s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:55:28   2048s] +---------------+------------+----------+
[06/30 09:55:28   2048s] Via Pillar Rule:
[06/30 09:55:28   2048s]     None
[06/30 09:55:28   2048s] Finished writing unified metrics of routing constraints.
[06/30 09:55:28   2048s] 
[06/30 09:55:28   2048s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/30 09:55:28   2048s] End: Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:04.0) **
[06/30 09:55:28   2048s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:55:28   2048s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 23487
[06/30 09:55:28   2048s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.21
[06/30 09:55:28   2048s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.9/0:00:04.7 (1.3), totSession cpu/real = 0:34:11.4/0:48:13.5 (0.7), mem = 4471.1M
[06/30 09:55:28   2048s] 
[06/30 09:55:28   2048s] =============================================================================================
[06/30 09:55:28   2048s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.14-s088_1
[06/30 09:55:28   2048s] =============================================================================================
[06/30 09:55:28   2048s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:28   2048s] ---------------------------------------------------------------------------------------------
[06/30 09:55:28   2048s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:55:28   2048s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  21.4 % )     0:00:01.0 /  0:00:01.0    1.0
[06/30 09:55:28   2048s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:28   2048s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.1    0.9
[06/30 09:55:28   2048s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:55:28   2048s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:28   2048s] [ OptimizationStep       ]      1   0:00:01.3  (  27.5 % )     0:00:03.0 /  0:00:04.3    1.4
[06/30 09:55:28   2048s] [ OptSingleIteration     ]      5   0:00:00.2  (   3.5 % )     0:00:01.8 /  0:00:03.1    1.8
[06/30 09:55:28   2048s] [ OptGetWeight           ]     48   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/30 09:55:28   2048s] [ OptEval                ]     48   0:00:01.6  (  33.6 % )     0:00:01.6 /  0:00:03.0    1.9
[06/30 09:55:28   2048s] [ OptCommit              ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:28   2048s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:28   2048s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/30 09:55:28   2048s] [ MISC                   ]          0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.1
[06/30 09:55:28   2048s] ---------------------------------------------------------------------------------------------
[06/30 09:55:28   2048s]  AreaOpt #1 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:05.9    1.3
[06/30 09:55:28   2048s] ---------------------------------------------------------------------------------------------
[06/30 09:55:28   2048s] Executing incremental physical updates
[06/30 09:55:28   2048s] Executing incremental physical updates
[06/30 09:55:28   2048s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:55:28   2048s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291728.801205
[06/30 09:55:28   2048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:55:28   2048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:28   2048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:28   2048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:28   2048s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.122, REAL:0.080, MEM:4455.1M, EPOCH TIME: 1751291728.880855
[06/30 09:55:28   2048s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=4455.10M, totSessionCpu=0:34:12).
[06/30 09:55:28   2048s] Begin: Collecting metrics
[06/30 09:55:29   2048s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 | 0:00:06  |        4455 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:55:29   2048s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1466.5M, current mem=1466.5M)

[06/30 09:55:29   2048s] End: Collecting metrics
[06/30 09:55:30   2049s] Deleting Lib Analyzer.
[06/30 09:55:30   2049s] **INFO: Flow update: Design timing is met.
[06/30 09:55:30   2049s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 09:55:30   2049s] **INFO: Flow update: Design timing is met.
[06/30 09:55:30   2050s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[06/30 09:55:30   2050s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:55:30   2050s] Info: 71 io nets excluded
[06/30 09:55:30   2050s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:55:30   2050s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:55:30   2050s] ### Creating LA Mngr. totSessionCpu=0:34:13 mem=4455.1M
[06/30 09:55:30   2050s] ### Creating LA Mngr, finished. totSessionCpu=0:34:13 mem=4455.1M
[06/30 09:55:30   2050s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291730.967200
[06/30 09:55:30   2050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:30   2050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:31   2050s] 
[06/30 09:55:31   2050s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:31   2050s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:31   2050s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.081, REAL:0.134, MEM:4455.1M, EPOCH TIME: 1751291731.100995
[06/30 09:55:31   2050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:31   2050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:31   2050s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:55:31   2050s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:55:31   2050s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:55:31   2050s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:14 mem=4455.1M
[06/30 09:55:31   2050s] OPERPROF: Starting DPlace-Init at level 1, MEM:4455.1M, EPOCH TIME: 1751291731.162405
[06/30 09:55:31   2050s] Processing tracks to init pin-track alignment.
[06/30 09:55:31   2050s] z: 1, totalTracks: 1
[06/30 09:55:31   2050s] z: 3, totalTracks: 1
[06/30 09:55:31   2050s] z: 5, totalTracks: 1
[06/30 09:55:31   2050s] z: 7, totalTracks: 1
[06/30 09:55:31   2050s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:55:31   2050s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291731.215280
[06/30 09:55:31   2050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:31   2050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:31   2050s] 
[06/30 09:55:31   2050s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:31   2050s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:31   2050s] 
[06/30 09:55:31   2050s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:55:31   2050s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.040, REAL:0.039, MEM:4455.1M, EPOCH TIME: 1751291731.254187
[06/30 09:55:31   2050s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4455.1M, EPOCH TIME: 1751291731.254407
[06/30 09:55:31   2050s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4455.1M, EPOCH TIME: 1751291731.254982
[06/30 09:55:31   2050s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:55:31   2050s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.107, MEM:4455.1M, EPOCH TIME: 1751291731.269845
[06/30 09:55:31   2050s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:55:31   2051s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:55:31   2051s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:14 mem=4471.1M
[06/30 09:55:31   2051s] Begin: Area Reclaim Optimization
[06/30 09:55:31   2051s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:34:14.0/0:48:16.2 (0.7), mem = 4471.1M
[06/30 09:55:31   2051s] 
[06/30 09:55:31   2051s] Creating Lib Analyzer ...
[06/30 09:55:31   2051s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 09:55:31   2051s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 09:55:31   2051s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 09:55:31   2051s] 
[06/30 09:55:31   2051s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:55:32   2051s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:15 mem=4471.1M
[06/30 09:55:32   2051s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:15 mem=4471.1M
[06/30 09:55:32   2051s] Creating Lib Analyzer, finished. 
[06/30 09:55:32   2051s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.22
[06/30 09:55:32   2052s] 
[06/30 09:55:32   2052s] Active Setup views: WORST_CASE 
[06/30 09:55:32   2052s] [LDM::Info] TotalInstCnt at InitDesignMc2: 23487
[06/30 09:55:32   2052s] ### Creating RouteCongInterface, started
[06/30 09:55:32   2052s] 
[06/30 09:55:32   2052s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:55:32   2052s] 
[06/30 09:55:32   2052s] #optDebug: {0, 1.000}
[06/30 09:55:32   2052s] ### Creating RouteCongInterface, finished
[06/30 09:55:32   2052s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:32   2052s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:32   2052s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:32   2052s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:32   2052s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:32   2052s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:55:32   2052s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:55:32   2052s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:55:32   2052s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4471.1M, EPOCH TIME: 1751291732.812923
[06/30 09:55:32   2052s] Found 0 hard placement blockage before merging.
[06/30 09:55:32   2052s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291732.813830
[06/30 09:55:33   2052s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 33.79
[06/30 09:55:33   2052s] +---------+---------+--------+--------+------------+--------+
[06/30 09:55:33   2052s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/30 09:55:33   2052s] +---------+---------+--------+--------+------------+--------+
[06/30 09:55:33   2052s] |   33.79%|        -|   0.051|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:55:33   2053s] |   33.79%|        0|   0.051|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:55:34   2054s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:55:34   2054s] |   33.79%|        0|   0.051|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:55:34   2055s] |   33.79%|        0|   0.051|   0.000|   0:00:00.0| 4471.1M|
[06/30 09:55:35   2056s] |   33.79%|        0|   0.051|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:55:35   2056s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/30 09:55:35   2056s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[06/30 09:55:36   2056s] |   33.79%|        0|   0.051|   0.000|   0:00:01.0| 4471.1M|
[06/30 09:55:36   2057s] +---------+---------+--------+--------+------------+--------+
[06/30 09:55:36   2057s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 33.79
[06/30 09:55:36   2057s] 
[06/30 09:55:36   2057s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/30 09:55:36   2057s] --------------------------------------------------------------
[06/30 09:55:36   2057s] |                                   | Total     | Sequential |
[06/30 09:55:36   2057s] --------------------------------------------------------------
[06/30 09:55:36   2057s] | Num insts resized                 |       0  |       0    |
[06/30 09:55:36   2057s] | Num insts undone                  |       0  |       0    |
[06/30 09:55:36   2057s] | Num insts Downsized               |       0  |       0    |
[06/30 09:55:36   2057s] | Num insts Samesized               |       0  |       0    |
[06/30 09:55:36   2057s] | Num insts Upsized                 |       0  |       0    |
[06/30 09:55:36   2057s] | Num multiple commits+uncommits    |       0  |       -    |
[06/30 09:55:36   2057s] --------------------------------------------------------------
[06/30 09:55:36   2057s] Bottom Preferred Layer:
[06/30 09:55:36   2057s] +---------------+------------+----------+
[06/30 09:55:36   2057s] |     Layer     |    CLK     |   Rule   |
[06/30 09:55:36   2057s] +---------------+------------+----------+
[06/30 09:55:36   2057s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:55:36   2057s] +---------------+------------+----------+
[06/30 09:55:36   2057s] Via Pillar Rule:
[06/30 09:55:36   2057s]     None
[06/30 09:55:36   2057s] Finished writing unified metrics of routing constraints.
[06/30 09:55:36   2057s] 
[06/30 09:55:36   2057s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/30 09:55:36   2057s] End: Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:05.0) **
[06/30 09:55:36   2057s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4487.1M, EPOCH TIME: 1751291736.310867
[06/30 09:55:36   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:55:36   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:36   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:36   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:36   2057s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.164, REAL:0.149, MEM:4487.1M, EPOCH TIME: 1751291736.459831
[06/30 09:55:36   2057s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4487.1M, EPOCH TIME: 1751291736.465584
[06/30 09:55:36   2057s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4487.1M, EPOCH TIME: 1751291736.467081
[06/30 09:55:36   2057s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4487.1M, EPOCH TIME: 1751291736.526991
[06/30 09:55:36   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:36   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:36   2057s] 
[06/30 09:55:36   2057s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:36   2057s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:36   2057s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.045, REAL:0.044, MEM:4487.1M, EPOCH TIME: 1751291736.570572
[06/30 09:55:36   2057s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4487.1M, EPOCH TIME: 1751291736.570841
[06/30 09:55:36   2057s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4487.1M, EPOCH TIME: 1751291736.571075
[06/30 09:55:36   2057s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4487.1M, EPOCH TIME: 1751291736.583541
[06/30 09:55:36   2057s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:4487.1M, EPOCH TIME: 1751291736.584533
[06/30 09:55:36   2057s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.116, REAL:0.119, MEM:4487.1M, EPOCH TIME: 1751291736.585733
[06/30 09:55:36   2057s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.118, REAL:0.120, MEM:4487.1M, EPOCH TIME: 1751291736.585841
[06/30 09:55:36   2057s] TDRefine: refinePlace mode is spiral
[06/30 09:55:36   2057s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:55:36   2057s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.11
[06/30 09:55:36   2057s] OPERPROF: Starting Refine-Place at level 1, MEM:4487.1M, EPOCH TIME: 1751291736.589756
[06/30 09:55:36   2057s] *** Starting refinePlace (0:34:20 mem=4487.1M) ***
[06/30 09:55:36   2057s] Total net bbox length = 5.452e+05 (2.575e+05 2.877e+05) (ext = 6.785e+04)
[06/30 09:55:36   2057s] 
[06/30 09:55:36   2057s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:36   2057s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:36   2057s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:55:36   2057s] Set min layer with default ( 2 )
[06/30 09:55:36   2057s] Set max layer with default ( 127 )
[06/30 09:55:36   2057s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:55:36   2057s] Min route layer (adjusted) = 2
[06/30 09:55:36   2057s] Max route layer (adjusted) = 7
[06/30 09:55:36   2057s] Set min layer with default ( 2 )
[06/30 09:55:36   2057s] Set max layer with default ( 127 )
[06/30 09:55:36   2057s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:55:36   2057s] Min route layer (adjusted) = 2
[06/30 09:55:36   2057s] Max route layer (adjusted) = 7
[06/30 09:55:36   2057s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4487.1M, EPOCH TIME: 1751291736.792765
[06/30 09:55:36   2057s] Starting refinePlace ...
[06/30 09:55:36   2057s] Set min layer with default ( 2 )
[06/30 09:55:36   2057s] Set max layer with default ( 127 )
[06/30 09:55:36   2057s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:55:36   2057s] Min route layer (adjusted) = 2
[06/30 09:55:36   2057s] Max route layer (adjusted) = 7
[06/30 09:55:36   2057s] One DDP V2 for no tweak run.
[06/30 09:55:37   2057s] 
[06/30 09:55:37   2057s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:55:37   2057s] 
[06/30 09:55:37   2057s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:55:38   2060s] 
[06/30 09:55:38   2060s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:55:38   2060s] 
[06/30 09:55:38   2060s]  Info: 0 filler has been deleted!
[06/30 09:55:38   2060s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:55:38   2060s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[06/30 09:55:38   2060s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:55:38   2060s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=4455.1MB) @(0:34:21 - 0:34:23).
[06/30 09:55:38   2060s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:55:38   2060s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:55:38   2060s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4455.1MB
[06/30 09:55:38   2060s] Statistics of distance of Instance movement in refine placement:
[06/30 09:55:38   2060s]   maximum (X+Y) =         0.00 um
[06/30 09:55:38   2060s]   mean    (X+Y) =         0.00 um
[06/30 09:55:38   2060s] Summary Report:
[06/30 09:55:38   2060s] Instances move: 0 (out of 23403 movable)
[06/30 09:55:38   2060s] Instances flipped: 0
[06/30 09:55:38   2060s] Mean displacement: 0.00 um
[06/30 09:55:38   2060s] Max displacement: 0.00 um 
[06/30 09:55:38   2060s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:55:38   2060s] Total instances moved : 0
[06/30 09:55:38   2060s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.807, REAL:1.928, MEM:4455.1M, EPOCH TIME: 1751291738.720870
[06/30 09:55:38   2060s] Total net bbox length = 5.452e+05 (2.575e+05 2.877e+05) (ext = 6.785e+04)
[06/30 09:55:38   2060s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4455.1MB
[06/30 09:55:38   2060s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=4455.1MB) @(0:34:20 - 0:34:23).
[06/30 09:55:38   2060s] *** Finished refinePlace (0:34:23 mem=4455.1M) ***
[06/30 09:55:38   2060s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.11
[06/30 09:55:38   2060s] OPERPROF: Finished Refine-Place at level 1, CPU:2.993, REAL:2.179, MEM:4455.1M, EPOCH TIME: 1751291738.768743
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 09:55:38   2060s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:55:39   2060s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291739.266906
[06/30 09:55:39   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:55:39   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:39   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:39   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:39   2060s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.116, REAL:0.078, MEM:4471.1M, EPOCH TIME: 1751291739.344792
[06/30 09:55:39   2060s] *** maximum move = 0.00 um ***
[06/30 09:55:39   2060s] *** Finished re-routing un-routed nets (4471.1M) ***
[06/30 09:55:39   2060s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpin/p2c is found in the delay stage for net ccff_head[0].
[06/30 09:55:39   2060s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
[06/30 09:55:39   2061s] OPERPROF: Starting DPlace-Init at level 1, MEM:4471.1M, EPOCH TIME: 1751291739.487384
[06/30 09:55:39   2061s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4471.1M, EPOCH TIME: 1751291739.583665
[06/30 09:55:39   2061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:39   2061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:39   2061s] 
[06/30 09:55:39   2061s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:39   2061s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:39   2061s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.090, REAL:0.099, MEM:4471.1M, EPOCH TIME: 1751291739.682793
[06/30 09:55:39   2061s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4471.1M, EPOCH TIME: 1751291739.687979
[06/30 09:55:39   2061s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4471.1M, EPOCH TIME: 1751291739.688285
[06/30 09:55:39   2061s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4471.1M, EPOCH TIME: 1751291739.730495
[06/30 09:55:39   2061s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291739.731756
[06/30 09:55:39   2061s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.185, REAL:0.249, MEM:4471.1M, EPOCH TIME: 1751291739.736037
[06/30 09:55:39   2061s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:55:39   2061s] 
[06/30 09:55:39   2061s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4471.1M) ***
[06/30 09:55:39   2061s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:55:39   2061s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 23487
[06/30 09:55:39   2061s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.22
[06/30 09:55:39   2061s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:10.5/0:00:08.5 (1.2), totSession cpu/real = 0:34:24.5/0:48:24.7 (0.7), mem = 4471.1M
[06/30 09:55:39   2061s] 
[06/30 09:55:39   2061s] =============================================================================================
[06/30 09:55:39   2061s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.14-s088_1
[06/30 09:55:39   2061s] =============================================================================================
[06/30 09:55:39   2061s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:55:39   2061s] ---------------------------------------------------------------------------------------------
[06/30 09:55:39   2061s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:55:39   2061s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  11.5 % )     0:00:01.0 /  0:00:00.9    1.0
[06/30 09:55:39   2061s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:39   2061s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 09:55:39   2061s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.3    1.1
[06/30 09:55:39   2061s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:39   2061s] [ OptimizationStep       ]      1   0:00:01.5  (  17.2 % )     0:00:03.2 /  0:00:04.4    1.4
[06/30 09:55:39   2061s] [ OptSingleIteration     ]      5   0:00:00.2  (   2.0 % )     0:00:01.7 /  0:00:03.1    1.8
[06/30 09:55:39   2061s] [ OptGetWeight           ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[06/30 09:55:39   2061s] [ OptEval                ]     48   0:00:01.5  (  18.2 % )     0:00:01.5 /  0:00:02.9    1.9
[06/30 09:55:39   2061s] [ OptCommit              ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:39   2061s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:55:39   2061s] [ RefinePlace            ]      1   0:00:03.6  (  42.7 % )     0:00:03.7 /  0:00:04.5    1.2
[06/30 09:55:39   2061s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[06/30 09:55:39   2061s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[06/30 09:55:39   2061s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.2
[06/30 09:55:39   2061s] ---------------------------------------------------------------------------------------------
[06/30 09:55:39   2061s]  AreaOpt #2 TOTAL                   0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:10.5    1.2
[06/30 09:55:39   2061s] ---------------------------------------------------------------------------------------------
[06/30 09:55:39   2061s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:55:39   2061s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291739.952192
[06/30 09:55:39   2061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:39   2061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:40   2061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:40   2061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:40   2061s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.156, REAL:0.144, MEM:4455.1M, EPOCH TIME: 1751291740.096585
[06/30 09:55:40   2061s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:09, mem=4455.10M, totSessionCpu=0:34:25).
[06/30 09:55:40   2061s] Begin: Collecting metrics
[06/30 09:55:40   2061s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 | 0:00:06  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.149 |         0 |        0 |       33.79 | 0:00:10  |        4455 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:55:40   2061s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1471.3M, current mem=1471.3M)

[06/30 09:55:40   2061s] End: Collecting metrics
[06/30 09:55:40   2062s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:34:25.1/0:48:25.3 (0.7), mem = 4455.1M
[06/30 09:55:40   2062s] Starting local wire reclaim
[06/30 09:55:40   2062s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4455.1M, EPOCH TIME: 1751291740.651252
[06/30 09:55:40   2062s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751291740.652019
[06/30 09:55:40   2062s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4455.1M, EPOCH TIME: 1751291740.652329
[06/30 09:55:40   2062s] Processing tracks to init pin-track alignment.
[06/30 09:55:40   2062s] z: 1, totalTracks: 1
[06/30 09:55:40   2062s] z: 3, totalTracks: 1
[06/30 09:55:40   2062s] z: 5, totalTracks: 1
[06/30 09:55:40   2062s] z: 7, totalTracks: 1
[06/30 09:55:40   2062s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:55:40   2062s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4455.1M, EPOCH TIME: 1751291740.746899
[06/30 09:55:40   2062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:40   2062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:55:40   2062s] 
[06/30 09:55:40   2062s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:40   2062s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:40   2062s] 
[06/30 09:55:40   2062s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:55:40   2062s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.061, REAL:0.068, MEM:4455.1M, EPOCH TIME: 1751291740.814778
[06/30 09:55:40   2062s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4455.1M, EPOCH TIME: 1751291740.815186
[06/30 09:55:40   2062s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291740.815450
[06/30 09:55:40   2062s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4455.1MB).
[06/30 09:55:40   2062s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.182, MEM:4455.1M, EPOCH TIME: 1751291740.834177
[06/30 09:55:40   2062s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.140, REAL:0.184, MEM:4455.1M, EPOCH TIME: 1751291740.835629
[06/30 09:55:40   2062s] TDRefine: refinePlace mode is spiral
[06/30 09:55:40   2062s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 09:55:40   2062s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.12
[06/30 09:55:40   2062s] OPERPROF:   Starting Refine-Place at level 2, MEM:4455.1M, EPOCH TIME: 1751291740.847373
[06/30 09:55:40   2062s] *** Starting refinePlace (0:34:25 mem=4455.1M) ***
[06/30 09:55:40   2062s] Total net bbox length = 5.452e+05 (2.575e+05 2.877e+05) (ext = 6.785e+04)
[06/30 09:55:40   2062s] 
[06/30 09:55:40   2062s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:55:40   2062s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:55:41   2062s] Set min layer with default ( 2 )
[06/30 09:55:41   2062s] Set max layer with default ( 127 )
[06/30 09:55:41   2062s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:55:41   2062s] Min route layer (adjusted) = 2
[06/30 09:55:41   2062s] Max route layer (adjusted) = 7
[06/30 09:55:41   2062s] Set min layer with default ( 2 )
[06/30 09:55:41   2062s] Set max layer with default ( 127 )
[06/30 09:55:41   2062s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:55:41   2062s] Min route layer (adjusted) = 2
[06/30 09:55:41   2062s] Max route layer (adjusted) = 7
[06/30 09:55:41   2062s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4455.1M, EPOCH TIME: 1751291741.022370
[06/30 09:55:41   2062s] Starting refinePlace ...
[06/30 09:55:41   2062s] Set min layer with default ( 2 )
[06/30 09:55:41   2062s] Set max layer with default ( 127 )
[06/30 09:55:41   2062s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:55:41   2062s] Min route layer (adjusted) = 2
[06/30 09:55:41   2062s] Max route layer (adjusted) = 7
[06/30 09:55:41   2062s] One DDP V2 for no tweak run.
[06/30 09:55:41   2062s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4455.1M, EPOCH TIME: 1751291741.071771
[06/30 09:55:41   2062s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4455.1M, EPOCH TIME: 1751291741.311306
[06/30 09:55:41   2062s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4455.1M, EPOCH TIME: 1751291741.318155
[06/30 09:55:41   2062s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291741.318370
[06/30 09:55:41   2062s] MP Top (23403): mp=1.050. U=0.338.
[06/30 09:55:41   2062s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.022, REAL:0.024, MEM:4455.1M, EPOCH TIME: 1751291741.334810
[06/30 09:55:41   2062s] [Pin padding] pin density ratio 0.45
[06/30 09:55:41   2062s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4455.1M, EPOCH TIME: 1751291741.340704
[06/30 09:55:41   2062s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4455.1M, EPOCH TIME: 1751291741.341046
[06/30 09:55:41   2062s] OPERPROF:             Starting InitSKP at level 7, MEM:4455.1M, EPOCH TIME: 1751291741.342027
[06/30 09:55:41   2062s] no activity file in design. spp won't run.
[06/30 09:55:41   2062s] no activity file in design. spp won't run.
[06/30 09:55:44   2068s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[06/30 09:55:44   2068s] SKP cleared!
[06/30 09:55:44   2068s] OPERPROF:             Finished InitSKP at level 7, CPU:5.378, REAL:3.148, MEM:4487.1M, EPOCH TIME: 1751291744.490014
[06/30 09:55:44   2068s] **WARN: AAE based timing driven is off.
[06/30 09:55:44   2068s] Init TDGP AAE failed.
[06/30 09:55:44   2068s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:5.379, REAL:3.149, MEM:4487.1M, EPOCH TIME: 1751291744.490191
[06/30 09:55:44   2068s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:5.379, REAL:3.150, MEM:4487.1M, EPOCH TIME: 1751291744.490243
[06/30 09:55:44   2068s] Build timing info failed.
[06/30 09:55:44   2068s] AAE Timing clean up.
[06/30 09:55:44   2068s] Tweakage: fix icg 1, fix clk 0.
[06/30 09:55:44   2068s] Tweakage: density cost 1, scale 0.4.
[06/30 09:55:44   2068s] Tweakage: activity cost 0, scale 1.0.
[06/30 09:55:44   2068s] Tweakage: congestion cost on, scale 1.0.
[06/30 09:55:44   2068s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4487.1M, EPOCH TIME: 1751291744.490393
[06/30 09:55:44   2068s] Cut to 3 partitions.
[06/30 09:55:44   2068s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4487.1M, EPOCH TIME: 1751291744.596238
[06/30 09:55:46   2071s] Tweakage swap 263 pairs.
[06/30 09:55:51   2077s] Tweakage swap 388 pairs.
[06/30 09:55:52   2079s] Tweakage swap 216 pairs.
[06/30 09:55:56   2084s] Tweakage swap 273 pairs.
[06/30 09:55:58   2087s] Tweakage swap 43 pairs.
[06/30 09:56:02   2092s] Tweakage swap 25 pairs.
[06/30 09:56:05   2095s] Tweakage swap 20 pairs.
[06/30 09:56:08   2099s] Tweakage swap 24 pairs.
[06/30 09:56:11   2103s] Tweakage swap 7 pairs.
[06/30 09:56:16   2108s] Tweakage swap 8 pairs.
[06/30 09:56:18   2111s] Tweakage swap 1 pairs.
[06/30 09:56:22   2115s] Tweakage swap 0 pairs.
[06/30 09:56:25   2119s] Tweakage swap 159 pairs.
[06/30 09:56:30   2123s] Tweakage swap 283 pairs.
[06/30 09:56:32   2126s] Tweakage swap 123 pairs.
[06/30 09:56:34   2129s] Tweakage swap 185 pairs.
[06/30 09:56:34   2129s] Cleanup congestion map
[06/30 09:56:34   2129s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:34   2129s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:34   2129s] High layer ICDP is OFF.
[06/30 09:56:34   2129s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:34   2129s] Starting Early Global Route supply map. mem = 4487.1M
[06/30 09:56:34   2129s] (I)      Initializing eGR engine (regular)
[06/30 09:56:34   2129s] Set min layer with default ( 2 )
[06/30 09:56:34   2129s] Set max layer with default ( 127 )
[06/30 09:56:34   2129s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:56:34   2129s] Min route layer (adjusted) = 2
[06/30 09:56:34   2129s] Max route layer (adjusted) = 7
[06/30 09:56:34   2129s] (I)      clean place blk overflow:
[06/30 09:56:34   2129s] (I)      H : enabled 1.00 0
[06/30 09:56:34   2129s] (I)      V : enabled 1.00 0
[06/30 09:56:34   2129s] (I)      Initializing eGR engine (regular)
[06/30 09:56:34   2129s] Set min layer with default ( 2 )
[06/30 09:56:34   2129s] Set max layer with default ( 127 )
[06/30 09:56:34   2129s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:56:34   2129s] Min route layer (adjusted) = 2
[06/30 09:56:34   2129s] Max route layer (adjusted) = 7
[06/30 09:56:34   2129s] (I)      clean place blk overflow:
[06/30 09:56:34   2129s] (I)      H : enabled 1.00 0
[06/30 09:56:34   2129s] (I)      V : enabled 1.00 0
[06/30 09:56:34   2129s] (I)      Started Early Global Route kernel ( Curr Mem: 4.16 MB )
[06/30 09:56:34   2129s] (I)      Running eGR Regular flow
[06/30 09:56:34   2129s] (I)      # wire layers (front) : 8
[06/30 09:56:34   2129s] (I)      # wire layers (back)  : 0
[06/30 09:56:34   2129s] (I)      min wire layer : 1
[06/30 09:56:34   2129s] (I)      max wire layer : 7
[06/30 09:56:34   2129s] (I)      # cut layers (front) : 7
[06/30 09:56:34   2129s] (I)      # cut layers (back)  : 0
[06/30 09:56:34   2129s] (I)      min cut layer : 1
[06/30 09:56:34   2129s] (I)      max cut layer : 6
[06/30 09:56:34   2129s] (I)      ================================= Layers =================================
[06/30 09:56:34   2129s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:56:34   2129s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/30 09:56:34   2129s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:56:34   2129s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/30 09:56:34   2129s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:56:34   2129s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:56:34   2129s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/30 09:56:34   2129s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/30 09:56:34   2129s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/30 09:56:34   2129s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/30 09:56:34   2129s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/30 09:56:34   2129s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:56:34   2129s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/30 09:56:34   2129s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/30 09:56:34   2129s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/30 09:56:34   2129s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/30 09:56:34   2129s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/30 09:56:35   2130s] Finished Early Global Route supply map. mem = 4487.1M
[06/30 09:56:35   2130s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:35   2130s] icdp demand smooth ratio : 0.725581
[06/30 09:56:35   2130s] Cleanup congestion map
[06/30 09:56:35   2130s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:36   2132s] Cleanup congestion map
[06/30 09:56:36   2132s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:36   2132s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:36   2132s] High layer ICDP is OFF.
[06/30 09:56:36   2132s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:36   2132s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:36   2132s] icdp demand smooth ratio : 0.725362
[06/30 09:56:36   2132s] Cleanup congestion map
[06/30 09:56:36   2132s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:37   2133s] Cleanup congestion map
[06/30 09:56:37   2133s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:37   2133s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:37   2133s] High layer ICDP is OFF.
[06/30 09:56:37   2133s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:37   2133s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:37   2133s] icdp demand smooth ratio : 0.725297
[06/30 09:56:37   2133s] Cleanup congestion map
[06/30 09:56:37   2133s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:38   2134s] Cleanup congestion map
[06/30 09:56:38   2134s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:38   2134s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:38   2135s] High layer ICDP is OFF.
[06/30 09:56:38   2135s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:38   2135s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:38   2135s] icdp demand smooth ratio : 0.725253
[06/30 09:56:38   2135s] Cleanup congestion map
[06/30 09:56:38   2135s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:40   2138s] Tweakage swap 17 pairs.
[06/30 09:56:43   2141s] Tweakage swap 27 pairs.
[06/30 09:56:44   2143s] Tweakage swap 14 pairs.
[06/30 09:56:46   2146s] Tweakage swap 25 pairs.
[06/30 09:56:47   2147s] Cleanup congestion map
[06/30 09:56:47   2147s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:47   2147s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:47   2147s] High layer ICDP is OFF.
[06/30 09:56:47   2147s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:47   2147s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:47   2147s] icdp demand smooth ratio : 0.725012
[06/30 09:56:47   2147s] Cleanup congestion map
[06/30 09:56:47   2147s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:48   2149s] Cleanup congestion map
[06/30 09:56:48   2149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:48   2149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:48   2149s] High layer ICDP is OFF.
[06/30 09:56:48   2149s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:48   2149s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:48   2149s] icdp demand smooth ratio : 0.724978
[06/30 09:56:48   2149s] Cleanup congestion map
[06/30 09:56:48   2149s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:49   2150s] Cleanup congestion map
[06/30 09:56:49   2150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:49   2150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:49   2150s] High layer ICDP is OFF.
[06/30 09:56:49   2150s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:49   2150s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:49   2150s] icdp demand smooth ratio : 0.724954
[06/30 09:56:49   2151s] Cleanup congestion map
[06/30 09:56:49   2151s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:50   2152s] Cleanup congestion map
[06/30 09:56:50   2152s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:50   2152s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:50   2152s] High layer ICDP is OFF.
[06/30 09:56:50   2152s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:50   2152s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:50   2152s] icdp demand smooth ratio : 0.724941
[06/30 09:56:50   2152s] Cleanup congestion map
[06/30 09:56:50   2152s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:56:52   2155s] Tweakage swap 4 pairs.
[06/30 09:56:55   2159s] Tweakage swap 4 pairs.
[06/30 09:56:56   2161s] Tweakage swap 1 pairs.
[06/30 09:56:59   2164s] Tweakage swap 1 pairs.
[06/30 09:56:59   2165s] Cleanup congestion map
[06/30 09:56:59   2165s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:56:59   2165s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:56:59   2165s] High layer ICDP is OFF.
[06/30 09:56:59   2165s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:56:59   2165s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:56:59   2165s] icdp demand smooth ratio : 0.724920
[06/30 09:56:59   2165s] Cleanup congestion map
[06/30 09:56:59   2165s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:57:00   2166s] Cleanup congestion map
[06/30 09:57:00   2166s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:57:00   2166s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:57:00   2166s] High layer ICDP is OFF.
[06/30 09:57:00   2166s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:57:00   2166s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:57:00   2166s] icdp demand smooth ratio : 0.724916
[06/30 09:57:00   2166s] Cleanup congestion map
[06/30 09:57:00   2166s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:57:01   2168s] Cleanup congestion map
[06/30 09:57:01   2168s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:57:01   2168s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:57:01   2168s] High layer ICDP is OFF.
[06/30 09:57:01   2168s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:57:01   2168s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:57:01   2168s] icdp demand smooth ratio : 0.724913
[06/30 09:57:01   2168s] Cleanup congestion map
[06/30 09:57:01   2168s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:57:02   2169s] Cleanup congestion map
[06/30 09:57:02   2169s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/30 09:57:02   2169s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/30 09:57:02   2169s] High layer ICDP is OFF.
[06/30 09:57:02   2169s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/30 09:57:02   2169s] icdp deduct supply (H , V) = 20 , 20
[06/30 09:57:02   2169s] icdp demand smooth ratio : 0.724909
[06/30 09:57:02   2169s] Cleanup congestion map
[06/30 09:57:02   2169s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/30 09:57:03   2170s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:102.464, REAL:78.417, MEM:4487.1M, EPOCH TIME: 1751291823.013529
[06/30 09:57:03   2170s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:102.555, REAL:78.530, MEM:4487.1M, EPOCH TIME: 1751291823.020023
[06/30 09:57:03   2170s] Cleanup congestion map
[06/30 09:57:03   2170s] Call icdpEval cleanup ...
[06/30 09:57:03   2170s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:108.145, REAL:81.966, MEM:4455.1M, EPOCH TIME: 1751291823.037519
[06/30 09:57:03   2170s] Move report: Congestion aware Tweak moves 1328 insts, mean move: 9.41 um, max move: 75.78 um 
[06/30 09:57:03   2170s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/sg13g2_inv_4_0_): (644.84, 977.30) --> (716.84, 981.08)
[06/30 09:57:03   2170s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:48, real=0:01:22, mem=4455.1mb) @(0:34:25 - 0:36:14).
[06/30 09:57:03   2170s] Cleanup congestion map
[06/30 09:57:03   2170s] 
[06/30 09:57:03   2170s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 09:57:03   2170s] 
[06/30 09:57:03   2170s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 09:57:04   2173s] 
[06/30 09:57:04   2173s]  Legalizing fenced HInst  with 8 physical insts
[06/30 09:57:04   2173s] 
[06/30 09:57:04   2173s]  Info: 0 filler has been deleted!
[06/30 09:57:04   2173s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 09:57:04   2173s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[06/30 09:57:04   2173s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 09:57:04   2173s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:01.0, mem=4423.1MB) @(0:36:14 - 0:36:17).
[06/30 09:57:04   2173s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 09:57:04   2173s] Move report: Detail placement moves 1328 insts, mean move: 9.41 um, max move: 75.78 um 
[06/30 09:57:04   2173s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/sg13g2_inv_4_0_): (644.84, 977.30) --> (716.84, 981.08)
[06/30 09:57:04   2173s] 	Runtime: CPU: 0:01:51 REAL: 0:01:23 MEM: 4423.1MB
[06/30 09:57:04   2173s] Statistics of distance of Instance movement in refine placement:
[06/30 09:57:04   2173s]   maximum (X+Y) =        75.78 um
[06/30 09:57:04   2173s]   inst (cby_0__1_/mux_right_ipin_0/sg13g2_inv_4_0_) with max move: (644.84, 977.3) -> (716.84, 981.08)
[06/30 09:57:04   2173s]   mean    (X+Y) =         9.41 um
[06/30 09:57:04   2173s] Total instances flipped for legalization: 3
[06/30 09:57:04   2173s] Summary Report:
[06/30 09:57:04   2173s] Instances move: 1328 (out of 23403 movable)
[06/30 09:57:04   2173s] Instances flipped: 3
[06/30 09:57:04   2173s] Mean displacement: 9.41 um
[06/30 09:57:04   2173s] Max displacement: 75.78 um (Instance: cby_0__1_/mux_right_ipin_0/sg13g2_inv_4_0_) (644.84, 977.3) -> (716.84, 981.08)
[06/30 09:57:04   2173s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/30 09:57:04   2173s] 	Violation at original loc: Overlapping with other instance
[06/30 09:57:04   2173s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 09:57:04   2173s] Total instances moved : 1328
[06/30 09:57:04   2173s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:111.147, REAL:83.931, MEM:4423.1M, EPOCH TIME: 1751291824.953170
[06/30 09:57:05   2173s] Total net bbox length = 5.447e+05 (2.574e+05 2.872e+05) (ext = 7.209e+04)
[06/30 09:57:05   2173s] Runtime: CPU: 0:01:51 REAL: 0:01:24 MEM: 4423.1MB
[06/30 09:57:05   2173s] [CPU] RefinePlace/total (cpu=0:01:51, real=0:01:24, mem=4423.1MB) @(0:34:25 - 0:36:17).
[06/30 09:57:05   2173s] *** Finished refinePlace (0:36:17 mem=4423.1M) ***
[06/30 09:57:05   2173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.12
[06/30 09:57:05   2173s] OPERPROF:   Finished Refine-Place at level 2, CPU:111.345, REAL:84.163, MEM:4423.1M, EPOCH TIME: 1751291825.010469
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 75.78 um
RPlace-Summary:     Max move: inst cby_0__1_/mux_right_ipin_0/sg13g2_inv_4_0_ cell sg13g2_inv_1 loc (644.84, 977.30) -> (716.84, 981.08)
RPlace-Summary:     Average move dist: 9.41
RPlace-Summary:     Number of inst moved: 1328
RPlace-Summary:     Number of movable inst: 23403
[06/30 09:57:05   2173s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 09:57:05   2173s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4423.1M, EPOCH TIME: 1751291825.037187
[06/30 09:57:05   2173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:57:05   2173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:05   2173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:05   2173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:05   2173s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.189, REAL:0.193, MEM:4439.1M, EPOCH TIME: 1751291825.229833
[06/30 09:57:05   2173s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:111.708, REAL:84.579, MEM:4439.1M, EPOCH TIME: 1751291825.230043
[06/30 09:57:05   2173s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:01:51.7/0:01:24.6 (1.3), totSession cpu/real = 0:36:16.9/0:49:50.0 (0.7), mem = 4439.1M
[06/30 09:57:05   2173s] 
[06/30 09:57:05   2173s] =============================================================================================
[06/30 09:57:05   2173s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.14-s088_1
[06/30 09:57:05   2173s] =============================================================================================
[06/30 09:57:05   2173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:57:05   2173s] ---------------------------------------------------------------------------------------------
[06/30 09:57:05   2173s] [ RefinePlace            ]      1   0:01:24.2  (  99.5 % )     0:01:24.2 /  0:01:51.4    1.3
[06/30 09:57:05   2173s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.7
[06/30 09:57:05   2173s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:57:05   2173s] [ MISC                   ]          0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[06/30 09:57:05   2173s] ---------------------------------------------------------------------------------------------
[06/30 09:57:05   2173s]  LocalWireReclaim #1 TOTAL          0:01:24.6  ( 100.0 % )     0:01:24.6 /  0:01:51.7    1.3
[06/30 09:57:05   2173s] ---------------------------------------------------------------------------------------------
[06/30 09:57:05   2173s] Begin: Collecting metrics
[06/30 09:57:05   2174s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 | 0:00:06  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.149 |         0 |        0 |       33.79 | 0:00:10  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:01:25  |        4439 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:57:05   2174s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1586.1M, current mem=1504.7M)

[06/30 09:57:05   2174s] End: Collecting metrics
[06/30 09:57:06   2174s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:57:06   2174s] #################################################################################
[06/30 09:57:06   2174s] # Design Stage: PreRoute
[06/30 09:57:06   2174s] # Design Name: fpga_top
[06/30 09:57:06   2174s] # Design Mode: 130nm
[06/30 09:57:06   2174s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:57:06   2174s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:57:06   2174s] # Signoff Settings: SI Off 
[06/30 09:57:06   2174s] #################################################################################
[06/30 09:57:09   2180s] Calculate delays in BcWc mode...
[06/30 09:57:09   2180s] Topological Sorting (REAL = 0:00:00.0, MEM = 4427.6M, InitMEM = 4427.6M)
[06/30 09:57:09   2180s] Start delay calculation (fullDC) (2 T). (MEM=1505.96)
[06/30 09:57:10   2180s] End AAE Lib Interpolated Model. (MEM=1515.425781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:57:28   2210s] Total number of fetched objects 24360
[06/30 09:57:29   2210s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[06/30 09:57:29   2210s] End delay calculation. (MEM=1523.38 CPU=0:00:28.0 REAL=0:00:17.0)
[06/30 09:57:29   2210s] End delay calculation (fullDC). (MEM=1523.38 CPU=0:00:30.3 REAL=0:00:20.0)
[06/30 09:57:29   2210s] *** CDM Built up (cpu=0:00:35.9  real=0:00:23.0  mem= 4423.1M) ***
[06/30 09:57:35   2221s] eGR doReRoute: optGuide
[06/30 09:57:35   2221s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4455.1M, EPOCH TIME: 1751291855.933840
[06/30 09:57:35   2221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:35   2221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:35   2221s] Cell fpga_top LLGs are deleted
[06/30 09:57:35   2221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:35   2221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:57:35   2221s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4455.1M, EPOCH TIME: 1751291855.934211
[06/30 09:57:36   2222s] {MMLU 0 1 28945}
[06/30 09:57:36   2222s] [oiLAM] Zs 7, 8
[06/30 09:57:36   2222s] ### Creating LA Mngr. totSessionCpu=0:37:05 mem=4455.1M
[06/30 09:57:36   2222s] ### Creating LA Mngr, finished. totSessionCpu=0:37:05 mem=4455.1M
[06/30 09:57:36   2222s] Running pre-eGR process
[06/30 09:57:36   2222s] Set min layer with default ( 2 )
[06/30 09:57:36   2222s] Set max layer with default ( 127 )
[06/30 09:57:36   2222s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:57:36   2222s] Min route layer (adjusted) = 2
[06/30 09:57:36   2222s] Max route layer (adjusted) = 7
[06/30 09:57:36   2222s] Set min layer with default ( 2 )
[06/30 09:57:36   2222s] Set max layer with default ( 127 )
[06/30 09:57:36   2222s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/30 09:57:36   2222s] Min route layer (adjusted) = 2
[06/30 09:57:36   2222s] Max route layer (adjusted) = 7
[06/30 09:57:36   2222s] (I)      Started Import and model ( Curr Mem: 4.08 MB )
[06/30 09:57:36   2222s] (I)      == Non-default Options ==
[06/30 09:57:36   2222s] (I)      Maximum routing layer                              : 7
[06/30 09:57:36   2222s] (I)      Top routing layer                                  : 7
[06/30 09:57:36   2222s] (I)      Number of threads                                  : 2
[06/30 09:57:36   2222s] (I)      Route tie net to shape                             : auto
[06/30 09:57:36   2222s] (I)      Method to set GCell size                           : row
[06/30 09:57:36   2222s] (I)      Tie hi/lo max distance                             : 37.800000
[06/30 09:57:36   2222s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/30 09:57:36   2222s] (I)      ============== Pin Summary ==============
[06/30 09:57:36   2222s] (I)      +-------+--------+---------+------------+
[06/30 09:57:36   2222s] (I)      | Layer | # pins | % total |      Group |
[06/30 09:57:36   2222s] (I)      +-------+--------+---------+------------+
[06/30 09:57:36   2222s] (I)      |     1 |  83495 |   99.58 |        Pin |
[06/30 09:57:36   2222s] (I)      |     2 |     80 |    0.10 | Pin access |
[06/30 09:57:36   2222s] (I)      |     3 |    199 |    0.24 | Pin access |
[06/30 09:57:36   2222s] (I)      |     4 |      0 |    0.00 |      Other |
[06/30 09:57:36   2222s] (I)      |     5 |      0 |    0.00 |      Other |
[06/30 09:57:36   2222s] (I)      |     6 |      0 |    0.00 |      Other |
[06/30 09:57:36   2222s] (I)      |     7 |     71 |    0.08 |      Other |
[06/30 09:57:36   2222s] (I)      +-------+--------+---------+------------+
[06/30 09:57:36   2222s] (I)      Custom ignore net properties:
[06/30 09:57:36   2222s] (I)      1 : NotLegal
[06/30 09:57:36   2222s] (I)      Default ignore net properties:
[06/30 09:57:36   2222s] (I)      1 : Special
[06/30 09:57:36   2222s] (I)      2 : Analog
[06/30 09:57:36   2222s] (I)      3 : Fixed
[06/30 09:57:36   2222s] (I)      4 : Skipped
[06/30 09:57:36   2222s] (I)      5 : MixedSignal
[06/30 09:57:36   2222s] (I)      Prerouted net properties:
[06/30 09:57:36   2222s] (I)      1 : NotLegal
[06/30 09:57:36   2222s] (I)      2 : Special
[06/30 09:57:36   2222s] (I)      3 : Analog
[06/30 09:57:36   2222s] (I)      4 : Fixed
[06/30 09:57:36   2222s] (I)      5 : Skipped
[06/30 09:57:36   2222s] (I)      6 : MixedSignal
[06/30 09:57:36   2222s] [NR-eGR] Early global route reroute all routable nets
[06/30 09:57:36   2222s] (I)      Use row-based GCell size
[06/30 09:57:36   2222s] (I)      Use row-based GCell align
[06/30 09:57:36   2222s] (I)      layer 0 area = 90000
[06/30 09:57:36   2222s] (I)      layer 1 area = 144000
[06/30 09:57:36   2222s] (I)      layer 2 area = 144000
[06/30 09:57:36   2222s] (I)      layer 3 area = 144000
[06/30 09:57:36   2222s] (I)      layer 4 area = 144000
[06/30 09:57:36   2222s] (I)      layer 5 area = 0
[06/30 09:57:36   2222s] (I)      layer 6 area = 0
[06/30 09:57:36   2222s] (I)      GCell unit size   : 3780
[06/30 09:57:36   2222s] (I)      GCell multiplier  : 1
[06/30 09:57:36   2222s] (I)      GCell row height  : 3780
[06/30 09:57:36   2222s] (I)      Actual row height : 3780
[06/30 09:57:36   2222s] (I)      GCell align ref   : 425480 425420
[06/30 09:57:36   2222s] [NR-eGR] Track table information for default rule: 
[06/30 09:57:36   2222s] [NR-eGR] Metal1 has single uniform track structure
[06/30 09:57:36   2222s] [NR-eGR] Metal2 has single uniform track structure
[06/30 09:57:36   2222s] [NR-eGR] Metal3 has single uniform track structure
[06/30 09:57:36   2222s] [NR-eGR] Metal4 has single uniform track structure
[06/30 09:57:36   2222s] [NR-eGR] Metal5 has single uniform track structure
[06/30 09:57:36   2222s] [NR-eGR] TopMetal1 has single uniform track structure
[06/30 09:57:36   2222s] [NR-eGR] TopMetal2 has single uniform track structure
[06/30 09:57:36   2222s] (I)      ================ Default via =================
[06/30 09:57:36   2222s] (I)      +---+-------------------+--------------------+
[06/30 09:57:36   2222s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/30 09:57:36   2222s] (I)      +---+-------------------+--------------------+
[06/30 09:57:36   2222s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/30 09:57:36   2222s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[06/30 09:57:36   2222s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[06/30 09:57:36   2222s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[06/30 09:57:36   2222s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/30 09:57:36   2222s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/30 09:57:36   2222s] (I)      +---+-------------------+--------------------+
[06/30 09:57:36   2222s] (I)      Design has 84 placement macros with 84 shapes. 
[06/30 09:57:36   2222s] [NR-eGR] Read 39015 PG shapes
[06/30 09:57:36   2222s] [NR-eGR] Read 0 clock shapes
[06/30 09:57:36   2222s] [NR-eGR] Read 0 other shapes
[06/30 09:57:36   2222s] [NR-eGR] #Routing Blockages  : 0
[06/30 09:57:36   2222s] [NR-eGR] #Bump Blockages     : 0
[06/30 09:57:36   2222s] [NR-eGR] #Instance Blockages : 4732
[06/30 09:57:36   2222s] [NR-eGR] #PG Blockages       : 39015
[06/30 09:57:36   2222s] [NR-eGR] #Halo Blockages     : 0
[06/30 09:57:36   2222s] [NR-eGR] #Boundary Blockages : 0
[06/30 09:57:36   2222s] [NR-eGR] #Clock Blockages    : 0
[06/30 09:57:36   2222s] [NR-eGR] #Other Blockages    : 0
[06/30 09:57:36   2222s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/30 09:57:36   2222s] [NR-eGR] #prerouted nets         : 1
[06/30 09:57:36   2222s] [NR-eGR] #prerouted special nets : 0
[06/30 09:57:36   2222s] [NR-eGR] #prerouted wires        : 316
[06/30 09:57:36   2222s] [NR-eGR] Read 25022 nets ( ignored 1 )
[06/30 09:57:36   2222s] (I)        Front-side 25022 ( ignored 1 )
[06/30 09:57:36   2222s] (I)        Back-side  0 ( ignored 0 )
[06/30 09:57:36   2222s] (I)        Both-side  0 ( ignored 0 )
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : pReset[0]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : prog_clk[0]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/30 09:57:36   2222s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/30 09:57:36   2222s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/30 09:57:36   2222s] (I)      handle routing halo
[06/30 09:57:36   2222s] (I)      Reading macro buffers
[06/30 09:57:36   2222s] (I)      Number of macro buffers: 0
[06/30 09:57:36   2222s] (I)      early_global_route_priority property id does not exist.
[06/30 09:57:36   2222s] (I)      Read Num Blocks=43747  Num Prerouted Wires=316  Num CS=0
[06/30 09:57:36   2222s] (I)      Layer 1 (H) : #blockages 8167 : #preroutes 180
[06/30 09:57:37   2222s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 105
[06/30 09:57:37   2222s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 27
[06/30 09:57:37   2223s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 4
[06/30 09:57:37   2223s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/30 09:57:37   2223s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/30 09:57:37   2223s] (I)      Number of ignored nets                =      1
[06/30 09:57:37   2223s] (I)      Number of connected nets              =      0
[06/30 09:57:37   2223s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[06/30 09:57:37   2223s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/30 09:57:37   2223s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/30 09:57:37   2223s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/30 09:57:37   2223s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/30 09:57:37   2223s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/30 09:57:37   2223s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/30 09:57:37   2223s] (I)      Ndr track 0 does not exist
[06/30 09:57:37   2223s] (I)      ---------------------Grid Graph Info--------------------
[06/30 09:57:37   2223s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/30 09:57:37   2223s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/30 09:57:37   2223s] (I)      Site width          :   480  (dbu)
[06/30 09:57:37   2223s] (I)      Row height          :  3780  (dbu)
[06/30 09:57:37   2223s] (I)      GCell row height    :  3780  (dbu)
[06/30 09:57:37   2223s] (I)      GCell width         :  3780  (dbu)
[06/30 09:57:37   2223s] (I)      GCell height        :  3780  (dbu)
[06/30 09:57:37   2223s] (I)      Grid                :   491   512     7
[06/30 09:57:37   2223s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/30 09:57:37   2223s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/30 09:57:37   2223s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/30 09:57:37   2223s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/30 09:57:37   2223s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/30 09:57:37   2223s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/30 09:57:37   2223s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/30 09:57:37   2223s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/30 09:57:37   2223s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/30 09:57:37   2223s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/30 09:57:37   2223s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/30 09:57:37   2223s] (I)      --------------------------------------------------------
[06/30 09:57:37   2223s] 
[06/30 09:57:37   2223s] [NR-eGR] ============ Routing rule table ============
[06/30 09:57:37   2223s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 24954
[06/30 09:57:37   2223s] [NR-eGR] ========================================
[06/30 09:57:37   2223s] [NR-eGR] 
[06/30 09:57:37   2223s] (I)      ==== NDR : (Default) ====
[06/30 09:57:37   2223s] (I)      +--------------+--------+
[06/30 09:57:37   2223s] (I)      |           ID |      0 |
[06/30 09:57:37   2223s] (I)      |      Default |    yes |
[06/30 09:57:37   2223s] (I)      |  Clk Special |     no |
[06/30 09:57:37   2223s] (I)      | Hard spacing |     no |
[06/30 09:57:37   2223s] (I)      |    NDR track | (none) |
[06/30 09:57:37   2223s] (I)      |      NDR via | (none) |
[06/30 09:57:37   2223s] (I)      |  Extra space |      0 |
[06/30 09:57:37   2223s] (I)      |      Shields |      0 |
[06/30 09:57:37   2223s] (I)      |   Demand (H) |      1 |
[06/30 09:57:37   2223s] (I)      |   Demand (V) |      1 |
[06/30 09:57:37   2223s] (I)      |        #Nets |  24954 |
[06/30 09:57:37   2223s] (I)      +--------------+--------+
[06/30 09:57:37   2223s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:57:37   2223s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/30 09:57:37   2223s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:57:37   2223s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:57:37   2223s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:57:37   2223s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/30 09:57:37   2223s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/30 09:57:37   2223s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/30 09:57:37   2223s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/30 09:57:37   2223s] (I)      +-----------------------------------------------------------------------------------------+
[06/30 09:57:37   2223s] (I)      =============== Blocked Tracks ===============
[06/30 09:57:37   2223s] (I)      +-------+---------+----------+---------------+
[06/30 09:57:37   2223s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/30 09:57:37   2223s] (I)      +-------+---------+----------+---------------+
[06/30 09:57:37   2223s] (I)      |     1 |       0 |        0 |         0.00% |
[06/30 09:57:37   2223s] (I)      |     2 | 2262528 |   933887 |        41.28% |
[06/30 09:57:37   2223s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/30 09:57:37   2223s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/30 09:57:37   2223s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/30 09:57:37   2223s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/30 09:57:37   2223s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/30 09:57:37   2223s] (I)      +-------+---------+----------+---------------+
[06/30 09:57:37   2223s] (I)      Finished Import and model ( CPU: 0.92 sec, Real: 1.00 sec, Curr Mem: 4.11 MB )
[06/30 09:57:37   2223s] (I)      Reset routing kernel
[06/30 09:57:37   2223s] (I)      Started Global Routing ( Curr Mem: 4.11 MB )
[06/30 09:57:37   2223s] (I)      totalPins=79781  totalGlobalPin=76864 (96.34%)
[06/30 09:57:37   2223s] (I)      ================== Net Group Info ===================
[06/30 09:57:37   2223s] (I)      +----+----------------+--------------+--------------+
[06/30 09:57:37   2223s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/30 09:57:37   2223s] (I)      +----+----------------+--------------+--------------+
[06/30 09:57:37   2223s] (I)      |  1 |          24954 |    Metal2(2) | TopMetal2(7) |
[06/30 09:57:37   2223s] (I)      +----+----------------+--------------+--------------+
[06/30 09:57:37   2223s] (I)      total 2D Cap : 4291119 = (2475165 H, 1815954 V)
[06/30 09:57:37   2223s] (I)      total 2D Demand : 5142 = (3837 H, 1305 V)
[06/30 09:57:37   2223s] (I)      init route region map
[06/30 09:57:37   2223s] (I)      #blocked GCells = 74425
[06/30 09:57:37   2223s] (I)      #regions = 1031
[06/30 09:57:37   2223s] (I)      init safety region map
[06/30 09:57:37   2223s] (I)      #blocked GCells = 74425
[06/30 09:57:37   2223s] (I)      #regions = 1031
[06/30 09:57:37   2223s] (I)      Adjusted 0 GCells for pin access
[06/30 09:57:37   2223s] [NR-eGR] Layer group 1: route 24954 net(s) in layer range [2, 7]
[06/30 09:57:37   2223s] (I)      
[06/30 09:57:37   2223s] (I)      ============  Phase 1a Route ============
[06/30 09:57:37   2223s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/30 09:57:37   2223s] (I)      Usage: 202668 = (99661 H, 103007 V) = (4.03% H, 5.67% V) = (3.767e+05um H, 3.894e+05um V)
[06/30 09:57:37   2223s] (I)      
[06/30 09:57:37   2223s] (I)      ============  Phase 1b Route ============
[06/30 09:57:37   2223s] (I)      Usage: 202678 = (99668 H, 103010 V) = (4.03% H, 5.67% V) = (3.767e+05um H, 3.894e+05um V)
[06/30 09:57:37   2223s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.661228e+05um
[06/30 09:57:37   2223s] (I)      Congestion metric : 0.00%H 0.81%V, 0.81%HV
[06/30 09:57:37   2223s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/30 09:57:37   2223s] (I)      
[06/30 09:57:37   2223s] (I)      ============  Phase 1c Route ============
[06/30 09:57:37   2223s] (I)      Level2 Grid: 99 x 103
[06/30 09:57:38   2223s] (I)      Usage: 202708 = (99698 H, 103010 V) = (4.03% H, 5.67% V) = (3.769e+05um H, 3.894e+05um V)
[06/30 09:57:38   2223s] (I)      
[06/30 09:57:38   2223s] (I)      ============  Phase 1d Route ============
[06/30 09:57:38   2224s] (I)      Usage: 202710 = (99700 H, 103010 V) = (4.03% H, 5.67% V) = (3.769e+05um H, 3.894e+05um V)
[06/30 09:57:38   2224s] (I)      
[06/30 09:57:38   2224s] (I)      ============  Phase 1e Route ============
[06/30 09:57:38   2224s] (I)      Usage: 202710 = (99700 H, 103010 V) = (4.03% H, 5.67% V) = (3.769e+05um H, 3.894e+05um V)
[06/30 09:57:38   2224s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.10% V. EstWL: 7.662438e+05um
[06/30 09:57:38   2224s] (I)      
[06/30 09:57:38   2224s] (I)      ============  Phase 1l Route ============
[06/30 09:57:38   2224s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/30 09:57:38   2224s] (I)      Layer  2:    1349530    108985         9      839655     1418265    (37.19%) 
[06/30 09:57:38   2224s] (I)      Layer  3:     858404     88539       164     1019427      956419    (51.59%) 
[06/30 09:57:38   2224s] (I)      Layer  4:     998819     28835         9     1151892     1106028    (51.02%) 
[06/30 09:57:38   2225s] (I)      Layer  5:     857582     18177       195     1019789      956056    (51.61%) 
[06/30 09:57:38   2225s] (I)      Layer  6:     131453        11         7      180205      108919    (62.33%) 
[06/30 09:57:38   2225s] (I)      Layer  7:     112356         6         0      128927      108174    (54.38%) 
[06/30 09:57:38   2225s] (I)      Total:       4308144    244553       384     4339892     4653860    (48.25%) 
[06/30 09:57:38   2225s] (I)      
[06/30 09:57:38   2225s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/30 09:57:38   2225s] [NR-eGR]                        OverCon           OverCon            
[06/30 09:57:38   2225s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/30 09:57:38   2225s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/30 09:57:38   2225s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:57:38   2225s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:57:38   2225s] [NR-eGR]  Metal2 ( 2)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:57:38   2225s] [NR-eGR]  Metal3 ( 3)        20( 0.02%)        46( 0.04%)   ( 0.05%) 
[06/30 09:57:38   2225s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/30 09:57:38   2225s] [NR-eGR]  Metal5 ( 5)         3( 0.00%)        48( 0.04%)   ( 0.04%) 
[06/30 09:57:38   2225s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/30 09:57:38   2225s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/30 09:57:38   2225s] [NR-eGR] ---------------------------------------------------------------
[06/30 09:57:38   2225s] [NR-eGR]        Total        40( 0.01%)        96( 0.01%)   ( 0.02%) 
[06/30 09:57:38   2225s] [NR-eGR] 
[06/30 09:57:38   2225s] (I)      Finished Global Routing ( CPU: 1.93 sec, Real: 1.56 sec, Curr Mem: 4.13 MB )
[06/30 09:57:38   2225s] (I)      Updating congestion map
[06/30 09:57:38   2225s] (I)      total 2D Cap : 4320049 = (2486610 H, 1833439 V)
[06/30 09:57:38   2225s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/30 09:57:39   2225s] (I)      Running track assignment and export wires
[06/30 09:57:39   2225s] (I)      Delete wires for 24954 nets 
[06/30 09:57:39   2225s] (I)      ============= Track Assignment ============
[06/30 09:57:39   2225s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.12 MB )
[06/30 09:57:39   2225s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/30 09:57:39   2225s] (I)      Run Multi-thread track assignment
[06/30 09:57:39   2226s] (I)      Finished Track Assignment (2T) ( CPU: 0.75 sec, Real: 0.44 sec, Curr Mem: 4.13 MB )
[06/30 09:57:39   2226s] (I)      Started Export ( Curr Mem: 4.13 MB )
[06/30 09:57:39   2226s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/30 09:57:39   2226s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/30 09:57:39   2226s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:57:39   2226s] [NR-eGR]                    Length (um)    Vias 
[06/30 09:57:39   2226s] [NR-eGR] ---------------------------------------
[06/30 09:57:39   2226s] [NR-eGR]  Metal1     (1V)             0   79583 
[06/30 09:57:39   2226s] [NR-eGR]  Metal2     (2H)        291663  109185 
[06/30 09:57:39   2226s] [NR-eGR]  Metal3     (3V)        336172    6880 
[06/30 09:57:39   2226s] [NR-eGR]  Metal4     (4H)        103682    2962 
[06/30 09:57:39   2226s] [NR-eGR]  Metal5     (5V)         67252      24 
[06/30 09:57:39   2226s] [NR-eGR]  TopMetal1  (6H)             8       2 
[06/30 09:57:39   2226s] [NR-eGR]  TopMetal2  (7V)            25       0 
[06/30 09:57:39   2226s] [NR-eGR] ---------------------------------------
[06/30 09:57:39   2226s] [NR-eGR]             Total       798802  198636 
[06/30 09:57:39   2226s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:57:39   2226s] [NR-eGR] Total half perimeter of net bounding box: 544661um
[06/30 09:57:39   2226s] [NR-eGR] Total length: 798802um, number of vias: 198636
[06/30 09:57:39   2226s] [NR-eGR] --------------------------------------------------------------------------
[06/30 09:57:40   2226s] (I)      == Layer wire length by net rule ==
[06/30 09:57:40   2226s] (I)                          Default 
[06/30 09:57:40   2226s] (I)      ----------------------------
[06/30 09:57:40   2226s] (I)       Metal1     (1V)        0um 
[06/30 09:57:40   2226s] (I)       Metal2     (2H)   291663um 
[06/30 09:57:40   2226s] (I)       Metal3     (3V)   336172um 
[06/30 09:57:40   2226s] (I)       Metal4     (4H)   103682um 
[06/30 09:57:40   2226s] (I)       Metal5     (5V)    67252um 
[06/30 09:57:40   2226s] (I)       TopMetal1  (6H)        8um 
[06/30 09:57:40   2226s] (I)       TopMetal2  (7V)       25um 
[06/30 09:57:40   2226s] (I)      ----------------------------
[06/30 09:57:40   2226s] (I)                  Total  798802um 
[06/30 09:57:40   2226s] (I)      == Layer via count by net rule ==
[06/30 09:57:40   2226s] (I)                         Default 
[06/30 09:57:40   2226s] (I)      ---------------------------
[06/30 09:57:40   2226s] (I)       Metal1     (1V)     79583 
[06/30 09:57:40   2226s] (I)       Metal2     (2H)    109185 
[06/30 09:57:40   2226s] (I)       Metal3     (3V)      6880 
[06/30 09:57:40   2226s] (I)       Metal4     (4H)      2962 
[06/30 09:57:40   2226s] (I)       Metal5     (5V)        24 
[06/30 09:57:40   2226s] (I)       TopMetal1  (6H)         2 
[06/30 09:57:40   2226s] (I)       TopMetal2  (7V)         0 
[06/30 09:57:40   2226s] (I)      ---------------------------
[06/30 09:57:40   2226s] (I)                  Total   198636 
[06/30 09:57:40   2227s] (I)      Finished Export ( CPU: 1.38 sec, Real: 1.14 sec, Curr Mem: 4.08 MB )
[06/30 09:57:40   2227s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:57:40   2227s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.22 sec, Real: 4.40 sec, Curr Mem: 4.08 MB )
[06/30 09:57:40   2227s] [NR-eGR] Finished Early Global Route ( CPU: 5.27 sec, Real: 4.46 sec, Curr Mem: 4.04 MB )
[06/30 09:57:40   2227s] (I)      ========================================== Runtime Summary ===========================================
[06/30 09:57:40   2227s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[06/30 09:57:40   2227s] (I)      ------------------------------------------------------------------------------------------------------
[06/30 09:57:40   2227s] (I)       Early Global Route                             100.00%  1533.50 sec  1537.96 sec  4.46 sec  5.27 sec 
[06/30 09:57:40   2227s] (I)       +-Early Global Route kernel                     98.72%  1533.51 sec  1537.91 sec  4.40 sec  5.22 sec 
[06/30 09:57:40   2227s] (I)       | +-Import and model                            22.41%  1533.51 sec  1534.51 sec  1.00 sec  0.92 sec 
[06/30 09:57:40   2227s] (I)       | | +-Create place DB                            9.28%  1533.51 sec  1533.92 sec  0.41 sec  0.38 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Import place data                        9.27%  1533.51 sec  1533.92 sec  0.41 sec  0.38 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Read instances and placement           3.94%  1533.51 sec  1533.69 sec  0.18 sec  0.16 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Read nets                              5.27%  1533.69 sec  1533.92 sec  0.24 sec  0.22 sec 
[06/30 09:57:40   2227s] (I)       | | +-Create route DB                           12.37%  1533.93 sec  1534.48 sec  0.55 sec  0.50 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Import route data (2T)                  12.36%  1533.93 sec  1534.48 sec  0.55 sec  0.50 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Read blockages ( Layer 2-7 )           0.85%  1533.99 sec  1534.03 sec  0.04 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read routing blockages               0.00%  1534.00 sec  1534.00 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read bump blockages                  0.00%  1534.00 sec  1534.00 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read instance blockages              0.41%  1534.00 sec  1534.02 sec  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read PG blockages                    0.31%  1534.02 sec  1534.03 sec  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] (I)       | | | | | | +-Allocate memory for PG via list    0.14%  1534.02 sec  1534.02 sec  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read clock blockages                 0.00%  1534.03 sec  1534.03 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read other blockages                 0.00%  1534.03 sec  1534.03 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read halo blockages                  0.01%  1534.03 sec  1534.03 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1534.03 sec  1534.03 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Read blackboxes                        0.00%  1534.03 sec  1534.03 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Read prerouted                         0.01%  1534.03 sec  1534.03 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Read nets                              0.79%  1534.03 sec  1534.07 sec  0.04 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Set up via pillars                     1.24%  1534.10 sec  1534.15 sec  0.06 sec  0.05 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Initialize 3D grid graph               0.77%  1534.16 sec  1534.19 sec  0.03 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Model blockage capacity                4.94%  1534.22 sec  1534.44 sec  0.22 sec  0.21 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Initialize 3D capacity               4.56%  1534.22 sec  1534.42 sec  0.20 sec  0.19 sec 
[06/30 09:57:40   2227s] (I)       | | +-Read aux data                              0.00%  1534.48 sec  1534.48 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | +-Others data preparation                    0.00%  1534.48 sec  1534.48 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | | +-Create route kernel                        0.51%  1534.48 sec  1534.50 sec  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)       | +-Global Routing                              34.95%  1534.51 sec  1536.07 sec  1.56 sec  1.93 sec 
[06/30 09:57:40   2227s] (I)       | | +-Initialization                             0.85%  1534.51 sec  1534.55 sec  0.04 sec  0.04 sec 
[06/30 09:57:40   2227s] (I)       | | +-Net group 1                               32.78%  1534.56 sec  1536.02 sec  1.46 sec  1.83 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Generate topology (2T)                   1.02%  1534.56 sec  1534.60 sec  0.05 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Phase 1a                                 6.38%  1534.82 sec  1535.11 sec  0.28 sec  0.31 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Pattern routing (2T)                   4.63%  1534.82 sec  1535.03 sec  0.21 sec  0.23 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.91%  1535.03 sec  1535.07 sec  0.04 sec  0.04 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Add via demand to 2D                   0.78%  1535.07 sec  1535.11 sec  0.03 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Phase 1b                                 2.83%  1535.11 sec  1535.23 sec  0.13 sec  0.14 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Monotonic routing (2T)                 1.62%  1535.11 sec  1535.18 sec  0.07 sec  0.09 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Phase 1c                                 1.90%  1535.23 sec  1535.32 sec  0.08 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Two level Routing                      1.88%  1535.23 sec  1535.32 sec  0.08 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Two Level Routing (Regular)          1.59%  1535.24 sec  1535.31 sec  0.07 sec  0.07 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Two Level Routing (Strong)           0.20%  1535.31 sec  1535.32 sec  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Phase 1d                                 4.99%  1535.32 sec  1535.54 sec  0.22 sec  0.35 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Detoured routing (2T)                  4.98%  1535.32 sec  1535.54 sec  0.22 sec  0.35 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Phase 1e                                 0.61%  1535.54 sec  1535.57 sec  0.03 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Route legalization                     0.56%  1535.54 sec  1535.57 sec  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)       | | | | | +-Legalize Blockage Violations         0.55%  1535.54 sec  1535.57 sec  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Phase 1l                                10.05%  1535.57 sec  1536.02 sec  0.45 sec  0.63 sec 
[06/30 09:57:40   2227s] (I)       | | | | +-Layer assignment (2T)                  9.09%  1535.61 sec  1536.02 sec  0.41 sec  0.59 sec 
[06/30 09:57:40   2227s] (I)       | +-Export cong map                              4.88%  1536.07 sec  1536.29 sec  0.22 sec  0.21 sec 
[06/30 09:57:40   2227s] (I)       | | +-Export 2D cong map                         1.53%  1536.22 sec  1536.29 sec  0.07 sec  0.07 sec 
[06/30 09:57:40   2227s] (I)       | +-Extract Global 3D Wires                      0.44%  1536.30 sec  1536.32 sec  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)       | +-Track Assignment (2T)                        9.96%  1536.32 sec  1536.77 sec  0.44 sec  0.75 sec 
[06/30 09:57:40   2227s] (I)       | | +-Initialization                             0.30%  1536.32 sec  1536.34 sec  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] (I)       | | +-Track Assignment Kernel                    9.47%  1536.34 sec  1536.76 sec  0.42 sec  0.73 sec 
[06/30 09:57:40   2227s] (I)       | | +-Free Memory                                0.01%  1536.77 sec  1536.77 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)       | +-Export                                      25.60%  1536.77 sec  1537.91 sec  1.14 sec  1.38 sec 
[06/30 09:57:40   2227s] (I)       | | +-Export DB wires                            6.07%  1536.77 sec  1537.04 sec  0.27 sec  0.46 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Export all nets (2T)                     4.77%  1536.78 sec  1536.99 sec  0.21 sec  0.36 sec 
[06/30 09:57:40   2227s] (I)       | | | +-Set wire vias (2T)                       0.99%  1536.99 sec  1537.03 sec  0.04 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)       | | +-Report wirelength                          6.73%  1537.04 sec  1537.34 sec  0.30 sec  0.27 sec 
[06/30 09:57:40   2227s] (I)       | | +-Update net boxes                           2.51%  1537.34 sec  1537.45 sec  0.11 sec  0.21 sec 
[06/30 09:57:40   2227s] (I)       | | +-Update timing                             10.00%  1537.45 sec  1537.90 sec  0.45 sec  0.43 sec 
[06/30 09:57:40   2227s] (I)       | +-Postprocess design                           0.06%  1537.91 sec  1537.91 sec  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)      ======================= Summary by functions ========================
[06/30 09:57:40   2227s] (I)       Lv  Step                                      %      Real       CPU 
[06/30 09:57:40   2227s] (I)      ---------------------------------------------------------------------
[06/30 09:57:40   2227s] (I)        0  Early Global Route                  100.00%  4.46 sec  5.27 sec 
[06/30 09:57:40   2227s] (I)        1  Early Global Route kernel            98.72%  4.40 sec  5.22 sec 
[06/30 09:57:40   2227s] (I)        2  Global Routing                       34.95%  1.56 sec  1.93 sec 
[06/30 09:57:40   2227s] (I)        2  Export                               25.60%  1.14 sec  1.38 sec 
[06/30 09:57:40   2227s] (I)        2  Import and model                     22.41%  1.00 sec  0.92 sec 
[06/30 09:57:40   2227s] (I)        2  Track Assignment (2T)                 9.96%  0.44 sec  0.75 sec 
[06/30 09:57:40   2227s] (I)        2  Export cong map                       4.88%  0.22 sec  0.21 sec 
[06/30 09:57:40   2227s] (I)        2  Extract Global 3D Wires               0.44%  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)        2  Postprocess design                    0.06%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        3  Net group 1                          32.78%  1.46 sec  1.83 sec 
[06/30 09:57:40   2227s] (I)        3  Create route DB                      12.37%  0.55 sec  0.50 sec 
[06/30 09:57:40   2227s] (I)        3  Update timing                        10.00%  0.45 sec  0.43 sec 
[06/30 09:57:40   2227s] (I)        3  Track Assignment Kernel               9.47%  0.42 sec  0.73 sec 
[06/30 09:57:40   2227s] (I)        3  Create place DB                       9.28%  0.41 sec  0.38 sec 
[06/30 09:57:40   2227s] (I)        3  Report wirelength                     6.73%  0.30 sec  0.27 sec 
[06/30 09:57:40   2227s] (I)        3  Export DB wires                       6.07%  0.27 sec  0.46 sec 
[06/30 09:57:40   2227s] (I)        3  Update net boxes                      2.51%  0.11 sec  0.21 sec 
[06/30 09:57:40   2227s] (I)        3  Export 2D cong map                    1.53%  0.07 sec  0.07 sec 
[06/30 09:57:40   2227s] (I)        3  Initialization                        1.15%  0.05 sec  0.05 sec 
[06/30 09:57:40   2227s] (I)        3  Create route kernel                   0.51%  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        4  Import route data (2T)               12.36%  0.55 sec  0.50 sec 
[06/30 09:57:40   2227s] (I)        4  Phase 1l                             10.05%  0.45 sec  0.63 sec 
[06/30 09:57:40   2227s] (I)        4  Import place data                     9.27%  0.41 sec  0.38 sec 
[06/30 09:57:40   2227s] (I)        4  Phase 1a                              6.38%  0.28 sec  0.31 sec 
[06/30 09:57:40   2227s] (I)        4  Phase 1d                              4.99%  0.22 sec  0.35 sec 
[06/30 09:57:40   2227s] (I)        4  Export all nets (2T)                  4.77%  0.21 sec  0.36 sec 
[06/30 09:57:40   2227s] (I)        4  Phase 1b                              2.83%  0.13 sec  0.14 sec 
[06/30 09:57:40   2227s] (I)        4  Phase 1c                              1.90%  0.08 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)        4  Generate topology (2T)                1.02%  0.05 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)        4  Set wire vias (2T)                    0.99%  0.04 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)        4  Phase 1e                              0.61%  0.03 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)        5  Layer assignment (2T)                 9.09%  0.41 sec  0.59 sec 
[06/30 09:57:40   2227s] (I)        5  Read nets                             6.06%  0.27 sec  0.25 sec 
[06/30 09:57:40   2227s] (I)        5  Detoured routing (2T)                 4.98%  0.22 sec  0.35 sec 
[06/30 09:57:40   2227s] (I)        5  Model blockage capacity               4.94%  0.22 sec  0.21 sec 
[06/30 09:57:40   2227s] (I)        5  Pattern routing (2T)                  4.63%  0.21 sec  0.23 sec 
[06/30 09:57:40   2227s] (I)        5  Read instances and placement          3.94%  0.18 sec  0.16 sec 
[06/30 09:57:40   2227s] (I)        5  Two level Routing                     1.88%  0.08 sec  0.08 sec 
[06/30 09:57:40   2227s] (I)        5  Monotonic routing (2T)                1.62%  0.07 sec  0.09 sec 
[06/30 09:57:40   2227s] (I)        5  Set up via pillars                    1.24%  0.06 sec  0.05 sec 
[06/30 09:57:40   2227s] (I)        5  Pattern Routing Avoiding Blockages    0.91%  0.04 sec  0.04 sec 
[06/30 09:57:40   2227s] (I)        5  Read blockages ( Layer 2-7 )          0.85%  0.04 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)        5  Add via demand to 2D                  0.78%  0.03 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)        5  Initialize 3D grid graph              0.77%  0.03 sec  0.03 sec 
[06/30 09:57:40   2227s] (I)        5  Route legalization                    0.56%  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        6  Initialize 3D capacity                4.56%  0.20 sec  0.19 sec 
[06/30 09:57:40   2227s] (I)        6  Two Level Routing (Regular)           1.59%  0.07 sec  0.07 sec 
[06/30 09:57:40   2227s] (I)        6  Legalize Blockage Violations          0.55%  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)        6  Read instance blockages               0.41%  0.02 sec  0.02 sec 
[06/30 09:57:40   2227s] (I)        6  Read PG blockages                     0.31%  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] (I)        6  Two Level Routing (Strong)            0.20%  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/30 09:57:40   2227s] (I)        7  Allocate memory for PG via list       0.14%  0.01 sec  0.01 sec 
[06/30 09:57:40   2227s] Running post-eGR process
[06/30 09:57:40   2227s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:57:40   2227s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:57:40   2227s] RC Extraction called in multi-corner(2) mode.
[06/30 09:57:40   2227s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:57:40   2227s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:57:40   2227s] RCMode: PreRoute
[06/30 09:57:40   2227s]       RC Corner Indexes            0       1   
[06/30 09:57:40   2227s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:57:40   2227s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:57:40   2227s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:57:40   2227s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:57:40   2227s] Shrink Factor                : 1.00000
[06/30 09:57:40   2227s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:57:40   2227s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:57:41   2227s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:57:41   2227s] eee: pegSigSF=1.070000
[06/30 09:57:41   2227s] Initializing multi-corner resistance tables ...
[06/30 09:57:41   2227s] eee: Grid unit RC data computation started
[06/30 09:57:41   2227s] eee: Grid unit RC data computation completed
[06/30 09:57:41   2227s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:57:41   2227s] eee: l=2 avDens=0.097848 usedTrk=7935.832014 availTrk=81103.726902 sigTrk=7935.832014
[06/30 09:57:41   2227s] eee: l=3 avDens=0.100176 usedTrk=10957.816317 availTrk=109385.998526 sigTrk=10957.816317
[06/30 09:57:41   2227s] eee: l=4 avDens=0.039391 usedTrk=4764.544263 availTrk=120954.696844 sigTrk=4764.544263
[06/30 09:57:41   2227s] eee: l=5 avDens=0.042629 usedTrk=3845.001777 availTrk=90196.656980 sigTrk=3845.001777
[06/30 09:57:41   2227s] eee: l=6 avDens=0.194852 usedTrk=2195.067144 availTrk=11265.323290 sigTrk=2195.067144
[06/30 09:57:41   2227s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/30 09:57:41   2227s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:57:41   2227s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:57:41   2227s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302613 uaWl=1.000000 uaWlH=0.212100 aWlH=0.000000 lMod=0 pMax=0.834500 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:57:41   2228s] eee: NetCapCache creation started. (Current Mem: 4445.582M) 
[06/30 09:57:41   2228s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4445.582M) 
[06/30 09:57:41   2228s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:57:41   2228s] eee: Metal Layers Info:
[06/30 09:57:41   2228s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:57:41   2228s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:57:41   2228s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:57:41   2228s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:57:41   2228s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:57:41   2228s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:57:41   2228s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:57:41   2228s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:57:41   2228s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:57:41   2228s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:57:41   2228s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:57:41   2228s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:57:41   2228s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:57:41   2228s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:57:41   2228s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4445.582M)
[06/30 09:57:43   2229s] Compute RC Scale Done ...
[06/30 09:57:43   2229s] OPERPROF: Starting HotSpotCal at level 1, MEM:4445.6M, EPOCH TIME: 1751291863.306378
[06/30 09:57:43   2229s] [hotspot] +------------+---------------+---------------+
[06/30 09:57:43   2229s] [hotspot] |            |   max hotspot | total hotspot |
[06/30 09:57:43   2229s] [hotspot] +------------+---------------+---------------+
[06/30 09:57:43   2229s] [hotspot] | normalized |          0.00 |          0.00 |
[06/30 09:57:43   2229s] [hotspot] +------------+---------------+---------------+
[06/30 09:57:43   2229s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/30 09:57:43   2229s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/30 09:57:43   2229s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.027, REAL:0.019, MEM:4445.6M, EPOCH TIME: 1751291863.325481
[06/30 09:57:43   2229s] Begin: Collecting metrics
[06/30 09:57:43   2230s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:10  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:25  |        4439 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4446 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:57:43   2230s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1525.5M, current mem=1458.5M)

[06/30 09:57:43   2230s] End: Collecting metrics
[06/30 09:57:43   2230s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 2 -resetVeryShortNets -rescheduleForAdherence  
[06/30 09:57:43   2230s] Begin: GigaOpt Route Type Constraints Refinement
[06/30 09:57:43   2230s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:37:13.3/0:50:28.4 (0.7), mem = 4445.6M
[06/30 09:57:43   2230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.23
[06/30 09:57:43   2230s] ### Creating RouteCongInterface, started
[06/30 09:57:43   2230s] 
[06/30 09:57:43   2230s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/30 09:57:43   2230s] 
[06/30 09:57:43   2230s] #optDebug: {0, 1.000}
[06/30 09:57:43   2230s] ### Creating RouteCongInterface, finished
[06/30 09:57:44   2230s] Updated routing constraints on 0 nets.
[06/30 09:57:44   2230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.23
[06/30 09:57:44   2230s] Bottom Preferred Layer:
[06/30 09:57:44   2230s] +---------------+------------+----------+
[06/30 09:57:44   2230s] |     Layer     |    CLK     |   Rule   |
[06/30 09:57:44   2230s] +---------------+------------+----------+
[06/30 09:57:44   2230s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:57:44   2230s] +---------------+------------+----------+
[06/30 09:57:44   2230s] Via Pillar Rule:
[06/30 09:57:44   2230s]     None
[06/30 09:57:44   2230s] Finished writing unified metrics of routing constraints.
[06/30 09:57:44   2230s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:37:13.6/0:50:28.8 (0.7), mem = 4445.6M
[06/30 09:57:44   2230s] 
[06/30 09:57:44   2230s] =============================================================================================
[06/30 09:57:44   2230s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.14-s088_1
[06/30 09:57:44   2230s] =============================================================================================
[06/30 09:57:44   2230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:57:44   2230s] ---------------------------------------------------------------------------------------------
[06/30 09:57:44   2230s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  79.5 % )     0:00:00.3 /  0:00:00.3    1.1
[06/30 09:57:44   2230s] [ MISC                   ]          0:00:00.1  (  20.5 % )     0:00:00.1 /  0:00:00.1    0.8
[06/30 09:57:44   2230s] ---------------------------------------------------------------------------------------------
[06/30 09:57:44   2230s]  CongRefineRouteType #2 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/30 09:57:44   2230s] ---------------------------------------------------------------------------------------------
[06/30 09:57:44   2230s] End: GigaOpt Route Type Constraints Refinement
[06/30 09:57:44   2230s] Begin: Collecting metrics
[06/30 09:57:44   2231s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:10  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:25  |        4439 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4446 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4446 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:57:44   2231s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1458.5M, current mem=1458.5M)

[06/30 09:57:44   2231s] End: Collecting metrics
[06/30 09:57:44   2231s] skip EGR on cluster skew clock nets.
[06/30 09:57:44   2231s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[06/30 09:57:44   2231s]                                            # bool, default=false, private
[06/30 09:57:44   2231s] Starting delay calculation for Setup views
[06/30 09:57:44   2231s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:57:44   2231s] #################################################################################
[06/30 09:57:44   2231s] # Design Stage: PreRoute
[06/30 09:57:44   2231s] # Design Name: fpga_top
[06/30 09:57:44   2231s] # Design Mode: 130nm
[06/30 09:57:44   2231s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:57:44   2231s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:57:44   2231s] # Signoff Settings: SI Off 
[06/30 09:57:44   2231s] #################################################################################
[06/30 09:57:48   2237s] Calculate delays in BcWc mode...
[06/30 09:57:48   2237s] Topological Sorting (REAL = 0:00:00.0, MEM = 4443.6M, InitMEM = 4443.6M)
[06/30 09:57:48   2237s] Start delay calculation (fullDC) (2 T). (MEM=1504.96)
[06/30 09:57:49   2237s] End AAE Lib Interpolated Model. (MEM=1514.234375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:58:02   2261s] Total number of fetched objects 24360
[06/30 09:58:02   2261s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:58:02   2261s] End delay calculation. (MEM=1521.84 CPU=0:00:22.3 REAL=0:00:12.0)
[06/30 09:58:02   2261s] End delay calculation (fullDC). (MEM=1521.84 CPU=0:00:24.3 REAL=0:00:14.0)
[06/30 09:58:02   2261s] *** CDM Built up (cpu=0:00:30.5  real=0:00:18.0  mem= 4423.1M) ***
[06/30 09:58:08   2271s] *** Done Building Timing Graph (cpu=0:00:40.0 real=0:00:24.0 totSessionCpu=0:37:54 mem=4431.1M)
[06/30 09:58:08   2271s] Begin: GigaOpt postEco DRV Optimization
[06/30 09:58:08   2271s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[06/30 09:58:08   2271s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:37:54.9/0:50:53.6 (0.7), mem = 4431.1M
[06/30 09:58:08   2271s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 09:58:08   2271s] Info: 71 io nets excluded
[06/30 09:58:08   2271s] Info: 1 net with fixed/cover wires excluded.
[06/30 09:58:09   2272s] Info: 2 clock nets excluded from IPO operation.
[06/30 09:58:09   2272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.24
[06/30 09:58:09   2272s] 
[06/30 09:58:09   2272s] Active Setup views: WORST_CASE 
[06/30 09:58:09   2272s] Cell fpga_top LLGs are deleted
[06/30 09:58:09   2272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4431.1M, EPOCH TIME: 1751291889.409446
[06/30 09:58:09   2272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4431.1M, EPOCH TIME: 1751291889.411071
[06/30 09:58:09   2272s] Max number of tech site patterns supported in site array is 256.
[06/30 09:58:09   2272s] Core basic site is CoreSite
[06/30 09:58:09   2272s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 09:58:09   2272s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 09:58:09   2272s] Fast DP-INIT is on for default
[06/30 09:58:09   2272s] Atter site array init, number of instance map data is 0.
[06/30 09:58:09   2272s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.037, REAL:0.033, MEM:4439.1M, EPOCH TIME: 1751291889.444442
[06/30 09:58:09   2272s] 
[06/30 09:58:09   2272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:58:09   2272s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:58:09   2272s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.061, REAL:0.059, MEM:4439.1M, EPOCH TIME: 1751291889.468588
[06/30 09:58:09   2272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 09:58:09   2272s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 09:58:09   2272s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/30 09:58:09   2272s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:37:55 mem=4439.1M
[06/30 09:58:09   2272s] OPERPROF: Starting DPlace-Init at level 1, MEM:4439.1M, EPOCH TIME: 1751291889.498939
[06/30 09:58:09   2272s] Processing tracks to init pin-track alignment.
[06/30 09:58:09   2272s] z: 1, totalTracks: 1
[06/30 09:58:09   2272s] z: 3, totalTracks: 1
[06/30 09:58:09   2272s] z: 5, totalTracks: 1
[06/30 09:58:09   2272s] z: 7, totalTracks: 1
[06/30 09:58:09   2272s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 09:58:09   2272s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4439.1M, EPOCH TIME: 1751291889.545478
[06/30 09:58:09   2272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:09   2272s] 
[06/30 09:58:09   2272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:58:09   2272s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:58:09   2272s] 
[06/30 09:58:09   2272s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 09:58:09   2272s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.041, REAL:0.042, MEM:4439.1M, EPOCH TIME: 1751291889.587414
[06/30 09:58:09   2272s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4439.1M, EPOCH TIME: 1751291889.587656
[06/30 09:58:09   2272s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4439.1M, EPOCH TIME: 1751291889.587934
[06/30 09:58:09   2272s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4439.1MB).
[06/30 09:58:09   2272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.100, MEM:4439.1M, EPOCH TIME: 1751291889.598908
[06/30 09:58:09   2272s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/30 09:58:09   2272s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 09:58:09   2272s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:37:56 mem=4439.1M
[06/30 09:58:09   2272s] ### Creating RouteCongInterface, started
[06/30 09:58:10   2273s] 
[06/30 09:58:10   2273s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/30 09:58:10   2273s] 
[06/30 09:58:10   2273s] #optDebug: {0, 1.000}
[06/30 09:58:10   2273s] ### Creating RouteCongInterface, finished
[06/30 09:58:10   2273s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:58:10   2273s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:58:10   2273s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:58:10   2273s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:58:10   2273s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:58:10   2273s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/30 09:58:10   2273s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/30 09:58:10   2273s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 09:58:10   2274s] AoF 5883.6330um
[06/30 09:58:11   2274s] [GPS-DRV] Optimizer inputs ============================= 
[06/30 09:58:11   2274s] [GPS-DRV] drvFixingStage: Small Scale
[06/30 09:58:11   2274s] [GPS-DRV] costLowerBound: 0.1
[06/30 09:58:11   2274s] [GPS-DRV] setupTNSCost  : 1
[06/30 09:58:11   2274s] [GPS-DRV] maxIter       : 3
[06/30 09:58:11   2274s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/30 09:58:11   2274s] [GPS-DRV] Optimizer parameters ============================= 
[06/30 09:58:11   2274s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/30 09:58:11   2274s] [GPS-DRV] maxDensity (design): 0.95
[06/30 09:58:11   2274s] [GPS-DRV] maxLocalDensity: 0.98
[06/30 09:58:11   2274s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/30 09:58:11   2274s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/30 09:58:11   2274s] [GPS-DRV] isCPECostingOn: false
[06/30 09:58:11   2274s] [GPS-DRV] All active and enabled setup views
[06/30 09:58:11   2274s] [GPS-DRV]     WORST_CASE
[06/30 09:58:11   2274s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:58:11   2274s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/30 09:58:11   2274s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/30 09:58:11   2274s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[06/30 09:58:11   2274s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/30 09:58:11   2274s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4471.1M, EPOCH TIME: 1751291891.033171
[06/30 09:58:11   2274s] Found 0 hard placement blockage before merging.
[06/30 09:58:11   2274s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4471.1M, EPOCH TIME: 1751291891.034223
[06/30 09:58:11   2274s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/30 09:58:11   2274s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/30 09:58:11   2274s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:58:11   2274s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/30 09:58:11   2274s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:58:11   2274s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/30 09:58:11   2274s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:58:11   2275s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:58:11   2275s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.15|     0.00|       0|       0|       0| 33.79%|          |         |
[06/30 09:58:11   2275s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 09:58:11   2275s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.15|     0.00|       0|       0|       0| 33.79%| 0:00:00.0|  4471.1M|
[06/30 09:58:11   2275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] ###############################################################################
[06/30 09:58:11   2275s] #
[06/30 09:58:11   2275s] #  Large fanout net report:  
[06/30 09:58:11   2275s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/30 09:58:11   2275s] #     - current density: 33.79
[06/30 09:58:11   2275s] #
[06/30 09:58:11   2275s] #  List of high fanout nets:
[06/30 09:58:11   2275s] #        Net(1):  set[0]: (fanouts = 80)
[06/30 09:58:11   2275s] #                   - multi-driver net with 2 drivers
[06/30 09:58:11   2275s] #                   - Ignored for optimization
[06/30 09:58:11   2275s] #        Net(2):  reset[0]: (fanouts = 80)
[06/30 09:58:11   2275s] #                   - multi-driver net with 2 drivers
[06/30 09:58:11   2275s] #                   - Ignored for optimization
[06/30 09:58:11   2275s] #
[06/30 09:58:11   2275s] ###############################################################################
[06/30 09:58:11   2275s] Bottom Preferred Layer:
[06/30 09:58:11   2275s] +---------------+------------+----------+
[06/30 09:58:11   2275s] |     Layer     |    CLK     |   Rule   |
[06/30 09:58:11   2275s] +---------------+------------+----------+
[06/30 09:58:11   2275s] | Metal3 (z=3)  |          1 | default  |
[06/30 09:58:11   2275s] +---------------+------------+----------+
[06/30 09:58:11   2275s] Via Pillar Rule:
[06/30 09:58:11   2275s]     None
[06/30 09:58:11   2275s] Finished writing unified metrics of routing constraints.
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] =======================================================================
[06/30 09:58:11   2275s]                 Reasons for remaining drv violations
[06/30 09:58:11   2275s] =======================================================================
[06/30 09:58:11   2275s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] MultiBuffering failure reasons
[06/30 09:58:11   2275s] ------------------------------------------------
[06/30 09:58:11   2275s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] SingleBuffering failure reasons
[06/30 09:58:11   2275s] ------------------------------------------------
[06/30 09:58:11   2275s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=4471.1M) ***
[06/30 09:58:11   2275s] 
[06/30 09:58:11   2275s] Deleting 0 temporary hard placement blockage(s).
[06/30 09:58:11   2275s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 798802, Stn-len 0
[06/30 09:58:11   2275s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 09:58:11   2275s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4455.1M, EPOCH TIME: 1751291891.955777
[06/30 09:58:11   2275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 09:58:11   2275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:12   2275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:12   2275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:12   2275s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.319, REAL:0.286, MEM:4455.1M, EPOCH TIME: 1751291892.241888
[06/30 09:58:12   2275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.24
[06/30 09:58:12   2275s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.1/0:00:03.4 (1.2), totSession cpu/real = 0:37:58.9/0:50:57.0 (0.7), mem = 4455.1M
[06/30 09:58:12   2275s] 
[06/30 09:58:12   2275s] =============================================================================================
[06/30 09:58:12   2275s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.14-s088_1
[06/30 09:58:12   2275s] =============================================================================================
[06/30 09:58:12   2275s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:58:12   2275s] ---------------------------------------------------------------------------------------------
[06/30 09:58:12   2275s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:58:12   2275s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:58:12   2275s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.0 % )     0:00:00.3 /  0:00:00.4    1.3
[06/30 09:58:12   2275s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 09:58:12   2275s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.3    1.1
[06/30 09:58:12   2275s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:58:12   2275s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.8    1.6
[06/30 09:58:12   2275s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:58:12   2275s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:58:12   2275s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:58:12   2275s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:58:12   2275s] [ DrvFindVioNets         ]      2   0:00:00.4  (  11.8 % )     0:00:00.4 /  0:00:00.7    1.6
[06/30 09:58:12   2275s] [ DrvComputeSummary      ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.5
[06/30 09:58:12   2275s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:58:12   2275s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 09:58:12   2275s] [ MISC                   ]          0:00:02.0  (  59.4 % )     0:00:02.0 /  0:00:02.3    1.1
[06/30 09:58:12   2275s] ---------------------------------------------------------------------------------------------
[06/30 09:58:12   2275s]  DrvOpt #2 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:04.1    1.2
[06/30 09:58:12   2275s] ---------------------------------------------------------------------------------------------
[06/30 09:58:12   2275s] Begin: Collecting metrics
[06/30 09:58:12   2276s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:09  |        4455 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
| global_opt              |           |    0.149 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
| area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4455 |      |     |
| area_reclaiming_2       |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:10  |        4455 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:25  |        4439 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4446 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4446 |      |     |
| drv_eco_fixing          |     0.000 |    0.145 |         0 |        0 |       33.79 |            |              | 0:00:04  |        4455 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:58:12   2276s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1525.8M, current mem=1507.2M)

[06/30 09:58:12   2276s] End: Collecting metrics
[06/30 09:58:12   2276s] End: GigaOpt postEco DRV Optimization
[06/30 09:58:12   2276s] **INFO: Flow update: Design timing is met.
[06/30 09:58:12   2276s] **INFO: Skipping refine place as no non-legal commits were detected
[06/30 09:58:12   2276s] **INFO: Flow update: Design timing is met.
[06/30 09:58:12   2276s] **INFO: Flow update: Design timing is met.
[06/30 09:58:12   2276s] **INFO: Flow update: Design timing is met.
[06/30 09:58:12   2276s] #optDebug: fT-D <X 1 0 0 0>
[06/30 09:58:12   2276s] Register exp ratio and priority group on 0 nets on 28945 nets : 
[06/30 09:58:13   2276s] 
[06/30 09:58:13   2276s] Active setup views:
[06/30 09:58:13   2276s]  WORST_CASE
[06/30 09:58:13   2276s]   Dominating endpoints: 0
[06/30 09:58:13   2276s]   Dominating TNS: -0.000
[06/30 09:58:13   2276s] 
[06/30 09:58:23   2292s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'preRoute' .
[06/30 09:58:23   2292s] PreRoute RC Extraction called for design fpga_top.
[06/30 09:58:23   2292s] RC Extraction called in multi-corner(2) mode.
[06/30 09:58:23   2292s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 09:58:23   2292s] Type 'man IMPEXT-6197' for more detail.
[06/30 09:58:23   2292s] RCMode: PreRoute
[06/30 09:58:23   2292s]       RC Corner Indexes            0       1   
[06/30 09:58:23   2292s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 09:58:23   2292s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 09:58:23   2292s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 09:58:23   2292s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 09:58:23   2292s] Shrink Factor                : 1.00000
[06/30 09:58:23   2292s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/30 09:58:23   2292s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 09:58:23   2292s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 09:58:24   2293s] Updating RC Grid density data for preRoute extraction ...
[06/30 09:58:24   2293s] eee: pegSigSF=1.070000
[06/30 09:58:24   2293s] Initializing multi-corner resistance tables ...
[06/30 09:58:24   2293s] eee: Grid unit RC data computation started
[06/30 09:58:24   2293s] eee: Grid unit RC data computation completed
[06/30 09:58:24   2293s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/30 09:58:24   2293s] eee: l=2 avDens=0.097848 usedTrk=7935.832014 availTrk=81103.726902 sigTrk=7935.832014
[06/30 09:58:24   2293s] eee: l=3 avDens=0.100176 usedTrk=10957.816317 availTrk=109385.998526 sigTrk=10957.816317
[06/30 09:58:24   2293s] eee: l=4 avDens=0.039391 usedTrk=4764.544263 availTrk=120954.696844 sigTrk=4764.544263
[06/30 09:58:24   2293s] eee: l=5 avDens=0.042629 usedTrk=3845.001777 availTrk=90196.656980 sigTrk=3845.001777
[06/30 09:58:24   2293s] eee: l=6 avDens=0.194852 usedTrk=2195.067144 availTrk=11265.323290 sigTrk=2195.067144
[06/30 09:58:24   2293s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/30 09:58:24   2293s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/30 09:58:24   2293s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 09:58:24   2293s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302613 uaWl=1.000000 uaWlH=0.212100 aWlH=0.000000 lMod=0 pMax=0.834500 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 09:58:24   2293s] eee: NetCapCache creation started. (Current Mem: 4445.582M) 
[06/30 09:58:25   2294s] eee: NetCapCache completed. (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  Curr Mem: 4445.582M) 
[06/30 09:58:25   2294s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 09:58:25   2294s] eee: Metal Layers Info:
[06/30 09:58:25   2294s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:58:25   2294s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 09:58:25   2294s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:58:25   2294s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 09:58:25   2294s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:58:25   2294s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:58:25   2294s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 09:58:25   2294s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 09:58:25   2294s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 09:58:25   2294s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 09:58:25   2294s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 09:58:25   2294s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 09:58:25   2294s] eee: +-----------------------NDR Info-----------------------+
[06/30 09:58:25   2294s] eee: NDR Count = 0, Fake NDR = 0
[06/30 09:58:25   2294s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 4445.582M)
[06/30 09:58:25   2294s] Starting delay calculation for Setup views
[06/30 09:58:25   2294s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/30 09:58:25   2294s] #################################################################################
[06/30 09:58:25   2294s] # Design Stage: PreRoute
[06/30 09:58:25   2294s] # Design Name: fpga_top
[06/30 09:58:25   2294s] # Design Mode: 130nm
[06/30 09:58:25   2294s] # Analysis Mode: MMMC Non-OCV 
[06/30 09:58:25   2294s] # Parasitics Mode: No SPEF/RCDB 
[06/30 09:58:25   2294s] # Signoff Settings: SI Off 
[06/30 09:58:25   2294s] #################################################################################
[06/30 09:58:32   2305s] Calculate delays in BcWc mode...
[06/30 09:58:33   2305s] Topological Sorting (REAL = 0:00:01.0, MEM = 4443.6M, InitMEM = 4443.6M)
[06/30 09:58:33   2305s] Start delay calculation (fullDC) (2 T). (MEM=1510.09)
[06/30 09:58:33   2306s] End AAE Lib Interpolated Model. (MEM=1519.367188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 09:58:47   2332s] Total number of fetched objects 24360
[06/30 09:58:47   2332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 09:58:47   2332s] End delay calculation. (MEM=1528.23 CPU=0:00:22.8 REAL=0:00:12.0)
[06/30 09:58:47   2332s] End delay calculation (fullDC). (MEM=1528.23 CPU=0:00:26.2 REAL=0:00:14.0)
[06/30 09:58:47   2332s] *** CDM Built up (cpu=0:00:37.1  real=0:00:22.0  mem= 4423.1M) ***
[06/30 09:58:52   2339s] *** Done Building Timing Graph (cpu=0:00:45.0 real=0:00:27.0 totSessionCpu=0:39:03 mem=4431.1M)
[06/30 09:58:52   2339s] OPTC: user 20.0
[06/30 09:58:52   2339s] Reported timing to dir ./timingReports
[06/30 09:58:52   2339s] **optDesign ... cpu = 0:06:05, real = 0:05:24, mem = 1509.8M, totSessionCpu=0:39:03 **
[06/30 09:58:52   2339s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4431.1M, EPOCH TIME: 1751291932.511620
[06/30 09:58:52   2339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:52   2339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:52   2339s] 
[06/30 09:58:52   2339s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 09:58:52   2339s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 09:58:52   2339s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.073, REAL:0.083, MEM:4431.1M, EPOCH TIME: 1751291932.594539
[06/30 09:58:52   2339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:58:52   2339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:59:09   2354s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/30 09:59:10   2354s] Begin: Collecting metrics
[06/30 09:59:10   2354s] **INFO: Starting Blocking QThread with 2 CPU
[06/30 09:59:10   2354s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/30 09:59:10   2354s] Multi-CPU acceleration using 2 CPU(s).
[06/30 09:59:10      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.1M
[06/30 09:59:10      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/30 09:59:10      0s] 
[06/30 09:59:10      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1518.7M, current mem=1386.6M)
[06/30 09:59:10      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1450.1M, current mem=1392.1M)
[06/30 09:59:11      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), mem = 0.1M
[06/30 09:59:11      0s] 
[06/30 09:59:11      0s] =============================================================================================
[06/30 09:59:11      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.14-s088_1
[06/30 09:59:11      0s] =============================================================================================
[06/30 09:59:11      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:59:11      0s] ---------------------------------------------------------------------------------------------
[06/30 09:59:11      0s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[06/30 09:59:11      0s] ---------------------------------------------------------------------------------------------
[06/30 09:59:11      0s]  QThreadWorker #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[06/30 09:59:11      0s] ---------------------------------------------------------------------------------------------

[06/30 09:59:11   2354s]  
_______________________________________________________________________
[06/30 09:59:11   2355s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:59:11   2355s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/30 09:59:11   2355s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/30 09:59:11   2355s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/30 09:59:11   2355s] | initial_summary         |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:09  |        4455 |    0 |   0 |
[06/30 09:59:11   2355s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
[06/30 09:59:11   2355s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        4455 |      |     |
[06/30 09:59:11   2355s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4455 |      |     |
[06/30 09:59:11   2355s] | global_opt              |           |    0.149 |           |        0 |       33.79 |            |              | 0:00:04  |        4455 |      |     |
[06/30 09:59:11   2355s] | area_reclaiming         |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:06  |        4455 |      |     |
[06/30 09:59:11   2355s] | area_reclaiming_2       |     0.000 |    0.149 |         0 |        0 |       33.79 |            |              | 0:00:10  |        4455 |      |     |
[06/30 09:59:11   2355s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:25  |        4439 |      |     |
[06/30 09:59:11   2355s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4446 |      |     |
[06/30 09:59:11   2355s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4446 |      |     |
[06/30 09:59:11   2355s] | drv_eco_fixing          |     0.000 |    0.145 |         0 |        0 |       33.79 |            |              | 0:00:04  |        4455 |    0 |   0 |
[06/30 09:59:11   2355s] | final_summary           |           |    0.000 |           |        0 |       33.79 |            |              | 0:00:19  |        4455 |    0 |   0 |
[06/30 09:59:11   2355s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/30 09:59:11   2355s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1518.7M, current mem=1511.7M)

[06/30 09:59:11   2355s] End: Collecting metrics
[06/30 09:59:11   2355s] **optDesign ... cpu = 0:06:20, real = 0:05:43, mem = 1511.7M, totSessionCpu=0:39:18 **
[06/30 09:59:11   2355s] *** Finished optDesign ***
[06/30 09:59:11   2355s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:59:11   2355s] UM:*                                                                   final
[06/30 09:59:12   2355s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 09:59:12   2355s] UM:*                                                                   opt_design_postcts
[06/30 09:59:25   2355s] Info: final physical memory for 3 CRR processes is 799.25MB.
[06/30 09:59:28   2355s] Info: Summary of CRR changes:
[06/30 09:59:28   2355s]       - Timing transform commits:       0
[06/30 09:59:28   2355s] Deleting Lib Analyzer.
[06/30 09:59:28   2355s] Info: Destroy the CCOpt slew target map.
[06/30 09:59:28   2355s] 
[06/30 09:59:28   2355s] *** Summary of all messages that are not suppressed in this session:
[06/30 09:59:28   2355s] Severity  ID               Count  Summary                                  
[06/30 09:59:28   2355s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[06/30 09:59:28   2355s] ERROR     IMPESI-2221         67  No driver %s is found in the delay stage...
[06/30 09:59:28   2355s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[06/30 09:59:28   2355s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[06/30 09:59:28   2355s] WARNING   IMPOPT-7098       5317  WARNING: %s is an undriven net with %d f...
[06/30 09:59:28   2355s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[06/30 09:59:28   2355s] *** Message Summary: 5341 warning(s), 67 error(s)
[06/30 09:59:28   2355s] 
[06/30 09:59:28   2355s] clean pInstBBox. size 0
[06/30 09:59:28   2356s] Cell fpga_top LLGs are deleted
[06/30 09:59:28   2356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:59:28   2356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 09:59:28   2356s] Info: pop threads available for lower-level modules during optimization.
[06/30 09:59:28   2356s] *** optDesign #1 [finish] () : cpu/real = 0:06:20.9/0:06:00.0 (1.1), totSession cpu/real = 0:39:19.1/0:52:13.5 (0.8), mem = 4455.1M
[06/30 09:59:28   2356s] 
[06/30 09:59:28   2356s] =============================================================================================
[06/30 09:59:28   2356s]  Final TAT Report : optDesign #1                                                23.14-s088_1
[06/30 09:59:28   2356s] =============================================================================================
[06/30 09:59:28   2356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 09:59:28   2356s] ---------------------------------------------------------------------------------------------
[06/30 09:59:28   2356s] [ InitOpt                ]      1   0:01:14.1  (  20.6 % )     0:01:27.7 /  0:00:31.6    0.4
[06/30 09:59:28   2356s] [ GlobalOpt              ]      1   0:00:03.9  (   1.1 % )     0:00:03.9 /  0:00:03.7    1.0
[06/30 09:59:28   2356s] [ DrvOpt                 ]      2   0:00:05.9  (   1.6 % )     0:00:05.9 /  0:00:07.0    1.2
[06/30 09:59:28   2356s] [ SimplifyNetlist        ]      1   0:00:02.8  (   0.8 % )     0:00:02.8 /  0:00:02.8    1.0
[06/30 09:59:28   2356s] [ AreaOpt                ]      2   0:00:09.5  (   2.6 % )     0:00:13.1 /  0:00:16.4    1.3
[06/30 09:59:28   2356s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[06/30 09:59:28   2356s] [ ViewPruning            ]     10   0:00:02.0  (   0.6 % )     0:00:08.4 /  0:00:11.7    1.4
[06/30 09:59:28   2356s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.1 % )     0:00:25.9 /  0:00:26.6    1.0
[06/30 09:59:28   2356s] [ MetricReport           ]     12   0:00:05.9  (   1.6 % )     0:00:05.9 /  0:00:04.3    0.7
[06/30 09:59:28   2356s] [ DrvReport              ]      2   0:00:11.1  (   3.1 % )     0:00:11.1 /  0:00:03.4    0.3
[06/30 09:59:28   2356s] [ CongRefineRouteType    ]      2   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/30 09:59:28   2356s] [ LocalWireReclaim       ]      1   0:00:00.4  (   0.1 % )     0:01:24.6 /  0:01:51.7    1.3
[06/30 09:59:28   2356s] [ SlackTraversorInit     ]      6   0:00:00.6  (   0.2 % )     0:00:01.9 /  0:00:01.8    0.9
[06/30 09:59:28   2356s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:59:28   2356s] [ PlacerInterfaceInit    ]      2   0:00:00.5  (   0.1 % )     0:00:00.7 /  0:00:00.8    1.3
[06/30 09:59:28   2356s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 09:59:28   2356s] [ ReportTranViolation    ]      2   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[06/30 09:59:28   2356s] [ ReportCapViolation     ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.7    1.4
[06/30 09:59:28   2356s] [ RefinePlace            ]      2   0:01:27.8  (  24.4 % )     0:01:27.9 /  0:01:55.8    1.3
[06/30 09:59:28   2356s] [ DetailPlaceInit        ]      3   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.9
[06/30 09:59:28   2356s] [ EarlyGlobalRoute       ]      1   0:00:04.5  (   1.3 % )     0:00:04.5 /  0:00:05.3    1.2
[06/30 09:59:28   2356s] [ ExtractRC              ]      2   0:00:02.5  (   0.7 % )     0:00:02.5 /  0:00:02.3    0.9
[06/30 09:59:28   2356s] [ UpdateTimingGraph      ]      6   0:00:01.5  (   0.4 % )     0:01:09.1 /  0:01:56.7    1.7
[06/30 09:59:28   2356s] [ FullDelayCalc          ]      3   0:01:02.7  (  17.4 % )     0:01:02.7 /  0:01:43.6    1.7
[06/30 09:59:28   2356s] [ TimingUpdate           ]     27   0:00:52.6  (  14.6 % )     0:00:52.6 /  0:01:29.8    1.7
[06/30 09:59:28   2356s] [ TimingReport           ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/30 09:59:28   2356s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[06/30 09:59:28   2356s] [ IncrTimingUpdate       ]      6   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    0.9
[06/30 09:59:28   2356s] [ MISC                   ]          0:00:27.0  (   7.5 % )     0:00:27.0 /  0:00:10.4    0.4
[06/30 09:59:28   2356s] ---------------------------------------------------------------------------------------------
[06/30 09:59:28   2356s]  optDesign #1 TOTAL                 0:06:00.0  ( 100.0 % )     0:06:00.0 /  0:06:20.9    1.1
[06/30 09:59:28   2356s] ---------------------------------------------------------------------------------------------
[06/30 09:59:28   2356s] 
[06/30 09:59:28   2356s] TimeStamp Deleting Cell Server Begin ...
[06/30 09:59:28   2356s] 
[06/30 09:59:28   2356s] TimeStamp Deleting Cell Server End ...
[06/30 10:08:05   2434s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[06/30 10:08:05   2434s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[06/30 10:08:05   2434s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[06/30 10:08:05   2434s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[06/30 10:08:05   2434s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[06/30 10:08:05   2434s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[06/30 10:08:06   2434s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[06/30 10:08:06   2434s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[06/30 10:08:06   2434s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[06/30 10:08:06   2434s] <CMD> routeDesign -globalDetail
[06/30 10:08:06   2435s] #% Begin routeDesign (date=06/30 10:08:06, mem=1366.1M)
[06/30 10:08:06   2435s] ### Time Record (routeDesign) is installed.
[06/30 10:08:06   2435s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.01 (MB), peak = 2161.48 (MB)
[06/30 10:08:06   2435s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[06/30 10:08:06   2435s] #**INFO: setDesignMode -flowEffort standard
[06/30 10:08:06   2435s] #**INFO: setDesignMode -powerEffort none
[06/30 10:08:06   2435s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/30 10:08:07   2435s] **INFO: User settings:
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_auto_stop                    true
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_end_iteration                1
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_fix_antenna                  true
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_on_grid_only                 0
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_post_route_spread_wire       1
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_post_route_swap_via          {}
[06/30 10:08:07   2435s] setNanoRouteMode -route_detail_use_multi_cut_via_effort     {}
[06/30 10:08:07   2435s] setNanoRouteMode -route_route_side                          front
[06/30 10:08:07   2435s] setNanoRouteMode -route_extract_third_party_compatible      false
[06/30 10:08:07   2435s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  25.6
[06/30 10:08:07   2435s] setNanoRouteMode -route_bottom_routing_layer                1
[06/30 10:08:07   2435s] setNanoRouteMode -route_ignore_antenna_top_cell_pin         false
[06/30 10:08:07   2435s] setNanoRouteMode -route_antenna_diode_insertion             false
[06/30 10:08:07   2435s] setNanoRouteMode -route_selected_net_only                   false
[06/30 10:08:07   2435s] setNanoRouteMode -route_top_routing_layer                   5
[06/30 10:08:07   2435s] setNanoRouteMode -route_with_eco                            false
[06/30 10:08:07   2435s] setNanoRouteMode -route_with_litho_driven                   false
[06/30 10:08:07   2435s] setNanoRouteMode -route_with_si_driven                      false
[06/30 10:08:07   2435s] setNanoRouteMode -route_with_timing_driven                  false
[06/30 10:08:07   2435s] setNanoRouteMode -timingEngine                              {}
[06/30 10:08:07   2435s] setDesignMode -process                                      130
[06/30 10:08:07   2435s] setExtractRCMode -coupling_c_th                             0.4
[06/30 10:08:07   2435s] setExtractRCMode -engine                                    preRoute
[06/30 10:08:07   2435s] setExtractRCMode -relative_c_th                             1
[06/30 10:08:07   2435s] setExtractRCMode -total_c_th                                0
[06/30 10:08:07   2435s] setDelayCalMode -enable_high_fanout                         true
[06/30 10:08:07   2435s] setDelayCalMode -enable_ideal_seq_async_pins                false
[06/30 10:08:07   2435s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[06/30 10:08:07   2435s] setDelayCalMode -engine                                     aae
[06/30 10:08:07   2435s] setDelayCalMode -ignoreNetLoad                              false
[06/30 10:08:07   2435s] setDelayCalMode -socv_accuracy_mode                         low
[06/30 10:08:07   2435s] setSIMode -separate_delta_delay_on_data                     true
[06/30 10:08:07   2435s] 
[06/30 10:08:07   2435s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/30 10:08:07   2435s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/30 10:08:08   2435s] OPERPROF: Starting checkPlace at level 1, MEM:4455.1M, EPOCH TIME: 1751292488.304444
[06/30 10:08:08   2435s] Processing tracks to init pin-track alignment.
[06/30 10:08:08   2435s] z: 1, totalTracks: 1
[06/30 10:08:08   2435s] z: 3, totalTracks: 1
[06/30 10:08:08   2435s] z: 5, totalTracks: 1
[06/30 10:08:08   2435s] z: 7, totalTracks: 1
[06/30 10:08:08   2435s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 10:08:08   2435s] Cell fpga_top LLGs are deleted
[06/30 10:08:08   2435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2435s] # Building fpga_top llgBox search-tree.
[06/30 10:08:08   2435s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4455.1M, EPOCH TIME: 1751292488.342479
[06/30 10:08:08   2435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2435s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4455.1M, EPOCH TIME: 1751292488.345563
[06/30 10:08:08   2435s] Max number of tech site patterns supported in site array is 256.
[06/30 10:08:08   2435s] Core basic site is CoreSite
[06/30 10:08:08   2435s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 10:08:08   2435s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 10:08:08   2435s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 10:08:08   2435s] SiteArray: use 3,309,568 bytes
[06/30 10:08:08   2435s] SiteArray: current memory after site array memory allocation 4455.1M
[06/30 10:08:08   2435s] SiteArray: FP blocked sites are writable
[06/30 10:08:08   2435s] Keep-away cache is enable on metals: 1-7
[06/30 10:08:08   2435s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 10:08:08   2435s] Atter site array init, number of instance map data is 0.
[06/30 10:08:08   2435s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.035, REAL:0.029, MEM:4455.1M, EPOCH TIME: 1751292488.374672
[06/30 10:08:08   2435s] 
[06/30 10:08:08   2435s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:08:08   2435s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:08:08   2435s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.041, MEM:4455.1M, EPOCH TIME: 1751292488.383498
[06/30 10:08:08   2435s] Begin checking placement ... (start mem=4455.1M, init mem=4455.1M)
[06/30 10:08:08   2435s] Begin checking exclusive groups violation ...
[06/30 10:08:08   2435s] There are 0 groups to check, max #box is 0, total #box is 0
[06/30 10:08:08   2435s] Finished checking exclusive groups violations. Found 0 Vio.
[06/30 10:08:08   2435s] 
[06/30 10:08:08   2435s] Running CheckPlace using 2 threads!...
[06/30 10:08:08   2436s] 
[06/30 10:08:08   2436s] ...checkPlace MT is done!
[06/30 10:08:08   2436s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4423.1M, EPOCH TIME: 1751292488.910249
[06/30 10:08:08   2436s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.024, REAL:0.025, MEM:4423.1M, EPOCH TIME: 1751292488.935554
[06/30 10:08:08   2436s] *info: Placed = 23403         
[06/30 10:08:08   2436s] *info: Unplaced = 0           
[06/30 10:08:08   2436s] Placement Density:33.79%(368629/1090935)
[06/30 10:08:08   2436s] Placement Density (including fixed std cells):33.79%(368629/1090935)
[06/30 10:08:08   2436s] Cell fpga_top LLGs are deleted
[06/30 10:08:08   2436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 10:08:08   2436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2436s] # Resetting pin-track-align track data.
[06/30 10:08:08   2436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:08:08   2436s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.7, real=0:00:00.0; mem=4423.1M)
[06/30 10:08:08   2436s] OPERPROF: Finished checkPlace at level 1, CPU:0.839, REAL:0.660, MEM:4423.1M, EPOCH TIME: 1751292488.964212
[06/30 10:08:09   2436s] 
[06/30 10:08:09   2436s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[06/30 10:08:09   2436s] *** Changed status on (1) nets in Clock.
[06/30 10:08:09   2436s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4423.1M) ***
[06/30 10:08:09   2436s] % Begin globalDetailRoute (date=06/30 10:08:09, mem=1364.9M)
[06/30 10:08:09   2436s] 
[06/30 10:08:09   2436s] globalDetailRoute
[06/30 10:08:09   2436s] 
[06/30 10:08:09   2436s] #Start globalDetailRoute on Mon Jun 30 10:08:09 2025
[06/30 10:08:09   2436s] #
[06/30 10:08:09   2436s] ### Time Record (globalDetailRoute) is installed.
[06/30 10:08:09   2436s] ### Time Record (Pre Callback) is installed.
[06/30 10:08:09   2436s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 10:08:09   2436s] ### Time Record (Pre Callback) is uninstalled.
[06/30 10:08:09   2436s] ### Time Record (DB Import) is installed.
[06/30 10:08:09   2436s] ### Time Record (Timing Data Generation) is installed.
[06/30 10:08:09   2436s] ### Time Record (Timing Data Generation) is uninstalled.
[06/30 10:08:09   2436s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[06/30 10:08:10   2437s] ### Net info: total nets: 54006
[06/30 10:08:10   2437s] ### Net info: dirty nets: 67
[06/30 10:08:10   2437s] ### Net info: marked as disconnected nets: 0
[06/30 10:08:10   2437s] ### Net info: fully routed nets: 1
[06/30 10:08:10   2437s] ### Net info: trivial (< 2 pins) nets: 28984
[06/30 10:08:10   2437s] ### Net info: unrouted nets: 25021
[06/30 10:08:10   2437s] ### Net info: re-extraction nets: 0
[06/30 10:08:10   2437s] ### Net info: ignored nets: 0
[06/30 10:08:10   2437s] ### Net info: skip routing nets: 0
[06/30 10:08:10   2438s] ### import design signature (12): route=668992398 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=2039974168 dirty_area=0 del_dirty_area=0 cell=924958356 placement=2027255762 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 10:08:10   2438s] ### Time Record (DB Import) is uninstalled.
[06/30 10:08:10   2438s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[06/30 10:08:11   2438s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:11   2438s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:11   2438s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:11   2438s] ### Time Record (Data Preparation) is installed.
[06/30 10:08:11   2438s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:11   2438s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:11   2438s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:08:11   2438s] ### Time Record (Global Routing) is installed.
[06/30 10:08:11   2438s] ### Time Record (Global Routing) is uninstalled.
[06/30 10:08:11   2438s] #Total number of trivial nets (e.g. < 2 pins) = 29051 (skipped).
[06/30 10:08:11   2438s] #Total number of routable nets = 24955.
[06/30 10:08:11   2438s] #Total number of nets in the design = 54006.
[06/30 10:08:11   2438s] #24954 routable nets do not have any wires.
[06/30 10:08:11   2438s] #1 routable net has routed wires.
[06/30 10:08:11   2438s] #24954 nets will be global routed.
[06/30 10:08:11   2438s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/30 10:08:11   2438s] #Using multithreading with 2 threads.
[06/30 10:08:11   2438s] ### Time Record (Data Preparation) is installed.
[06/30 10:08:11   2438s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:11   2438s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:11   2438s] #Start routing data preparation on Mon Jun 30 10:08:11 2025
[06/30 10:08:11   2438s] #
[06/30 10:08:11   2438s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:11   2438s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:11   2438s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:12   2439s] ### Time Record (Cell Pin Access) is installed.
[06/30 10:08:12   2439s] #Rebuild pin access data for design.
[06/30 10:08:12   2439s] #Initial pin access analysis.
[06/30 10:08:14   2441s] #Detail pin access analysis.
[06/30 10:08:14   2441s] ### Time Record (Cell Pin Access) is uninstalled.
[06/30 10:08:15   2443s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[06/30 10:08:15   2443s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/30 10:08:15   2443s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/30 10:08:15   2443s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/30 10:08:15   2443s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/30 10:08:15   2443s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[06/30 10:08:15   2443s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/30 10:08:15   2443s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[06/30 10:08:15   2443s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[06/30 10:08:15   2443s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[06/30 10:08:15   2443s] #pin_access_rlayer=2(Metal2)
[06/30 10:08:15   2443s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/30 10:08:15   2443s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/30 10:08:15   2443s] #enable_dpt_layer_shield=F
[06/30 10:08:15   2443s] #has_line_end_grid=F
[06/30 10:08:15   2443s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.29 (MB), peak = 2161.48 (MB)
[06/30 10:08:16   2443s] #Regenerating Ggrids automatically.
[06/30 10:08:16   2443s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[06/30 10:08:16   2443s] #Using automatically generated G-grids.
[06/30 10:08:31   2458s] #Done routing data preparation.
[06/30 10:08:31   2458s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1407.90 (MB), peak = 2161.48 (MB)
[06/30 10:08:31   2458s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:31   2458s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:31   2458s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:31   2458s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #Finished routing data preparation on Mon Jun 30 10:08:31 2025
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #Cpu time = 00:00:20
[06/30 10:08:31   2458s] #Elapsed time = 00:00:20
[06/30 10:08:31   2458s] #Increased memory = 37.36 (MB)
[06/30 10:08:31   2458s] #Total memory = 1407.90 (MB)
[06/30 10:08:31   2458s] #Peak memory = 2161.48 (MB)
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:08:31   2458s] ### Time Record (Global Routing) is installed.
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #Start global routing on Mon Jun 30 10:08:31 2025
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #Start global routing initialization on Mon Jun 30 10:08:31 2025
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #Number of eco nets is 0
[06/30 10:08:31   2458s] #
[06/30 10:08:31   2458s] #Start global routing data preparation on Mon Jun 30 10:08:31 2025
[06/30 10:08:31   2458s] #
[06/30 10:08:32   2458s] ### build_merged_routing_blockage_rect_list starts on Mon Jun 30 10:08:32 2025 with memory = 1408.56 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2458s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.92 [2]--
[06/30 10:08:32   2458s] #Start routing resource analysis on Mon Jun 30 10:08:32 2025
[06/30 10:08:32   2458s] #
[06/30 10:08:32   2458s] ### init_is_bin_blocked starts on Mon Jun 30 10:08:32 2025 with memory = 1408.56 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2458s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.93 [2]--
[06/30 10:08:32   2458s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun 30 10:08:32 2025 with memory = 1414.77 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.83 [2]--
[06/30 10:08:32   2459s] ### adjust_flow_cap starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.28 [2]--
[06/30 10:08:32   2459s] ### adjust_flow_per_partial_route_obs starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.00 [2]--
[06/30 10:08:32   2459s] ### set_via_blocked starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.73 [2]--
[06/30 10:08:32   2459s] ### copy_flow starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.57 [2]--
[06/30 10:08:32   2459s] #Routing resource analysis is done on Mon Jun 30 10:08:32 2025
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] ### report_flow_cap starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] #  Resource Analysis:
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/30 10:08:32   2459s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/30 10:08:32   2459s] #  --------------------------------------------------------------
[06/30 10:08:32   2459s] #  Metal1         V        1146        2718       69402    68.62%
[06/30 10:08:32   2459s] #  Metal2         H        2691        1917       69402    38.12%
[06/30 10:08:32   2459s] #  Metal3         V        1504        2360       69402    53.89%
[06/30 10:08:32   2459s] #  Metal4         H        1882        2726       69402    55.26%
[06/30 10:08:32   2459s] #  Metal5         V        1501        2363       69402    53.93%
[06/30 10:08:32   2459s] #  --------------------------------------------------------------
[06/30 10:08:32   2459s] #  Total                   8725      58.66%      347010    53.96%
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #  1 nets (0.00%) with 1 preferred extra spacing.
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.04 [2]--
[06/30 10:08:32   2459s] ### analyze_m2_tracks starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.96 [2]--
[06/30 10:08:32   2459s] ### report_initial_resource starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.00 [2]--
[06/30 10:08:32   2459s] ### mark_pg_pins_accessibility starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.46 [2]--
[06/30 10:08:32   2459s] ### set_net_region starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.98 [2]--
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #Global routing data preparation is done on Mon Jun 30 10:08:32 2025
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] ### prepare_level starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### init level 1 starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.01 [2]--
[06/30 10:08:32   2459s] ### Level 1 hgrid = 258 X 269
[06/30 10:08:32   2459s] ### init level 2 starts on Mon Jun 30 10:08:32 2025 with memory = 1416.16 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.48 [2]--
[06/30 10:08:32   2459s] ### Level 2 hgrid = 65 X 68
[06/30 10:08:32   2459s] ### prepare_level_flow starts on Mon Jun 30 10:08:32 2025 with memory = 1417.93 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.01 [2]--
[06/30 10:08:32   2459s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.60 [2]--
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #Global routing initialization is done on Mon Jun 30 10:08:32 2025
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1417.93 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] #
[06/30 10:08:32   2459s] #start global routing iteration 1...
[06/30 10:08:32   2459s] ### init_flow_edge starts on Mon Jun 30 10:08:32 2025 with memory = 1417.93 (MB), peak = 2161.48 (MB)
[06/30 10:08:32   2459s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.98 [2]--
[06/30 10:08:32   2459s] ### Uniform Hboxes (3x4)
[06/30 10:08:32   2459s] ### routing at level 1 iter 0 for 0 hboxes
[06/30 10:08:36   2463s] ### measure_qor starts on Mon Jun 30 10:08:36 2025 with memory = 1449.64 (MB), peak = 2161.48 (MB)
[06/30 10:08:36   2463s] ### measure_congestion starts on Mon Jun 30 10:08:36 2025 with memory = 1449.64 (MB), peak = 2161.48 (MB)
[06/30 10:08:36   2463s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.98 [2]--
[06/30 10:08:36   2463s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.59 [2]--
[06/30 10:08:36   2463s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:36   2463s] #
[06/30 10:08:36   2463s] #start global routing iteration 2...
[06/30 10:08:37   2464s] ### init_flow_edge starts on Mon Jun 30 10:08:37 2025 with memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:37   2464s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.33 [2]--
[06/30 10:08:37   2464s] ### routing at level 2 (topmost level) iter 0
[06/30 10:08:38   2465s] ### measure_qor starts on Mon Jun 30 10:08:38 2025 with memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:38   2465s] ### measure_congestion starts on Mon Jun 30 10:08:38 2025 with memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:38   2465s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.99 [2]--
[06/30 10:08:38   2465s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.47 [2]--
[06/30 10:08:38   2465s] ### routing at level 2 (topmost level) iter 1
[06/30 10:08:38   2465s] ### measure_qor starts on Mon Jun 30 10:08:38 2025 with memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:38   2465s] ### measure_congestion starts on Mon Jun 30 10:08:38 2025 with memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:38   2465s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.95 [2]--
[06/30 10:08:38   2465s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.21 [2]--
[06/30 10:08:38   2465s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1446.24 (MB), peak = 2161.48 (MB)
[06/30 10:08:38   2465s] #
[06/30 10:08:39   2465s] #start global routing iteration 3...
[06/30 10:08:39   2466s] ### Uniform Hboxes (3x4)
[06/30 10:08:39   2466s] ### routing at level 1 iter 0 for 0 hboxes
[06/30 10:08:41   2468s] ### measure_qor starts on Mon Jun 30 10:08:41 2025 with memory = 1458.93 (MB), peak = 2161.48 (MB)
[06/30 10:08:41   2468s] ### measure_congestion starts on Mon Jun 30 10:08:41 2025 with memory = 1458.93 (MB), peak = 2161.48 (MB)
[06/30 10:08:41   2468s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.94 [2]--
[06/30 10:08:41   2468s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.60 [2]--
[06/30 10:08:41   2468s] ### measure_congestion starts on Mon Jun 30 10:08:41 2025 with memory = 1454.70 (MB), peak = 2161.48 (MB)
[06/30 10:08:41   2468s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.95 [2]--
[06/30 10:08:41   2468s] ### Uniform Hboxes (3x4)
[06/30 10:08:41   2468s] ### routing at level 1 iter 1 for 0 hboxes
[06/30 10:08:50   2476s] ### measure_qor starts on Mon Jun 30 10:08:50 2025 with memory = 1466.95 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2476s] ### measure_congestion starts on Mon Jun 30 10:08:50 2025 with memory = 1466.95 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2476s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.98 [2]--
[06/30 10:08:50   2476s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.67 [2]--
[06/30 10:08:50   2476s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2476s] #
[06/30 10:08:50   2476s] ### route_end starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2476s] #
[06/30 10:08:50   2476s] #Total number of trivial nets (e.g. < 2 pins) = 29051 (skipped).
[06/30 10:08:50   2476s] #Total number of routable nets = 24955.
[06/30 10:08:50   2476s] #Total number of nets in the design = 54006.
[06/30 10:08:50   2476s] #
[06/30 10:08:50   2476s] #24955 routable nets have routed wires.
[06/30 10:08:50   2476s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/30 10:08:50   2476s] #
[06/30 10:08:50   2476s] #Routed nets constraints summary:
[06/30 10:08:50   2476s] #-----------------------------
[06/30 10:08:50   2476s] #        Rules   Unconstrained  
[06/30 10:08:50   2476s] #-----------------------------
[06/30 10:08:50   2476s] #      Default           24954  
[06/30 10:08:50   2476s] #-----------------------------
[06/30 10:08:50   2476s] #        Total           24954  
[06/30 10:08:50   2476s] #-----------------------------
[06/30 10:08:50   2476s] #
[06/30 10:08:50   2476s] #Routing constraints summary of the whole design:
[06/30 10:08:50   2476s] #------------------------------------------------
[06/30 10:08:50   2477s] #        Rules   Pref Extra Space   Unconstrained  
[06/30 10:08:50   2477s] #------------------------------------------------
[06/30 10:08:50   2477s] #      Default                  1           24954  
[06/30 10:08:50   2477s] #------------------------------------------------
[06/30 10:08:50   2477s] #        Total                  1           24954  
[06/30 10:08:50   2477s] #------------------------------------------------
[06/30 10:08:50   2477s] #
[06/30 10:08:50   2477s] ### adjust_flow_per_partial_route_obs starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.96 [2]--
[06/30 10:08:50   2477s] ### cal_base_flow starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### init_flow_edge starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.26 [2]--
[06/30 10:08:50   2477s] ### cal_flow starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.87 [2]--
[06/30 10:08:50   2477s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.88 [2]--
[06/30 10:08:50   2477s] ### report_overcon starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] #
[06/30 10:08:50   2477s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/30 10:08:50   2477s] #
[06/30 10:08:50   2477s] #                 OverCon          
[06/30 10:08:50   2477s] #                  #Gcell    %Gcell
[06/30 10:08:50   2477s] #     Layer           (1)   OverCon  Flow/Cap
[06/30 10:08:50   2477s] #  ----------------------------------------------
[06/30 10:08:50   2477s] #  Metal1        0(0.00%)   (0.00%)     0.16  
[06/30 10:08:50   2477s] #  Metal2        0(0.00%)   (0.00%)     0.14  
[06/30 10:08:50   2477s] #  Metal3        4(0.01%)   (0.01%)     0.25  
[06/30 10:08:50   2477s] #  Metal4        0(0.00%)   (0.00%)     0.09  
[06/30 10:08:50   2477s] #  Metal5        0(0.00%)   (0.00%)     0.13  
[06/30 10:08:50   2477s] #  ----------------------------------------------
[06/30 10:08:50   2477s] #     Total      4(0.00%)   (0.00%)
[06/30 10:08:50   2477s] #
[06/30 10:08:50   2477s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/30 10:08:50   2477s] #  Overflow after GR: 0.00% H + 0.00% V
[06/30 10:08:50   2477s] #
[06/30 10:08:50   2477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.98 [2]--
[06/30 10:08:50   2477s] ### cal_base_flow starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### init_flow_edge starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.58 [2]--
[06/30 10:08:50   2477s] ### cal_flow starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.91 [2]--
[06/30 10:08:50   2477s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.92 [2]--
[06/30 10:08:50   2477s] ### generate_cong_map_content starts on Mon Jun 30 10:08:50 2025 with memory = 1462.57 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] ### Sync with Inovus CongMap starts on Mon Jun 30 10:08:50 2025 with memory = 1461.65 (MB), peak = 2161.48 (MB)
[06/30 10:08:50   2477s] #Hotspot report including placement blocked areas
[06/30 10:08:50   2477s] OPERPROF: Starting HotSpotCal at level 1, MEM:4455.1M, EPOCH TIME: 1751292530.823729
[06/30 10:08:50   2477s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/30 10:08:50   2477s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[06/30 10:08:50   2477s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/30 10:08:50   2477s] [hotspot] |   Metal1(V)    |             17.05 |             71.87 |   453.80   514.03   514.27   574.51 |
[06/30 10:08:50   2477s] [hotspot] |   Metal2(H)    |              0.00 |              0.00 |   (none)                            |
[06/30 10:08:50   2477s] [hotspot] |   Metal3(V)    |              0.00 |              0.00 |   (none)                            |
[06/30 10:08:51   2477s] [hotspot] |   Metal4(H)    |              0.00 |              0.00 |   (none)                            |
[06/30 10:08:51   2477s] [hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[06/30 10:08:51   2477s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/30 10:08:51   2477s] [hotspot] |      worst     | (Metal1)    17.05 | (Metal1)    71.87 |                                     |
[06/30 10:08:51   2477s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/30 10:08:51   2477s] [hotspot] |   all layers   |             48.85 |            812.85 |                                     |
[06/30 10:08:51   2477s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/30 10:08:51   2477s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 48.85, normalized total congestion hotspot area = 812.85 (area is in unit of 4 std-cell row bins)
[06/30 10:08:51   2477s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 48.85/812.85 (area is in unit of 4 std-cell row bins)
[06/30 10:08:51   2477s] [hotspot] max/total 48.85/812.85, big hotspot (>10) total 759.08
[06/30 10:08:51   2477s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] [hotspot] |  1  |   574.75   241.88   635.24   393.07 |       40.00   |             NA                |
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] [hotspot] |  2  |   725.96   241.88   786.44   393.07 |       40.00   |             NA                |
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] [hotspot] |  3  |   907.39   241.88   967.88   393.07 |       40.00   |             NA                |
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] [hotspot] |  4  |  1058.60   241.88  1119.08   393.07 |       40.00   |             NA                |
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] [hotspot] |  5  |   725.96  1542.19   786.44  1693.39 |       40.00   |             NA                |
[06/30 10:08:51   2477s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/30 10:08:51   2477s] Top 5 hotspots total area: 200.00
[06/30 10:08:51   2477s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.216, REAL:0.427, MEM:4455.1M, EPOCH TIME: 1751292531.251202
[06/30 10:08:51   2477s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.51 [2]--
[06/30 10:08:51   2477s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.53 [2]--
[06/30 10:08:51   2477s] ### update starts on Mon Jun 30 10:08:51 2025 with memory = 1458.71 (MB), peak = 2161.48 (MB)
[06/30 10:08:51   2477s] #Complete Global Routing.
[06/30 10:08:51   2477s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:08:51   2477s] #
[06/30 10:08:51   2477s] #  Routing Statistics
[06/30 10:08:51   2477s] #
[06/30 10:08:51   2477s] #------------------+-----------+-------+
[06/30 10:08:51   2477s] #  Layer           | Length(um)|   Vias|
[06/30 10:08:51   2477s] #------------------+-----------+-------+
[06/30 10:08:51   2477s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:08:51   2477s] #  Metal1 ( 1V)    |      16668|  70407|
[06/30 10:08:51   2477s] #  Metal2 ( 2H)    |     269281|  36048|
[06/30 10:08:51   2477s] #  Metal3 ( 3V)    |     273589|   7049|
[06/30 10:08:51   2477s] #  Metal4 ( 4H)    |     133418|   2630|
[06/30 10:08:51   2477s] #  Metal5 ( 5V)    |      69505|      0|
[06/30 10:08:51   2477s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:08:51   2477s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:08:51   2477s] #------------------+-----------+-------+
[06/30 10:08:51   2477s] #  Total           |     762461| 116134|
[06/30 10:08:51   2477s] #------------------+-----------+-------+
[06/30 10:08:51   2477s] #
[06/30 10:08:51   2477s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:08:51   2477s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.88 [2]--
[06/30 10:08:51   2477s] ### report_overcon starts on Mon Jun 30 10:08:51 2025 with memory = 1458.78 (MB), peak = 2161.48 (MB)
[06/30 10:08:51   2477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.95 [2]--
[06/30 10:08:51   2477s] ### report_overcon starts on Mon Jun 30 10:08:51 2025 with memory = 1458.78 (MB), peak = 2161.48 (MB)
[06/30 10:08:51   2477s] #Max overcon = 1 tracks.
[06/30 10:08:51   2477s] #Total overcon = 0.00%.
[06/30 10:08:51   2477s] #Worst layer Gcell overcon rate = 0.01%.
[06/30 10:08:51   2477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.81 [2]--
[06/30 10:08:51   2478s] ### route_end cpu:00:00:01, real:00:00:02, mem:1.4 GB, peak:2.1 GB --0.80 [2]--
[06/30 10:08:51   2478s] ### global_route design signature (15): route=1642527658 net_attr=1852412578
[06/30 10:08:51   2478s] #
[06/30 10:08:51   2478s] #Global routing statistics:
[06/30 10:08:51   2478s] #Cpu time = 00:00:20
[06/30 10:08:51   2478s] #Elapsed time = 00:00:20
[06/30 10:08:51   2478s] #Increased memory = 49.29 (MB)
[06/30 10:08:51   2478s] #Total memory = 1457.19 (MB)
[06/30 10:08:51   2478s] #Peak memory = 2161.48 (MB)
[06/30 10:08:51   2478s] #
[06/30 10:08:51   2478s] #Finished global routing on Mon Jun 30 10:08:51 2025
[06/30 10:08:51   2478s] #
[06/30 10:08:51   2478s] #
[06/30 10:08:51   2478s] ### Time Record (Global Routing) is uninstalled.
[06/30 10:08:51   2478s] ### Time Record (Data Preparation) is installed.
[06/30 10:08:52   2478s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:08:52   2478s] ### track-assign external-init starts on Mon Jun 30 10:08:52 2025 with memory = 1452.05 (MB), peak = 2161.48 (MB)
[06/30 10:08:52   2478s] ### Time Record (Track Assignment) is installed.
[06/30 10:08:52   2478s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:52   2478s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:52   2478s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:52   2478s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:52   2478s] ### Time Record (Data Preparation) is installed.
[06/30 10:08:52   2478s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:52   2478s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:52   2478s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:52   2478s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:52   2479s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:08:52   2479s] ### Time Record (Track Assignment) is uninstalled.
[06/30 10:08:52   2479s] ### track-assign external-init cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:2.1 GB --0.92 [2]--
[06/30 10:08:52   2479s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1452.05 (MB), peak = 2161.48 (MB)
[06/30 10:08:52   2479s] ### track-assign engine-init starts on Mon Jun 30 10:08:52 2025 with memory = 1452.05 (MB), peak = 2161.48 (MB)
[06/30 10:08:52   2479s] ### Time Record (Track Assignment) is installed.
[06/30 10:08:52   2479s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:08:52   2479s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:08:52   2479s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:08:52   2479s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:08:53   2479s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.94 [2]--
[06/30 10:08:53   2479s] ### track-assign core-engine starts on Mon Jun 30 10:08:53 2025 with memory = 1452.05 (MB), peak = 2161.48 (MB)
[06/30 10:08:53   2479s] #Start Track Assignment.
[06/30 10:08:58   2486s] #Done with 31924 horizontal wires in 9 hboxes and 25661 vertical wires in 9 hboxes.
[06/30 10:09:03   2493s] #Done with 8938 horizontal wires in 9 hboxes and 4545 vertical wires in 9 hboxes.
[06/30 10:09:04   2494s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[06/30 10:09:04   2494s] #
[06/30 10:09:04   2494s] #Track assignment summary:
[06/30 10:09:04   2494s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/30 10:09:04   2494s] #------------------------------------------------------------------------
[06/30 10:09:04   2494s] # Metal1     16456.72 	  0.00%  	  0.00% 	  0.00%
[06/30 10:09:04   2494s] # Metal2    263712.33 	  0.22%  	  0.00% 	  0.00%
[06/30 10:09:04   2494s] # Metal3    269890.93 	  0.67%  	  0.14% 	  0.57%
[06/30 10:09:04   2494s] # Metal4    131327.69 	  0.01%  	  0.00% 	  0.00%
[06/30 10:09:04   2494s] # Metal5     68399.44 	  0.01%  	  0.00% 	  0.00%
[06/30 10:09:04   2494s] #------------------------------------------------------------------------
[06/30 10:09:04   2494s] # All      749787.12  	  0.32% 	  0.05% 	  0.00%
[06/30 10:09:04   2494s] #Complete Track Assignment.
[06/30 10:09:05   2495s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:09:05   2495s] #
[06/30 10:09:05   2495s] #  Routing Statistics
[06/30 10:09:05   2495s] #
[06/30 10:09:05   2495s] #------------------+-----------+-------+
[06/30 10:09:05   2495s] #  Layer           | Length(um)|   Vias|
[06/30 10:09:05   2495s] #------------------+-----------+-------+
[06/30 10:09:05   2495s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:09:05   2495s] #  Metal1 ( 1V)    |      16434|  70407|
[06/30 10:09:05   2495s] #  Metal2 ( 2H)    |     262659|  36048|
[06/30 10:09:05   2495s] #  Metal3 ( 3V)    |     269989|   7049|
[06/30 10:09:05   2495s] #  Metal4 ( 4H)    |     132527|   2630|
[06/30 10:09:05   2495s] #  Metal5 ( 5V)    |      69446|      0|
[06/30 10:09:05   2495s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:09:05   2495s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:09:05   2495s] #------------------+-----------+-------+
[06/30 10:09:05   2495s] #  Total           |     751054| 116134|
[06/30 10:09:05   2495s] #------------------+-----------+-------+
[06/30 10:09:05   2495s] #
[06/30 10:09:05   2495s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:09:05   2495s] ### track_assign design signature (18): route=1922090096
[06/30 10:09:05   2495s] ### track-assign core-engine cpu:00:00:16, real:00:00:12, mem:1.4 GB, peak:2.1 GB --1.30 [2]--
[06/30 10:09:05   2495s] ### Time Record (Track Assignment) is uninstalled.
[06/30 10:09:05   2495s] #cpu time = 00:00:17, elapsed time = 00:00:13, memory = 1449.99 (MB), peak = 2161.48 (MB)
[06/30 10:09:05   2495s] #
[06/30 10:09:05   2495s] #number of short segments in preferred routing layers
[06/30 10:09:05   2495s] #	
[06/30 10:09:05   2495s] #	
[06/30 10:09:05   2495s] #
[06/30 10:09:05   2495s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/30 10:09:05   2495s] #Cpu time = 00:00:57
[06/30 10:09:05   2495s] #Elapsed time = 00:00:54
[06/30 10:09:05   2495s] #Increased memory = 81.48 (MB)
[06/30 10:09:05   2495s] #Total memory = 1451.23 (MB)
[06/30 10:09:05   2495s] #Peak memory = 2161.48 (MB)
[06/30 10:09:05   2495s] #Using multithreading with 2 threads.
[06/30 10:09:05   2495s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:09:05   2495s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:09:05   2495s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:09:05   2495s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:09:05   2495s] ### Time Record (Detail Routing) is installed.
[06/30 10:09:05   2495s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:09:05   2495s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:09:05   2495s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:09:05   2495s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:09:06   2495s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:09:06   2495s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:09:06   2495s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:09:06   2495s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:09:06   2496s] ### Time Record (Data Preparation) is installed.
[06/30 10:09:06   2496s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:09:06   2496s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:09:06   2496s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:09:06   2496s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:09:06   2496s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:09:06   2496s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:09:06   2496s] #
[06/30 10:09:06   2496s] #Start Detail Routing..
[06/30 10:09:06   2496s] #start initial detail routing ...
[06/30 10:09:07   2497s] ### Design has 0 dirty nets, 21821 dirty-areas)
[06/30 10:12:10   2843s] #   number of violations = 6
[06/30 10:12:10   2843s] #
[06/30 10:12:10   2843s] #  By Layer and Type:
[06/30 10:12:10   2843s] #
[06/30 10:12:10   2843s] #---------+-------+------+-------+-------+
[06/30 10:12:10   2843s] #  -      | MetSpc| Short| AdjCut| Totals|
[06/30 10:12:10   2843s] #---------+-------+------+-------+-------+
[06/30 10:12:10   2843s] #  Metal1 |      1|     0|      0|      1|
[06/30 10:12:10   2843s] #  Metal2 |      0|     1|      1|      2|
[06/30 10:12:10   2843s] #  Metal3 |      0|     3|      0|      3|
[06/30 10:12:10   2843s] #  Totals |      1|     4|      1|      6|
[06/30 10:12:10   2843s] #---------+-------+------+-------+-------+
[06/30 10:12:10   2843s] #
[06/30 10:12:10   2843s] #6878 out of 23487 instances (29.3%) need to be verified(marked ipoed), dirty area = 3.3%.
[06/30 10:12:30   2880s] ### Gcell dirty-map stats: routing = 38.30%, drc-check-only = 28.83%, dirty-area = 26.39%
[06/30 10:12:30   2880s] ### Gcell ext dirty-map stats: fill = 12929[18.63%] (Metal1 = 9624[13.87%], Metal2 = 11175[16.10%], Metal3 = 10538[15.18%], Metal4 = 6985[10.06%], Metal5 = 3671[5.29%]), total gcell = 69402
[06/30 10:12:30   2880s] #   number of violations = 6
[06/30 10:12:30   2880s] #
[06/30 10:12:30   2880s] #  By Layer and Type:
[06/30 10:12:30   2880s] #
[06/30 10:12:30   2880s] #---------+-------+------+-------+-------+
[06/30 10:12:30   2880s] #  -      | MetSpc| Short| AdjCut| Totals|
[06/30 10:12:30   2880s] #---------+-------+------+-------+-------+
[06/30 10:12:30   2880s] #  Metal1 |      1|     0|      0|      1|
[06/30 10:12:30   2880s] #  Metal2 |      0|     1|      1|      2|
[06/30 10:12:30   2880s] #  Metal3 |      0|     3|      0|      3|
[06/30 10:12:30   2880s] #  Totals |      1|     4|      1|      6|
[06/30 10:12:30   2880s] #---------+-------+------+-------+-------+
[06/30 10:12:30   2880s] #
[06/30 10:12:30   2880s] #cpu time = 00:06:23, elapsed time = 00:03:23, memory = 1462.99 (MB), peak = 2161.48 (MB)
[06/30 10:12:30   2880s] #start 1st optimization iteration ...
[06/30 10:12:36   2890s] ### Gcell dirty-map stats: routing = 38.31%, drc-check-only = 28.83%, dirty-area = 26.39%
[06/30 10:12:36   2890s] ### Gcell ext dirty-map stats: fill = 12932[18.63%] (Metal1 = 9627[13.87%], Metal2 = 11177[16.10%], Metal3 = 10540[15.19%], Metal4 = 6985[10.06%], Metal5 = 3671[5.29%]), total gcell = 69402
[06/30 10:12:36   2890s] #   number of violations = 0
[06/30 10:12:36   2890s] #    number of process antenna violations = 144
[06/30 10:12:36   2890s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 1462.73 (MB), peak = 2161.48 (MB)
[06/30 10:12:36   2891s] #Complete Detail Routing.
[06/30 10:12:36   2891s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:12:36   2891s] #
[06/30 10:12:36   2891s] #  Routing Statistics
[06/30 10:12:36   2891s] #
[06/30 10:12:36   2891s] #------------------+-----------+-------+
[06/30 10:12:36   2891s] #  Layer           | Length(um)|   Vias|
[06/30 10:12:36   2891s] #------------------+-----------+-------+
[06/30 10:12:36   2891s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:12:36   2891s] #  Metal1 ( 1V)    |      24950|  79833|
[06/30 10:12:36   2891s] #  Metal2 ( 2H)    |     277848|  54360|
[06/30 10:12:36   2891s] #  Metal3 ( 3V)    |     298200|   9690|
[06/30 10:12:36   2891s] #  Metal4 ( 4H)    |     147473|   2267|
[06/30 10:12:36   2891s] #  Metal5 ( 5V)    |      62496|      0|
[06/30 10:12:36   2891s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:12:36   2891s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:12:36   2891s] #------------------+-----------+-------+
[06/30 10:12:36   2891s] #  Total           |     810967| 146150|
[06/30 10:12:36   2891s] #------------------+-----------+-------+
[06/30 10:12:36   2891s] #
[06/30 10:12:36   2891s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:12:37   2891s] #Total number of DRC violations = 0
[06/30 10:12:37   2891s] ### Time Record (Detail Routing) is uninstalled.
[06/30 10:12:37   2891s] #Cpu time = 00:06:36
[06/30 10:12:37   2891s] #Elapsed time = 00:03:32
[06/30 10:12:37   2891s] #Increased memory = 3.06 (MB)
[06/30 10:12:37   2891s] #Total memory = 1454.29 (MB)
[06/30 10:12:37   2891s] #Peak memory = 2161.48 (MB)
[06/30 10:12:37   2891s] ### Time Record (Antenna Fixing) is installed.
[06/30 10:12:37   2892s] #
[06/30 10:12:37   2892s] #start routing for process antenna violation fix ...
[06/30 10:12:37   2892s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:12:37   2892s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:12:37   2892s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:12:37   2892s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:12:37   2892s] ### Time Record (Data Preparation) is installed.
[06/30 10:12:37   2892s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:12:37   2892s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:12:37   2892s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:12:37   2892s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:12:38   2892s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:12:38   2893s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:12:38   2893s] #- start antenna fix number of process antenna vio = 49.
[06/30 10:12:38   2893s] #- start antenna fix number of net violated process antenna rule = 31.
[06/30 10:12:44   2903s] #cpu time = 00:00:12, elapsed time = 00:00:07, memory = 1455.90 (MB), peak = 2161.48 (MB)
[06/30 10:12:44   2903s] #
[06/30 10:12:44   2903s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:12:44   2903s] #
[06/30 10:12:44   2903s] #  Routing Statistics
[06/30 10:12:44   2903s] #
[06/30 10:12:44   2903s] #------------------+-----------+-------+
[06/30 10:12:44   2903s] #  Layer           | Length(um)|   Vias|
[06/30 10:12:44   2903s] #------------------+-----------+-------+
[06/30 10:12:44   2903s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:12:44   2903s] #  Metal1 ( 1V)    |      24950|  79833|
[06/30 10:12:44   2903s] #  Metal2 ( 2H)    |     277660|  54410|
[06/30 10:12:44   2903s] #  Metal3 ( 3V)    |     297958|   9770|
[06/30 10:12:44   2903s] #  Metal4 ( 4H)    |     147659|   2309|
[06/30 10:12:44   2903s] #  Metal5 ( 5V)    |      62742|      0|
[06/30 10:12:44   2903s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:12:44   2903s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:12:44   2903s] #------------------+-----------+-------+
[06/30 10:12:44   2903s] #  Total           |     810969| 146322|
[06/30 10:12:44   2903s] #------------------+-----------+-------+
[06/30 10:12:44   2903s] #
[06/30 10:12:44   2903s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:12:44   2903s] #Total number of DRC violations = 0
[06/30 10:12:44   2903s] #Total number of process antenna violations = 0
[06/30 10:12:44   2903s] #Total number of net violated process antenna rule = 0
[06/30 10:12:44   2903s] #
[06/30 10:12:49   2912s] #
[06/30 10:12:49   2912s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:12:49   2912s] #
[06/30 10:12:49   2912s] #  Routing Statistics
[06/30 10:12:49   2912s] #
[06/30 10:12:49   2912s] #------------------+-----------+-------+
[06/30 10:12:49   2912s] #  Layer           | Length(um)|   Vias|
[06/30 10:12:49   2912s] #------------------+-----------+-------+
[06/30 10:12:49   2912s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:12:49   2912s] #  Metal1 ( 1V)    |      24950|  79833|
[06/30 10:12:49   2912s] #  Metal2 ( 2H)    |     277660|  54410|
[06/30 10:12:49   2912s] #  Metal3 ( 3V)    |     297958|   9770|
[06/30 10:12:49   2912s] #  Metal4 ( 4H)    |     147659|   2309|
[06/30 10:12:49   2912s] #  Metal5 ( 5V)    |      62742|      0|
[06/30 10:12:49   2912s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:12:49   2912s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:12:49   2912s] #------------------+-----------+-------+
[06/30 10:12:49   2912s] #  Total           |     810969| 146322|
[06/30 10:12:49   2912s] #------------------+-----------+-------+
[06/30 10:12:49   2912s] #
[06/30 10:12:49   2912s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:12:49   2913s] #Total number of DRC violations = 0
[06/30 10:12:49   2913s] #Total number of process antenna violations = 0
[06/30 10:12:49   2913s] #Total number of net violated process antenna rule = 0
[06/30 10:12:49   2913s] #
[06/30 10:12:49   2913s] ### Gcell dirty-map stats: routing = 38.35%, drc-check-only = 28.79%, dirty-area = 26.39%
[06/30 10:12:49   2913s] ### Gcell ext dirty-map stats: fill = 12942[18.65%] (Metal1 = 9627[13.87%], Metal2 = 11182[16.11%], Metal3 = 10579[15.24%], Metal4 = 7053[10.16%], Metal5 = 3708[5.34%]), total gcell = 69402
[06/30 10:12:49   2913s] ### Time Record (Antenna Fixing) is uninstalled.
[06/30 10:12:50   2913s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:12:50   2913s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:12:50   2913s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:12:50   2913s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:12:50   2913s] ### Time Record (Data Preparation) is installed.
[06/30 10:12:50   2913s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:12:50   2913s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:12:50   2913s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:12:50   2913s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:12:50   2913s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:12:50   2913s] ### Time Record (Post Route Wire Spreading) is installed.
[06/30 10:12:50   2914s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:12:50   2914s] #
[06/30 10:12:50   2914s] #Start Post Route wire spreading..
[06/30 10:12:51   2914s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:12:51   2914s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:12:51   2914s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:12:51   2914s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:12:51   2914s] ### Time Record (Data Preparation) is installed.
[06/30 10:12:51   2914s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:12:51   2914s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:12:51   2914s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:12:51   2914s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:12:51   2914s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:12:51   2914s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:12:51   2914s] #
[06/30 10:12:51   2914s] #Start DRC checking..
[06/30 10:13:14   2956s] #   number of violations = 0
[06/30 10:13:14   2956s] #cpu time = 00:00:41, elapsed time = 00:00:22, memory = 1460.41 (MB), peak = 2161.48 (MB)
[06/30 10:13:14   2956s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/30 10:13:14   2956s] #Total number of DRC violations = 0
[06/30 10:13:14   2956s] #Total number of process antenna violations = 0
[06/30 10:13:14   2956s] #Total number of net violated process antenna rule = 0
[06/30 10:13:14   2956s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:13:14   2956s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:13:14   2956s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:13:14   2956s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:13:14   2956s] #WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
[06/30 10:13:14   2956s] #To increase the message display limit, refer to the product command reference manual.
[06/30 10:13:14   2956s] #WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
[06/30 10:13:14   2956s] #To increase the message display limit, refer to the product command reference manual.
[06/30 10:13:14   2956s] #WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
[06/30 10:13:14   2956s] #To increase the message display limit, refer to the product command reference manual.
[06/30 10:13:14   2956s] #WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
[06/30 10:13:14   2956s] #To increase the message display limit, refer to the product command reference manual.
[06/30 10:13:14   2956s] ### Time Record (Data Preparation) is installed.
[06/30 10:13:14   2956s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:13:14   2956s] #
[06/30 10:13:14   2956s] #Start data preparation for wire spreading...
[06/30 10:13:15   2956s] #
[06/30 10:13:15   2956s] #Data preparation is done on Mon Jun 30 10:13:15 2025
[06/30 10:13:15   2956s] #
[06/30 10:13:15   2956s] ### track-assign engine-init starts on Mon Jun 30 10:13:15 2025 with memory = 1451.97 (MB), peak = 2161.48 (MB)
[06/30 10:13:15   2957s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.94 [2]--
[06/30 10:13:15   2957s] #
[06/30 10:13:15   2957s] #Start Post Route Wire Spread.
[06/30 10:13:19   2964s] #Done with 5780 horizontal wires in 17 hboxes and 5333 vertical wires in 17 hboxes.
[06/30 10:13:20   2964s] #Complete Post Route Wire Spread.
[06/30 10:13:20   2964s] #
[06/30 10:13:20   2965s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:13:20   2965s] #
[06/30 10:13:20   2965s] #  Routing Statistics
[06/30 10:13:20   2965s] #
[06/30 10:13:20   2965s] #------------------+-----------+-------+
[06/30 10:13:20   2965s] #  Layer           | Length(um)|   Vias|
[06/30 10:13:20   2965s] #------------------+-----------+-------+
[06/30 10:13:20   2965s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:13:20   2965s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:13:20   2965s] #  Metal2 ( 2H)    |     279711|  54410|
[06/30 10:13:20   2965s] #  Metal3 ( 3V)    |     302128|   9770|
[06/30 10:13:20   2965s] #  Metal4 ( 4H)    |     150123|   2309|
[06/30 10:13:20   2965s] #  Metal5 ( 5V)    |      63159|      0|
[06/30 10:13:20   2965s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:13:20   2965s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:13:20   2965s] #------------------+-----------+-------+
[06/30 10:13:20   2965s] #  Total           |     820078| 146322|
[06/30 10:13:20   2965s] #------------------+-----------+-------+
[06/30 10:13:20   2965s] #
[06/30 10:13:20   2965s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:13:21   2965s] ### Time Record (Data Preparation) is installed.
[06/30 10:13:21   2966s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:13:22   2966s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:13:22   2966s] #
[06/30 10:13:22   2966s] #Start DRC checking..
[06/30 10:13:44   3007s] #   number of violations = 0
[06/30 10:13:44   3007s] #cpu time = 00:00:41, elapsed time = 00:00:22, memory = 1476.46 (MB), peak = 2161.48 (MB)
[06/30 10:13:44   3007s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/30 10:13:44   3007s] #Total number of DRC violations = 0
[06/30 10:13:44   3007s] #Total number of process antenna violations = 0
[06/30 10:13:44   3007s] #Total number of net violated process antenna rule = 0
[06/30 10:13:49   3016s] #   number of violations = 0
[06/30 10:13:49   3016s] #cpu time = 00:01:00, elapsed time = 00:00:35, memory = 1469.49 (MB), peak = 2161.48 (MB)
[06/30 10:13:49   3016s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/30 10:13:49   3016s] #Total number of DRC violations = 0
[06/30 10:13:49   3016s] #Total number of process antenna violations = 0
[06/30 10:13:49   3016s] #Total number of net violated process antenna rule = 0
[06/30 10:13:49   3016s] #Post Route wire spread is done.
[06/30 10:13:49   3016s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/30 10:13:49   3016s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:13:49   3016s] #
[06/30 10:13:49   3016s] #  Routing Statistics
[06/30 10:13:49   3016s] #
[06/30 10:13:49   3016s] #------------------+-----------+-------+
[06/30 10:13:49   3016s] #  Layer           | Length(um)|   Vias|
[06/30 10:13:49   3016s] #------------------+-----------+-------+
[06/30 10:13:49   3016s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:13:49   3016s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:13:49   3016s] #  Metal2 ( 2H)    |     279711|  54410|
[06/30 10:13:49   3016s] #  Metal3 ( 3V)    |     302128|   9770|
[06/30 10:13:49   3016s] #  Metal4 ( 4H)    |     150123|   2309|
[06/30 10:13:49   3016s] #  Metal5 ( 5V)    |      63159|      0|
[06/30 10:13:49   3016s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:13:49   3016s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:13:49   3016s] #------------------+-----------+-------+
[06/30 10:13:49   3016s] #  Total           |     820078| 146322|
[06/30 10:13:49   3016s] #------------------+-----------+-------+
[06/30 10:13:49   3016s] #
[06/30 10:13:49   3016s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:13:49   3016s] #detailRoute Statistics:
[06/30 10:13:49   3016s] #Cpu time = 00:08:42
[06/30 10:13:49   3016s] #Elapsed time = 00:04:44
[06/30 10:13:49   3016s] #Increased memory = 18.26 (MB)
[06/30 10:13:49   3016s] #Total memory = 1469.49 (MB)
[06/30 10:13:49   3016s] #Peak memory = 2161.48 (MB)
[06/30 10:13:49   3017s] ### global_detail_route design signature (63): route=421553009 flt_obj=0 vio=1905142130 shield_wire=1
[06/30 10:13:49   3017s] ### Time Record (DB Export) is installed.
[06/30 10:13:50   3017s] ### export design design signature (64): route=421553009 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1397246373 dirty_area=0 del_dirty_area=0 cell=924958356 placement=2025494994 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 10:13:51   3019s] ### Time Record (DB Export) is uninstalled.
[06/30 10:13:51   3019s] ### Time Record (Post Callback) is installed.
[06/30 10:13:51   3019s] ### Time Record (Post Callback) is uninstalled.
[06/30 10:13:51   3019s] #
[06/30 10:13:51   3019s] #globalDetailRoute statistics:
[06/30 10:13:51   3019s] #Cpu time = 00:09:43
[06/30 10:13:51   3019s] #Elapsed time = 00:05:42
[06/30 10:13:51   3019s] #Increased memory = 38.02 (MB)
[06/30 10:13:51   3019s] #Total memory = 1402.95 (MB)
[06/30 10:13:51   3019s] #Peak memory = 2161.48 (MB)
[06/30 10:13:51   3019s] #Number of warnings = 86
[06/30 10:13:51   3019s] #Total number of warnings = 156
[06/30 10:13:51   3019s] #Number of fails = 0
[06/30 10:13:51   3019s] #Total number of fails = 0
[06/30 10:13:51   3019s] #Complete globalDetailRoute on Mon Jun 30 10:13:51 2025
[06/30 10:13:51   3019s] #
[06/30 10:13:51   3019s] ### import design signature (65): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1 sns=1 ppa_info=1
[06/30 10:13:51   3019s] ### Time Record (globalDetailRoute) is uninstalled.
[06/30 10:13:51   3019s] % End globalDetailRoute (date=06/30 10:13:51, total cpu=0:09:43, real=0:05:42, peak res=1670.8M, current mem=1398.9M)
[06/30 10:13:52   3020s] #Default setup view is reset to WORST_CASE.
[06/30 10:13:52   3020s] #Default setup view is reset to WORST_CASE.
[06/30 10:13:52   3020s] AAE_INFO: Post Route call back at the end of routeDesign
[06/30 10:13:52   3020s] #routeDesign: cpu time = 00:09:45, elapsed time = 00:05:46, memory = 1373.07 (MB), peak = 2161.48 (MB)
[06/30 10:13:52   3020s] ### Time Record (routeDesign) is uninstalled.
[06/30 10:13:52   3020s] #
[06/30 10:13:52   3020s] #  Scalability Statistics
[06/30 10:13:52   3020s] #
[06/30 10:13:52   3020s] #----------------------------+---------+-------------+------------+
[06/30 10:13:52   3020s] #  routeDesign               | cpu time| elapsed time| scalability|
[06/30 10:13:52   3020s] #----------------------------+---------+-------------+------------+
[06/30 10:13:52   3020s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/30 10:13:52   3020s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[06/30 10:13:52   3020s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[06/30 10:13:52   3020s] #  DB Import                 | 00:00:02|     00:00:01|         1.2|
[06/30 10:13:52   3020s] #  DB Export                 | 00:00:02|     00:00:01|         1.4|
[06/30 10:13:52   3020s] #  Cell Pin Access           | 00:00:03|     00:00:02|         1.4|
[06/30 10:13:52   3020s] #  Data Preparation          | 00:00:19|     00:00:20|         0.9|
[06/30 10:13:52   3020s] #  Global Routing            | 00:00:20|     00:00:20|         1.0|
[06/30 10:13:52   3020s] #  Track Assignment          | 00:00:16|     00:00:13|         1.3|
[06/30 10:13:52   3020s] #  Detail Routing            | 00:06:36|     00:03:31|         1.9|
[06/30 10:13:52   3020s] #  Antenna Fixing            | 00:00:21|     00:00:12|         1.7|
[06/30 10:13:52   3020s] #  Post Route Wire Spreading | 00:01:42|     00:00:58|         1.8|
[06/30 10:13:52   3020s] #  Entire Command            | 00:09:45|     00:05:46|         1.7|
[06/30 10:13:52   3020s] #----------------------------+---------+-------------+------------+
[06/30 10:13:52   3020s] #
[06/30 10:13:52   3020s] 
[06/30 10:13:52   3020s] *** Summary of all messages that are not suppressed in this session:
[06/30 10:13:52   3020s] Severity  ID               Count  Summary                                  
[06/30 10:13:52   3020s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[06/30 10:13:52   3020s] WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
[06/30 10:13:52   3020s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/30 10:13:52   3020s] WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
[06/30 10:13:52   3020s] WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
[06/30 10:13:52   3020s] WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
[06/30 10:13:52   3020s] *** Message Summary: 102 warning(s), 0 error(s)
[06/30 10:13:52   3020s] 
[06/30 10:13:52   3020s] #% End routeDesign (date=06/30 10:13:52, total cpu=0:09:45, real=0:05:46, peak res=1670.8M, current mem=1373.1M)
[06/30 10:13:52   3020s] <CMD> setDelayCalMode -SIAware false
[06/30 10:13:53   3020s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/30 10:13:53   3020s] <CMD> timeDesign -postRoute
[06/30 10:13:53   3020s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:50:23.2/1:06:37.8 (0.8), mem = 4031.7M
[06/30 10:13:53   3020s] Info: 2 threads available for lower-level modules during optimization.
[06/30 10:13:53   3020s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[06/30 10:13:53   3020s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'postRoute' at effort level 'low' .
[06/30 10:13:53   3020s] PostRoute (effortLevel low) RC Extraction called for design fpga_top.
[06/30 10:13:53   3020s] RC Extraction called in multi-corner(2) mode.
[06/30 10:13:53   3020s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 10:13:53   3020s] Type 'man IMPEXT-6197' for more detail.
[06/30 10:13:53   3020s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[06/30 10:13:53   3020s] * Layer Id             : 1 - M1
[06/30 10:13:53   3020s]       Thickness        : 0.4
[06/30 10:13:53   3020s]       Min Width        : 0.16
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] * Layer Id             : 2 - M2
[06/30 10:13:53   3020s]       Thickness        : 0.45
[06/30 10:13:53   3020s]       Min Width        : 0.2
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] * Layer Id             : 3 - M3
[06/30 10:13:53   3020s]       Thickness        : 0.45
[06/30 10:13:53   3020s]       Min Width        : 0.2
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] * Layer Id             : 4 - M4
[06/30 10:13:53   3020s]       Thickness        : 0.45
[06/30 10:13:53   3020s]       Min Width        : 0.2
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] * Layer Id             : 5 - M5
[06/30 10:13:53   3020s]       Thickness        : 0.45
[06/30 10:13:53   3020s]       Min Width        : 0.2
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] * Layer Id             : 6 - M6
[06/30 10:13:53   3020s]       Thickness        : 2
[06/30 10:13:53   3020s]       Min Width        : 1.64
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] * Layer Id             : 7 - M7
[06/30 10:13:53   3020s]       Thickness        : 3
[06/30 10:13:53   3020s]       Min Width        : 2
[06/30 10:13:53   3020s]       Layer Dielectric : 4.1
[06/30 10:13:53   3020s] extractDetailRC Option : -outfile /tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d  -basic
[06/30 10:13:53   3020s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[06/30 10:13:53   3020s]       RC Corner Indexes            0       1   
[06/30 10:13:53   3020s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 10:13:53   3020s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/30 10:13:53   3020s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 10:13:53   3020s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 10:13:53   3020s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 10:13:53   3020s] Shrink Factor                : 1.00000
[06/30 10:13:54   3021s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 10:13:54   3021s] eee: pegSigSF=1.070000
[06/30 10:13:54   3021s] Initializing multi-corner resistance tables ...
[06/30 10:13:54   3021s] eee: Grid unit RC data computation started
[06/30 10:13:54   3021s] eee: Grid unit RC data computation completed
[06/30 10:13:54   3021s] eee: l=1 avDens=0.009520 usedTrk=757.447884 availTrk=79562.720493 sigTrk=757.447884
[06/30 10:13:54   3021s] eee: l=2 avDens=0.085547 usedTrk=7619.656889 availTrk=89069.716283 sigTrk=7619.656889
[06/30 10:13:54   3021s] eee: l=3 avDens=0.091206 usedTrk=10057.198199 availTrk=110268.581743 sigTrk=10057.198199
[06/30 10:13:54   3021s] eee: l=4 avDens=0.059190 usedTrk=5993.129968 availTrk=101251.939741 sigTrk=5993.129968
[06/30 10:13:54   3021s] eee: l=5 avDens=0.045215 usedTrk=3736.730736 availTrk=82644.491544 sigTrk=3736.730736
[06/30 10:13:54   3021s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 10:13:54   3021s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 10:13:54   3021s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 10:13:54   3021s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255025 uaWl=1.000000 uaWlH=0.254900 aWlH=0.000000 lMod=0 pMax=0.847000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 10:13:54   3021s] eee: NetCapCache creation started. (Current Mem: 4031.707M) 
[06/30 10:13:54   3021s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4031.707M) 
[06/30 10:13:54   3021s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 10:13:54   3021s] eee: Metal Layers Info:
[06/30 10:13:54   3021s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:13:54   3021s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 10:13:54   3021s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:13:54   3021s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 10:13:54   3021s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:13:54   3021s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:13:54   3021s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:13:54   3021s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:13:54   3021s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 10:13:54   3021s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 10:13:54   3021s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:13:54   3021s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 10:13:54   3021s] eee: +-----------------------NDR Info-----------------------+
[06/30 10:13:54   3021s] eee: NDR Count = 0, Fake NDR = 0
[06/30 10:13:55   3022s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4031.7M)
[06/30 10:13:55   3022s] Creating parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for storing RC.
[06/30 10:14:00   3027s] Extracted 10.0008% (CPU Time= 0:00:06.0  MEM= 4071.7M)
[06/30 10:14:00   3027s] Extracted 20.0006% (CPU Time= 0:00:06.3  MEM= 4071.7M)
[06/30 10:14:00   3027s] Extracted 30.0005% (CPU Time= 0:00:06.7  MEM= 4071.7M)
[06/30 10:14:01   3028s] Extracted 40.0008% (CPU Time= 0:00:07.2  MEM= 4071.7M)
[06/30 10:14:01   3029s] Extracted 50.0007% (CPU Time= 0:00:08.0  MEM= 4071.7M)
[06/30 10:14:05   3032s] Extracted 60.0005% (CPU Time= 0:00:11.7  MEM= 4071.7M)
[06/30 10:14:06   3033s] Extracted 70.0009% (CPU Time= 0:00:12.6  MEM= 4071.7M)
[06/30 10:14:07   3033s] Extracted 80.0007% (CPU Time= 0:00:12.9  MEM= 4071.7M)
[06/30 10:14:07   3034s] Extracted 90.0006% (CPU Time= 0:00:13.5  MEM= 4071.7M)
[06/30 10:14:11   3038s] Extracted 100% (CPU Time= 0:00:17.2  MEM= 4071.7M)
[06/30 10:14:11   3038s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 10:14:11   3038s] Number of Extracted Resistors     : 385004
[06/30 10:14:11   3038s] Number of Extracted Ground Cap.   : 389465
[06/30 10:14:11   3038s] Number of Extracted Coupling Cap. : 0
[06/30 10:14:11   3038s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4031.707M)
[06/30 10:14:11   3038s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4031.707M)
[06/30 10:14:12   3038s] processing rcdb (/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d) for hinst (top) of cell (fpga_top);
[06/30 10:14:14   3041s] Lumped Parasitic Loading Completed (total cpu=0:00:02.6, real=0:00:03.0, current mem=4031.707M)
[06/30 10:14:14   3041s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 0 access done (mem: 4031.707M)
[06/30 10:14:14   3041s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.0  Real Time: 0:00:21.0  MEM: 4031.707M)
[06/30 10:14:14   3041s] Effort level <high> specified for reg2reg path_group
[06/30 10:14:15   3043s] Cell fpga_top LLGs are deleted
[06/30 10:14:15   3043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:15   3043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:15   3043s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4031.7M, EPOCH TIME: 1751292855.761617
[06/30 10:14:15   3043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:15   3043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:15   3043s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4031.7M, EPOCH TIME: 1751292855.762417
[06/30 10:14:15   3043s] Max number of tech site patterns supported in site array is 256.
[06/30 10:14:15   3043s] Core basic site is CoreSite
[06/30 10:14:15   3043s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 10:14:15   3043s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 10:14:15   3043s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 10:14:15   3043s] SiteArray: use 3,309,568 bytes
[06/30 10:14:15   3043s] SiteArray: current memory after site array memory allocation 4031.7M
[06/30 10:14:15   3043s] SiteArray: FP blocked sites are writable
[06/30 10:14:15   3043s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4031.7M, EPOCH TIME: 1751292855.798129
[06/30 10:14:15   3043s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 10:14:15   3043s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.052, REAL:0.042, MEM:4031.7M, EPOCH TIME: 1751292855.840026
[06/30 10:14:15   3043s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 10:14:15   3043s] Atter site array init, number of instance map data is 0.
[06/30 10:14:15   3043s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.103, REAL:0.086, MEM:4031.7M, EPOCH TIME: 1751292855.848647
[06/30 10:14:15   3043s] 
[06/30 10:14:15   3043s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:14:15   3043s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:14:15   3043s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.120, REAL:0.104, MEM:4031.7M, EPOCH TIME: 1751292855.865685
[06/30 10:14:15   3043s] Cell fpga_top LLGs are deleted
[06/30 10:14:15   3043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:15   3043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:15   3043s] Starting delay calculation for Setup views
[06/30 10:14:16   3043s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/30 10:14:16   3043s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[06/30 10:14:16   3043s] AAE DB initialization (MEM=1426.562500 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/30 10:14:16   3043s] #################################################################################
[06/30 10:14:16   3043s] # Design Stage: PostRoute
[06/30 10:14:16   3043s] # Design Name: fpga_top
[06/30 10:14:16   3043s] # Design Mode: 130nm
[06/30 10:14:16   3043s] # Analysis Mode: MMMC OCV 
[06/30 10:14:16   3043s] # Parasitics Mode: SPEF/RCDB 
[06/30 10:14:16   3043s] # Signoff Settings: SI Off 
[06/30 10:14:16   3043s] #################################################################################
[06/30 10:14:18   3046s] Calculate early delays in OCV mode...
[06/30 10:14:18   3046s] Calculate late delays in OCV mode...
[06/30 10:14:18   3046s] Topological Sorting (REAL = 0:00:00.0, MEM = 4040.6M, InitMEM = 4040.6M)
[06/30 10:14:18   3046s] Start delay calculation (fullDC) (2 T). (MEM=1441.64)
[06/30 10:14:18   3046s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 10:14:18   3046s] eee: pegSigSF=1.070000
[06/30 10:14:18   3046s] Initializing multi-corner resistance tables ...
[06/30 10:14:18   3046s] eee: Grid unit RC data computation started
[06/30 10:14:18   3046s] eee: Grid unit RC data computation completed
[06/30 10:14:18   3046s] eee: l=1 avDens=0.009520 usedTrk=757.447884 availTrk=79562.720493 sigTrk=757.447884
[06/30 10:14:18   3046s] eee: l=2 avDens=0.085547 usedTrk=7619.656889 availTrk=89069.716283 sigTrk=7619.656889
[06/30 10:14:18   3046s] eee: l=3 avDens=0.091206 usedTrk=10057.198199 availTrk=110268.581743 sigTrk=10057.198199
[06/30 10:14:18   3046s] eee: l=4 avDens=0.059190 usedTrk=5993.129968 availTrk=101251.939741 sigTrk=5993.129968
[06/30 10:14:18   3046s] eee: l=5 avDens=0.045215 usedTrk=3736.730736 availTrk=82644.491544 sigTrk=3736.730736
[06/30 10:14:18   3046s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 10:14:18   3046s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 10:14:18   3047s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 10:14:18   3047s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255025 uaWl=1.000000 uaWlH=0.254900 aWlH=0.000000 lMod=0 pMax=0.847000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 10:14:18   3047s] eee: NetCapCache creation started. (Current Mem: 4040.582M) 
[06/30 10:14:19   3047s] eee: NetCapCache completed. (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  Curr Mem: 4040.582M) 
[06/30 10:14:19   3047s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 10:14:19   3047s] eee: Metal Layers Info:
[06/30 10:14:19   3047s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:14:19   3047s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 10:14:19   3047s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:14:19   3047s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 10:14:19   3047s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:14:19   3047s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:14:19   3047s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:14:19   3047s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:14:19   3047s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 10:14:19   3047s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 10:14:19   3047s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:14:19   3047s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 10:14:19   3047s] eee: +-----------------------NDR Info-----------------------+
[06/30 10:14:19   3047s] eee: NDR Count = 0, Fake NDR = 0
[06/30 10:14:19   3047s] Start AAE Lib Loading. (MEM=1461.476562)
[06/30 10:14:19   3047s] End AAE Lib Loading. (MEM=1464.015625 CPU=0:00:00.0 Real=0:00:00.0)
[06/30 10:14:19   3047s] End AAE Lib Interpolated Model. (MEM=1464.015625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:14:19   3047s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4391.309M)
[06/30 10:14:19   3047s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4391.3M)
[06/30 10:14:19   3047s] AAE_INFO: 2 threads acquired from CTE.
[06/30 10:14:28   3062s] Total number of fetched objects 23624
[06/30 10:14:28   3062s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 10:14:28   3062s] End delay calculation. (MEM=1499.72 CPU=0:00:13.6 REAL=0:00:08.0)
[06/30 10:14:29   3063s] End delay calculation (fullDC). (MEM=1489.17 CPU=0:00:16.6 REAL=0:00:11.0)
[06/30 10:14:29   3063s] *** CDM Built up (cpu=0:00:19.7  real=0:00:13.0  mem= 4455.3M) ***
[06/30 10:14:34   3071s] *** Done Building Timing Graph (cpu=0:00:28.3 real=0:00:19.0 totSessionCpu=0:51:14 mem=4439.3M)
[06/30 10:14:45   3074s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   167   |   N/A   |   167   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 10:14:45   3074s] Reported timing to dir ./timingReports
[06/30 10:14:45   3074s] Total CPU time: 54.61 sec
[06/30 10:14:45   3074s] Total Real time: 52.0 sec
[06/30 10:14:45   3074s] Total Memory Usage: 4463.308594 Mbytes
[06/30 10:14:45   3074s] Info: pop threads available for lower-level modules during optimization.
[06/30 10:14:45   3074s] *** timeDesign #3 [finish] () : cpu/real = 0:00:54.6/0:00:52.9 (1.0), totSession cpu/real = 0:51:17.8/1:07:30.7 (0.8), mem = 4463.3M
[06/30 10:14:45   3074s] 
[06/30 10:14:45   3074s] =============================================================================================
[06/30 10:14:45   3074s]  Final TAT Report : timeDesign #3                                               23.14-s088_1
[06/30 10:14:45   3074s] =============================================================================================
[06/30 10:14:45   3074s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:14:45   3074s] ---------------------------------------------------------------------------------------------
[06/30 10:14:45   3074s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:14:45   3074s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.4 % )     0:00:30.0 /  0:00:31.8    1.1
[06/30 10:14:45   3074s] [ DrvReport              ]      1   0:00:10.2  (  19.2 % )     0:00:10.2 /  0:00:02.3    0.2
[06/30 10:14:45   3074s] [ ExtractRC              ]      1   0:00:21.2  (  40.1 % )     0:00:21.2 /  0:00:21.0    1.0
[06/30 10:14:45   3074s] [ UpdateTimingGraph      ]      1   0:00:00.9  (   1.7 % )     0:00:18.4 /  0:00:28.3    1.5
[06/30 10:14:45   3074s] [ FullDelayCalc          ]      1   0:00:12.8  (  24.3 % )     0:00:12.8 /  0:00:19.7    1.5
[06/30 10:14:45   3074s] [ TimingUpdate           ]      1   0:00:04.7  (   8.9 % )     0:00:04.7 /  0:00:08.0    1.7
[06/30 10:14:45   3074s] [ TimingReport           ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 10:14:45   3074s] [ GenerateReports        ]      1   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:00.7    0.7
[06/30 10:14:45   3074s] [ MISC                   ]          0:00:01.6  (   3.1 % )     0:00:01.6 /  0:00:01.9    1.1
[06/30 10:14:45   3074s] ---------------------------------------------------------------------------------------------
[06/30 10:14:45   3074s]  timeDesign #3 TOTAL                0:00:52.9  ( 100.0 % )     0:00:52.9 /  0:00:54.6    1.0
[06/30 10:14:45   3074s] ---------------------------------------------------------------------------------------------
[06/30 10:14:45   3074s] <CMD> optDesign -postRoute
[06/30 10:14:45   3074s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1483.4M, totSessionCpu=0:51:18 **
[06/30 10:14:45   3074s] 
[06/30 10:14:45   3074s] Active Setup views: WORST_CASE 
[06/30 10:14:45   3074s] *** optDesign #2 [begin] () : totSession cpu/real = 0:51:17.9/1:07:30.7 (0.8), mem = 4463.3M
[06/30 10:14:45   3074s] Info: 2 threads available for lower-level modules during optimization.
[06/30 10:14:45   3074s] GigaOpt running with 2 threads.
[06/30 10:14:45   3074s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:51:17.9/1:07:30.7 (0.8), mem = 4591.3M
[06/30 10:14:46   3074s] **INFO: User settings:
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_auto_stop                                                  true
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_end_iteration                                              1
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_on_grid_only                                               0
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_post_route_spread_wire                                     1
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_post_route_swap_via                                        {}
[06/30 10:14:46   3074s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   {}
[06/30 10:14:46   3074s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/30 10:14:46   3074s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                25.6
[06/30 10:14:46   3074s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/30 10:14:46   3074s] setNanoRouteMode -route_bottom_routing_layer                                              1
[06/30 10:14:46   3074s] setNanoRouteMode -route_ignore_antenna_top_cell_pin                                       false
[06/30 10:14:46   3074s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[06/30 10:14:46   3074s] setNanoRouteMode -route_selected_net_only                                                 false
[06/30 10:14:46   3074s] setNanoRouteMode -route_top_routing_layer                                                 5
[06/30 10:14:46   3074s] setNanoRouteMode -route_with_eco                                                          false
[06/30 10:14:46   3074s] setNanoRouteMode -route_with_litho_driven                                                 false
[06/30 10:14:46   3074s] setNanoRouteMode -route_with_si_driven                                                    false
[06/30 10:14:46   3074s] setNanoRouteMode -route_with_timing_driven                                                false
[06/30 10:14:46   3074s] setNanoRouteMode -timingEngine                                                            {}
[06/30 10:14:46   3074s] setDesignMode -process                                                                    130
[06/30 10:14:46   3074s] setExtractRCMode -basic                                                                   true
[06/30 10:14:46   3074s] setExtractRCMode -coupled                                                                 false
[06/30 10:14:46   3074s] setExtractRCMode -coupling_c_th                                                           0.4
[06/30 10:14:46   3074s] setExtractRCMode -engine                                                                  postRoute
[06/30 10:14:46   3074s] setExtractRCMode -extended                                                                false
[06/30 10:14:46   3074s] setExtractRCMode -relative_c_th                                                           1
[06/30 10:14:46   3074s] setExtractRCMode -total_c_th                                                              0
[06/30 10:14:46   3074s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[06/30 10:14:46   3074s] setUsefulSkewMode -opt_skew_max_allowed_delay                                             1
[06/30 10:14:46   3074s] setUsefulSkewMode -opt_skew_no_boundary                                                   false
[06/30 10:14:46   3074s] setDelayCalMode -enable_high_fanout                                                       true
[06/30 10:14:46   3074s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[06/30 10:14:46   3074s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[06/30 10:14:46   3074s] setDelayCalMode -engine                                                                   aae
[06/30 10:14:46   3074s] setDelayCalMode -ignoreNetLoad                                                            false
[06/30 10:14:46   3074s] setDelayCalMode -SIAware                                                                  false
[06/30 10:14:46   3074s] setDelayCalMode -socv_accuracy_mode                                                       low
[06/30 10:14:46   3074s] setOptMode -opt_view_pruning_setup_views_active_list                                      { WORST_CASE }
[06/30 10:14:46   3074s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { WORST_CASE}
[06/30 10:14:46   3074s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { WORST_CASE}
[06/30 10:14:46   3074s] setOptMode -opt_drv_margin                                                                0
[06/30 10:14:46   3074s] setOptMode -opt_drv                                                                       true
[06/30 10:14:46   3074s] setOptMode -opt_resize_flip_flops                                                         true
[06/30 10:14:46   3074s] setOptMode -opt_preserve_all_sequential                                                   false
[06/30 10:14:46   3074s] setOptMode -opt_setup_target_slack                                                        0
[06/30 10:14:46   3074s] setSIMode -separate_delta_delay_on_data                                                   true
[06/30 10:14:46   3074s] setPlaceMode -maxRouteLayer                                                               7
[06/30 10:14:46   3074s] setPlaceMode -place_design_floorplan_mode                                                 false
[06/30 10:14:46   3074s] setPlaceMode -place_detail_check_route                                                    false
[06/30 10:14:46   3074s] setPlaceMode -place_detail_preserve_routing                                               true
[06/30 10:14:46   3074s] setPlaceMode -place_detail_remove_affected_routing                                        false
[06/30 10:14:46   3074s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[06/30 10:14:46   3074s] setPlaceMode -place_global_clock_gate_aware                                               true
[06/30 10:14:46   3074s] setPlaceMode -place_global_cong_effort                                                    auto
[06/30 10:14:46   3074s] setPlaceMode -place_global_ignore_scan                                                    true
[06/30 10:14:46   3074s] setPlaceMode -place_global_ignore_spare                                                   false
[06/30 10:14:46   3074s] setPlaceMode -place_global_module_aware_spare                                             false
[06/30 10:14:46   3074s] setPlaceMode -place_global_place_io_pins                                                  false
[06/30 10:14:46   3074s] setPlaceMode -place_global_reorder_scan                                                   true
[06/30 10:14:46   3074s] setPlaceMode -powerDriven                                                                 false
[06/30 10:14:46   3074s] setPlaceMode -timingDriven                                                                true
[06/30 10:14:46   3074s] setAnalysisMode -analysisType                                                             onChipVariation
[06/30 10:14:46   3074s] setAnalysisMode -checkType                                                                setup
[06/30 10:14:46   3074s] setAnalysisMode -clkSrcPath                                                               true
[06/30 10:14:46   3074s] setAnalysisMode -clockPropagation                                                         sdcControl
[06/30 10:14:46   3074s] setAnalysisMode -skew                                                                     true
[06/30 10:14:46   3074s] setAnalysisMode -usefulSkew                                                               true
[06/30 10:14:46   3074s] setAnalysisMode -virtualIPO                                                               false
[06/30 10:14:46   3074s] 
[06/30 10:14:46   3074s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/30 10:14:46   3074s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/30 10:14:47   3077s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 10:14:47   3077s] 
[06/30 10:14:47   3077s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 10:14:47   3077s] Summary for sequential cells identification: 
[06/30 10:14:47   3077s]   Identified SBFF number: 3
[06/30 10:14:47   3077s]   Identified MBFF number: 0
[06/30 10:14:47   3077s]   Identified SB Latch number: 5
[06/30 10:14:47   3077s]   Identified MB Latch number: 0
[06/30 10:14:47   3077s]   Not identified SBFF number: 0
[06/30 10:14:47   3077s]   Not identified MBFF number: 0
[06/30 10:14:47   3077s]   Not identified SB Latch number: 0
[06/30 10:14:47   3077s]   Not identified MB Latch number: 0
[06/30 10:14:47   3077s]   Number of sequential cells which are not FFs: 2
[06/30 10:14:47   3077s]  Visiting view : WORST_CASE
[06/30 10:14:47   3077s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 10:14:47   3077s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 10:14:47   3077s]  Visiting view : Best_CASE
[06/30 10:14:47   3077s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 10:14:47   3077s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 10:14:47   3077s] TLC MultiMap info (StdDelay):
[06/30 10:14:47   3077s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 10:14:47   3077s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 10:14:47   3077s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 10:14:47   3077s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 10:14:47   3077s]  Setting StdDelay to: 25.6ps
[06/30 10:14:47   3077s] 
[06/30 10:14:47   3077s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 10:14:47   3077s] Need call spDPlaceInit before registerPrioInstLoc.
[06/30 10:14:47   3077s] OPERPROF: Starting DPlace-Init at level 1, MEM:4591.3M, EPOCH TIME: 1751292887.440418
[06/30 10:14:47   3077s] Processing tracks to init pin-track alignment.
[06/30 10:14:47   3077s] z: 1, totalTracks: 1
[06/30 10:14:47   3077s] z: 3, totalTracks: 1
[06/30 10:14:47   3077s] z: 5, totalTracks: 1
[06/30 10:14:47   3077s] z: 7, totalTracks: 1
[06/30 10:14:47   3077s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 10:14:47   3077s] Cell fpga_top LLGs are deleted
[06/30 10:14:47   3077s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] # Building fpga_top llgBox search-tree.
[06/30 10:14:47   3077s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4591.3M, EPOCH TIME: 1751292887.502112
[06/30 10:14:47   3077s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4591.3M, EPOCH TIME: 1751292887.504022
[06/30 10:14:47   3077s] Max number of tech site patterns supported in site array is 256.
[06/30 10:14:47   3077s] Core basic site is CoreSite
[06/30 10:14:47   3077s] After signature check, allow fast init is true, keep pre-filter is true.
[06/30 10:14:47   3077s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/30 10:14:47   3077s] Fast DP-INIT is on for default
[06/30 10:14:47   3077s] Keep-away cache is enable on metals: 1-7
[06/30 10:14:47   3077s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 10:14:47   3077s] Atter site array init, number of instance map data is 0.
[06/30 10:14:47   3077s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.033, MEM:4599.3M, EPOCH TIME: 1751292887.537148
[06/30 10:14:47   3077s] 
[06/30 10:14:47   3077s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:14:47   3077s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:14:47   3077s] OPERPROF:     Starting CMU at level 3, MEM:4599.3M, EPOCH TIME: 1751292887.547930
[06/30 10:14:47   3077s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:4599.3M, EPOCH TIME: 1751292887.553201
[06/30 10:14:47   3077s] 
[06/30 10:14:47   3077s] Bad Lib Cell Checking (CMU) is done! (0)
[06/30 10:14:47   3077s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.065, REAL:0.059, MEM:4599.3M, EPOCH TIME: 1751292887.561178
[06/30 10:14:47   3077s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4599.3M, EPOCH TIME: 1751292887.561323
[06/30 10:14:47   3077s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4599.3M, EPOCH TIME: 1751292887.561632
[06/30 10:14:47   3077s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4599.3MB).
[06/30 10:14:47   3077s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.142, REAL:0.146, MEM:4599.3M, EPOCH TIME: 1751292887.586348
[06/30 10:14:47   3077s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4599.3M, EPOCH TIME: 1751292887.586787
[06/30 10:14:47   3077s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:14:47   3077s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.209, REAL:0.118, MEM:4599.3M, EPOCH TIME: 1751292887.704999
[06/30 10:14:47   3077s] 
[06/30 10:14:47   3077s] Creating Lib Analyzer ...
[06/30 10:14:47   3077s] **Info: Nano Route Mode has illegal Min Route Layer 1/[2,7].
[06/30 10:14:47   3077s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 10:14:47   3077s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 10:14:47   3077s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 10:14:47   3077s] 
[06/30 10:14:47   3077s] {RT RC_BEST 0 2 5  0}
[06/30 10:14:48   3077s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:51:21 mem=4607.3M
[06/30 10:14:48   3077s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:51:21 mem=4607.3M
[06/30 10:14:48   3077s] Creating Lib Analyzer, finished. 
[06/30 10:14:48   3078s] Effort level <high> specified for reg2reg path_group
[06/30 10:14:55   3090s] Info: IPO magic value 0x8C15BEEF.
[06/30 10:14:55   3090s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[06/30 10:14:55   3090s]       SynthesisEngine workers will not check out additional licenses.
[06/30 10:15:46   3090s] **INFO: Using Advanced Metric Collection system.
[06/30 10:15:46   3090s] **optDesign ... cpu = 0:00:16, real = 0:01:01, mem = 1393.0M, totSessionCpu=0:51:34 **
[06/30 10:15:47   3090s] Existing Dirty Nets : 0
[06/30 10:15:47   3090s] New Signature Flow (optDesignCheckOptions) ....
[06/30 10:15:47   3090s] #Taking db snapshot
[06/30 10:15:47   3091s] #Taking db snapshot ... done
[06/30 10:15:47   3091s] OPERPROF: Starting checkPlace at level 1, MEM:4607.3M, EPOCH TIME: 1751292947.385183
[06/30 10:15:47   3091s] Processing tracks to init pin-track alignment.
[06/30 10:15:47   3091s] z: 1, totalTracks: 1
[06/30 10:15:47   3091s] z: 3, totalTracks: 1
[06/30 10:15:47   3091s] z: 5, totalTracks: 1
[06/30 10:15:47   3091s] z: 7, totalTracks: 1
[06/30 10:15:47   3091s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 10:15:47   3091s] Cell fpga_top LLGs are deleted
[06/30 10:15:47   3091s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:47   3091s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:47   3091s] # Building fpga_top llgBox search-tree.
[06/30 10:15:47   3091s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4607.3M, EPOCH TIME: 1751292947.432771
[06/30 10:15:47   3091s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:47   3091s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:47   3091s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4607.3M, EPOCH TIME: 1751292947.435924
[06/30 10:15:47   3091s] Max number of tech site patterns supported in site array is 256.
[06/30 10:15:47   3091s] Core basic site is CoreSite
[06/30 10:15:47   3091s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 10:15:47   3091s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 10:15:47   3091s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 10:15:47   3091s] SiteArray: use 3,309,568 bytes
[06/30 10:15:47   3091s] SiteArray: current memory after site array memory allocation 4607.3M
[06/30 10:15:47   3091s] SiteArray: FP blocked sites are writable
[06/30 10:15:47   3091s] Keep-away cache is enable on metals: 1-7
[06/30 10:15:47   3091s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/30 10:15:47   3091s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4607.3M, EPOCH TIME: 1751292947.498659
[06/30 10:15:47   3091s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 10:15:47   3091s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.012, MEM:4607.3M, EPOCH TIME: 1751292947.511139
[06/30 10:15:47   3091s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 10:15:47   3091s] Atter site array init, number of instance map data is 0.
[06/30 10:15:47   3091s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.085, REAL:0.077, MEM:4607.3M, EPOCH TIME: 1751292947.513088
[06/30 10:15:47   3091s] 
[06/30 10:15:47   3091s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:15:47   3091s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:15:47   3091s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.096, REAL:0.088, MEM:4607.3M, EPOCH TIME: 1751292947.520919
[06/30 10:15:47   3091s] Begin checking placement ... (start mem=4607.3M, init mem=4607.3M)
[06/30 10:15:47   3091s] Begin checking exclusive groups violation ...
[06/30 10:15:47   3091s] There are 0 groups to check, max #box is 0, total #box is 0
[06/30 10:15:47   3091s] Finished checking exclusive groups violations. Found 0 Vio.
[06/30 10:15:47   3091s] 
[06/30 10:15:47   3091s] Running CheckPlace using 2 threads!...
[06/30 10:15:48   3092s] 
[06/30 10:15:48   3092s] ...checkPlace MT is done!
[06/30 10:15:48   3092s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4575.3M, EPOCH TIME: 1751292948.285674
[06/30 10:15:48   3092s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.022, REAL:0.025, MEM:4575.3M, EPOCH TIME: 1751292948.310294
[06/30 10:15:48   3092s] *info: Placed = 23403         
[06/30 10:15:48   3092s] *info: Unplaced = 0           
[06/30 10:15:48   3092s] Placement Density:33.79%(368629/1090935)
[06/30 10:15:48   3092s] Placement Density (including fixed std cells):33.79%(368629/1090935)
[06/30 10:15:48   3092s] Cell fpga_top LLGs are deleted
[06/30 10:15:48   3092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 10:15:48   3092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] # Resetting pin-track-align track data.
[06/30 10:15:48   3092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=4575.3M)
[06/30 10:15:48   3092s] OPERPROF: Finished checkPlace at level 1, CPU:1.138, REAL:0.962, MEM:4575.3M, EPOCH TIME: 1751292948.347404
[06/30 10:15:48   3092s] #optDebug: { P: 130 W: 5195 FE: standard PE: none LDR: 1}
[06/30 10:15:48   3092s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[06/30 10:15:48   3092s] *** optDesign -postRoute ***
[06/30 10:15:48   3092s] DRC Margin: user margin 0.0; extra margin 0
[06/30 10:15:48   3092s] Setup Target Slack: user slack 0
[06/30 10:15:48   3092s] Hold Target Slack: user slack 0
[06/30 10:15:48   3092s] Cell fpga_top LLGs are deleted
[06/30 10:15:48   3092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4575.3M, EPOCH TIME: 1751292948.737018
[06/30 10:15:48   3092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4575.3M, EPOCH TIME: 1751292948.740164
[06/30 10:15:48   3092s] Max number of tech site patterns supported in site array is 256.
[06/30 10:15:48   3092s] Core basic site is CoreSite
[06/30 10:15:48   3092s] After signature check, allow fast init is false, keep pre-filter is true.
[06/30 10:15:48   3092s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/30 10:15:48   3092s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/30 10:15:48   3092s] SiteArray: use 3,309,568 bytes
[06/30 10:15:48   3092s] SiteArray: current memory after site array memory allocation 4591.3M
[06/30 10:15:48   3092s] SiteArray: FP blocked sites are writable
[06/30 10:15:48   3092s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4591.3M, EPOCH TIME: 1751292948.820260
[06/30 10:15:48   3092s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/30 10:15:48   3092s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.023, REAL:0.016, MEM:4591.3M, EPOCH TIME: 1751292948.836663
[06/30 10:15:48   3092s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/30 10:15:48   3092s] Atter site array init, number of instance map data is 0.
[06/30 10:15:48   3092s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.089, REAL:0.103, MEM:4591.3M, EPOCH TIME: 1751292948.843622
[06/30 10:15:48   3092s] 
[06/30 10:15:48   3092s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:15:48   3092s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:15:48   3092s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.106, REAL:0.121, MEM:4591.3M, EPOCH TIME: 1751292948.858330
[06/30 10:15:48   3092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:15:48   3092s] Multi-VT timing optimization disabled based on library information.
[06/30 10:15:48   3092s] 
[06/30 10:15:48   3092s] TimeStamp Deleting Cell Server Begin ...
[06/30 10:15:48   3092s] Deleting Lib Analyzer.
[06/30 10:15:48   3092s] 
[06/30 10:15:48   3092s] TimeStamp Deleting Cell Server End ...
[06/30 10:15:48   3092s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 10:15:48   3092s] 
[06/30 10:15:48   3092s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 10:15:48   3092s] Summary for sequential cells identification: 
[06/30 10:15:48   3092s]   Identified SBFF number: 3
[06/30 10:15:48   3092s]   Identified MBFF number: 0
[06/30 10:15:48   3092s]   Identified SB Latch number: 5
[06/30 10:15:48   3092s]   Identified MB Latch number: 0
[06/30 10:15:48   3092s]   Not identified SBFF number: 0
[06/30 10:15:48   3092s]   Not identified MBFF number: 0
[06/30 10:15:48   3092s]   Not identified SB Latch number: 0
[06/30 10:15:48   3092s]   Not identified MB Latch number: 0
[06/30 10:15:48   3092s]   Number of sequential cells which are not FFs: 2
[06/30 10:15:48   3092s]  Visiting view : WORST_CASE
[06/30 10:15:48   3092s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 10:15:48   3092s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 10:15:48   3092s]  Visiting view : Best_CASE
[06/30 10:15:48   3092s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 10:15:48   3092s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 10:15:48   3092s] TLC MultiMap info (StdDelay):
[06/30 10:15:48   3092s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 10:15:48   3092s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 10:15:48   3092s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 10:15:48   3092s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 10:15:48   3092s]  Setting StdDelay to: 25.6ps
[06/30 10:15:48   3092s] 
[06/30 10:15:48   3092s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 10:15:49   3092s] 
[06/30 10:15:49   3092s] TimeStamp Deleting Cell Server Begin ...
[06/30 10:15:49   3092s] 
[06/30 10:15:49   3092s] TimeStamp Deleting Cell Server End ...
[06/30 10:15:49   3092s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:17.8/0:01:03.1 (0.3), totSession cpu/real = 0:51:35.6/1:08:33.8 (0.8), mem = 4591.3M
[06/30 10:15:49   3092s] 
[06/30 10:15:49   3092s] =============================================================================================
[06/30 10:15:49   3092s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.14-s088_1
[06/30 10:15:49   3092s] =============================================================================================
[06/30 10:15:49   3092s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:15:49   3092s] ---------------------------------------------------------------------------------------------
[06/30 10:15:49   3092s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/30 10:15:49   3092s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.5    0.9
[06/30 10:15:49   3092s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:15:49   3092s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:15:49   3092s] [ CheckPlace             ]      1   0:00:01.0  (   1.6 % )     0:00:01.0 /  0:00:01.1    1.2
[06/30 10:15:49   3092s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 10:15:49   3092s] [ TimingUpdate           ]      1   0:00:05.6  (   9.0 % )     0:00:05.6 /  0:00:10.1    1.8
[06/30 10:15:49   3092s] [ MISC                   ]          0:00:55.7  (  88.3 % )     0:00:55.7 /  0:00:05.8    0.1
[06/30 10:15:49   3092s] ---------------------------------------------------------------------------------------------
[06/30 10:15:49   3092s]  InitOpt #1 TOTAL                   0:01:03.1  ( 100.0 % )     0:01:03.1 /  0:00:17.8    0.3
[06/30 10:15:49   3092s] ---------------------------------------------------------------------------------------------
[06/30 10:15:49   3092s] ** INFO : this run is activating 'postRoute' automaton
[06/30 10:15:49   3092s] **INFO: flowCheckPoint #1 InitialSummary
[06/30 10:15:49   3092s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 23534 access done (mem: 4591.309M)
[06/30 10:15:49   3092s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'postRoute' at effort level 'low' .
[06/30 10:15:49   3092s] PostRoute (effortLevel low) RC Extraction called for design fpga_top.
[06/30 10:15:49   3092s] RC Extraction called in multi-corner(2) mode.
[06/30 10:15:49   3092s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 10:15:49   3092s] Type 'man IMPEXT-6197' for more detail.
[06/30 10:15:49   3092s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[06/30 10:15:49   3092s] * Layer Id             : 1 - M1
[06/30 10:15:49   3092s]       Thickness        : 0.4
[06/30 10:15:49   3092s]       Min Width        : 0.16
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] * Layer Id             : 2 - M2
[06/30 10:15:49   3092s]       Thickness        : 0.45
[06/30 10:15:49   3092s]       Min Width        : 0.2
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] * Layer Id             : 3 - M3
[06/30 10:15:49   3092s]       Thickness        : 0.45
[06/30 10:15:49   3092s]       Min Width        : 0.2
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] * Layer Id             : 4 - M4
[06/30 10:15:49   3092s]       Thickness        : 0.45
[06/30 10:15:49   3092s]       Min Width        : 0.2
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] * Layer Id             : 5 - M5
[06/30 10:15:49   3092s]       Thickness        : 0.45
[06/30 10:15:49   3092s]       Min Width        : 0.2
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] * Layer Id             : 6 - M6
[06/30 10:15:49   3092s]       Thickness        : 2
[06/30 10:15:49   3092s]       Min Width        : 1.64
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] * Layer Id             : 7 - M7
[06/30 10:15:49   3092s]       Thickness        : 3
[06/30 10:15:49   3092s]       Min Width        : 2
[06/30 10:15:49   3092s]       Layer Dielectric : 4.1
[06/30 10:15:49   3092s] extractDetailRC Option : -outfile /tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d -maxResLength 200  -basic
[06/30 10:15:49   3092s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[06/30 10:15:49   3092s]       RC Corner Indexes            0       1   
[06/30 10:15:49   3092s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 10:15:49   3092s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/30 10:15:49   3092s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 10:15:49   3092s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 10:15:49   3092s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 10:15:49   3092s] Shrink Factor                : 1.00000
[06/30 10:15:50   3093s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 10:15:50   3093s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 10:15:50   3093s] eee: pegSigSF=1.070000
[06/30 10:15:50   3093s] Initializing multi-corner resistance tables ...
[06/30 10:15:50   3093s] eee: Grid unit RC data computation started
[06/30 10:15:50   3093s] eee: Grid unit RC data computation completed
[06/30 10:15:50   3093s] eee: l=1 avDens=0.009520 usedTrk=757.447884 availTrk=79562.720493 sigTrk=757.447884
[06/30 10:15:50   3093s] eee: l=2 avDens=0.085547 usedTrk=7619.656889 availTrk=89069.716283 sigTrk=7619.656889
[06/30 10:15:50   3093s] eee: l=3 avDens=0.091206 usedTrk=10057.198199 availTrk=110268.581743 sigTrk=10057.198199
[06/30 10:15:50   3093s] eee: l=4 avDens=0.059190 usedTrk=5993.129968 availTrk=101251.939741 sigTrk=5993.129968
[06/30 10:15:50   3093s] eee: l=5 avDens=0.045215 usedTrk=3736.730736 availTrk=82644.491544 sigTrk=3736.730736
[06/30 10:15:50   3093s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 10:15:50   3093s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 10:15:50   3093s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 10:15:50   3093s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255025 uaWl=1.000000 uaWlH=0.254900 aWlH=0.000000 lMod=0 pMax=0.847000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 10:15:50   3093s] eee: NetCapCache creation started. (Current Mem: 4591.309M) 
[06/30 10:15:50   3094s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4591.309M) 
[06/30 10:15:50   3094s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 10:15:50   3094s] eee: Metal Layers Info:
[06/30 10:15:50   3094s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:15:50   3094s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 10:15:50   3094s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:15:50   3094s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 10:15:50   3094s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:15:50   3094s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:15:50   3094s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:15:50   3094s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:15:50   3094s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 10:15:50   3094s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 10:15:50   3094s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:15:50   3094s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 10:15:50   3094s] eee: +-----------------------NDR Info-----------------------+
[06/30 10:15:50   3094s] eee: NDR Count = 0, Fake NDR = 0
[06/30 10:15:51   3094s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4591.3M)
[06/30 10:15:51   3094s] Creating parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for storing RC.
[06/30 10:15:56   3099s] Extracted 10.0008% (CPU Time= 0:00:06.4  MEM= 4631.3M)
[06/30 10:15:56   3100s] Extracted 20.0006% (CPU Time= 0:00:06.6  MEM= 4631.3M)
[06/30 10:15:56   3100s] Extracted 30.0005% (CPU Time= 0:00:06.9  MEM= 4631.3M)
[06/30 10:15:57   3100s] Extracted 40.0008% (CPU Time= 0:00:07.3  MEM= 4631.3M)
[06/30 10:15:57   3101s] Extracted 50.0007% (CPU Time= 0:00:08.0  MEM= 4631.3M)
[06/30 10:16:01   3104s] Extracted 60.0005% (CPU Time= 0:00:11.4  MEM= 4631.3M)
[06/30 10:16:02   3105s] Extracted 70.0009% (CPU Time= 0:00:12.2  MEM= 4631.3M)
[06/30 10:16:02   3105s] Extracted 80.0007% (CPU Time= 0:00:12.5  MEM= 4631.3M)
[06/30 10:16:03   3106s] Extracted 90.0006% (CPU Time= 0:00:13.0  MEM= 4631.3M)
[06/30 10:16:08   3111s] Extracted 100% (CPU Time= 0:00:17.6  MEM= 4631.3M)
[06/30 10:16:08   3111s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 10:16:08   3111s] Number of Extracted Resistors     : 385004
[06/30 10:16:08   3111s] Number of Extracted Ground Cap.   : 389465
[06/30 10:16:08   3111s] Number of Extracted Coupling Cap. : 0
[06/30 10:16:08   3111s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4607.309M)
[06/30 10:16:08   3111s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4607.309M)
[06/30 10:16:08   3111s] processing rcdb (/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d) for hinst (top) of cell (fpga_top);
[06/30 10:16:08   3111s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4607.309M)
[06/30 10:16:08   3111s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 0 access done (mem: 4607.309M)
[06/30 10:16:08   3111s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.2  Real Time: 0:00:19.0  MEM: 4607.309M)
[06/30 10:16:09   3112s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:51:55.6/1:08:54.7 (0.8), mem = 4589.6M
[06/30 10:16:12   3116s] Starting delay calculation for Hold views
[06/30 10:16:12   3116s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/30 10:16:12   3116s] #################################################################################
[06/30 10:16:12   3116s] # Design Stage: PostRoute
[06/30 10:16:12   3116s] # Design Name: fpga_top
[06/30 10:16:12   3116s] # Design Mode: 130nm
[06/30 10:16:12   3116s] # Analysis Mode: MMMC OCV 
[06/30 10:16:12   3116s] # Parasitics Mode: SPEF/RCDB 
[06/30 10:16:12   3116s] # Signoff Settings: SI Off 
[06/30 10:16:12   3116s] #################################################################################
[06/30 10:16:13   3116s] Calculate late delays in OCV mode...
[06/30 10:16:13   3116s] Calculate early delays in OCV mode...
[06/30 10:16:13   3116s] Topological Sorting (REAL = 0:00:00.0, MEM = 4587.6M, InitMEM = 4587.6M)
[06/30 10:16:13   3116s] Start delay calculation (fullDC) (2 T). (MEM=1379.43)
[06/30 10:16:13   3117s] *** Calculating scaling factor for MIN_TIMING libraries using the default operating condition of each library.
[06/30 10:16:13   3117s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 10:16:13   3117s] eee: pegSigSF=1.070000
[06/30 10:16:13   3117s] Initializing multi-corner resistance tables ...
[06/30 10:16:13   3117s] eee: Grid unit RC data computation started
[06/30 10:16:13   3117s] eee: Grid unit RC data computation completed
[06/30 10:16:13   3117s] eee: l=1 avDens=0.009520 usedTrk=757.447884 availTrk=79562.720493 sigTrk=757.447884
[06/30 10:16:13   3117s] eee: l=2 avDens=0.085547 usedTrk=7619.656889 availTrk=89069.716283 sigTrk=7619.656889
[06/30 10:16:13   3117s] eee: l=3 avDens=0.091206 usedTrk=10057.198199 availTrk=110268.581743 sigTrk=10057.198199
[06/30 10:16:13   3117s] eee: l=4 avDens=0.059190 usedTrk=5993.129968 availTrk=101251.939741 sigTrk=5993.129968
[06/30 10:16:13   3117s] eee: l=5 avDens=0.045215 usedTrk=3736.730736 availTrk=82644.491544 sigTrk=3736.730736
[06/30 10:16:13   3117s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 10:16:13   3117s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 10:16:13   3117s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 10:16:13   3117s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255025 uaWl=1.000000 uaWlH=0.254900 aWlH=0.000000 lMod=0 pMax=0.847000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 10:16:13   3117s] eee: NetCapCache creation started. (Current Mem: 4587.582M) 
[06/30 10:16:14   3117s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  Curr Mem: 4587.582M) 
[06/30 10:16:14   3117s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 10:16:14   3117s] eee: Metal Layers Info:
[06/30 10:16:14   3117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:16:14   3117s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 10:16:14   3117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:16:14   3117s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 10:16:14   3117s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:16:14   3117s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:16:14   3117s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:16:14   3117s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:16:14   3117s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 10:16:14   3117s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 10:16:14   3117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:16:14   3117s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 10:16:14   3117s] eee: +-----------------------NDR Info-----------------------+
[06/30 10:16:14   3117s] eee: NDR Count = 0, Fake NDR = 0
[06/30 10:16:14   3118s] End AAE Lib Interpolated Model. (MEM=1393.152344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:16:14   3118s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4607.309M)
[06/30 10:16:14   3118s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4607.3M)
[06/30 10:16:14   3118s] AAE_INFO: 2 threads acquired from CTE.
[06/30 10:16:21   3131s] Total number of fetched objects 23624
[06/30 10:16:21   3131s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 10:16:21   3131s] End delay calculation. (MEM=1407.56 CPU=0:00:12.7 REAL=0:00:06.0)
[06/30 10:16:21   3131s] End delay calculation (fullDC). (MEM=1407.56 CPU=0:00:14.6 REAL=0:00:08.0)
[06/30 10:16:22   3131s] *** CDM Built up (cpu=0:00:15.0  real=0:00:10.0  mem= 4447.3M) ***
[06/30 10:16:23   3133s] *** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:11.0 totSessionCpu=0:52:17 mem=4447.3M)
[06/30 10:16:24   3134s] 
[06/30 10:16:24   3134s] Active hold views:
[06/30 10:16:24   3134s]  Best_CASE
[06/30 10:16:24   3134s]   Dominating endpoints: 0
[06/30 10:16:24   3134s]   Dominating TNS: -0.000
[06/30 10:16:24   3134s] 
[06/30 10:16:24   3134s] Done building cte hold timing graph (HoldAware) cpu=0:00:21.9 real=0:00:15.0 totSessionCpu=0:52:17 mem=4463.3M ***
[06/30 10:16:25   3135s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[06/30 10:16:28   3139s] Starting delay calculation for Setup views
[06/30 10:16:28   3139s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/30 10:16:28   3139s] #################################################################################
[06/30 10:16:28   3139s] # Design Stage: PostRoute
[06/30 10:16:28   3139s] # Design Name: fpga_top
[06/30 10:16:28   3139s] # Design Mode: 130nm
[06/30 10:16:28   3139s] # Analysis Mode: MMMC OCV 
[06/30 10:16:28   3139s] # Parasitics Mode: SPEF/RCDB 
[06/30 10:16:28   3139s] # Signoff Settings: SI Off 
[06/30 10:16:28   3139s] #################################################################################
[06/30 10:16:28   3139s] Calculate early delays in OCV mode...
[06/30 10:16:28   3139s] Calculate late delays in OCV mode...
[06/30 10:16:28   3139s] Topological Sorting (REAL = 0:00:00.0, MEM = 4443.6M, InitMEM = 4443.6M)
[06/30 10:16:28   3139s] Start delay calculation (fullDC) (2 T). (MEM=1363.41)
[06/30 10:16:28   3139s] *** Calculating scaling factor for MAX_TIMING libraries using the default operating condition of each library.
[06/30 10:16:29   3140s] End AAE Lib Interpolated Model. (MEM=1381.035156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:16:36   3154s] Total number of fetched objects 23624
[06/30 10:16:37   3154s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[06/30 10:16:37   3154s] End delay calculation. (MEM=1388.15 CPU=0:00:13.1 REAL=0:00:08.0)
[06/30 10:16:37   3154s] End delay calculation (fullDC). (MEM=1388.15 CPU=0:00:14.3 REAL=0:00:09.0)
[06/30 10:16:37   3154s] *** CDM Built up (cpu=0:00:14.6  real=0:00:09.0  mem= 4439.3M) ***
[06/30 10:16:40   3159s] 
[06/30 10:16:40   3159s] Creating Lib Analyzer ...
[06/30 10:16:40   3159s] 
[06/30 10:16:40   3159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/30 10:16:40   3159s] Summary for sequential cells identification: 
[06/30 10:16:40   3159s]   Identified SBFF number: 3
[06/30 10:16:40   3159s]   Identified MBFF number: 0
[06/30 10:16:40   3159s]   Identified SB Latch number: 5
[06/30 10:16:40   3159s]   Identified MB Latch number: 0
[06/30 10:16:40   3159s]   Not identified SBFF number: 0
[06/30 10:16:40   3159s]   Not identified MBFF number: 0
[06/30 10:16:40   3159s]   Not identified SB Latch number: 0
[06/30 10:16:40   3159s]   Not identified MB Latch number: 0
[06/30 10:16:40   3159s]   Number of sequential cells which are not FFs: 2
[06/30 10:16:40   3159s]  Visiting view : WORST_CASE
[06/30 10:16:40   3159s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/30 10:16:40   3159s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/30 10:16:40   3159s]  Visiting view : Best_CASE
[06/30 10:16:40   3159s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/30 10:16:40   3159s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/30 10:16:40   3159s] TLC MultiMap info (StdDelay):
[06/30 10:16:40   3159s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/30 10:16:40   3159s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/30 10:16:40   3159s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/30 10:16:40   3159s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/30 10:16:40   3159s]  Setting StdDelay to: 25.6ps
[06/30 10:16:40   3159s] 
[06/30 10:16:40   3159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/30 10:16:40   3159s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 10:16:40   3159s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 10:16:40   3159s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 10:16:40   3159s] 
[06/30 10:16:40   3159s] {RT RC_BEST 0 2 5  0}
[06/30 10:16:40   3159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:52:43 mem=4463.3M
[06/30 10:16:40   3159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:52:43 mem=4463.3M
[06/30 10:16:40   3159s] Creating Lib Analyzer, finished. 
[06/30 10:16:45   3167s] *** Done Building Timing Graph (cpu=0:00:28.2 real=0:00:17.0 totSessionCpu=0:52:51 mem=4463.3M)
[06/30 10:16:45   3167s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4463.3M, EPOCH TIME: 1751293005.541520
[06/30 10:16:45   3167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:45   3167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:45   3167s] 
[06/30 10:16:45   3167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:16:45   3167s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:16:45   3167s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.038, MEM:4463.3M, EPOCH TIME: 1751293005.579925
[06/30 10:16:45   3167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:45   3167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:46   3168s] 
OptSummary:

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 10:16:46   3168s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:56.4/0:00:36.5 (1.5), totSession cpu/real = 0:52:52.0/1:09:31.2 (0.8), mem = 4463.3M
[06/30 10:16:46   3168s] 
[06/30 10:16:46   3168s] =============================================================================================
[06/30 10:16:46   3168s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.14-s088_1
[06/30 10:16:46   3168s] =============================================================================================
[06/30 10:16:46   3168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:16:46   3168s] ---------------------------------------------------------------------------------------------
[06/30 10:16:46   3168s] [ ViewPruning            ]     11   0:00:02.0  (   5.4 % )     0:00:06.1 /  0:00:09.1    1.5
[06/30 10:16:46   3168s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:01.0 /  0:00:01.2    1.2
[06/30 10:16:46   3168s] [ DrvReport              ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.9    1.3
[06/30 10:16:46   3168s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 10:16:46   3168s] [ HoldTimerInit          ]      1   0:00:01.1  (   3.0 % )     0:00:01.2 /  0:00:00.8    0.7
[06/30 10:16:46   3168s] [ UpdateTimingGraph      ]      3   0:00:00.8  (   2.1 % )     0:00:28.1 /  0:00:45.7    1.6
[06/30 10:16:46   3168s] [ FullDelayCalc          ]      2   0:00:17.6  (  48.1 % )     0:00:17.6 /  0:00:29.6    1.7
[06/30 10:16:46   3168s] [ TimingUpdate           ]      5   0:00:08.5  (  23.4 % )     0:00:08.5 /  0:00:14.3    1.7
[06/30 10:16:46   3168s] [ TimingReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 10:16:46   3168s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/30 10:16:46   3168s] [ MISC                   ]          0:00:05.4  (  14.9 % )     0:00:05.4 /  0:00:08.0    1.5
[06/30 10:16:46   3168s] ---------------------------------------------------------------------------------------------
[06/30 10:16:46   3168s]  BuildHoldData #1 TOTAL             0:00:36.5  ( 100.0 % )     0:00:36.5 /  0:00:56.4    1.5
[06/30 10:16:46   3168s] ---------------------------------------------------------------------------------------------
[06/30 10:16:46   3168s] **optDesign ... cpu = 0:01:34, real = 0:02:01, mem = 1362.6M, totSessionCpu=0:52:52 **
[06/30 10:16:46   3168s] Begin: Collecting metrics
[06/30 10:16:46   3169s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[06/30 10:16:46   3169s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1389.4M, current mem=1362.9M)

[06/30 10:16:46   3169s] End: Collecting metrics
[06/30 10:16:46   3169s] OPTC: m4 20.0 40.0 [ 40.0 20.0 50.0 ]
[06/30 10:16:46   3169s] OPTC: view 40.0 [ 0.0500 ]
[06/30 10:16:47   3169s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[06/30 10:16:51   3176s] Info: Done creating the CCOpt slew target map.
[06/30 10:16:51   3176s] **INFO: flowCheckPoint #2 OptimizationPass1
[06/30 10:16:51   3176s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:52:59.7/1:09:36.0 (0.8), mem = 4463.3M
[06/30 10:16:51   3176s] Running CCOpt-PRO on entire clock network
[06/30 10:16:51   3176s] Leaving CCOpt scope - Initializing power interface...
[06/30 10:16:51   3176s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:51   3176s] Net route status summary:
[06/30 10:16:51   3176s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 10:16:51   3176s]   Non-clock: 54005 (unrouted=29051, trialRouted=0, noStatus=0, routed=24954, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 10:16:51   3176s] -effortLevel low                           # enums={low medium high signoff}, default=undefined
[06/30 10:16:51   3176s] Clock tree cells fixed by user: 0 out of 0
[06/30 10:16:51   3176s] PRO...
[06/30 10:16:51   3176s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/30 10:16:51   3176s] Initializing clock structures...
[06/30 10:16:52   3177s]   Creating own balancer
[06/30 10:16:52   3177s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/30 10:16:52   3177s]   Removing CTS place status from clock tree and sinks.
[06/30 10:16:52   3177s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[06/30 10:16:52   3177s]   Initializing legalizer
[06/30 10:16:52   3177s]   Using cell based legalization.
[06/30 10:16:52   3177s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 10:16:52   3177s]   Leaving CCOpt scope - Initializing placement interface...
[06/30 10:16:52   3177s] OPERPROF: Starting DPlace-Init at level 1, MEM:4463.3M, EPOCH TIME: 1751293012.659271
[06/30 10:16:52   3177s] Processing tracks to init pin-track alignment.
[06/30 10:16:52   3177s] z: 1, totalTracks: 1
[06/30 10:16:52   3177s] z: 3, totalTracks: 1
[06/30 10:16:52   3177s] z: 5, totalTracks: 1
[06/30 10:16:52   3177s] z: 7, totalTracks: 1
[06/30 10:16:52   3177s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 10:16:52   3177s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4463.3M, EPOCH TIME: 1751293012.699110
[06/30 10:16:52   3177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:52   3177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:52   3177s] 
[06/30 10:16:52   3177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:16:52   3177s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:16:52   3177s] 
[06/30 10:16:52   3177s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 10:16:52   3177s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.080, REAL:0.090, MEM:4463.3M, EPOCH TIME: 1751293012.788697
[06/30 10:16:52   3177s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4463.3M, EPOCH TIME: 1751293012.788919
[06/30 10:16:52   3177s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4463.3M, EPOCH TIME: 1751293012.789203
[06/30 10:16:52   3177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4463.3MB).
[06/30 10:16:52   3177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.134, REAL:0.146, MEM:4463.3M, EPOCH TIME: 1751293012.805574
[06/30 10:16:52   3177s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/30 10:16:52   3177s] Set min layer with nano route mode ( 1 )
[06/30 10:16:52   3177s] Set max layer with nano route mode ( 5 )
[06/30 10:16:52   3177s] [PSP]    Load db... (mem=4.1M)
[06/30 10:16:52   3177s] [PSP]    Read data from FE... (mem=4.1M)
[06/30 10:16:53   3177s] (I)      Number of ignored instance 0
[06/30 10:16:53   3177s] (I)      Number of inbound cells 0
[06/30 10:16:53   3177s] (I)      Number of opened ILM blockages 0
[06/30 10:16:53   3177s] (I)      Number of instances temporarily fixed by detailed placement 156
[06/30 10:16:53   3177s] (I)      numMoveCells=23323, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[06/30 10:16:53   3177s] (I)      cell height: 3780, count: 23403
[06/30 10:16:53   3177s] (I)      rowRegion is not equal to core box, resetting core box
[06/30 10:16:53   3177s] (I)      rowRegion : (425480, 425420) - (1431080, 1510280)
[06/30 10:16:53   3177s] (I)      coreBox   : (425480, 425420) - (1431080, 1510700)
[06/30 10:16:53   3177s] [PSP]    Done Read data from FE (cpu=0.149s, mem=4.1M)
[06/30 10:16:53   3177s] 
[06/30 10:16:53   3177s] [PSP]    Done Load db (cpu=0.151s, mem=4.1M)
[06/30 10:16:53   3177s] 
[06/30 10:16:53   3177s] [PSP]    Constructing placeable region... (mem=4.1M)
[06/30 10:16:53   3177s] (I)      Constructing bin map
[06/30 10:16:53   3177s] (I)      Initialize bin information with width=37800 height=37800
[06/30 10:16:53   3177s] (I)      Done constructing bin map
[06/30 10:16:53   3177s] [PSP]    Compute region effective width... (mem=4.1M)
[06/30 10:16:53   3177s] [PSP]    Done Compute region effective width (cpu=0.001s, mem=4.1M)
[06/30 10:16:53   3177s] 
[06/30 10:16:53   3177s] [PSP]    Done Constructing placeable region (cpu=0.029s, mem=4.1M)
[06/30 10:16:53   3177s] 
[06/30 10:16:53   3177s]   Legalizer reserving space for clock trees
[06/30 10:16:53   3177s]   Reconstructing clock tree datastructures, skew aware...
[06/30 10:16:53   3177s]     Validating CTS configuration...
[06/30 10:16:53   3177s]     Checking module port directions...
[06/30 10:16:53   3177s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:53   3177s]     Non-default CCOpt properties:
[06/30 10:16:53   3177s]       Public non-default CCOpt properties:
[06/30 10:16:53   3177s]         adjacent_rows_legal: true (default: false)
[06/30 10:16:53   3177s]         buffer_cells is set for at least one object
[06/30 10:16:53   3177s]         cell_density is set for at least one object
[06/30 10:16:53   3177s]         cell_halo_rows: 0 (default: 1)
[06/30 10:16:53   3177s]         cell_halo_sites: 0 (default: 4)
[06/30 10:16:53   3177s]         delay_cells is set for at least one object
[06/30 10:16:53   3177s]         inverter_cells is set for at least one object
[06/30 10:16:53   3177s]         route_type is set for at least one object
[06/30 10:16:53   3177s]         target_insertion_delay is set for at least one object
[06/30 10:16:53   3177s]         target_skew is set for at least one object
[06/30 10:16:53   3177s]       Private non-default CCOpt properties:
[06/30 10:16:53   3177s]         allow_non_fterm_identical_swaps: 0 (default: true)
[06/30 10:16:53   3177s]         clock_nets_detailed_routed: 1 (default: false)
[06/30 10:16:53   3177s]         force_design_routing_status: 1 (default: auto)
[06/30 10:16:53   3177s]         last_virtual_delay_scaling_factor is set for at least one object
[06/30 10:16:53   3177s]         pro_enable_post_commit_delay_update: 1 (default: false)
[06/30 10:16:53   3177s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[06/30 10:16:53   3177s]     Route type trimming info:
[06/30 10:16:53   3177s]       No route type modifications were made.
[06/30 10:16:53   3177s] End AAE Lib Interpolated Model. (MEM=1377.468750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:16:53   3177s] (I)      Filtering out regions for small cell: sg13g2_buf_8
[06/30 10:16:53   3177s] (I)      Filtering out regions for small cell: sg13g2_buf_2
[06/30 10:16:53   3177s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[06/30 10:16:53   3177s] (I)      Filtering out regions for small cell: sg13g2_buf_4
[06/30 10:16:53   3177s] (I)      Filtering out regions for small cell: sg13g2_buf_1
[06/30 10:16:54   3179s]     Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[06/30 10:16:54   3179s]     Original list had 5 cells:
[06/30 10:16:54   3179s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[06/30 10:16:54   3179s]     Library trimming was not able to trim any cells:
[06/30 10:16:54   3179s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_inv_8
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_inv_4
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_inv_2
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_inv_16
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_inv_1
[06/30 10:16:54   3179s]     Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[06/30 10:16:54   3179s]     Original list had 5 cells:
[06/30 10:16:54   3179s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[06/30 10:16:54   3179s]     Library trimming was not able to trim any cells:
[06/30 10:16:54   3179s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd2_1
[06/30 10:16:54   3179s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd1_1
[06/30 10:16:54   3179s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[06/30 10:16:58   3182s]     Clock tree balancer configuration for clock_tree clk[0]:
[06/30 10:16:58   3182s]     Non-default CCOpt properties:
[06/30 10:16:58   3182s]       Public non-default CCOpt properties:
[06/30 10:16:58   3182s]         cell_density: 1 (default: 0.75)
[06/30 10:16:58   3182s]         route_type (leaf): default_route_type_leaf (default: default)
[06/30 10:16:58   3182s]         route_type (top): default_route_type_nonleaf (default: default)
[06/30 10:16:58   3182s]         route_type (trunk): default_route_type_nonleaf (default: default)
[06/30 10:16:58   3182s]       No private non-default CCOpt properties
[06/30 10:16:58   3182s]     For power domain auto-default:
[06/30 10:16:58   3182s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
[06/30 10:16:58   3182s]       Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
[06/30 10:16:58   3182s]       Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
[06/30 10:16:58   3182s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1090935.216um^2
[06/30 10:16:58   3182s]     Top Routing info:
[06/30 10:16:58   3182s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 10:16:58   3182s]       Unshielded; Mask Constraint: 0; Source: route_type.
[06/30 10:16:58   3182s]     Trunk Routing info:
[06/30 10:16:58   3182s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 10:16:58   3182s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 10:16:58   3182s]     Leaf Routing info:
[06/30 10:16:58   3182s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 10:16:58   3182s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 10:16:58   3182s]     For timing_corner MAX_DEALY:setup, late and power domain auto-default:
[06/30 10:16:58   3182s]       Slew time target (leaf):    0.166ns
[06/30 10:16:58   3182s]       Slew time target (trunk):   0.166ns
[06/30 10:16:58   3182s]       Slew time target (top):     0.167ns (Note: no nets are considered top nets in this clock tree)
[06/30 10:16:58   3182s]       Buffer unit delay: 0.106ns
[06/30 10:16:58   3182s]       Buffer max distance: 1360.548um
[06/30 10:16:58   3182s]     Fastest wire driving cells and distances:
[06/30 10:16:58   3182s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1360.548um, saturatedSlew=0.146ns, speed=6537.953um per ns, cellArea=33.340um^2 per 1000um}
[06/30 10:16:58   3182s]       Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1078.884um, saturatedSlew=0.139ns, speed=8148.671um per ns, cellArea=31.953um^2 per 1000um}
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Logic Sizing Table:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ----------------------------------------------------------
[06/30 10:16:58   3182s]     Cell    Instance count    Source    Eligible library cells
[06/30 10:16:58   3182s]     ----------------------------------------------------------
[06/30 10:16:58   3182s]       (empty table)
[06/30 10:16:58   3182s]     ----------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[06/30 10:16:58   3182s]      Created from constraint modes: {[CONSTRAINTS]}
[06/30 10:16:58   3182s]       Sources:                     pin clk[0]
[06/30 10:16:58   3182s]       Total number of sinks:       80
[06/30 10:16:58   3182s]       Delay constrained sinks:     80
[06/30 10:16:58   3182s]       Constrains:                  default
[06/30 10:16:58   3182s]       Non-leaf sinks:              0
[06/30 10:16:58   3182s]       Ignore pins:                 0
[06/30 10:16:58   3182s]      Timing corner MAX_DEALY:setup.late:
[06/30 10:16:58   3182s]       Skew target:                 0.106ns
[06/30 10:16:58   3182s]     Primary reporting skew groups are:
[06/30 10:16:58   3182s]     skew_group clk[0]/CONSTRAINTS with 80 clock sinks
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Constraint summary
[06/30 10:16:58   3182s]     ==================
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Transition constraints are active in the following delay corners:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     MAX_DEALY:setup.late
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Cap constraints are active in the following delay corners:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     MAX_DEALY:setup.late
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Transition constraint summary:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     MAX_DEALY:setup.late (primary)         -            -              -                -
[06/30 10:16:58   3182s]                   -                      0.166          82       auto computed    all
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Capacitance constraint summary:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     MAX_DEALY:setup.late (primary)        -            -                    -                      -
[06/30 10:16:58   3182s]                   -                     0.600          1        library_or_sdc_constraint    all
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Clock DAG hash initial state: 2eff6de8f0076d82 767c9742e2ad5b0f
[06/30 10:16:58   3182s]     CTS services accumulated run-time stats initial state:
[06/30 10:16:58   3182s]       delay calculator: calls=10835, total_wall_time=1.265s, mean_wall_time=0.117ms
[06/30 10:16:58   3182s]       steiner router: calls=10828, total_wall_time=0.505s, mean_wall_time=0.047ms
[06/30 10:16:58   3182s]     Clock DAG stats initial state:
[06/30 10:16:58   3182s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 10:16:58   3182s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 10:16:58   3182s]       misc counts      : r=1, pp=0, mci=0
[06/30 10:16:58   3182s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 10:16:58   3182s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 10:16:58   3182s] UM:*                                                                   InitialState
[06/30 10:16:58   3182s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 10:16:58   3182s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Layer information for route type default_route_type_leaf:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Layer        Preferred    Route    Res.          Cap.          RC
[06/30 10:16:58   3182s]                               Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Metal1       N            V          0.844         0.158         0.133
[06/30 10:16:58   3182s]     Metal2       N            H          0.515         0.180         0.093
[06/30 10:16:58   3182s]     Metal3       Y            V          0.515         0.172         0.089
[06/30 10:16:58   3182s]     Metal4       Y            H          0.515         0.180         0.093
[06/30 10:16:58   3182s]     Metal5       N            V          0.515         0.172         0.089
[06/30 10:16:58   3182s]     TopMetal1    N            H          0.013         0.304         0.004
[06/30 10:16:58   3182s]     TopMetal2    N            V          0.007         0.243         0.002
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 10:16:58   3182s]     Unshielded; Mask Constraint: 0; Source: route_type.
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Layer information for route type default_route_type_nonleaf:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Layer        Preferred    Route    Res.          Cap.          RC
[06/30 10:16:58   3182s]                               Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Metal1       N            V          0.844         0.235         0.198
[06/30 10:16:58   3182s]     Metal2       N            H          0.515         0.266         0.137
[06/30 10:16:58   3182s]     Metal3       Y            V          0.515         0.254         0.131
[06/30 10:16:58   3182s]     Metal4       Y            H          0.515         0.266         0.137
[06/30 10:16:58   3182s]     Metal5       N            V          0.515         0.254         0.131
[06/30 10:16:58   3182s]     TopMetal1    N            H          0.013         0.320         0.004
[06/30 10:16:58   3182s]     TopMetal2    N            V          0.007         0.307         0.002
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[06/30 10:16:58   3182s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Layer information for route type default_route_type_nonleaf:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Layer        Preferred    Route    Res.          Cap.          RC
[06/30 10:16:58   3182s]                               Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Metal1       N            V          0.844         0.158         0.133
[06/30 10:16:58   3182s]     Metal2       N            H          0.515         0.180         0.093
[06/30 10:16:58   3182s]     Metal3       Y            V          0.515         0.172         0.089
[06/30 10:16:58   3182s]     Metal4       Y            H          0.515         0.180         0.093
[06/30 10:16:58   3182s]     Metal5       N            V          0.515         0.172         0.089
[06/30 10:16:58   3182s]     TopMetal1    N            H          0.013         0.304         0.004
[06/30 10:16:58   3182s]     TopMetal2    N            V          0.007         0.243         0.002
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Via selection for estimated routes (rule default):
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[06/30 10:16:58   3182s]     Range                                 (Ohm)     (fF)     (fs)     Only
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Metal1-Metal2          Via1_YX_so     20.000    0.000    0.000    false
[06/30 10:16:58   3182s]     Metal2-Metal3          Via2_YX_so     20.000    0.000    0.000    false
[06/30 10:16:58   3182s]     Metal3-Metal4          Via3_YX_so     20.000    0.000    0.000    false
[06/30 10:16:58   3182s]     Metal4-Metal5          Via4_YX_so     20.000    0.000    0.000    false
[06/30 10:16:58   3182s]     Metal5-TopMetal1       TopVia1EWNS     4.000    0.000    0.000    false
[06/30 10:16:58   3182s]     TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.000    0.000    false
[06/30 10:16:58   3182s]     ------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[06/30 10:16:58   3182s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/30 10:16:58   3182s] Type 'man IMPCCOPT-2314' for more detail.
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Ideal and dont_touch net fanout counts:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     -----------------------------------------------------------
[06/30 10:16:58   3182s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/30 10:16:58   3182s]     -----------------------------------------------------------
[06/30 10:16:58   3182s]           1            10                      0
[06/30 10:16:58   3182s]          11           100                      1
[06/30 10:16:58   3182s]         101          1000                      0
[06/30 10:16:58   3182s]        1001         10000                      0
[06/30 10:16:58   3182s]       10001           +                        0
[06/30 10:16:58   3182s]     -----------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Top ideal and dont_touch nets by fanout:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     ---------------------
[06/30 10:16:58   3182s]     Net name    Fanout ()
[06/30 10:16:58   3182s]     ---------------------
[06/30 10:16:58   3182s]     clk[0]         80
[06/30 10:16:58   3182s]     ---------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     No dont_touch hnets found in the clock tree
[06/30 10:16:58   3182s]     No dont_touch hpins found in the clock network.
[06/30 10:16:58   3182s]     Checking for illegal sizes of clock logic instances...
[06/30 10:16:58   3182s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Validating CTS configuration done. (took cpu=0:00:05.0 real=0:00:05.5)
[06/30 10:16:58   3182s]     CCOpt configuration status: all checks passed.
[06/30 10:16:58   3182s]   Reconstructing clock tree datastructures, skew aware done.
[06/30 10:16:58   3182s] Initializing clock structures done.
[06/30 10:16:58   3182s] PRO...
[06/30 10:16:58   3182s]   PRO active optimizations:
[06/30 10:16:58   3182s]    - DRV fixing with sizing
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Detected clock skew data from CTS
[06/30 10:16:58   3182s]   ProEngine running partially connected to DB
[06/30 10:16:58   3182s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 10:16:58   3182s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:58   3182s]   Clock DAG hash PRO initial state: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 10:16:58   3182s]   CTS services accumulated run-time stats PRO initial state:
[06/30 10:16:58   3182s]     delay calculator: calls=10836, total_wall_time=1.265s, mean_wall_time=0.117ms
[06/30 10:16:58   3182s]     steiner router: calls=10828, total_wall_time=0.505s, mean_wall_time=0.047ms
[06/30 10:16:58   3182s]   Clock DAG stats PRO initial state:
[06/30 10:16:58   3182s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 10:16:58   3182s]     sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 10:16:58   3182s]     misc counts      : r=1, pp=0, mci=0
[06/30 10:16:58   3182s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 10:16:58   3182s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 10:16:58   3182s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 10:16:58   3182s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 10:16:58   3182s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]   Clock DAG net violations PRO initial state: none
[06/30 10:16:58   3182s]   Clock DAG primary half-corner transition distribution PRO initial state:
[06/30 10:16:58   3182s]     Leaf : target=0.166ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.100ns, 0 <= 0.133ns, 0 <= 0.149ns, 0 <= 0.158ns, 0 <= 0.166ns}
[06/30 10:16:58   3182s]   Primary reporting skew groups PRO initial state:
[06/30 10:16:58   3182s]         min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 10:16:58   3182s]         max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 10:16:58   3182s]   Skew group summary PRO initial state:
[06/30 10:16:58   3182s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 10:16:58   3182s]   Recomputing CTS skew targets...
[06/30 10:16:58   3182s]   Resolving skew group constraints...
[06/30 10:16:58   3182s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[06/30 10:16:58   3182s]   Resolving skew group constraints done.
[06/30 10:16:58   3182s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
[06/30 10:16:58   3182s]   PRO Fixing DRVs...
[06/30 10:16:58   3182s]     Clock DAG hash before 'PRO Fixing DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 10:16:58   3182s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[06/30 10:16:58   3182s]       delay calculator: calls=10836, total_wall_time=1.265s, mean_wall_time=0.117ms
[06/30 10:16:58   3182s]       steiner router: calls=10828, total_wall_time=0.505s, mean_wall_time=0.047ms
[06/30 10:16:58   3182s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/30 10:16:58   3182s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Statistics: Fix DRVs (cell sizing):
[06/30 10:16:58   3182s]     ===================================
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Cell changes by Net Type:
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     top                0            0           0            0                    0                0
[06/30 10:16:58   3182s]     trunk              0            0           0            0                    0                0
[06/30 10:16:58   3182s]     leaf               0            0           0            0                    0                0
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     Total              0            0           0            0                    0                0
[06/30 10:16:58   3182s]     -------------------------------------------------------------------------------------------------
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/30 10:16:58   3182s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/30 10:16:58   3182s]     
[06/30 10:16:58   3182s]     Clock DAG hash after 'PRO Fixing DRVs': 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 10:16:58   3182s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[06/30 10:16:58   3182s]       delay calculator: calls=10836, total_wall_time=1.265s, mean_wall_time=0.117ms
[06/30 10:16:58   3182s]       steiner router: calls=10828, total_wall_time=0.505s, mean_wall_time=0.047ms
[06/30 10:16:58   3182s]     Clock DAG stats after 'PRO Fixing DRVs':
[06/30 10:16:58   3182s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 10:16:58   3182s]       sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 10:16:58   3182s]       misc counts      : r=1, pp=0, mci=0
[06/30 10:16:58   3182s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 10:16:58   3182s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 10:16:58   3182s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 10:16:58   3182s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 10:16:58   3182s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[06/30 10:16:58   3182s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[06/30 10:16:58   3182s]       Leaf : target=0.166ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.100ns, 0 <= 0.133ns, 0 <= 0.149ns, 0 <= 0.158ns, 0 <= 0.166ns}
[06/30 10:16:58   3182s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[06/30 10:16:58   3182s]           min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 10:16:58   3182s]           max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 10:16:58   3182s]     Skew group summary after 'PRO Fixing DRVs':
[06/30 10:16:58   3182s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.106]
[06/30 10:16:58   3182s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 10:16:58   3182s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Slew Diagnostics: After DRV fixing
[06/30 10:16:58   3182s]   ==================================
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Global Causes:
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   -------------------------------------
[06/30 10:16:58   3182s]   Cause
[06/30 10:16:58   3182s]   -------------------------------------
[06/30 10:16:58   3182s]   DRV fixing with buffering is disabled
[06/30 10:16:58   3182s]   -------------------------------------
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Top 5 overslews:
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   ---------------------------------
[06/30 10:16:58   3182s]   Overslew    Causes    Driving Pin
[06/30 10:16:58   3182s]   ---------------------------------
[06/30 10:16:58   3182s]     (empty table)
[06/30 10:16:58   3182s]   ---------------------------------
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   -------------------
[06/30 10:16:58   3182s]   Cause    Occurences
[06/30 10:16:58   3182s]   -------------------
[06/30 10:16:58   3182s]     (empty table)
[06/30 10:16:58   3182s]   -------------------
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Violation diagnostics counts from the 0 nodes that have violations:
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   -------------------
[06/30 10:16:58   3182s]   Cause    Occurences
[06/30 10:16:58   3182s]   -------------------
[06/30 10:16:58   3182s]     (empty table)
[06/30 10:16:58   3182s]   -------------------
[06/30 10:16:58   3182s]   
[06/30 10:16:58   3182s]   Reconnecting optimized routes...
[06/30 10:16:58   3182s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:58   3182s]   Set dirty flag on 0 instances, 0 nets
[06/30 10:16:58   3182s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[06/30 10:16:58   3182s] End AAE Lib Interpolated Model. (MEM=1435.562500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:16:58   3182s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/30 10:16:58   3182s]   Clock DAG hash PRO final: 2eff6de8f0076d82 767c9742e2ad5b0f e51ce0cff91eb7c8 e6546b64 e6546b64
[06/30 10:16:58   3182s]   CTS services accumulated run-time stats PRO final:
[06/30 10:16:58   3182s]     delay calculator: calls=10837, total_wall_time=1.265s, mean_wall_time=0.117ms
[06/30 10:16:58   3182s]     steiner router: calls=10828, total_wall_time=0.505s, mean_wall_time=0.047ms
[06/30 10:16:58   3182s]   Clock DAG stats PRO final:
[06/30 10:16:58   3182s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/30 10:16:58   3182s]     sink counts      : regular=80, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=80
[06/30 10:16:58   3182s]     misc counts      : r=1, pp=0, mci=0
[06/30 10:16:58   3182s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/30 10:16:58   3182s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[06/30 10:16:58   3182s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[06/30 10:16:58   3182s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/30 10:16:58   3182s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/30 10:16:58   3182s]   Clock DAG net violations PRO final: none
[06/30 10:16:58   3182s]   Clock DAG primary half-corner transition distribution PRO final:
[06/30 10:16:58   3182s]     Leaf : target=0.166ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.100ns, 0 <= 0.133ns, 0 <= 0.149ns, 0 <= 0.158ns, 0 <= 0.166ns}
[06/30 10:16:59   3182s]   Primary reporting skew groups PRO final:
[06/30 10:16:59   3182s]         min path sink: grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/CLK
[06/30 10:16:59   3182s]         max path sink: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/CLK
[06/30 10:16:59   3182s]   Skew group summary PRO final:
[06/30 10:16:59   3182s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.106], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[06/30 10:16:59   3182s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/30 10:16:59   3182s] PRO done.
[06/30 10:16:59   3182s] Restoring CTS place status for unmodified clock tree cells and sinks.
[06/30 10:16:59   3182s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/30 10:16:59   3183s] Net route status summary:
[06/30 10:16:59   3183s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 10:16:59   3183s]   Non-clock: 54005 (unrouted=29051, trialRouted=0, noStatus=0, routed=24954, fixed=0, [crossesIlmBoundary=0, tooFewTerms=28984, (crossesIlmBoundary AND tooFewTerms=0)])
[06/30 10:16:59   3183s] Updating delays...
[06/30 10:16:59   3183s] Updating delays done.
[06/30 10:16:59   3183s] PRO done. (took cpu=0:00:06.2 real=0:00:07.5)
[06/30 10:16:59   3183s] (I)      Release Steiner core (key=)
[06/30 10:16:59   3183s] Leaving CCOpt scope - Cleaning up placement interface...
[06/30 10:16:59   3183s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4623.3M, EPOCH TIME: 1751293019.228084
[06/30 10:16:59   3183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[06/30 10:16:59   3183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:59   3183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:59   3183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:16:59   3183s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.190, REAL:0.163, MEM:4623.3M, EPOCH TIME: 1751293019.391219
[06/30 10:16:59   3183s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/30 10:16:59   3183s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/30 10:16:59   3183s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:06.7/0:00:08.3 (0.8), totSession cpu/real = 0:53:06.4/1:09:44.2 (0.8), mem = 4623.3M
[06/30 10:16:59   3183s] 
[06/30 10:16:59   3183s] =============================================================================================
[06/30 10:16:59   3183s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   23.14-s088_1
[06/30 10:16:59   3183s] =============================================================================================
[06/30 10:16:59   3183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:16:59   3183s] ---------------------------------------------------------------------------------------------
[06/30 10:16:59   3183s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:16:59   3183s] [ OptimizationStep       ]      1   0:00:08.0  (  96.4 % )     0:00:08.1 /  0:00:06.7    0.8
[06/30 10:16:59   3183s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:16:59   3183s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 10:16:59   3183s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.4
[06/30 10:16:59   3183s] ---------------------------------------------------------------------------------------------
[06/30 10:16:59   3183s]  ClockDrv #1 TOTAL                  0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:06.7    0.8
[06/30 10:16:59   3183s] ---------------------------------------------------------------------------------------------
[06/30 10:16:59   3183s] Begin: Collecting metrics
[06/30 10:16:59   3183s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
| ccopt_pro       |       |     |             | 0:00:08  |        4607 |      |     |
 ----------------------------------------------------------------------------------- 
[06/30 10:16:59   3183s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1431.8M, current mem=1364.2M)

[06/30 10:16:59   3183s] End: Collecting metrics
[06/30 10:16:59   3183s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/30 10:16:59   3183s] Deleting Lib Analyzer.
[06/30 10:16:59   3183s] **INFO: Start fixing DRV (Mem = 4607.31M) ...
[06/30 10:17:00   3183s] Begin: GigaOpt DRV Optimization
[06/30 10:17:00   3183s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 2 
[06/30 10:17:00   3183s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:53:06.7/1:09:44.8 (0.8), mem = 4607.3M
[06/30 10:17:00   3183s] Info: 0 don't touch net , 5317 undriven nets excluded from IPO operation.
[06/30 10:17:00   3183s] Info: 71 io nets excluded
[06/30 10:17:00   3183s] Info: 2 clock nets excluded from IPO operation.
[06/30 10:17:00   3183s] End AAE Lib Interpolated Model. (MEM=1360.531250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:17:00   3183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7861.25
[06/30 10:17:00   3183s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/30 10:17:00   3183s] 
[06/30 10:17:00   3183s] Creating Lib Analyzer ...
[06/30 10:17:00   3183s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/30 10:17:00   3183s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/30 10:17:00   3183s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/30 10:17:00   3183s] 
[06/30 10:17:00   3183s] {RT RC_BEST 0 2 5  0}
[06/30 10:17:01   3184s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:53:08 mem=4607.3M
[06/30 10:17:01   3184s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:53:08 mem=4607.3M
[06/30 10:17:01   3184s] Creating Lib Analyzer, finished. 
[06/30 10:17:01   3184s] #optDebug: Start CG creation (mem=4607.3M)
[06/30 10:17:01   3184s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:01   3184s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:01   3184s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:01   3184s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:01   3185s] ToF 981.9860um
[06/30 10:17:01   3185s] (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgPrt (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgEgp (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgPbk (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgNrb(cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgObs (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgCon (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s]  ...processing cgPdm (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:01   3185s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=4607.3M)
[06/30 10:17:02   3185s] 
[06/30 10:17:02   3185s] Active Setup views: WORST_CASE 
[06/30 10:17:02   3185s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4607.3M, EPOCH TIME: 1751293022.149365
[06/30 10:17:02   3185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:02   3185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:02   3185s] 
[06/30 10:17:02   3185s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:17:02   3185s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:17:02   3185s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.035, REAL:0.035, MEM:4607.3M, EPOCH TIME: 1751293022.184230
[06/30 10:17:02   3185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:02   3185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:02   3185s] [oiPhyDebug] optDemand 1722229833600.00, spDemand 368629833600.00.
[06/30 10:17:02   3185s] [LDM::Info] TotalInstCnt at InitDesignMc1: 23487
[06/30 10:17:02   3185s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[06/30 10:17:02   3185s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:53:09 mem=4607.3M
[06/30 10:17:02   3185s] OPERPROF: Starting DPlace-Init at level 1, MEM:4607.3M, EPOCH TIME: 1751293022.212128
[06/30 10:17:02   3185s] Processing tracks to init pin-track alignment.
[06/30 10:17:02   3185s] z: 1, totalTracks: 1
[06/30 10:17:02   3185s] z: 3, totalTracks: 1
[06/30 10:17:02   3185s] z: 5, totalTracks: 1
[06/30 10:17:02   3185s] z: 7, totalTracks: 1
[06/30 10:17:02   3185s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 10:17:02   3185s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4607.3M, EPOCH TIME: 1751293022.244802
[06/30 10:17:02   3185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:02   3185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:02   3185s] 
[06/30 10:17:02   3185s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:17:02   3185s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:17:02   3185s] 
[06/30 10:17:02   3185s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 10:17:02   3185s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.037, REAL:0.037, MEM:4607.3M, EPOCH TIME: 1751293022.281431
[06/30 10:17:02   3185s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4607.3M, EPOCH TIME: 1751293022.281661
[06/30 10:17:02   3185s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4607.3M, EPOCH TIME: 1751293022.281936
[06/30 10:17:02   3185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4607.3MB).
[06/30 10:17:02   3185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.077, MEM:4607.3M, EPOCH TIME: 1751293022.289302
[06/30 10:17:02   3185s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[06/30 10:17:02   3186s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 23487
[06/30 10:17:02   3186s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:53:09 mem=4607.3M
[06/30 10:17:02   3186s] ### Creating RouteCongInterface, started
[06/30 10:17:02   3186s] {MMLU 0 1 28945}
[06/30 10:17:02   3186s] [oiLAM] Zs 5, 8
[06/30 10:17:02   3186s] ### Creating LA Mngr. totSessionCpu=0:53:09 mem=4607.3M
[06/30 10:17:02   3186s] ### Creating LA Mngr, finished. totSessionCpu=0:53:09 mem=4607.3M
[06/30 10:17:02   3186s] ### Creating RouteCongInterface, finished
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/30 10:17:02   3186s] AoF 6605.8000um
[06/30 10:17:03   3186s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[06/30 10:17:03   3186s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[06/30 10:17:03   3186s] [GPS-DRV] Optimizer inputs ============================= 
[06/30 10:17:03   3186s] [GPS-DRV] drvFixingStage: Small Scale
[06/30 10:17:03   3186s] [GPS-DRV] costLowerBound: 0.1
[06/30 10:17:03   3186s] [GPS-DRV] setupTNSCost  : 0.3
[06/30 10:17:03   3186s] [GPS-DRV] maxIter       : 10
[06/30 10:17:03   3186s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/30 10:17:03   3186s] [GPS-DRV] Optimizer parameters ============================= 
[06/30 10:17:03   3186s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/30 10:17:03   3186s] [GPS-DRV] maxDensity (design): 0.95
[06/30 10:17:03   3186s] [GPS-DRV] maxLocalDensity: 0.96
[06/30 10:17:03   3186s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/30 10:17:03   3186s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 6605.8um x 1
[06/30 10:17:03   3186s] [GPS-DRV] isCPECostingOn: false
[06/30 10:17:03   3186s] [GPS-DRV] MaintainWNS: 1
[06/30 10:17:03   3186s] [GPS-DRV] All active and enabled setup views
[06/30 10:17:03   3186s] [GPS-DRV]     WORST_CASE
[06/30 10:17:03   3186s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[06/30 10:17:03   3186s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[06/30 10:17:03   3186s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[06/30 10:17:03   3186s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/30 10:17:03   3186s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4607.3M, EPOCH TIME: 1751293023.132657
[06/30 10:17:03   3186s] Found 0 hard placement blockage before merging.
[06/30 10:17:03   3186s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4607.3M, EPOCH TIME: 1751293023.133301
[06/30 10:17:03   3186s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[06/30 10:17:03   3186s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/30 10:17:03   3187s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 10:17:03   3187s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/30 10:17:03   3187s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 10:17:03   3187s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/30 10:17:03   3187s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 10:17:04   3187s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 10:17:04   3187s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.51|     0.00|       0|       0|       0| 33.79%|          |         |
[06/30 10:17:04   3187s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/30 10:17:04   3188s] |     0|     0|     0.00|     0|     0|     0.00|   400|   400|     0|     0|     0.51|     0.00|       0|       0|       0| 33.79%| 0:00:00.0|  4623.3M|
[06/30 10:17:04   3188s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/30 10:17:04   3188s] 
[06/30 10:17:04   3188s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=4623.3M) ***
[06/30 10:17:04   3188s] 
[06/30 10:17:04   3188s] Deleting 0 temporary hard placement blockage(s).
[06/30 10:17:04   3188s] Total-nets :: 25022, Stn-nets :: 67, ratio :: 0.267764 %, Total-len 820078, Stn-len 0
[06/30 10:17:04   3188s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 23487
[06/30 10:17:04   3188s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4607.3M, EPOCH TIME: 1751293024.447252
[06/30 10:17:04   3188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 10:17:04   3188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:04   3188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:04   3188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:04   3188s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.225, REAL:0.152, MEM:4607.3M, EPOCH TIME: 1751293024.599075
[06/30 10:17:04   3188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7861.25
[06/30 10:17:04   3188s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.7/0:00:04.6 (1.0), totSession cpu/real = 0:53:11.3/1:09:49.3 (0.8), mem = 4607.3M
[06/30 10:17:04   3188s] 
[06/30 10:17:04   3188s] =============================================================================================
[06/30 10:17:04   3188s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     23.14-s088_1
[06/30 10:17:04   3188s] =============================================================================================
[06/30 10:17:04   3188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:17:04   3188s] ---------------------------------------------------------------------------------------------
[06/30 10:17:04   3188s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[06/30 10:17:04   3188s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  15.7 % )     0:00:00.7 /  0:00:00.7    1.0
[06/30 10:17:04   3188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:17:04   3188s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.3
[06/30 10:17:04   3188s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 10:17:04   3188s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.0
[06/30 10:17:04   3188s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:17:04   3188s] [ ChannelGraphInit       ]      1   0:00:00.9  (  20.1 % )     0:00:00.9 /  0:00:00.9    0.9
[06/30 10:17:04   3188s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.6    1.4
[06/30 10:17:04   3188s] [ DrvFindVioNets         ]      2   0:00:00.4  (   7.8 % )     0:00:00.4 /  0:00:00.5    1.4
[06/30 10:17:04   3188s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.4
[06/30 10:17:04   3188s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[06/30 10:17:04   3188s] [ IncrTimingUpdate       ]      1   0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.5    1.0
[06/30 10:17:04   3188s] [ MISC                   ]          0:00:01.2  (  26.1 % )     0:00:01.2 /  0:00:01.2    1.0
[06/30 10:17:04   3188s] ---------------------------------------------------------------------------------------------
[06/30 10:17:04   3188s]  DrvOpt #1 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.7    1.0
[06/30 10:17:04   3188s] ---------------------------------------------------------------------------------------------
[06/30 10:17:04   3188s] drv optimizer changes nothing and skips refinePlace
[06/30 10:17:04   3188s] End: GigaOpt DRV Optimization
[06/30 10:17:04   3188s] *info:
[06/30 10:17:04   3188s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 4607.31M).
[06/30 10:17:04   3188s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4607.3M, EPOCH TIME: 1751293024.660194
[06/30 10:17:04   3188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:04   3188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:04   3188s] 
[06/30 10:17:04   3188s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:17:04   3188s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:17:04   3188s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.061, MEM:4607.3M, EPOCH TIME: 1751293024.720892
[06/30 10:17:04   3188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:04   3188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:05   3189s] 
OptSummary:

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.08min real=0.08min mem=4607.3M)
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 10:17:05   3189s] **optDesign ... cpu = 0:01:55, real = 0:02:20, mem = 1418.7M, totSessionCpu=0:53:12 **
[06/30 10:17:06   3190s]   DRV Snapshot: (REF)
[06/30 10:17:06   3190s]          Tran DRV: 0 (0)
[06/30 10:17:06   3190s]           Cap DRV: 0 (0)
[06/30 10:17:06   3190s]        Fanout DRV: 0 (0)
[06/30 10:17:06   3190s]            Glitch: 0 (0)
[06/30 10:17:06   3190s] *** Timing Is met
[06/30 10:17:06   3190s] *** Check timing (0:00:00.0)
[06/30 10:17:06   3190s] *** Setup timing is met (target slack 0ns)
[06/30 10:17:06   3190s]   Timing Snapshot: (REF)
[06/30 10:17:06   3190s]      Weighted WNS: 0.000
[06/30 10:17:06   3190s]       All  PG WNS: 0.000
[06/30 10:17:06   3190s]       High PG WNS: 0.000
[06/30 10:17:06   3190s]       All  PG TNS: 0.000
[06/30 10:17:06   3190s]       High PG TNS: 0.000
[06/30 10:17:06   3190s]       Low  PG TNS: 0.000
[06/30 10:17:06   3190s]    Category Slack: { [L, 0.506] }
[06/30 10:17:06   3190s] 
[06/30 10:17:06   3190s] **INFO: flowCheckPoint #3 OptimizationPreEco
[06/30 10:17:06   3190s] Running postRoute recovery in preEcoRoute mode
[06/30 10:17:06   3190s] **optDesign ... cpu = 0:01:56, real = 0:02:21, mem = 1419.1M, totSessionCpu=0:53:13 **
[06/30 10:17:07   3191s]   DRV Snapshot: (TGT)
[06/30 10:17:07   3191s]          Tran DRV: 0 (0)
[06/30 10:17:07   3191s]           Cap DRV: 0 (0)
[06/30 10:17:07   3191s]        Fanout DRV: 0 (0)
[06/30 10:17:07   3191s]            Glitch: 0 (0)
[06/30 10:17:07   3191s] Checking DRV degradation...
[06/30 10:17:07   3191s] 
[06/30 10:17:07   3191s] Recovery Manager:
[06/30 10:17:07   3191s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/30 10:17:07   3191s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/30 10:17:07   3191s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/30 10:17:07   3191s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/30 10:17:07   3191s] 
[06/30 10:17:07   3191s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/30 10:17:07   3191s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4607.31M, totSessionCpu=0:53:14).
[06/30 10:17:07   3191s] **optDesign ... cpu = 0:01:56, real = 0:02:22, mem = 1419.5M, totSessionCpu=0:53:14 **
[06/30 10:17:07   3191s] 
[06/30 10:17:07   3191s]   DRV Snapshot: (REF)
[06/30 10:17:07   3191s]          Tran DRV: 0 (0)
[06/30 10:17:07   3191s]           Cap DRV: 0 (0)
[06/30 10:17:07   3191s]        Fanout DRV: 0 (0)
[06/30 10:17:07   3191s]            Glitch: 0 (0)
[06/30 10:17:08   3191s] Skipping pre eco harden opt
[06/30 10:17:08   3191s] Running refinePlace -preserveRouting true -hardFence false
[06/30 10:17:08   3191s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4607.3M, EPOCH TIME: 1751293028.151249
[06/30 10:17:08   3191s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4607.3M, EPOCH TIME: 1751293028.151452
[06/30 10:17:08   3191s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4607.3M, EPOCH TIME: 1751293028.151594
[06/30 10:17:08   3191s] Processing tracks to init pin-track alignment.
[06/30 10:17:08   3191s] z: 1, totalTracks: 1
[06/30 10:17:08   3191s] z: 3, totalTracks: 1
[06/30 10:17:08   3191s] z: 5, totalTracks: 1
[06/30 10:17:08   3191s] z: 7, totalTracks: 1
[06/30 10:17:08   3191s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/30 10:17:08   3192s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4607.3M, EPOCH TIME: 1751293028.195477
[06/30 10:17:08   3192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:08   3192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:08   3192s] 
[06/30 10:17:08   3192s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:17:08   3192s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:17:08   3192s] 
[06/30 10:17:08   3192s]  Skipping Bad Lib Cell Checking (CMU) !
[06/30 10:17:08   3192s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.055, REAL:0.065, MEM:4607.3M, EPOCH TIME: 1751293028.260779
[06/30 10:17:08   3192s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4607.3M, EPOCH TIME: 1751293028.260952
[06/30 10:17:08   3192s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4607.3M, EPOCH TIME: 1751293028.261067
[06/30 10:17:08   3192s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4607.3MB).
[06/30 10:17:08   3192s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.114, REAL:0.129, MEM:4607.3M, EPOCH TIME: 1751293028.280940
[06/30 10:17:08   3192s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.114, REAL:0.130, MEM:4607.3M, EPOCH TIME: 1751293028.281028
[06/30 10:17:08   3192s] TDRefine: refinePlace mode is spiral
[06/30 10:17:08   3192s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/30 10:17:08   3192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7861.13
[06/30 10:17:08   3192s] OPERPROF:   Starting Refine-Place at level 2, MEM:4607.3M, EPOCH TIME: 1751293028.292988
[06/30 10:17:08   3192s] *** Starting refinePlace (0:53:15 mem=4607.3M) ***
[06/30 10:17:08   3192s] Total net bbox length = 5.447e+05 (2.574e+05 2.872e+05) (ext = 7.209e+04)
[06/30 10:17:08   3192s] 
[06/30 10:17:08   3192s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:17:08   3192s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:17:08   3192s] Set min layer with nano route mode ( 1 )
[06/30 10:17:08   3192s] Set max layer with nano route mode ( 5 )
[06/30 10:17:08   3192s] Set min layer with nano route mode ( 1 )
[06/30 10:17:08   3192s] Set max layer with nano route mode ( 5 )
[06/30 10:17:08   3192s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4607.3M, EPOCH TIME: 1751293028.425810
[06/30 10:17:08   3192s] Starting refinePlace ...
[06/30 10:17:08   3192s] Set min layer with nano route mode ( 1 )
[06/30 10:17:08   3192s] Set max layer with nano route mode ( 5 )
[06/30 10:17:08   3192s] One DDP V2 for no tweak run.
[06/30 10:17:08   3192s] Set min layer with nano route mode ( 1 )
[06/30 10:17:08   3192s] Set max layer with nano route mode ( 5 )
[06/30 10:17:08   3192s] DDP initSite1 nrRow 287 nrJob 287
[06/30 10:17:08   3192s] DDP markSite nrRow 287 nrJob 287
[06/30 10:17:08   3192s]   Spread Effort: high, post-route mode, useDDP on.
[06/30 10:17:08   3192s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4607.3MB) @(0:53:15 - 0:53:15).
[06/30 10:17:08   3192s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 10:17:08   3192s] wireLenOptFixPriorityInst 80 inst fixed
[06/30 10:17:08   3192s] 
[06/30 10:17:08   3192s]  === Spiral for Logical I: (movable: 23403) ===
[06/30 10:17:08   3192s] 
[06/30 10:17:08   3192s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/30 10:17:09   3194s] 
[06/30 10:17:09   3194s]  Legalizing fenced HInst  with 8 physical insts
[06/30 10:17:09   3194s] 
[06/30 10:17:09   3194s]  Info: 0 filler has been deleted!
[06/30 10:17:09   3194s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/30 10:17:09   3194s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[06/30 10:17:09   3194s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/30 10:17:09   3194s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=4575.3MB) @(0:53:15 - 0:53:17).
[06/30 10:17:09   3194s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 10:17:09   3194s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/30 10:17:09   3194s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 4575.3MB
[06/30 10:17:09   3194s] Statistics of distance of Instance movement in refine placement:
[06/30 10:17:09   3194s]   maximum (X+Y) =         0.00 um
[06/30 10:17:09   3194s]   mean    (X+Y) =         0.00 um
[06/30 10:17:09   3194s] Summary Report:
[06/30 10:17:09   3194s] Instances move: 0 (out of 23403 movable)
[06/30 10:17:09   3194s] Instances flipped: 0
[06/30 10:17:09   3194s] Mean displacement: 0.00 um
[06/30 10:17:09   3194s] Max displacement: 0.00 um 
[06/30 10:17:09   3194s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/30 10:17:09   3194s] Total instances moved : 0
[06/30 10:17:09   3194s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.305, REAL:1.566, MEM:4575.3M, EPOCH TIME: 1751293029.991833
[06/30 10:17:10   3194s] Total net bbox length = 5.447e+05 (2.574e+05 2.872e+05) (ext = 7.209e+04)
[06/30 10:17:10   3194s] Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 4575.3MB
[06/30 10:17:10   3194s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:01.0, mem=4575.3MB) @(0:53:15 - 0:53:18).
[06/30 10:17:10   3194s] *** Finished refinePlace (0:53:18 mem=4575.3M) ***
[06/30 10:17:10   3194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7861.13
[06/30 10:17:10   3194s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.463, REAL:1.736, MEM:4575.3M, EPOCH TIME: 1751293030.029373
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/30 10:17:10   3194s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/30 10:17:10   3194s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4575.3M, EPOCH TIME: 1751293030.034021
[06/30 10:17:10   3194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23403).
[06/30 10:17:10   3194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:10   3194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:10   3194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:10   3194s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.235, REAL:0.204, MEM:4591.3M, EPOCH TIME: 1751293030.238379
[06/30 10:17:10   3194s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:2.827, REAL:2.087, MEM:4591.3M, EPOCH TIME: 1751293030.238644
[06/30 10:17:10   3194s] {MMLU 0 1 28945}
[06/30 10:17:10   3194s] [oiLAM] Zs 5, 8
[06/30 10:17:10   3194s] ### Creating LA Mngr. totSessionCpu=0:53:18 mem=4591.3M
[06/30 10:17:10   3194s] ### Creating LA Mngr, finished. totSessionCpu=0:53:18 mem=4591.3M
[06/30 10:17:10   3195s] Default Rule : ""
[06/30 10:17:10   3195s] Non Default Rules :
[06/30 10:17:10   3195s] Worst Slack : 214748.365 ns
[06/30 10:17:10   3195s] 
[06/30 10:17:10   3195s] Start Layer Assignment ...
[06/30 10:17:10   3195s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[06/30 10:17:10   3195s] 
[06/30 10:17:10   3195s] Select 0 cadidates out of 54006.
[06/30 10:17:10   3195s] No critical nets selected. Skipped !
[06/30 10:17:10   3195s] 
[06/30 10:17:10   3195s] Start Assign Priority Nets ...
[06/30 10:17:10   3195s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/30 10:17:10   3195s] Existing Priority Nets 0 (0.0%)
[06/30 10:17:10   3195s] Assigned Priority Nets 0 (0.0%)
[06/30 10:17:10   3195s] 
[06/30 10:17:10   3195s] Set Prefer Layer Routing Effort ...
[06/30 10:17:10   3195s] Total Net(54000) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[06/30 10:17:10   3195s] 
[06/30 10:17:10   3195s] {MMLU 0 1 28945}
[06/30 10:17:10   3195s] [oiLAM] Zs 5, 8
[06/30 10:17:10   3195s] ### Creating LA Mngr. totSessionCpu=0:53:18 mem=4591.3M
[06/30 10:17:10   3195s] ### Creating LA Mngr, finished. totSessionCpu=0:53:18 mem=4591.3M
[06/30 10:17:11   3195s] Default Rule : ""
[06/30 10:17:11   3195s] Non Default Rules :
[06/30 10:17:11   3195s] Worst Slack : 0.506 ns
[06/30 10:17:11   3195s] 
[06/30 10:17:11   3195s] Start Layer Assignment ...
[06/30 10:17:11   3195s] WNS(0.506ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[06/30 10:17:11   3195s] 
[06/30 10:17:11   3195s] Select 0 cadidates out of 54006.
[06/30 10:17:11   3195s] No critical nets selected. Skipped !
[06/30 10:17:11   3195s] 
[06/30 10:17:11   3195s] Start Assign Priority Nets ...
[06/30 10:17:11   3195s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/30 10:17:11   3195s] Existing Priority Nets 0 (0.0%)
[06/30 10:17:11   3195s] Assigned Priority Nets 0 (0.0%)
[06/30 10:17:11   3195s] Begin: Collecting metrics
[06/30 10:17:11   3195s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
| ccopt_pro         |       |     |             | 0:00:08  |        4607 |      |     |
| route_type_fixing |       |     |             | 0:00:01  |        4591 |      |     |
 ------------------------------------------------------------------------------------- 
[06/30 10:17:11   3195s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1420.3M, current mem=1420.3M)

[06/30 10:17:11   3195s] End: Collecting metrics
[06/30 10:17:11   3195s] {MMLU 0 1 28945}
[06/30 10:17:11   3195s] [oiLAM] Zs 5, 8
[06/30 10:17:11   3195s] ### Creating LA Mngr. totSessionCpu=0:53:19 mem=4591.3M
[06/30 10:17:11   3195s] ### Creating LA Mngr, finished. totSessionCpu=0:53:19 mem=4591.3M
[06/30 10:17:11   3195s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4591.3M, EPOCH TIME: 1751293031.868840
[06/30 10:17:11   3195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:11   3195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:11   3195s] 
[06/30 10:17:11   3195s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:17:11   3195s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:17:11   3196s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.039, REAL:0.039, MEM:4591.3M, EPOCH TIME: 1751293031.907594
[06/30 10:17:11   3196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:11   3196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:17:12   3196s] 
OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 10:17:12   3197s] **optDesign ... cpu = 0:02:02, real = 0:02:27, mem = 1420.6M, totSessionCpu=0:53:20 **
[06/30 10:17:12   3197s] Begin: Collecting metrics
[06/30 10:17:12   3197s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
| ccopt_pro         |       |     |             | 0:00:08  |        4607 |      |     |
| route_type_fixing |       |     |             | 0:00:01  |        4591 |      |     |
| pre_route_summary | 0.000 |   0 |       33.79 | 0:00:01  |        4607 |    0 |   0 |
 ------------------------------------------------------------------------------------- 
[06/30 10:17:12   3197s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1420.6M, current mem=1420.6M)

[06/30 10:17:12   3197s] End: Collecting metrics
[06/30 10:17:12   3197s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[06/30 10:17:13   3197s] -route_with_eco false                     # bool, default=false, user setting
[06/30 10:17:13   3197s] -route_selected_net_only false            # bool, default=false, user setting
[06/30 10:17:14   3197s] -route_with_timing_driven false           # bool, default=false, user setting
[06/30 10:17:14   3197s] -route_with_si_driven false               # bool, default=false, user setting
[06/30 10:17:14   3197s] Existing Dirty Nets : 0
[06/30 10:17:14   3197s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/30 10:17:14   3197s] Reset Dirty Nets : 0
[06/30 10:17:14   3197s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:53:20.6/1:09:59.7 (0.8), mem = 4607.3M
[06/30 10:17:15   3197s] 
[06/30 10:17:15   3197s] globalDetailRoute
[06/30 10:17:15   3197s] 
[06/30 10:17:15   3197s] #Start globalDetailRoute on Mon Jun 30 10:17:15 2025
[06/30 10:17:15   3197s] #
[06/30 10:17:15   3197s] ### Time Record (globalDetailRoute) is installed.
[06/30 10:17:15   3197s] ### Time Record (Pre Callback) is installed.
[06/30 10:17:15   3197s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 47068 access done (mem: 4607.293M)
[06/30 10:17:15   3197s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 10:17:15   3197s] ### Time Record (Pre Callback) is uninstalled.
[06/30 10:17:15   3197s] ### Time Record (DB Import) is installed.
[06/30 10:17:15   3197s] ### Time Record (Timing Data Generation) is installed.
[06/30 10:17:15   3197s] ### Time Record (Timing Data Generation) is uninstalled.
[06/30 10:17:15   3198s] ### Net info: total nets: 54006
[06/30 10:17:15   3198s] ### Net info: dirty nets: 0
[06/30 10:17:15   3198s] ### Net info: marked as disconnected nets: 0
[06/30 10:17:16   3199s] ### Net info: fully routed nets: 24955
[06/30 10:17:16   3199s] ### Net info: trivial (< 2 pins) nets: 28984
[06/30 10:17:16   3199s] ### Net info: unrouted nets: 67
[06/30 10:17:16   3199s] ### Net info: re-extraction nets: 0
[06/30 10:17:16   3199s] ### Net info: ignored nets: 0
[06/30 10:17:16   3199s] ### Net info: skip routing nets: 0
[06/30 10:17:17   3200s] ### import design signature (66): route=893180208 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1935521084 dirty_area=0 del_dirty_area=0 cell=924958356 placement=2025494994 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 10:17:17   3200s] ### Time Record (DB Import) is uninstalled.
[06/30 10:17:17   3200s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[06/30 10:17:17   3200s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:17   3200s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:17   3200s] #Skip comparing routing design signature in db-snapshot flow
[06/30 10:17:17   3200s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:17   3200s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:17   3200s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:17   3200s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:17   3200s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:17   3200s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:17   3200s] ### Time Record (Global Routing) is installed.
[06/30 10:17:17   3200s] ### Time Record (Global Routing) is uninstalled.
[06/30 10:17:17   3200s] #Total number of trivial nets (e.g. < 2 pins) = 29051 (skipped).
[06/30 10:17:17   3200s] #Total number of routable nets = 24955.
[06/30 10:17:17   3200s] #Total number of nets in the design = 54006.
[06/30 10:17:17   3200s] #24955 routable nets have routed wires.
[06/30 10:17:17   3200s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/30 10:17:17   3200s] #No nets have been global routed.
[06/30 10:17:17   3200s] #Using multithreading with 2 threads.
[06/30 10:17:17   3200s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:17   3200s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:17   3200s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:17   3200s] #Start routing data preparation on Mon Jun 30 10:17:17 2025
[06/30 10:17:17   3200s] #
[06/30 10:17:17   3200s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:17   3200s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:17   3200s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:18   3201s] ### Time Record (Cell Pin Access) is installed.
[06/30 10:17:18   3201s] #Initial pin access analysis.
[06/30 10:17:18   3201s] #Detail pin access analysis.
[06/30 10:17:18   3201s] ### Time Record (Cell Pin Access) is uninstalled.
[06/30 10:17:19   3202s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[06/30 10:17:19   3202s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/30 10:17:19   3202s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/30 10:17:19   3202s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/30 10:17:19   3202s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/30 10:17:19   3202s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[06/30 10:17:19   3202s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/30 10:17:19   3202s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[06/30 10:17:19   3202s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[06/30 10:17:19   3202s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[06/30 10:17:19   3202s] #pin_access_rlayer=2(Metal2)
[06/30 10:17:19   3202s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/30 10:17:19   3202s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/30 10:17:19   3202s] #enable_dpt_layer_shield=F
[06/30 10:17:19   3202s] #has_line_end_grid=F
[06/30 10:17:19   3202s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/30 10:17:19   3202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.70 (MB), peak = 2161.48 (MB)
[06/30 10:17:20   3203s] #Regenerating Ggrids automatically.
[06/30 10:17:20   3203s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[06/30 10:17:20   3203s] #Using automatically generated G-grids.
[06/30 10:17:29   3212s] #Done routing data preparation.
[06/30 10:17:29   3212s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1424.48 (MB), peak = 2161.48 (MB)
[06/30 10:17:29   3212s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:29   3212s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:29   3212s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:29   3212s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] #Finished routing data preparation on Mon Jun 30 10:17:30 2025
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] #Cpu time = 00:00:12
[06/30 10:17:30   3213s] #Elapsed time = 00:00:13
[06/30 10:17:30   3213s] #Increased memory = 14.82 (MB)
[06/30 10:17:30   3213s] #Total memory = 1424.48 (MB)
[06/30 10:17:30   3213s] #Peak memory = 2161.48 (MB)
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:30   3213s] ### Time Record (Global Routing) is installed.
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] #Start global routing on Mon Jun 30 10:17:30 2025
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] #Start global routing initialization on Mon Jun 30 10:17:30 2025
[06/30 10:17:30   3213s] #
[06/30 10:17:30   3213s] #WARNING (NRGR-22) Design is already detail routed.
[06/30 10:17:30   3213s] ### Time Record (Global Routing) is uninstalled.
[06/30 10:17:30   3213s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:30   3213s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:30   3213s] ### track-assign external-init starts on Mon Jun 30 10:17:30 2025 with memory = 1424.48 (MB), peak = 2161.48 (MB)
[06/30 10:17:30   3213s] ### Time Record (Track Assignment) is installed.
[06/30 10:17:31   3213s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:31   3213s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:31   3213s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:31   3213s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:31   3213s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:31   3213s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:31   3213s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:31   3213s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:31   3213s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:31   3214s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:31   3214s] ### Time Record (Track Assignment) is uninstalled.
[06/30 10:17:31   3214s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.95 [2]--
[06/30 10:17:31   3214s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/30 10:17:31   3214s] #Cpu time = 00:00:14
[06/30 10:17:31   3214s] #Elapsed time = 00:00:15
[06/30 10:17:31   3214s] #Increased memory = 14.82 (MB)
[06/30 10:17:31   3214s] #Total memory = 1424.48 (MB)
[06/30 10:17:31   3214s] #Peak memory = 2161.48 (MB)
[06/30 10:17:31   3214s] #Using multithreading with 2 threads.
[06/30 10:17:31   3214s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:31   3214s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:31   3214s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:31   3214s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:32   3215s] ### Time Record (Detail Routing) is installed.
[06/30 10:17:32   3215s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:32   3215s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:32   3215s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:32   3215s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:32   3215s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:32   3215s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:32   3215s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:32   3215s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:33   3216s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:17:33   3216s] #
[06/30 10:17:33   3216s] #Start Detail Routing..
[06/30 10:17:33   3216s] #start initial detail routing ...
[06/30 10:17:33   3216s] ### Design has 0 dirty nets, has valid drcs
[06/30 10:17:34   3217s] ### Gcell dirty-map stats: routing = 0.00%
[06/30 10:17:34   3217s] ### Gcell ext dirty-map stats: fill = 14429[20.79%] (Metal1 = 9642[13.89%], Metal2 = 11871[17.10%], Metal3 = 11285[16.26%], Metal4 = 7614[10.97%], Metal5 = 3943[5.68%]), total gcell = 69402
[06/30 10:17:34   3217s] #   number of violations = 0
[06/30 10:17:34   3217s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1433.81 (MB), peak = 2161.48 (MB)
[06/30 10:17:38   3224s] #Complete Detail Routing.
[06/30 10:17:38   3224s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:17:38   3224s] #
[06/30 10:17:38   3224s] #  Routing Statistics
[06/30 10:17:38   3224s] #
[06/30 10:17:38   3224s] #------------------+-----------+-------+
[06/30 10:17:38   3224s] #  Layer           | Length(um)|   Vias|
[06/30 10:17:38   3224s] #------------------+-----------+-------+
[06/30 10:17:38   3224s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:17:38   3224s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:17:38   3224s] #  Metal2 ( 2H)    |     279711|  54410|
[06/30 10:17:38   3224s] #  Metal3 ( 3V)    |     302128|   9770|
[06/30 10:17:38   3224s] #  Metal4 ( 4H)    |     150123|   2309|
[06/30 10:17:38   3224s] #  Metal5 ( 5V)    |      63159|      0|
[06/30 10:17:38   3224s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:17:38   3224s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:17:38   3224s] #------------------+-----------+-------+
[06/30 10:17:38   3224s] #  Total           |     820078| 146322|
[06/30 10:17:38   3224s] #------------------+-----------+-------+
[06/30 10:17:38   3224s] #
[06/30 10:17:38   3224s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:17:38   3224s] #Total number of DRC violations = 0
[06/30 10:17:38   3224s] #Total number of process antenna violations = 0
[06/30 10:17:38   3224s] #Total number of net violated process antenna rule = 0
[06/30 10:17:38   3224s] ### Time Record (Detail Routing) is uninstalled.
[06/30 10:17:38   3224s] #Cpu time = 00:00:10
[06/30 10:17:38   3224s] #Elapsed time = 00:00:07
[06/30 10:17:38   3224s] #Increased memory = 6.27 (MB)
[06/30 10:17:38   3224s] #Total memory = 1430.75 (MB)
[06/30 10:17:38   3224s] #Peak memory = 2161.48 (MB)
[06/30 10:17:38   3224s] ### Time Record (Antenna Fixing) is installed.
[06/30 10:17:38   3224s] #
[06/30 10:17:38   3224s] #start routing for process antenna violation fix ...
[06/30 10:17:38   3224s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:38   3224s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:38   3224s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:38   3224s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:38   3224s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:38   3224s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:38   3224s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:38   3224s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:38   3224s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:39   3225s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:39   3225s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:17:42   3231s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 1430.69 (MB), peak = 2161.48 (MB)
[06/30 10:17:42   3231s] #
[06/30 10:17:42   3231s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:17:42   3231s] #
[06/30 10:17:42   3231s] #  Routing Statistics
[06/30 10:17:42   3231s] #
[06/30 10:17:42   3231s] #------------------+-----------+-------+
[06/30 10:17:42   3231s] #  Layer           | Length(um)|   Vias|
[06/30 10:17:42   3231s] #------------------+-----------+-------+
[06/30 10:17:42   3231s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:17:42   3231s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:17:42   3231s] #  Metal2 ( 2H)    |     279711|  54410|
[06/30 10:17:42   3231s] #  Metal3 ( 3V)    |     302128|   9770|
[06/30 10:17:42   3231s] #  Metal4 ( 4H)    |     150123|   2309|
[06/30 10:17:42   3231s] #  Metal5 ( 5V)    |      63159|      0|
[06/30 10:17:42   3231s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:17:42   3231s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:17:42   3231s] #------------------+-----------+-------+
[06/30 10:17:42   3231s] #  Total           |     820078| 146322|
[06/30 10:17:42   3231s] #------------------+-----------+-------+
[06/30 10:17:42   3231s] #
[06/30 10:17:42   3231s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:17:42   3231s] #Total number of DRC violations = 0
[06/30 10:17:42   3231s] #Total number of process antenna violations = 0
[06/30 10:17:42   3231s] #Total number of net violated process antenna rule = 0
[06/30 10:17:42   3231s] #
[06/30 10:17:46   3238s] #
[06/30 10:17:46   3238s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:17:46   3238s] #
[06/30 10:17:46   3238s] #  Routing Statistics
[06/30 10:17:46   3238s] #
[06/30 10:17:46   3238s] #------------------+-----------+-------+
[06/30 10:17:46   3238s] #  Layer           | Length(um)|   Vias|
[06/30 10:17:46   3238s] #------------------+-----------+-------+
[06/30 10:17:46   3238s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:17:46   3238s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:17:46   3238s] #  Metal2 ( 2H)    |     279711|  54410|
[06/30 10:17:46   3238s] #  Metal3 ( 3V)    |     302128|   9770|
[06/30 10:17:46   3238s] #  Metal4 ( 4H)    |     150123|   2309|
[06/30 10:17:46   3238s] #  Metal5 ( 5V)    |      63159|      0|
[06/30 10:17:46   3238s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:17:46   3238s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:17:46   3238s] #------------------+-----------+-------+
[06/30 10:17:46   3238s] #  Total           |     820078| 146322|
[06/30 10:17:46   3238s] #------------------+-----------+-------+
[06/30 10:17:46   3238s] #
[06/30 10:17:46   3238s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:17:46   3238s] #Total number of DRC violations = 0
[06/30 10:17:46   3238s] #Total number of process antenna violations = 0
[06/30 10:17:46   3238s] #Total number of net violated process antenna rule = 0
[06/30 10:17:46   3238s] #
[06/30 10:17:46   3238s] ### Gcell dirty-map stats: routing = 0.00%
[06/30 10:17:46   3238s] ### Gcell ext dirty-map stats: fill = 14429[20.79%] (Metal1 = 9642[13.89%], Metal2 = 11871[17.10%], Metal3 = 11285[16.26%], Metal4 = 7614[10.97%], Metal5 = 3943[5.68%]), total gcell = 69402
[06/30 10:17:46   3238s] ### Time Record (Antenna Fixing) is uninstalled.
[06/30 10:17:46   3238s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:46   3238s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:46   3238s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:46   3238s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:46   3238s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:46   3238s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:46   3238s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:46   3238s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:46   3238s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:46   3238s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:47   3239s] ### Time Record (Post Route Wire Spreading) is installed.
[06/30 10:17:47   3239s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/30 10:17:47   3239s] #
[06/30 10:17:47   3239s] #Start Post Route wire spreading..
[06/30 10:17:47   3239s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:47   3239s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:47   3239s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:47   3239s] ### Time Record (Data Preparation) is installed.
[06/30 10:17:47   3239s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:47   3239s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:47   3239s] ### Time Record (Data Preparation) is uninstalled.
[06/30 10:17:47   3239s] #
[06/30 10:17:47   3239s] #Start data preparation for wire spreading...
[06/30 10:17:47   3239s] #
[06/30 10:17:47   3239s] #Data preparation is done on Mon Jun 30 10:17:47 2025
[06/30 10:17:47   3239s] #
[06/30 10:17:47   3239s] ### track-assign engine-init starts on Mon Jun 30 10:17:47 2025 with memory = 1432.71 (MB), peak = 2161.48 (MB)
[06/30 10:17:47   3239s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/30 10:17:47   3239s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/30 10:17:47   3239s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/30 10:17:48   3240s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.86 [2]--
[06/30 10:17:48   3240s] #
[06/30 10:17:48   3240s] #Start Post Route Wire Spread.
[06/30 10:17:50   3244s] #Done with 1215 horizontal wires in 17 hboxes and 993 vertical wires in 17 hboxes.
[06/30 10:17:51   3244s] #Complete Post Route Wire Spread.
[06/30 10:17:51   3244s] #
[06/30 10:17:51   3244s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:17:51   3244s] #
[06/30 10:17:51   3244s] #  Routing Statistics
[06/30 10:17:51   3244s] #
[06/30 10:17:51   3244s] #------------------+-----------+-------+
[06/30 10:17:51   3244s] #  Layer           | Length(um)|   Vias|
[06/30 10:17:51   3244s] #------------------+-----------+-------+
[06/30 10:17:51   3244s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:17:51   3244s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:17:51   3244s] #  Metal2 ( 2H)    |     279871|  54410|
[06/30 10:17:51   3244s] #  Metal3 ( 3V)    |     302513|   9770|
[06/30 10:17:51   3244s] #  Metal4 ( 4H)    |     150309|   2309|
[06/30 10:17:51   3244s] #  Metal5 ( 5V)    |      63184|      0|
[06/30 10:17:51   3244s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:17:51   3244s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:17:51   3244s] #------------------+-----------+-------+
[06/30 10:17:51   3244s] #  Total           |     820834| 146322|
[06/30 10:17:51   3244s] #------------------+-----------+-------+
[06/30 10:17:51   3244s] #
[06/30 10:17:51   3244s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:17:54   3251s] #   number of violations = 0
[06/30 10:17:54   3251s] #cpu time = 00:00:12, elapsed time = 00:00:08, memory = 1434.08 (MB), peak = 2161.48 (MB)
[06/30 10:17:54   3251s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/30 10:17:54   3251s] #Total number of DRC violations = 0
[06/30 10:17:54   3251s] #Total number of process antenna violations = 0
[06/30 10:17:54   3251s] #Total number of net violated process antenna rule = 0
[06/30 10:17:54   3251s] #Post Route wire spread is done.
[06/30 10:17:54   3251s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/30 10:17:55   3251s] #Total number of nets with non-default rule or having extra spacing = 1
[06/30 10:17:55   3251s] #
[06/30 10:17:55   3251s] #  Routing Statistics
[06/30 10:17:55   3251s] #
[06/30 10:17:55   3251s] #------------------+-----------+-------+
[06/30 10:17:55   3251s] #  Layer           | Length(um)|   Vias|
[06/30 10:17:55   3251s] #------------------+-----------+-------+
[06/30 10:17:55   3251s] #  GatPoly ( 0H)   |          0|      0|
[06/30 10:17:55   3251s] #  Metal1 ( 1V)    |      24957|  79833|
[06/30 10:17:55   3251s] #  Metal2 ( 2H)    |     279871|  54410|
[06/30 10:17:55   3251s] #  Metal3 ( 3V)    |     302513|   9770|
[06/30 10:17:55   3251s] #  Metal4 ( 4H)    |     150309|   2309|
[06/30 10:17:55   3251s] #  Metal5 ( 5V)    |      63184|      0|
[06/30 10:17:55   3251s] #  TopMetal1 ( 6H) |          0|      0|
[06/30 10:17:55   3251s] #  TopMetal2 ( 7V) |          0|      0|
[06/30 10:17:55   3251s] #------------------+-----------+-------+
[06/30 10:17:55   3251s] #  Total           |     820834| 146322|
[06/30 10:17:55   3251s] #------------------+-----------+-------+
[06/30 10:17:55   3251s] #
[06/30 10:17:55   3251s] # Total half perimeter of net bounding box: 603252 um.
[06/30 10:17:55   3251s] #detailRoute Statistics:
[06/30 10:17:55   3251s] #Cpu time = 00:00:37
[06/30 10:17:55   3251s] #Elapsed time = 00:00:23
[06/30 10:17:55   3251s] #Increased memory = 9.59 (MB)
[06/30 10:17:55   3251s] #Total memory = 1434.08 (MB)
[06/30 10:17:55   3251s] #Peak memory = 2161.48 (MB)
[06/30 10:17:55   3251s] ### global_detail_route design signature (82): route=2023970761 flt_obj=0 vio=1905142130 shield_wire=1
[06/30 10:17:55   3251s] ### Time Record (DB Export) is installed.
[06/30 10:17:55   3252s] ### export design design signature (83): route=2023970761 fixed_route=1284061201 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1970891206 dirty_area=0 del_dirty_area=0 cell=924958356 placement=2025494994 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1284061201 sns=1284061201 ppa_info=845083966
[06/30 10:17:56   3253s] ### Time Record (DB Export) is uninstalled.
[06/30 10:17:56   3253s] ### Time Record (Post Callback) is installed.
[06/30 10:17:56   3253s] ### Time Record (Post Callback) is uninstalled.
[06/30 10:17:56   3253s] #
[06/30 10:17:56   3253s] #globalDetailRoute statistics:
[06/30 10:17:56   3253s] #Cpu time = 00:00:56
[06/30 10:17:56   3253s] #Elapsed time = 00:00:41
[06/30 10:17:56   3253s] #Increased memory = -10.08 (MB)
[06/30 10:17:56   3253s] #Total memory = 1414.06 (MB)
[06/30 10:17:56   3253s] #Peak memory = 2161.48 (MB)
[06/30 10:17:56   3253s] #Number of warnings = 82
[06/30 10:17:56   3253s] #Total number of warnings = 238
[06/30 10:17:56   3253s] #Number of fails = 0
[06/30 10:17:56   3253s] #Total number of fails = 0
[06/30 10:17:56   3253s] #Complete globalDetailRoute on Mon Jun 30 10:17:56 2025
[06/30 10:17:56   3253s] #
[06/30 10:17:56   3253s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2107612313 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1 sns=1 ppa_info=1
[06/30 10:17:56   3253s] ### Time Record (globalDetailRoute) is uninstalled.
[06/30 10:17:56   3253s] #
[06/30 10:17:56   3253s] #  Scalability Statistics
[06/30 10:17:56   3253s] #
[06/30 10:17:56   3253s] #----------------------------+---------+-------------+------------+
[06/30 10:17:56   3253s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[06/30 10:17:56   3253s] #----------------------------+---------+-------------+------------+
[06/30 10:17:56   3253s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/30 10:17:56   3253s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[06/30 10:17:56   3253s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[06/30 10:17:56   3253s] #  DB Import                 | 00:00:03|     00:00:02|         1.4|
[06/30 10:17:56   3253s] #  DB Export                 | 00:00:02|     00:00:01|         1.4|
[06/30 10:17:56   3253s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[06/30 10:17:56   3253s] #  Data Preparation          | 00:00:14|     00:00:14|         1.0|
[06/30 10:17:56   3253s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[06/30 10:17:56   3253s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[06/30 10:17:56   3253s] #  Detail Routing            | 00:00:09|     00:00:06|         1.5|
[06/30 10:17:56   3253s] #  Antenna Fixing            | 00:00:14|     00:00:08|         1.8|
[06/30 10:17:56   3253s] #  Post Route Wire Spreading | 00:00:12|     00:00:08|         1.6|
[06/30 10:17:56   3253s] #  Entire Command            | 00:00:56|     00:00:41|         1.3|
[06/30 10:17:56   3253s] #----------------------------+---------+-------------+------------+
[06/30 10:17:56   3253s] #
[06/30 10:17:56   3253s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:55.9/0:00:41.7 (1.3), totSession cpu/real = 0:54:16.4/1:10:41.4 (0.8), mem = 4607.3M
[06/30 10:17:56   3253s] 
[06/30 10:17:56   3253s] =============================================================================================
[06/30 10:17:56   3253s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.14-s088_1
[06/30 10:17:56   3253s] =============================================================================================
[06/30 10:17:56   3253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:17:56   3253s] ---------------------------------------------------------------------------------------------
[06/30 10:17:56   3253s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/30 10:17:56   3253s] [ DetailRoute            ]      1   0:00:06.2  (  14.9 % )     0:00:06.2 /  0:00:09.4    1.5
[06/30 10:17:56   3253s] [ MISC                   ]          0:00:35.4  (  85.1 % )     0:00:35.4 /  0:00:46.5    1.3
[06/30 10:17:56   3253s] ---------------------------------------------------------------------------------------------
[06/30 10:17:56   3253s]  EcoRoute #1 TOTAL                  0:00:41.7  ( 100.0 % )     0:00:41.7 /  0:00:55.9    1.3
[06/30 10:17:56   3253s] ---------------------------------------------------------------------------------------------
[06/30 10:17:56   3253s] **optDesign ... cpu = 0:02:59, real = 0:03:11, mem = 1412.5M, totSessionCpu=0:54:16 **
[06/30 10:17:56   3253s] New Signature Flow (restoreNanoRouteOptions) ....
[06/30 10:17:56   3253s] Begin: Collecting metrics
[06/30 10:17:56   3253s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
| ccopt_pro         |       |     |             | 0:00:08  |        4607 |      |     |
| route_type_fixing |       |     |             | 0:00:01  |        4591 |      |     |
| pre_route_summary | 0.000 |   0 |       33.79 | 0:00:01  |        4607 |    0 |   0 |
| eco_route         |       |     |             | 0:00:44  |        4607 |      |     |
 ------------------------------------------------------------------------------------- 
[06/30 10:17:57   3253s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1424.5M, current mem=1412.5M)

[06/30 10:17:57   3253s] End: Collecting metrics
[06/30 10:17:57   3253s] **INFO: flowCheckPoint #5 PostEcoSummary
[06/30 10:17:57   3253s] Extraction called for design 'fpga_top' of instances=23487 and nets=54006 using extraction engine 'postRoute' at effort level 'low' .
[06/30 10:17:57   3253s] PostRoute (effortLevel low) RC Extraction called for design fpga_top.
[06/30 10:17:57   3253s] RC Extraction called in multi-corner(2) mode.
[06/30 10:17:57   3253s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/30 10:17:57   3253s] Type 'man IMPEXT-6197' for more detail.
[06/30 10:17:57   3253s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[06/30 10:17:57   3253s] * Layer Id             : 1 - M1
[06/30 10:17:57   3253s]       Thickness        : 0.4
[06/30 10:17:57   3253s]       Min Width        : 0.16
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] * Layer Id             : 2 - M2
[06/30 10:17:57   3253s]       Thickness        : 0.45
[06/30 10:17:57   3253s]       Min Width        : 0.2
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] * Layer Id             : 3 - M3
[06/30 10:17:57   3253s]       Thickness        : 0.45
[06/30 10:17:57   3253s]       Min Width        : 0.2
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] * Layer Id             : 4 - M4
[06/30 10:17:57   3253s]       Thickness        : 0.45
[06/30 10:17:57   3253s]       Min Width        : 0.2
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] * Layer Id             : 5 - M5
[06/30 10:17:57   3253s]       Thickness        : 0.45
[06/30 10:17:57   3253s]       Min Width        : 0.2
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] * Layer Id             : 6 - M6
[06/30 10:17:57   3253s]       Thickness        : 2
[06/30 10:17:57   3253s]       Min Width        : 1.64
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] * Layer Id             : 7 - M7
[06/30 10:17:57   3253s]       Thickness        : 3
[06/30 10:17:57   3253s]       Min Width        : 2
[06/30 10:17:57   3253s]       Layer Dielectric : 4.1
[06/30 10:17:57   3253s] extractDetailRC Option : -outfile /tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d -maxResLength 200  -basic
[06/30 10:17:57   3253s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[06/30 10:17:57   3253s]       RC Corner Indexes            0       1   
[06/30 10:17:57   3253s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/30 10:17:57   3253s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/30 10:17:57   3253s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/30 10:17:57   3253s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/30 10:17:57   3253s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/30 10:17:57   3253s] Shrink Factor                : 1.00000
[06/30 10:17:57   3254s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 10:17:58   3254s] eee: pegSigSF=1.070000
[06/30 10:17:58   3254s] Initializing multi-corner resistance tables ...
[06/30 10:17:58   3254s] eee: Grid unit RC data computation started
[06/30 10:17:58   3254s] eee: Grid unit RC data computation completed
[06/30 10:17:58   3254s] eee: l=1 avDens=0.009520 usedTrk=757.447884 availTrk=79562.720493 sigTrk=757.447884
[06/30 10:17:58   3254s] eee: l=2 avDens=0.085595 usedTrk=7623.879111 availTrk=89069.716283 sigTrk=7623.879111
[06/30 10:17:58   3254s] eee: l=3 avDens=0.091299 usedTrk=10067.382320 availTrk=110268.581743 sigTrk=10067.382320
[06/30 10:17:58   3254s] eee: l=4 avDens=0.059239 usedTrk=5998.063298 availTrk=101251.939741 sigTrk=5998.063298
[06/30 10:17:58   3254s] eee: l=5 avDens=0.045223 usedTrk=3737.391056 availTrk=82644.491544 sigTrk=3737.391056
[06/30 10:17:58   3254s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 10:17:58   3254s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 10:17:58   3254s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 10:17:58   3254s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255420 uaWl=1.000000 uaWlH=0.254900 aWlH=0.000000 lMod=0 pMax=0.847000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 10:17:58   3254s] eee: NetCapCache creation started. (Current Mem: 4607.309M) 
[06/30 10:17:58   3255s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4607.309M) 
[06/30 10:17:58   3255s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 10:17:58   3255s] eee: Metal Layers Info:
[06/30 10:17:58   3255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:17:58   3255s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 10:17:58   3255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:17:58   3255s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 10:17:58   3255s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:17:58   3255s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:17:58   3255s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:17:58   3255s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:17:58   3255s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 10:17:58   3255s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 10:17:58   3255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:17:58   3255s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 10:17:58   3255s] eee: +-----------------------NDR Info-----------------------+
[06/30 10:17:58   3255s] eee: NDR Count = 0, Fake NDR = 0
[06/30 10:17:58   3255s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4607.3M)
[06/30 10:17:58   3255s] Creating parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for storing RC.
[06/30 10:18:03   3260s] Extracted 10.0009% (CPU Time= 0:00:06.3  MEM= 4647.3M)
[06/30 10:18:04   3261s] Extracted 20.0008% (CPU Time= 0:00:06.5  MEM= 4647.3M)
[06/30 10:18:04   3261s] Extracted 30.0008% (CPU Time= 0:00:06.8  MEM= 4647.3M)
[06/30 10:18:04   3261s] Extracted 40.0007% (CPU Time= 0:00:07.2  MEM= 4647.3M)
[06/30 10:18:05   3262s] Extracted 50.0007% (CPU Time= 0:00:07.9  MEM= 4647.3M)
[06/30 10:18:08   3265s] Extracted 60.0006% (CPU Time= 0:00:11.0  MEM= 4647.3M)
[06/30 10:18:09   3266s] Extracted 70.0006% (CPU Time= 0:00:11.9  MEM= 4647.3M)
[06/30 10:18:10   3266s] Extracted 80.0005% (CPU Time= 0:00:12.1  MEM= 4647.3M)
[06/30 10:18:10   3267s] Extracted 90.0005% (CPU Time= 0:00:12.7  MEM= 4647.3M)
[06/30 10:18:14   3270s] Extracted 100% (CPU Time= 0:00:16.2  MEM= 4647.3M)
[06/30 10:18:14   3270s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/30 10:18:14   3270s] Number of Extracted Resistors     : 389319
[06/30 10:18:14   3270s] Number of Extracted Ground Cap.   : 393780
[06/30 10:18:14   3270s] Number of Extracted Coupling Cap. : 0
[06/30 10:18:14   3270s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4607.309M)
[06/30 10:18:14   3270s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4607.309M)
[06/30 10:18:14   3270s] processing rcdb (/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d) for hinst (top) of cell (fpga_top);
[06/30 10:18:14   3271s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4607.309M)
[06/30 10:18:14   3271s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 0 access done (mem: 4607.309M)
[06/30 10:18:14   3271s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.8  Real Time: 0:00:17.0  MEM: 4607.309M)
[06/30 10:18:15   3271s] Starting delay calculation for Setup views
[06/30 10:18:15   3272s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/30 10:18:15   3272s] #################################################################################
[06/30 10:18:15   3272s] # Design Stage: PostRoute
[06/30 10:18:15   3272s] # Design Name: fpga_top
[06/30 10:18:15   3272s] # Design Mode: 130nm
[06/30 10:18:15   3272s] # Analysis Mode: MMMC OCV 
[06/30 10:18:15   3272s] # Parasitics Mode: SPEF/RCDB 
[06/30 10:18:15   3272s] # Signoff Settings: SI Off 
[06/30 10:18:15   3272s] #################################################################################
[06/30 10:18:17   3275s] Calculate early delays in OCV mode...
[06/30 10:18:17   3275s] Calculate late delays in OCV mode...
[06/30 10:18:17   3275s] Topological Sorting (REAL = 0:00:00.0, MEM = 4587.6M, InitMEM = 4587.6M)
[06/30 10:18:17   3275s] Start delay calculation (fullDC) (2 T). (MEM=1429.87)
[06/30 10:18:17   3275s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/30 10:18:18   3276s] eee: pegSigSF=1.070000
[06/30 10:18:18   3276s] Initializing multi-corner resistance tables ...
[06/30 10:18:18   3276s] eee: Grid unit RC data computation started
[06/30 10:18:18   3276s] eee: Grid unit RC data computation completed
[06/30 10:18:18   3276s] eee: l=1 avDens=0.009520 usedTrk=757.447884 availTrk=79562.720493 sigTrk=757.447884
[06/30 10:18:18   3276s] eee: l=2 avDens=0.085595 usedTrk=7623.879111 availTrk=89069.716283 sigTrk=7623.879111
[06/30 10:18:18   3276s] eee: l=3 avDens=0.091299 usedTrk=10067.382320 availTrk=110268.581743 sigTrk=10067.382320
[06/30 10:18:18   3276s] eee: l=4 avDens=0.059239 usedTrk=5998.063298 availTrk=101251.939741 sigTrk=5998.063298
[06/30 10:18:18   3276s] eee: l=5 avDens=0.045223 usedTrk=3737.391056 availTrk=82644.491544 sigTrk=3737.391056
[06/30 10:18:18   3276s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/30 10:18:18   3276s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/30 10:18:18   3276s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/30 10:18:18   3276s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255420 uaWl=1.000000 uaWlH=0.254900 aWlH=0.000000 lMod=0 pMax=0.847000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/30 10:18:18   3276s] eee: NetCapCache creation started. (Current Mem: 4587.582M) 
[06/30 10:18:18   3276s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4587.582M) 
[06/30 10:18:18   3276s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/30 10:18:18   3276s] eee: Metal Layers Info:
[06/30 10:18:18   3276s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:18:18   3276s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/30 10:18:18   3276s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:18:18   3276s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/30 10:18:18   3276s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:18:18   3276s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:18:18   3276s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/30 10:18:18   3276s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/30 10:18:18   3276s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/30 10:18:18   3276s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/30 10:18:18   3276s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/30 10:18:18   3276s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/30 10:18:18   3276s] eee: +-----------------------NDR Info-----------------------+
[06/30 10:18:18   3276s] eee: NDR Count = 0, Fake NDR = 0
[06/30 10:18:18   3276s] End AAE Lib Interpolated Model. (MEM=1447.867188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:18:18   3276s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4607.309M)
[06/30 10:18:18   3276s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4607.3M)
[06/30 10:18:18   3276s] AAE_INFO: 2 threads acquired from CTE.
[06/30 10:18:25   3288s] Total number of fetched objects 23624
[06/30 10:18:25   3288s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:18:25   3288s] End delay calculation. (MEM=1466.16 CPU=0:00:11.2 REAL=0:00:06.0)
[06/30 10:18:25   3288s] End delay calculation (fullDC). (MEM=1466.16 CPU=0:00:12.9 REAL=0:00:08.0)
[06/30 10:18:25   3288s] *** CDM Built up (cpu=0:00:16.8  real=0:00:10.0  mem= 4466.4M) ***
[06/30 10:18:28   3293s] *** Done Building Timing Graph (cpu=0:00:21.8 real=0:00:13.0 totSessionCpu=0:54:57 mem=4466.4M)
[06/30 10:18:28   3293s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4466.4M, EPOCH TIME: 1751293108.086504
[06/30 10:18:28   3293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:28   3293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:28   3293s] 
[06/30 10:18:28   3293s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:18:28   3293s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:18:28   3293s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.041, REAL:0.048, MEM:4466.4M, EPOCH TIME: 1751293108.134375
[06/30 10:18:28   3293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:28   3293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:28   3294s] 
OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 10:18:28   3294s] **optDesign ... cpu = 0:03:40, real = 0:03:43, mem = 1434.5M, totSessionCpu=0:54:58 **
[06/30 10:18:28   3294s] Begin: Collecting metrics
[06/30 10:18:29   3294s] 
 -------------------------------------------------------------------------------------- 
| Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary    | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
| ccopt_pro          |       |     |             | 0:00:08  |        4607 |      |     |
| route_type_fixing  |       |     |             | 0:00:01  |        4591 |      |     |
| pre_route_summary  | 0.000 |   0 |       33.79 | 0:00:01  |        4607 |    0 |   0 |
| eco_route          |       |     |             | 0:00:44  |        4607 |      |     |
| post_route_summary | 0.000 |   0 |       33.79 | 0:00:14  |        4482 |    0 |   0 |
 -------------------------------------------------------------------------------------- 
[06/30 10:18:29   3295s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1434.5M, current mem=1434.5M)

[06/30 10:18:29   3295s] End: Collecting metrics
[06/30 10:18:29   3295s] Executing marking Critical Nets1
[06/30 10:18:29   3295s] **INFO: flowCheckPoint #6 OptimizationRecovery
[06/30 10:18:29   3295s] *** Timing Is met
[06/30 10:18:29   3295s] *** Check timing (0:00:00.1)
[06/30 10:18:33   3302s] **INFO: flowCheckPoint #7 FinalSummary
[06/30 10:18:33   3302s] OPTC: user 20.0
[06/30 10:18:33   3302s] Reported timing to dir ./timingReports
[06/30 10:18:33   3302s] **optDesign ... cpu = 0:03:48, real = 0:03:48, mem = 1435.9M, totSessionCpu=0:55:06 **
[06/30 10:18:33   3302s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4482.4M, EPOCH TIME: 1751293113.792894
[06/30 10:18:33   3302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:33   3302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:33   3302s] 
[06/30 10:18:33   3302s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/30 10:18:33   3302s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/30 10:18:33   3302s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.055, REAL:0.063, MEM:4482.4M, EPOCH TIME: 1751293113.856076
[06/30 10:18:33   3302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:33   3302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:18:47   3311s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    400 (400)     |    -59     |    400 (400)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.790%
------------------------------------------------------------------

[06/30 10:18:47   3311s] Begin: Collecting metrics
[06/30 10:18:47   3311s] **INFO: Starting Blocking QThread with 2 CPU
[06/30 10:18:47   3311s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/30 10:18:47   3311s] Multi-CPU acceleration using 2 CPU(s).
[06/30 10:18:47      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.4M
[06/30 10:18:49      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/30 10:18:49      0s] 
[06/30 10:18:49      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1440.5M, current mem=1337.8M)
[06/30 10:18:49      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1403.3M, current mem=1343.4M)
[06/30 10:18:50      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:02.2 (0.4), mem = 128.4M
[06/30 10:18:50      0s] 
[06/30 10:18:50      0s] =============================================================================================
[06/30 10:18:50      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.14-s088_1
[06/30 10:18:50      0s] =============================================================================================
[06/30 10:18:50      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:18:50      0s] ---------------------------------------------------------------------------------------------
[06/30 10:18:50      0s] [ MISC                   ]          0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.0    0.4
[06/30 10:18:50      0s] ---------------------------------------------------------------------------------------------
[06/30 10:18:50      0s]  QThreadWorker #1 TOTAL             0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.0    0.4
[06/30 10:18:50      0s] ---------------------------------------------------------------------------------------------

[06/30 10:18:50   3311s]  
_______________________________________________________________________
[06/30 10:18:50   3311s]  -------------------------------------------------------------------------------------- 
[06/30 10:18:50   3311s] | Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
[06/30 10:18:50   3311s] |                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[06/30 10:18:50   3311s] |--------------------+-------+-----+-------------+----------+-------------+------+-----|
[06/30 10:18:50   3311s] | initial_summary    | 0.000 |   0 |       33.79 | 0:00:37  |        4463 |    0 |   0 |
[06/30 10:18:50   3311s] | ccopt_pro          |       |     |             | 0:00:08  |        4607 |      |     |
[06/30 10:18:50   3311s] | route_type_fixing  |       |     |             | 0:00:01  |        4591 |      |     |
[06/30 10:18:50   3311s] | pre_route_summary  | 0.000 |   0 |       33.79 | 0:00:01  |        4607 |    0 |   0 |
[06/30 10:18:50   3311s] | eco_route          |       |     |             | 0:00:44  |        4607 |      |     |
[06/30 10:18:50   3311s] | post_route_summary | 0.000 |   0 |       33.79 | 0:00:14  |        4482 |    0 |   0 |
[06/30 10:18:50   3311s] | final_summary      | 0.000 |   0 |       33.79 | 0:00:17  |        4482 |    0 |   0 |
[06/30 10:18:50   3311s]  -------------------------------------------------------------------------------------- 
[06/30 10:18:50   3311s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:03.0, peak res=1440.5M, current mem=1439.1M)

[06/30 10:18:50   3311s] End: Collecting metrics
[06/30 10:18:50   3311s] **optDesign ... cpu = 0:03:57, real = 0:04:05, mem = 1439.1M, totSessionCpu=0:55:15 **
[06/30 10:18:50   3311s] *** Finished optDesign ***
[06/30 10:18:50   3312s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 10:18:50   3312s] UM:*                                                                   final
[06/30 10:18:50   3312s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/30 10:18:50   3312s] UM:*                                                                   opt_design_postroute
[06/30 10:18:58   3312s] Info: final physical memory for 3 CRR processes is 781.71MB.
[06/30 10:19:01   3312s] Info: Summary of CRR changes:
[06/30 10:19:01   3312s]       - Timing transform commits:       0
[06/30 10:19:01   3312s] Deleting Lib Analyzer.
[06/30 10:19:01   3312s] Info: Destroy the CCOpt slew target map.
[06/30 10:19:01   3312s] 
[06/30 10:19:01   3312s] *** Summary of all messages that are not suppressed in this session:
[06/30 10:19:01   3312s] Severity  ID               Count  Summary                                  
[06/30 10:19:01   3312s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[06/30 10:19:01   3312s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[06/30 10:19:01   3312s] WARNING   IMPSP-105            2  'setPlaceMode -maxRouteLayer' will becom...
[06/30 10:19:01   3312s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[06/30 10:19:01   3312s] WARNING   IMPOPT-7139          1  'setExtractRCMode -coupled false' has be...
[06/30 10:19:01   3312s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[06/30 10:19:01   3312s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/30 10:19:01   3312s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[06/30 10:19:01   3312s] WARNING   NRDR-157            20  In option '%s %s', %s is invalid and wil...
[06/30 10:19:01   3312s] WARNING   NRGR-22              1  Design is already detail routed.         
[06/30 10:19:01   3312s] WARNING   NRIF-67             20  In option '%s %s', %s is an unknown type...
[06/30 10:19:01   3312s] WARNING   NRIF-68             20  Option '%s %s' did not specify a correct...
[06/30 10:19:01   3312s] WARNING   NRIF-79             20  Wrong option value for %s <%s>, reset to...
[06/30 10:19:01   3312s] *** Message Summary: 92 warning(s), 0 error(s)
[06/30 10:19:01   3312s] 
[06/30 10:19:01   3312s] clean pInstBBox. size 0
[06/30 10:19:01   3312s] Cell fpga_top LLGs are deleted
[06/30 10:19:01   3312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:19:01   3312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/30 10:19:01   3312s] Info: pop threads available for lower-level modules during optimization.
[06/30 10:19:01   3312s] *** optDesign #2 [finish] () : cpu/real = 0:03:57.7/0:04:15.9 (0.9), totSession cpu/real = 0:55:15.5/1:11:46.6 (0.8), mem = 4482.4M
[06/30 10:19:01   3312s] 
[06/30 10:19:01   3312s] =============================================================================================
[06/30 10:19:01   3312s]  Final TAT Report : optDesign #2                                                23.14-s088_1
[06/30 10:19:01   3312s] =============================================================================================
[06/30 10:19:01   3312s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/30 10:19:01   3312s] ---------------------------------------------------------------------------------------------
[06/30 10:19:01   3312s] [ InitOpt                ]      1   0:00:56.4  (  22.1 % )     0:01:03.1 /  0:00:17.8    0.3
[06/30 10:19:01   3312s] [ DrvOpt                 ]      1   0:00:04.6  (   1.8 % )     0:00:04.6 /  0:00:04.7    1.0
[06/30 10:19:01   3312s] [ ViewPruning            ]     15   0:00:02.0  (   0.8 % )     0:00:06.1 /  0:00:09.1    1.5
[06/30 10:19:01   3312s] [ LayerAssignment        ]      2   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.8    0.9
[06/30 10:19:01   3312s] [ BuildHoldData          ]      1   0:00:06.7  (   2.6 % )     0:00:36.5 /  0:00:56.4    1.5
[06/30 10:19:01   3312s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.3 % )     0:00:17.6 /  0:00:13.4    0.8
[06/30 10:19:01   3312s] [ MetricReport           ]      7   0:00:04.1  (   1.6 % )     0:00:04.1 /  0:00:01.7    0.4
[06/30 10:19:01   3312s] [ DrvReport              ]      8   0:00:13.7  (   5.4 % )     0:00:13.7 /  0:00:07.3    0.5
[06/30 10:19:01   3312s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/30 10:19:01   3312s] [ CheckPlace             ]      1   0:00:01.0  (   0.4 % )     0:00:01.0 /  0:00:01.1    1.2
[06/30 10:19:01   3312s] [ RefinePlace            ]      1   0:00:02.1  (   0.8 % )     0:00:02.1 /  0:00:02.8    1.4
[06/30 10:19:01   3312s] [ ClockDrv               ]      1   0:00:08.3  (   3.2 % )     0:00:08.3 /  0:00:06.7    0.8
[06/30 10:19:01   3312s] [ EcoRoute               ]      1   0:00:41.7  (  16.3 % )     0:00:41.7 /  0:00:55.9    1.3
[06/30 10:19:01   3312s] [ ExtractRC              ]      2   0:00:38.1  (  14.9 % )     0:00:38.1 /  0:00:37.9    1.0
[06/30 10:19:01   3312s] [ UpdateTimingGraph      ]     12   0:00:01.3  (   0.5 % )     0:00:48.6 /  0:01:21.3    1.7
[06/30 10:19:01   3312s] [ FullDelayCalc          ]      3   0:00:27.3  (  10.7 % )     0:00:27.3 /  0:00:46.4    1.7
[06/30 10:19:01   3312s] [ TimingUpdate           ]     19   0:00:28.3  (  11.1 % )     0:00:28.3 /  0:00:49.9    1.8
[06/30 10:19:01   3312s] [ TimingReport           ]      5   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[06/30 10:19:01   3312s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/30 10:19:01   3312s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[06/30 10:19:01   3312s] [ MISC                   ]          0:00:17.7  (   6.9 % )     0:00:17.7 /  0:00:02.4    0.1
[06/30 10:19:01   3312s] ---------------------------------------------------------------------------------------------
[06/30 10:19:01   3312s]  optDesign #2 TOTAL                 0:04:15.9  ( 100.0 % )     0:04:15.9 /  0:03:57.7    0.9
[06/30 10:19:01   3312s] ---------------------------------------------------------------------------------------------
[06/30 10:19:01   3312s] 
[06/30 10:19:01   3312s] TimeStamp Deleting Cell Server Begin ...
[06/30 10:19:01   3312s] 
[06/30 10:19:01   3312s] TimeStamp Deleting Cell Server End ...
[06/30 10:19:01   3312s] <CMD> saveNetlist pnr_outputs/post_layout_fabric.v
[06/30 10:19:02   3312s] Writing Netlist "pnr_outputs/post_layout_fabric.v" ...
[06/30 10:19:03   3312s] <CMD> all_hold_analysis_views 
[06/30 10:19:03   3312s] <CMD> all_setup_analysis_views 
[06/30 10:19:03   3312s] <CMD> write_sdf  -ideal_clock_network pnr_outputs/post_layout_fabric.sdf
[06/30 10:19:04   3313s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[06/30 10:19:04   3313s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/30 10:19:04   3313s] #################################################################################
[06/30 10:19:04   3313s] # Design Stage: PostRoute
[06/30 10:19:04   3313s] # Design Name: fpga_top
[06/30 10:19:04   3313s] # Design Mode: 130nm
[06/30 10:19:04   3313s] # Analysis Mode: MMMC OCV 
[06/30 10:19:04   3313s] # Parasitics Mode: SPEF/RCDB 
[06/30 10:19:04   3313s] # Signoff Settings: SI Off 
[06/30 10:19:04   3313s] #################################################################################
[06/30 10:19:07   3317s] Calculate early delays in OCV mode...
[06/30 10:19:07   3317s] Calculate late delays in OCV mode...
[06/30 10:19:07   3317s] Calculate late delays in OCV mode...
[06/30 10:19:07   3317s] Calculate early delays in OCV mode...
[06/30 10:19:07   3317s] Topological Sorting (REAL = 0:00:00.0, MEM = 4462.7M, InitMEM = 4462.7M)
[06/30 10:19:07   3317s] Start delay calculation (fullDC) (2 T). (MEM=1393.37)
[06/30 10:19:07   3317s] End AAE Lib Interpolated Model. (MEM=1411.261719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/30 10:19:14   3330s] Total number of fetched objects 23624
[06/30 10:19:21   3343s] Total number of fetched objects 23624
[06/30 10:19:21   3343s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 10:19:21   3343s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/30 10:19:21   3343s] End delay calculation. (MEM=1425 CPU=0:00:24.1 REAL=0:00:13.0)
[06/30 10:19:21   3343s] End delay calculation (fullDC). (MEM=1425 CPU=0:00:26.1 REAL=0:00:14.0)
[06/30 10:19:21   3343s] *** CDM Built up (cpu=0:00:30.1  real=0:00:17.0  mem= 4458.7M) ***
[06/30 10:19:23   3346s] <CMD> rcOut -spef pnr_outputs/fabric_RC_BEST.spef -rc_corner RC_BEST
[06/30 10:19:24   3346s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4440.660M)
[06/30 10:19:24   3346s] RC Out has the following PVT Info:
[06/30 10:19:24   3346s]    RC:RC_BEST, Operating temperature 40 C
[06/30 10:19:24   3346s] Dumping Spef file.....
[06/30 10:19:24   3346s] Printing D_NET...
[06/30 10:19:26   3348s] RC Out from RCDB Completed (CPU Time= 0:00:02.3  MEM= 4464.7M)
[06/30 10:19:26   3348s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 23537 access done (mem: 4464.660M)
[06/30 10:19:26   3348s] <CMD> rcOut -spef pnr_outputs/fabric_RC_WORST.spef -rc_corner RC_WORST
[06/30 10:19:26   3348s] Opening parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d' for reading (mem: 4464.660M)
[06/30 10:19:26   3348s] RC Out has the following PVT Info:
[06/30 10:19:26   3348s]    RC:RC_WORST, Operating temperature 125 C
[06/30 10:19:26   3348s] Dumping Spef file.....
[06/30 10:19:26   3348s] Printing D_NET...
[06/30 10:19:27   3351s] RC Out from RCDB Completed (CPU Time= 0:00:02.4  MEM= 4464.7M)
[06/30 10:19:27   3351s] Closing parasitic data file '/tmp/innovus_temp_7861_d23ae760-861a-474f-8bce-b74f22cc7224_exotic-rhel_exotic_N1iufB/fpga_top_7861_d23ae760-861a-474f-8bce-b74f22cc7224_QU8dln.rcdb.d': 23537 access done (mem: 4464.660M)
[06/30 10:19:28   3351s] <CMD> selectWire 425.4800 1207.6600 1431.0800 1208.1000 1 vss
[06/30 10:23:00   3376s] 
[06/30 10:23:00   3376s] *** Memory Usage v#2 (Current mem = 4464.660M, initial mem = 839.773M) ***
[06/30 10:23:00   3376s] 
[06/30 10:23:00   3376s] *** Summary of all messages that are not suppressed in this session:
[06/30 10:23:00   3376s] Severity  ID               Count  Summary                                  
[06/30 10:23:00   3376s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/30 10:23:00   3376s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/30 10:23:00   3376s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/30 10:23:00   3376s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/30 10:23:00   3376s] WARNING   IMPFP-4008           2  The ring number '%d' is specified at sid...
[06/30 10:23:00   3376s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[06/30 10:23:00   3376s] WARNING   IMPFP-4028          11  Cannot rotate/flip/reshape '%s' as it ha...
[06/30 10:23:00   3376s] WARNING   IMPFP-10191         25  The provided box of %s %s is not complet...
[06/30 10:23:00   3376s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[06/30 10:23:00   3376s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/30 10:23:00   3376s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/30 10:23:00   3376s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/30 10:23:00   3376s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[06/30 10:23:00   3376s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[06/30 10:23:00   3376s] WARNING   IMPVL-209            1  In Verilog file '%s', check line %d near...
[06/30 10:23:00   3376s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[06/30 10:23:00   3376s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/30 10:23:00   3376s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[06/30 10:23:00   3376s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/30 10:23:00   3376s] ERROR     IMPESI-2221        203  No driver %s is found in the delay stage...
[06/30 10:23:00   3376s] WARNING   IMPPP-531          576  ViaGen Warning: Due to %s rule violation...
[06/30 10:23:00   3376s] WARNING   IMPSR-4058           3  Sroute option: %s should be used in conj...
[06/30 10:23:00   3376s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[06/30 10:23:00   3376s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[06/30 10:23:00   3376s] WARNING   IMPSP-105           13  'setPlaceMode -maxRouteLayer' will becom...
[06/30 10:23:00   3376s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[06/30 10:23:00   3376s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/30 10:23:00   3376s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/30 10:23:00   3376s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[06/30 10:23:00   3376s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/30 10:23:00   3376s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/30 10:23:00   3376s] WARNING   IMPOPT-7075          4  Timing data-to-data checks are present a...
[06/30 10:23:00   3376s] WARNING   IMPOPT-7098      15951  WARNING: %s is an undriven net with %d f...
[06/30 10:23:00   3376s] WARNING   IMPOPT-7139          2  'setExtractRCMode -coupled false' has be...
[06/30 10:23:00   3376s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[06/30 10:23:00   3376s] WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
[06/30 10:23:00   3376s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[06/30 10:23:00   3376s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[06/30 10:23:00   3376s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[06/30 10:23:00   3376s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[06/30 10:23:00   3376s] WARNING   NRAG-44              2  Track pitch is too small compared with l...
[06/30 10:23:00   3376s] WARNING   NRDB-407             1  pitch for %s %s is defined too small, re...
[06/30 10:23:00   3376s] WARNING   NRDR-157            45  In option '%s %s', %s is invalid and wil...
[06/30 10:23:00   3376s] WARNING   NRGR-22              1  Design is already detail routed.         
[06/30 10:23:00   3376s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/30 10:23:00   3376s] WARNING   NRIF-67             46  In option '%s %s', %s is an unknown type...
[06/30 10:23:00   3376s] WARNING   NRIF-68             46  Option '%s %s' did not specify a correct...
[06/30 10:23:00   3376s] WARNING   NRIF-79             45  Wrong option value for %s <%s>, reset to...
[06/30 10:23:00   3376s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[06/30 10:23:00   3376s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[06/30 10:23:00   3376s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[06/30 10:23:00   3376s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[06/30 10:23:00   3376s] WARNING   PRL-39               1  Number of local CPUs specified (%d) > Ac...
[06/30 10:23:00   3376s] WARNING   IMPPSP-1501        140  Ignored degenerated net (#pins %u) : %s  
[06/30 10:23:00   3376s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/30 10:23:00   3376s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/30 10:23:00   3376s] WARNING   SDF-808              1  The software is currently operating in a...
[06/30 10:23:00   3376s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[06/30 10:23:00   3376s] *** Message Summary: 17234 warning(s), 203 error(s)
[06/30 10:23:00   3376s] 
[06/30 10:23:00   3376s] --- Ending "Innovus" (totcpu=0:56:20, real=1:16:04, mem=4464.7M) ---
