

================================================================
== Vivado HLS Report for 'big_mult_v3small'
================================================================
* Date:           Tue May 21 18:43:34 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.290|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 3  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
5 --> 
	5  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_read = call i46 @_ssdm_op_Read.ap_auto.i46(i46 %a_V)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 6 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.83ns)   --->   "br label %.preheader167" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%pp_V_2_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_1, %_ifconv ]"   --->   Operation 8 'phi' 'pp_V_2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%pp_V_1_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_3, %_ifconv ]"   --->   Operation 9 'phi' 'pp_V_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pps_0_V = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_5, %_ifconv ]"   --->   Operation 10 'phi' 'pps_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader167.preheader ], [ %i_4, %_ifconv ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.53ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 12 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.72ns)   --->   "%i_4 = add i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 14 'add' 'i_4' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %arrayctor.loop1.preheader.preheader, label %_ifconv" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.53ns)   --->   "%tmp_s = icmp eq i2 %i, -2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %i, i2 0, i2 %i)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 17 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.11ns)   --->   "%tmp_56 = add i6 %Lo_assign, 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 18 'add' 'tmp_56' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.25ns)   --->   "%Ui = select i1 %tmp_s, i6 -19, i6 %tmp_56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 19 'select' 'Ui' <Predicate = (!exitcond1)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%tmp = icmp ugt i6 %Lo_assign, %Ui" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 20 'icmp' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_721 = call i46 @llvm.part.select.i46(i46 %a_V_read, i32 45, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 21 'partselect' 'tmp_721' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.11ns)   --->   "%tmp_722 = sub i6 %Lo_assign, %Ui" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 22 'sub' 'tmp_722' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.11ns)   --->   "%tmp_723 = sub i6 -19, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 23 'sub' 'tmp_723' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.11ns)   --->   "%tmp_724 = sub i6 %Ui, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 24 'sub' 'tmp_724' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_728)   --->   "%tmp_725 = select i1 %tmp, i6 %tmp_722, i6 %tmp_724" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 25 'select' 'tmp_725' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_726 = select i1 %tmp, i46 %tmp_721, i46 %a_V_read" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 26 'select' 'tmp_726' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_727 = select i1 %tmp, i6 %tmp_723, i6 %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 27 'select' 'tmp_727' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.11ns) (out node of the LUT)   --->   "%tmp_728 = sub i6 -19, %tmp_725" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 28 'sub' 'tmp_728' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_729 = zext i6 %tmp_727 to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 29 'zext' 'tmp_729' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_60)   --->   "%tmp_730 = zext i6 %tmp_728 to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 30 'zext' 'tmp_730' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_731 = lshr i46 %tmp_726, %tmp_729" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 31 'lshr' 'tmp_731' <Predicate = (!exitcond1)> <Delay = 1.64> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_60)   --->   "%tmp_732 = lshr i46 -1, %tmp_730" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 32 'lshr' 'tmp_732' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.00ns) (out node of the LUT)   --->   "%p_Result_60 = and i46 %tmp_731, %tmp_732" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 33 'and' 'p_Result_60' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.83ns)   --->   "br label %arrayctor.loop1.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 34 'br' <Predicate = (exitcond1)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_57 = zext i46 %p_Result_60 to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 35 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (5.77ns)   --->   "%pp_0_V = mul i56 %tmp_57, 396564993198" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 36 'mul' 'pp_0_V' <Predicate = true> <Delay = 5.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.53ns)   --->   "%sel_tmp = icmp eq i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 37 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node pp_2_V_1)   --->   "%pp_2_V = select i1 %sel_tmp, i56 %pp_V_2_s, i56 %pp_0_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 38 'select' 'pp_2_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.53ns)   --->   "%sel_tmp2 = icmp eq i2 %i, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 39 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.51ns) (out node of the LUT)   --->   "%pp_2_V_1 = select i1 %sel_tmp2, i56 %pp_V_2_s, i56 %pp_2_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 40 'select' 'pp_2_V_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node pp_2_V_3)   --->   "%pp_2_V_2 = select i1 %sel_tmp, i56 %pp_0_V, i56 %pp_V_1_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 41 'select' 'pp_2_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.51ns) (out node of the LUT)   --->   "%pp_2_V_3 = select i1 %sel_tmp2, i56 %pp_V_1_s, i56 %pp_2_V_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 42 'select' 'pp_2_V_3' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.51ns)   --->   "%pp_2_V_5 = select i1 %sel_tmp2, i56 %pp_0_V, i56 %pps_0_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 43 'select' 'pp_2_V_5' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader167" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.64>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%pps_V_1_s = phi i56 [ %pps_2_V_1, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 45 'phi' 'pps_V_1_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%pps_V_2_s = phi i56 [ %pps_2_V_2, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 46 'phi' 'pps_V_2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_3, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 1, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.53ns)   --->   "%exitcond2 = icmp eq i2 %i_1, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 48 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 49 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.53ns)   --->   "%cond = icmp eq i2 %i_1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 51 'icmp' 'cond' <Predicate = (!exitcond2)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%tmp_642 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_0_V, i32 17, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 52 'partselect' 'tmp_642' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%tmp_643 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_V_1_s, i32 17, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 53 'partselect' 'tmp_643' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%p_v = select i1 %cond, i39 %tmp_642, i39 %tmp_643" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 54 'select' 'p_v' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%r_V = zext i39 %p_v to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 55 'zext' 'r_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%pp_V_load_1_phi = select i1 %cond, i56 %pp_V_1_s, i56 %pp_V_2_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 56 'select' 'pp_V_load_1_phi' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns) (out node of the LUT)   --->   "%pps_1_V = add i56 %r_V, %pp_V_load_1_phi" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 57 'add' 'pps_1_V' <Predicate = (!exitcond2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.51ns)   --->   "%pps_2_V_1 = select i1 %cond, i56 %pps_1_V, i56 %pps_V_1_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 58 'select' 'pps_2_V_1' <Predicate = (!exitcond2)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.51ns)   --->   "%pps_2_V_2 = select i1 %cond, i56 %pps_V_2_s, i56 %pps_1_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 59 'select' 'pps_2_V_2' <Predicate = (!exitcond2)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.72ns)   --->   "%i_3 = add i2 %i_1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 60 'add' 'i_3' <Predicate = (!exitcond2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %arrayctor.loop1.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 61 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.83ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 62 'br' <Predicate = (exitcond2)> <Delay = 0.83>

State 5 <SV = 3> <Delay = 4.84>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i85 [ %p_Result_59, %._crit_edge168 ], [ undef, %.preheader.preheader ]"   --->   Operation 63 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_61, %._crit_edge168 ], [ 0, %.preheader.preheader ]" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 64 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.53ns)   --->   "%exitcond = icmp eq i2 %i_2, -2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 65 'icmp' 'exitcond' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 66 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.72ns)   --->   "%tmp_61 = add i2 %i_2, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 67 'add' 'tmp_61' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %0, label %._crit_edge168" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_735 = trunc i2 %i_2 to i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 69 'trunc' 'tmp_735' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Li = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %tmp_735, i2 0, i2 %i_2)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 70 'bitconcatenate' 'Li' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Li_cast1 = zext i5 %Li to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 71 'zext' 'Li_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%Li_cast = zext i5 %Li to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 72 'zext' 'Li_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.11ns)   --->   "%Ui_1 = add i6 16, %Li_cast1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282]   --->   Operation 73 'add' 'Ui_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%Ui_1_cast = zext i6 %Ui_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282]   --->   Operation 74 'zext' 'Ui_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.53ns)   --->   "%cond1 = icmp eq i2 %i_2, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 75 'icmp' 'cond1' <Predicate = (!exitcond)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_736 = trunc i56 %pps_0_V to i17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 76 'trunc' 'tmp_736' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_737 = trunc i56 %pps_V_1_s to i17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 77 'trunc' 'tmp_737' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_738 = select i1 %cond1, i17 %tmp_736, i17 %tmp_737" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 78 'select' 'tmp_738' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_V = zext i17 %tmp_738 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 79 'zext' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.84ns)   --->   "%tmp_739 = icmp ugt i32 %Li_cast, %Ui_1_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 80 'icmp' 'tmp_739' <Predicate = (!exitcond)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_740 = zext i5 %Li to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 81 'zext' 'tmp_740' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_741 = zext i6 %Ui_1 to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 82 'zext' 'tmp_741' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.20ns)   --->   "%tmp_742 = sub i7 -44, %tmp_740" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 83 'sub' 'tmp_742' <Predicate = (!exitcond)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_746)   --->   "%tmp_743 = select i1 %tmp_739, i7 %tmp_740, i7 %tmp_741" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 84 'select' 'tmp_743' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_744 = select i1 %tmp_739, i7 %tmp_741, i7 %tmp_740" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 85 'select' 'tmp_744' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_745 = select i1 %tmp_739, i7 %tmp_742, i7 %tmp_740" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 86 'select' 'tmp_745' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.20ns) (out node of the LUT)   --->   "%tmp_746 = sub i7 -44, %tmp_743" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 87 'sub' 'tmp_746' <Predicate = (!exitcond)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_747 = zext i7 %tmp_745 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 88 'zext' 'tmp_747' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_748 = zext i7 %tmp_744 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 89 'zext' 'tmp_748' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_749 = zext i7 %tmp_746 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 90 'zext' 'tmp_749' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.29ns) (out node of the LUT)   --->   "%tmp_750 = shl i85 %tmp_V, %tmp_747" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 91 'shl' 'tmp_750' <Predicate = (!exitcond)> <Delay = 1.29> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_751 = call i85 @llvm.part.select.i85(i85 %tmp_750, i32 84, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 92 'partselect' 'tmp_751' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_752 = select i1 %tmp_739, i85 %tmp_751, i85 %tmp_750" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 93 'select' 'tmp_752' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_753 = shl i85 -1, %tmp_748" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 94 'shl' 'tmp_753' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_754 = lshr i85 -1, %tmp_749" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 95 'lshr' 'tmp_754' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_demorgan = and i85 %tmp_753, %tmp_754" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 96 'and' 'p_demorgan' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_755 = xor i85 %p_demorgan, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 97 'xor' 'tmp_755' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_756 = and i85 %p_Val2_s, %tmp_755" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 98 'and' 'tmp_756' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_757 = and i85 %tmp_752, %p_demorgan" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 99 'and' 'tmp_757' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_Result_59 = or i85 %tmp_756, %tmp_757" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 100 'or' 'p_Result_59' <Predicate = (!exitcond)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 101 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_734 = trunc i56 %pps_V_2_s to i51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 102 'trunc' 'tmp_734' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = call i85 @llvm.part.set.i85.i51(i85 %p_Val2_s, i51 %tmp_734, i32 34, i32 84)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:291]   --->   Operation 103 'partset' 'p_Result_s' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "ret i85 %p_Result_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:293]   --->   Operation 104 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pp[2].V') with incoming values : ('pp[2].V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [5]  (0.835 ns)

 <State 2>: 4.86ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264) [8]  (0 ns)
	'add' operation ('tmp_56', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265) [16]  (1.12 ns)
	'select' operation ('Ui', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265) [17]  (0.251 ns)
	'icmp' operation ('tmp', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [18]  (0.846 ns)
	'select' operation ('tmp_726', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [24]  (0 ns)
	'lshr' operation ('tmp_731', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [29]  (1.64 ns)
	'and' operation ('__Result__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [31]  (1 ns)

 <State 3>: 6.29ns
The critical path consists of the following:
	'mul' operation ('pp[0].V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [33]  (5.78 ns)
	'select' operation ('pp[2].V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [35]  (0 ns)
	'select' operation ('pp[2].V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266) [37]  (0.514 ns)

 <State 4>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273) [47]  (0 ns)
	'icmp' operation ('cond', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274) [52]  (0.538 ns)
	'select' operation ('p_v', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274) [55]  (0 ns)
	'add' operation ('pps[1].V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275) [58]  (1.59 ns)
	'select' operation ('pps[2].V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275) [59]  (0.514 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'phi' operation ('i_2', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279) with incoming values : ('tmp_61', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279) [67]  (0 ns)
	'add' operation ('Ui', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282) [77]  (1.12 ns)
	'icmp' operation ('tmp_739', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [84]  (0.846 ns)
	'select' operation ('tmp_743', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [88]  (0 ns)
	'sub' operation ('tmp_746', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [91]  (1.2 ns)
	'lshr' operation ('tmp_754', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [99]  (0 ns)
	'and' operation ('p_demorgan', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [100]  (1.05 ns)
	'xor' operation ('tmp_755', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [101]  (0 ns)
	'and' operation ('tmp_756', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [102]  (0 ns)
	'or' operation ('__Result__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284) [104]  (0.626 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
