Fitter report for DE1_SOC_NIOS
Wed Jan 31 20:18:54 2018
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Jan 31 20:18:53 2018       ;
; Quartus II 64-Bit Version       ; 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name                   ; DE1_SOC_NIOS                                ;
; Top-level Entity Name           ; DE1_SOC_NIOS                                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,654 / 32,070 ( 11 % )                     ;
; Total registers                 ; 4618                                        ;
; Total pins                      ; 217 / 457 ( 47 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,201,152 / 4,065,280 ( 79 % )              ;
; Total RAM Blocks                ; 397 / 397 ( 100 % )                         ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.83        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.9%      ;
;     Processor 3            ;  27.6%      ;
;     Processor 4            ;  27.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_CLK      ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; VGA_CLK       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; GPIO_3[20]    ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
; GPIO_1[15]    ; Missing drive strength and slew rate ;
; GPIO_1[13]    ; Missing drive strength and slew rate ;
; GPIO_1[11]    ; Missing drive strength and slew rate ;
; GPIO_1[7]     ; Missing drive strength and slew rate ;
; GPIO_1[6]     ; Missing drive strength and slew rate ;
; GPIO_1[5]     ; Missing drive strength and slew rate ;
; GPIO_1[4]     ; Missing drive strength and slew rate ;
; GPIO_1[3]     ; Missing drive strength and slew rate ;
; GPIO_1[2]     ; Missing drive strength and slew rate ;
; GPIO_1[1]     ; Missing drive strength and slew rate ;
; GPIO_1[0]     ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; GPIO_1[34]    ; Missing drive strength and slew rate ;
; GPIO_1[32]    ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; GPIO_1[28]    ; Missing drive strength and slew rate ;
; GPIO_1[26]    ; Missing drive strength and slew rate ;
; GPIO_1[35]    ; Missing drive strength and slew rate ;
; GPIO_1[33]    ; Missing drive strength and slew rate ;
; GPIO_1[31]    ; Missing drive strength and slew rate ;
; GPIO_1[30]    ; Missing drive strength and slew rate ;
; GPIO_1[29]    ; Missing drive strength and slew rate ;
; GPIO_1[27]    ; Missing drive strength and slew rate ;
; GPIO_1[25]    ; Missing drive strength and slew rate ;
; GPIO_1[24]    ; Missing drive strength and slew rate ;
; GPIO_1[23]    ; Missing drive strength and slew rate ;
; GPIO_1[22]    ; Missing drive strength and slew rate ;
; GPIO_1[21]    ; Missing drive strength and slew rate ;
; GPIO_1[20]    ; Missing drive strength and slew rate ;
; GPIO_1[19]    ; Missing drive strength and slew rate ;
; GPIO_1[18]    ; Missing drive strength and slew rate ;
; GPIO_1[17]    ; Missing drive strength and slew rate ;
; GPIO_1[16]    ; Missing drive strength and slew rate ;
; GPIO_1[14]    ; Missing drive strength and slew rate ;
; GPIO_1[12]    ; Missing drive strength and slew rate ;
; GPIO_1[10]    ; Missing drive strength and slew rate ;
; GPIO_1[9]     ; Missing drive strength and slew rate ;
; GPIO_1[8]     ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_3[20]    ; Missing location assignment          ;
+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|clk[0]~CLKENA0                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Blank_L                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q            ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q            ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg5FITTER_CREATED_FFDUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg5FITTER_CREATED_FFDUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[7]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_RW                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_RW~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][10]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_1_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_3_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[17]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[24]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[24]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[14]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[22]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[23]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[25]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_compare_op[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_compare_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_crst                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_crst~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_exception                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_exception~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[7]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[16]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[16]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[25]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[25]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[31]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[31]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_accumulate_quotient_bits                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_accumulate_quotient_bits~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den[31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[9]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[10]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[13]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[14]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[16]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[18]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[22]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[25]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[26]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[27]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_pipe_flush~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_pass0                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_pass0~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_pass2                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_sel_fill0                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_sel_fill0~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_sel_fill3                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_sel_fill3~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_shift_rot_stall                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_shift_rot_stall~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_st_data[28]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_status_reg_pie                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_wr_data[14]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_wr_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_or_div_done                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_or_div_done~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[26]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[26]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|address[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|address[4]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~DUPLICATE    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]~DUPLICATE                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]~DUPLICATE                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]~DUPLICATE                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|waitrequest                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                           ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|writedata[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|active_addr[18]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_refs[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|refresh_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[25]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|control_register[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|control_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[25]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[27]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[28]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_h_register[8]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_h_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[8]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|timeout_occurred                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[7]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[7]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxStart_State                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxStart_State~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|CtrlReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|CtrlReg[5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst2|CtrlReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|CtrlReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst8|CtrlReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[2]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|CtrlReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|WriteTR                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst11|WriteTR~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxClkCnt[3]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxClkCnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxClkCnt[5]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxClkCnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxDatDel2                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxDatDel2~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxShiftReg[5]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxShiftReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxState.RxData_state                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxState.RxData_state~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxState.RxStop_state                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxState.RxStop_state~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxClkCnt[1]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxClkCnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxReq                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxReq~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxState.TxStart_State                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxState.TxStart_State~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|CtrlReg[0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|CtrlReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|CtrlReg[4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_6850:inst13|CtrlReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst|ACIA_Count[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst|ACIA_Count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst|ACIA_Count[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst|ACIA_Count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3|Q[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3|Q[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|ACIA_Clock:inst|ACIA_Count[10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|ACIA_Clock:inst|ACIA_Count[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|ACIA_Clock:inst|ACIA_Count[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|ACIA_Clock:inst|ACIA_Count[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|ACIA_Clock:inst|ACIA_Count[11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|ACIA_Clock:inst|ACIA_Count[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3|Q[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg6FITTER_CREATED_FF                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg6FITTER_CREATED_FFDUPLICATE                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]~DUPLICATE                                                                                            ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe1                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe1~DUPLICATE                                                                                                    ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]~DUPLICATE                                                                                                ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[2]~DUPLICATE                                                                                                ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]~DUPLICATE                                                                                            ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]~DUPLICATE                                                                                              ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]~DUPLICATE                                                                                            ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]~DUPLICATE                                                                                            ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[6]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[6]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[9]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[9]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[18]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[18]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|do_wrmemadd_reg                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|do_wrmemadd_reg~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg2                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg2~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|maxcnt_shift_reg2                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|maxcnt_shift_reg2~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[5]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[5]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[5]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][6]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][6]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][7]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[2][6]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[2][6]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[2]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[3]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[5]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[6]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[6]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_waitrequest                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_waitrequest~DUPLICATE                                                                                                                                    ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[4]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;              ;                ; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[0]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[0]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[0]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[1]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[1]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[2]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[2]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[3]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[3]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[4]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[4]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[5]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[5]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[6]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[6]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[7]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[7]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[8]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[8]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[9]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[9]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[10]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[10]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[11]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[11]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[12]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[12]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[13]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[13]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[14]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[14]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[15]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[15]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[16]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[16]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[16]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[16]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[17]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[17]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[18]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[18]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[19]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[19]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[20]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[20]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[21]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[21]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[22]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[22]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[23]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[23]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a0~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a10~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a16~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL0                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL1                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL2                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL3                                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_4                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_5                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_6                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg5FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg6FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg0FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg1FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg2FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg3FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg4FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg5FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg6FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_4                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_5                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_6                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL0                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL1                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL2                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL3                                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL0                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL0                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL0                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL0                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL0                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL0                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL1                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL2                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL3                                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg5FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a0~portb_address_reg6FITTER_CREATED_FF                                                                                                             ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg0FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg1FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg2FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg3FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg4FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg5FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ram_block1a10~portb_address_reg6FITTER_CREATED_FF                                                                                                            ; Created         ; Placement                                         ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------------------+-------------------+--------------+---------------------+-----------------------------------+----------------------------+
; Name                                    ; Ignored Entity    ; Ignored From ; Ignored To          ; Ignored Value                     ; Ignored Source             ;
+-----------------------------------------+-------------------+--------------+---------------------+-----------------------------------+----------------------------+
; Location                                ;                   ;              ; ADC_CS_N            ; PIN_AJ4                           ; QSF Assignment             ;
; Location                                ;                   ;              ; ADC_DIN             ; PIN_AK4                           ; QSF Assignment             ;
; Location                                ;                   ;              ; ADC_DOUT            ; PIN_AK3                           ; QSF Assignment             ;
; Location                                ;                   ;              ; ADC_SCLK            ; PIN_AK2                           ; QSF Assignment             ;
; Location                                ;                   ;              ; CLOCK3_50           ; PIN_Y26                           ; QSF Assignment             ;
; Location                                ;                   ;              ; CLOCK4_50           ; PIN_K14                           ; QSF Assignment             ;
; Location                                ;                   ;              ; FAN_CTRL            ; PIN_AA12                          ; QSF Assignment             ;
; Location                                ;                   ;              ; IRDA_RXD            ; PIN_AA30                          ; QSF Assignment             ;
; Location                                ;                   ;              ; IRDA_TXD            ; PIN_AB30                          ; QSF Assignment             ;
; Location                                ;                   ;              ; PS2_CLK             ; PIN_AD7                           ; QSF Assignment             ;
; Location                                ;                   ;              ; PS2_CLK2            ; PIN_AD9                           ; QSF Assignment             ;
; Location                                ;                   ;              ; PS2_DAT             ; PIN_AE7                           ; QSF Assignment             ;
; Location                                ;                   ;              ; PS2_DAT2            ; PIN_AE9                           ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_CLK27            ; PIN_H15                           ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[0]          ; PIN_D2                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[1]          ; PIN_B1                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[2]          ; PIN_E2                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[3]          ; PIN_B2                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[4]          ; PIN_D1                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[5]          ; PIN_E1                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[6]          ; PIN_C2                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_DATA[7]          ; PIN_B3                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_HS               ; PIN_A5                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_RESET_N          ; PIN_F6                            ; QSF Assignment             ;
; Location                                ;                   ;              ; TD_VS               ; PIN_A3                            ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_CLK          ; PIN_AF4                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[0]      ; PIN_AH4                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[1]      ; PIN_AH3                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[2]      ; PIN_AJ2                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[3]      ; PIN_AJ1                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[4]      ; PIN_AH2                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[5]      ; PIN_AG3                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[6]      ; PIN_AG2                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_B2_DATA[7]      ; PIN_AG1                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_EMPTY           ; PIN_AF5                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_FULL            ; PIN_AG5                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_OE_N            ; PIN_AF6                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_RD_N            ; PIN_AG6                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_RESET_N         ; PIN_AG7                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_SCL             ; PIN_AG8                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_SDA             ; PIN_AF8                           ; QSF Assignment             ;
; Location                                ;                   ;              ; USB_WR_N            ; PIN_AH5                           ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; ADC_CS_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; ADC_DIN             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; ADC_DOUT            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; ADC_SCLK            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; CLOCK3_50           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; CLOCK4_50           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; FAN_CTRL            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_GPIO[0]         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_GPIO[1]         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_KEY             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_LED             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_UART_RX         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_UART_TX         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; HPS_USB_STP         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; IRDA_RXD            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; IRDA_TXD            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; PS2_CLK             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; PS2_CLK2            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; PS2_DAT             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; PS2_DAT2            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_CLK27            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[0]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[1]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[2]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[3]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[4]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[5]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[6]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_DATA[7]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_HS               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_RESET_N          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; TD_VS               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_CLK          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[4]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[5]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[6]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_B2_DATA[7]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_EMPTY           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_FULL            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_OE_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_RD_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_RESET_N         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_SCL             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_SDA             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SOC_NIOS      ;              ; USB_WR_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[0]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[10]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[11]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[12]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[13]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[14]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[1]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[2]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[3]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[4]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[5]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[6]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[7]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[8]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ADDR[9]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_BA[0]      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_BA[1]      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_BA[2]      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CKE        ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CS_N       ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_ODT        ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_RAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_RESET_N    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SOC_NIOS      ;              ; HPS_DDR3_WE_N       ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[0]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[10]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[11]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[12]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[13]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[14]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[15]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[16]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[17]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[18]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[19]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[1]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[20]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[21]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[22]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[23]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[24]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[25]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[26]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[27]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[28]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[29]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[2]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[30]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[31]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[3]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[4]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[5]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[6]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[7]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[8]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[9]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CK_N       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CK_P       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DM[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_N[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQS_P[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[10]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[11]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[12]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[13]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[14]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[15]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[16]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[17]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[18]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[19]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[20]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[21]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[22]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[23]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[24]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[25]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[26]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[27]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[28]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[29]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[30]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[31]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[4]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[5]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[6]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[7]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[8]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SOC_NIOS      ;              ; HPS_DDR3_DQ[9]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; D5 Delay (output register to io buffer) ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CK_N       ; 2                                 ; QSF Assignment             ;
; D5 Delay (output register to io buffer) ; DE1_SOC_NIOS      ;              ; HPS_DDR3_CK_P       ; 2                                 ; QSF Assignment             ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[0]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[10]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[11]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[12]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[13]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[14]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[15]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[1]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[2]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[3]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[4]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[5]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[6]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[7]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[8]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; nios_system_sdram ;              ; za_data[9]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[0]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[10]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[11]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[12]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[13]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[14]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[15]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[1]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[2]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[3]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[4]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[5]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[6]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[7]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[8]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; nios_system_sdram ;              ; m_data[9]           ; ON                                ; Compiler or HDL Assignment ;
+-----------------------------------------+-------------------+--------------+---------------------+-----------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10686 ) ; 0.00 % ( 0 / 10686 )       ; 0.00 % ( 0 / 10686 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10686 ) ; 0.00 % ( 0 / 10686 )       ; 0.00 % ( 0 / 10686 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; flash:flash_inst               ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; sound:inst2|flash:flash_inst   ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10411 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; flash:flash_inst               ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 235 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 40 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/cpen391/RealExercise3/DE1_SOC_NIOS.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,654 / 32,070        ; 11 %  ;
; ALMs needed [=A-B+C]                                        ; 3,654                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,073 / 32,070        ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,361                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,746                 ;       ;
;         [c] ALMs used for registers                         ; 746                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 220                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 464 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ;       ;
;         [c] Due to LAB input limits                         ; 42                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 570 / 3,207           ; 18 %  ;
;     -- Logic LABs                                           ; 548                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 22                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,278                 ;       ;
;     -- 7 input functions                                    ; 84                    ;       ;
;     -- 6 input functions                                    ; 1,072                 ;       ;
;     -- 5 input functions                                    ; 908                   ;       ;
;     -- 4 input functions                                    ; 858                   ;       ;
;     -- <=3 input functions                                  ; 2,356                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 803                   ;       ;
; Memory ALUT usage                                           ; 176                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 176                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,548                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,212 / 64,140        ; 7 %   ;
;         -- Secondary logic registers                        ; 336 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,249                 ;       ;
;         -- Routing optimization registers                   ; 299                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 217 / 457             ; 47 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 70                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 6                     ;       ;
; M10K blocks                                                 ; 397 / 397             ; 100 % ;
; Total MLAB memory bits                                      ; 5,632                 ;       ;
; Total block memory bits                                     ; 3,201,152 / 4,065,280 ; 79 %  ;
; Total block memory implementation bits                      ; 4,065,280 / 4,065,280 ; 100 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global clocks                                               ; 5 / 16                ; 31 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 1 / 1                 ; 100 % ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 8.7% / 8.5% / 9.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 41.6% / 43.9% / 34.7% ;       ;
; Maximum fan-out                                             ; 6182                  ;       ;
; Highest non-global fan-out                                  ; 6182                  ;       ;
; Total fan-out                                               ; 54870                 ;       ;
; Average fan-out                                             ; 4.64                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                     ;
+-------------------------------------------------------------+-----------------------+-------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; flash:flash_inst  ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3775 / 32070 ( 12 % ) ; 0 / 32070 ( 0 % ) ; 90 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3775                  ; 0                 ; 90                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3975 / 32070 ( 12 % ) ; 0 / 32070 ( 0 % ) ; 99 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1333                  ; 0                 ; 28                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1696                  ; 0                 ; 51                   ; 0                              ;
;         [c] ALMs used for registers                         ; 726                   ; 0                 ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 220                   ; 0                 ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 245 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % ) ; 10 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % ) ; 1 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                 ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ; 0                 ; 1                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 42                    ; 0                 ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                 ; 0                    ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low               ; Low                  ; Low                            ;
;                                                             ;                       ;                   ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 558 / 3207 ( 17 % )   ; 0 / 3207 ( 0 % )  ; 18 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 536                   ; 0                 ; 18                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 22                    ; 0                 ; 0                    ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 5314                  ; 0                 ; 140                  ; 0                              ;
;     -- 7 input functions                                    ; 81                    ; 0                 ; 3                    ; 0                              ;
;     -- 6 input functions                                    ; 1047                  ; 0                 ; 25                   ; 0                              ;
;     -- 5 input functions                                    ; 881                   ; 0                 ; 27                   ; 0                              ;
;     -- 4 input functions                                    ; 841                   ; 0                 ; 17                   ; 0                              ;
;     -- <=3 input functions                                  ; 2288                  ; 0                 ; 68                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 784                   ; 0                 ; 19                   ; 0                              ;
; Memory ALUT usage                                           ; 176                   ; 0                 ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                 ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 176                   ; 0                 ; 0                    ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                 ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                   ;                      ;                                ;
;         -- Primary logic registers                          ; 4117 / 64140 ( 6 % )  ; 0 / 64140 ( 0 % ) ; 95 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 329 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % ) ; 7 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                   ;                      ;                                ;
;         -- Design implementation registers                  ; 4154                  ; 0                 ; 95                   ; 0                              ;
;         -- Routing optimization registers                   ; 292                   ; 0                 ; 7                    ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
;                                                             ;                       ;                   ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                 ; 0                    ; 0                              ;
; I/O pins                                                    ; 211                   ; 0                 ; 0                    ; 6                              ;
; I/O registers                                               ; 70                    ; 0                 ; 0                    ; 0                              ;
; Total block memory bits                                     ; 3201152               ; 0                 ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 4065280               ; 0                 ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )     ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 397 / 397 ( 100 % )   ; 0 / 397 ( 0 % )   ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )        ; 0 / 87 ( 0 % )    ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; ASMI block                                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )     ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )   ; 0 / 116 ( 0 % )      ; 5 / 116 ( 4 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )   ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 38 / 400 ( 9 % )      ; 0 / 400 ( 0 % )   ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )   ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )     ; 0 / 6 ( 0 % )        ; 3 / 6 ( 50 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )    ; 0 / 54 ( 0 % )       ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )     ; 0 / 6 ( 0 % )        ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )     ; 0 / 6 ( 0 % )        ; 3 / 6 ( 50 % )                 ;
;                                                             ;                       ;                   ;                      ;                                ;
; Connections                                                 ;                       ;                   ;                      ;                                ;
;     -- Input Connections                                    ; 6151                  ; 0                 ; 156                  ; 6                              ;
;     -- Registered Input Connections                         ; 4692                  ; 0                 ; 109                  ; 0                              ;
;     -- Output Connections                                   ; 107                   ; 0                 ; 293                  ; 5913                           ;
;     -- Registered Output Connections                        ; 9                     ; 0                 ; 292                  ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Internal Connections                                        ;                       ;                   ;                      ;                                ;
;     -- Total Connections                                    ; 65956                 ; 0                 ; 1180                 ; 6046                           ;
;     -- Registered Connections                               ; 40623                 ; 0                 ; 880                  ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; External Connections                                        ;                       ;                   ;                      ;                                ;
;     -- Top                                                  ; 178                   ; 0                 ; 304                  ; 5776                           ;
;     -- flash:flash_inst                                     ; 0                     ; 0                 ; 0                    ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 304                   ; 0                 ; 2                    ; 143                            ;
;     -- hard_block:auto_generated_inst                       ; 5776                  ; 0                 ; 143                  ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Partition Interface                                         ;                       ;                   ;                      ;                                ;
;     -- Input Ports                                          ; 86                    ; 0                 ; 95                   ; 13                             ;
;     -- Output Ports                                         ; 121                   ; 0                 ; 113                  ; 17                             ;
;     -- Bidir Ports                                          ; 89                    ; 0                 ; 0                    ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Registered Ports                                            ;                       ;                   ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                 ; 2                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                 ; 62                   ; 0                              ;
;                                                             ;                       ;                   ;                      ;                                ;
; Port Connectivity                                           ;                       ;                   ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                 ; 3                    ; 2                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                 ; 35                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                 ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                 ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                 ; 73                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                 ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                 ; 78                   ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                 ; 79                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT  ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCLRCK ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_BCLK    ; H7    ; 8A       ; 16           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_DACLRCK ; H8    ; 8A       ; 24           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50   ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50    ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2668                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]      ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 169                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]      ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]      ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]      ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 285                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]       ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]       ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]       ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]       ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]       ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]       ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]       ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]       ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]       ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]       ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_3[20]    ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F10   ; 8A       ; 6            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                           ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_15                                                                              ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                               ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                               ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                               ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                               ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                               ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe                                                                                            ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_14                                                                              ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_13                                                                              ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_12                                                                              ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_11                                                                              ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_10                                                                              ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                               ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                               ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                               ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                               ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|i2c_sdata~2 (inverted)                                                                    ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[0]     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[10]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[11]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[12]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[13]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[14]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[15]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[16]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[17]    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[18]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[19]    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[1]     ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[20]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[21]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[22]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[23]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[24]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[25]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[26]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[27]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[28]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[29]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[2]     ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[30]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[31]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[32]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[33]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[34]    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[35]    ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[3]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[4]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[5]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[6]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[7]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8 (inverted) ;
; GPIO_1[8]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; GPIO_1[9]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 11 / 32 ( 34 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 37 / 80 ( 46 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                  ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; GPIO_3[20]                      ; output ; 2.5 V        ;           ; Column I/O   ; N               ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; VGA_HS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; VGA_VS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0                       ;        ;              ;           ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; RREF                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A       ; GND+                            ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; AUD_BCLK                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; AUD_DACLRCK                     ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; AUD_ADCLRCK                     ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                            ;                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                        ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                             ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                   ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                   ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                   ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                                                                           ; 20                         ;
;     -- N Counter                                                                                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                  ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                             ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                  ;                            ;
;         -- NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                      ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; Off                        ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                   ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                                                              ; 1                          ;
;         -- NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                      ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; Off                        ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                 ; 306.000000 degrees         ;
;             -- C Counter                                                                                                                                                   ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 4                          ;
;             -- C Counter PRST                                                                                                                                              ; 9                          ;
;                                                                                                                                                                            ;                            ;
; Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                      ;                            ;
;     -- PLL Type                                                                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                        ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                             ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                   ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                   ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                   ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                                                                           ; 12                         ;
;     -- N Counter                                                                                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                  ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                             ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                  ;                            ;
;         -- Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                       ;                            ;
;             -- Output Clock Frequency                                                                                                                                      ; 30.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; Off                        ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                   ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                                                              ; 1                          ;
;                                                                                                                                                                            ;                            ;
; sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL                                            ;                            ;
;     -- PLL Type                                                                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                        ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                             ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                             ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                           ; 27.000039 MHz              ;
;     -- Reference Clock Sourced by                                                                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                   ; 378.000546 MHz             ;
;     -- PLL Operation Mode                                                                                                                                                  ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                                   ; 21.428572 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                   ; 57.142857 MHz              ;
;     -- PLL Enable                                                                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                                                                           ; 28                         ;
;     -- N Counter                                                                                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                  ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                             ; CLOCK2_50~input            ;
;             -- CLKIN(1) source                                                                                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                  ;                            ;
;         -- sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER                             ;                            ;
;             -- Output Clock Frequency                                                                                                                                      ; 12.193566 MHz              ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X89_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; On                         ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                   ; 31                         ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                                                              ; 1                          ;
;                                                                                                                                                                            ;                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                  ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SOC_NIOS                                                                                                               ; 3653.5 (22.2)        ; 4072.0 (25.6)                    ; 463.5 (3.4)                                       ; 45.0 (0.0)                       ; 220.0 (0.0)          ; 5278 (40)           ; 4548 (1)                  ; 70 (70)       ; 3201152           ; 397   ; 2          ; 217  ; 0            ; |DE1_SOC_NIOS                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |Graphics_and_Video_Controller:inst4|                                                                                    ; 465.2 (0.0)          ; 521.0 (0.0)                      ; 65.8 (0.0)                                        ; 10.0 (0.0)                       ; 60.0 (0.0)           ; 523 (0)             ; 185 (0)                   ; 0 (0)         ; 3145728           ; 384   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |ColourPallette_2PortRam:inst3|                                                                                       ; 78.0 (0.0)           ; 84.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 30 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                  ; 78.0 (0.0)           ; 84.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 30 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_b634:auto_generated|                                                                                ; 78.0 (78.0)          ; 84.0 (84.0)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 60.0 (60.0)          ; 30 (30)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated                                                                                                                                                                                                                                                                                               ; work         ;
;       |GraphicsController:inst4|                                                                                            ; 156.4 (156.4)        ; 193.5 (193.5)                    ; 42.8 (42.8)                                       ; 5.7 (5.7)                        ; 0.0 (0.0)            ; 168 (168)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsController:inst4                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |GraphicsFrameBufferMemory:inst1|                                                                                     ; 71.7 (0.0)           ; 72.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 10 (0)                    ; 0 (0)         ; 3145728           ; 384   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |VideoRamFrameBuffer:inst10|                                                                                       ; 23.9 (0.0)           ; 24.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 5 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                               ; 23.9 (0.0)           ; 24.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 5 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_rv14:auto_generated|                                                                             ; 23.9 (1.9)           ; 24.2 (2.5)                       ; 0.7 (0.8)                                         ; 0.4 (0.2)                        ; 0.0 (0.0)            ; 42 (0)              ; 5 (5)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;                   |decode_sma:decode3|                                                                                      ; 21.8 (21.8)          ; 21.7 (21.7)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3                                                                                                                                                                                                                                               ; work         ;
;          |VideoRamFrameBuffer:inst11|                                                                                       ; 47.8 (0.0)           ; 48.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 5 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                               ; 47.8 (0.0)           ; 48.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 5 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_rv14:auto_generated|                                                                             ; 47.8 (1.7)           ; 48.5 (2.0)                       ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 5 (5)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;                   |decode_l2a:rden_decode_a|                                                                                ; 16.2 (16.2)          ; 17.0 (17.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a                                                                                                                                                                                                                                         ; work         ;
;                   |decode_l2a:rden_decode_b|                                                                                ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b                                                                                                                                                                                                                                         ; work         ;
;                   |decode_sma:decode3|                                                                                      ; 15.2 (15.2)          ; 15.3 (15.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3                                                                                                                                                                                                                                               ; work         ;
;       |LCD_Controller:inst9|                                                                                                ; 32.5 (32.5)          ; 46.7 (46.7)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|LCD_Controller:inst9                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |PLL30Mhz:inst6|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6                                                                                                                                                                                                                                                                                                                                                                             ; pll30mhz     ;
;          |PLL30Mhz_0002:pll30mhz_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst                                                                                                                                                                                                                                                                                                                                                 ; PLL30Mhz     ;
;             |altera_pll:altera_pll_i|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |VGADataMux:inst|                                                                                                     ; 126.6 (126.6)        ; 124.2 (124.2)                    ; 1.5 (1.5)                                         ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 126 (126)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|VGADataMux:inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |HexDisplays:inst1|                                                                                                      ; 14.0 (0.0)           ; 14.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|HexDisplays:inst1                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |HexTo7SegmentDisplay:inst11|                                                                                         ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|HexDisplays:inst1|HexTo7SegmentDisplay:inst11                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |HexTo7SegmentDisplay:inst12|                                                                                         ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|HexDisplays:inst1|HexTo7SegmentDisplay:inst12                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |HexTo7SegmentDisplay:inst14|                                                                                         ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|HexDisplays:inst1|HexTo7SegmentDisplay:inst14                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |NIOS_II_SYSTEM:inst3|                                                                                                   ; 1812.4 (0.0)         ; 2066.8 (0.0)                     ; 283.5 (0.0)                                       ; 29.1 (0.0)                       ; 0.0 (0.0)            ; 2827 (0)            ; 2920 (0)                  ; 0 (0)         ; 47232             ; 11    ; 2          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |nios_system:NiosII|                                                                                                  ; 1812.4 (0.0)         ; 2066.8 (0.0)                     ; 283.5 (0.0)                                       ; 29.1 (0.0)                       ; 0.0 (0.0)            ; 2827 (0)            ; 2920 (0)                  ; 0 (0)         ; 47232             ; 11    ; 2          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII                                                                                                                                                                                                                                                                                                                                                                                        ; nios_system  ;
;          |altera_irq_clock_crosser:irq_synchronizer|                                                                        ; 0.3 (0.0)            ; 1.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |altera_std_synchronizer_bundle:sync|                                                                           ; 0.3 (0.0)            ; 1.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                          ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_reset_controller:rst_controller|                                                                           ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                 ; nios_system  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                      ; nios_system  ;
;          |altera_reset_controller:rst_controller_002|                                                                       ; 0.3 (0.3)            ; 1.8 (0.3)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                             ; nios_system  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                  ; nios_system  ;
;          |nios_system_HEX0_1:hex0_1|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_HEX0_1:hex0_1                                                                                                                                                                                                                                                                                                                                                              ; nios_system  ;
;          |nios_system_HEX0_1:hex2_3|                                                                                        ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_HEX0_1:hex2_3                                                                                                                                                                                                                                                                                                                                                              ; nios_system  ;
;          |nios_system_HEX0_1:hex4_5|                                                                                        ; 3.8 (3.8)            ; 5.1 (5.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_HEX0_1:hex4_5                                                                                                                                                                                                                                                                                                                                                              ; nios_system  ;
;          |nios_system_PushButtons:pushbuttons|                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_PushButtons:pushbuttons                                                                                                                                                                                                                                                                                                                                                    ; nios_system  ;
;          |nios_system_character_lcd_0:character_lcd_0|                                                                      ; 69.8 (13.3)          ; 77.8 (12.8)                      ; 11.0 (0.0)                                        ; 3.0 (0.4)                        ; 0.0 (0.0)            ; 130 (25)            ; 121 (20)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0                                                                                                                                                                                                                                                                                                                                            ; nios_system  ;
;             |altera_up_character_lcd_communication:Char_LCD_Comm|                                                           ; 20.3 (20.3)          ; 28.1 (28.1)                      ; 8.2 (8.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 37 (37)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm                                                                                                                                                                                                                                                                                        ; nios_system  ;
;             |altera_up_character_lcd_initialization:Char_LCD_Init|                                                          ; 36.2 (36.2)          ; 36.9 (36.9)                      ; 2.8 (2.8)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 68 (68)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init                                                                                                                                                                                                                                                                                       ; nios_system  ;
;          |nios_system_clocks:clocks|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks                                                                                                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |nios_system_clocks_sys_pll:sys_pll|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                                           ; nios_system  ;
;                |altera_pll:altera_pll_i|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                   ; work         ;
;          |nios_system_jtag_uart_0:jtag_uart_0|                                                                              ; 60.5 (14.6)          ; 79.1 (16.9)                      ; 18.6 (2.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (34)            ; 108 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|                                                   ; 21.5 (21.5)          ; 37.0 (37.0)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                        ; work         ;
;             |nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|                                         ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                              ; nios_system  ;
;                |scfifo:rfifo|                                                                                               ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; work         ;
;                   |scfifo_3291:auto_generated|                                                                              ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                      |a_dpfifo_a891:dpfifo|                                                                                 ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                 ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                           ; 6.3 (3.3)            ; 6.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work         ;
;                            |cntr_vg7:count_usedw|                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                    ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                           ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                 ; work         ;
;                         |dpram_7s81:FIFOram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                              ; work         ;
;                            |altsyncram_b8s1:altsyncram1|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                  ; work         ;
;             |nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|                                         ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                              ; nios_system  ;
;                |scfifo:wfifo|                                                                                               ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; work         ;
;                   |scfifo_3291:auto_generated|                                                                              ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                      |a_dpfifo_a891:dpfifo|                                                                                 ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                 ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                           ; 6.1 (3.1)            ; 6.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work         ;
;                            |cntr_vg7:count_usedw|                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                    ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                           ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                 ; work         ;
;                         |dpram_7s81:FIFOram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                              ; work         ;
;                            |altsyncram_b8s1:altsyncram1|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                  ; work         ;
;          |nios_system_leds:leds|                                                                                            ; 3.3 (3.3)            ; 6.1 (6.1)                        ; 2.9 (2.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_leds:leds                                                                                                                                                                                                                                                                                                                                                                  ; nios_system  ;
;          |nios_system_mm_interconnect_0:mm_interconnect_0|                                                                  ; 434.9 (0.0)          ; 518.2 (0.0)                      ; 86.7 (0.0)                                        ; 3.4 (0.0)                        ; 0.0 (0.0)            ; 744 (0)             ; 719 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                        ; nios_system  ;
;             |altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|                                         ; 6.3 (6.3)            ; 6.4 (6.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; nios_system  ;
;             |altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|                                                                ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|                                                                ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                          ; 15.3 (15.3)          ; 23.2 (23.2)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; nios_system  ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                            ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; nios_system  ;
;             |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                  ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; nios_system  ;
;             |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                           ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|                                                           ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                               ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                        ; nios_system  ;
;                |altsyncram:mem_rtl_0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_40n1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                 ; 35.5 (35.5)          ; 36.0 (36.0)                      ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 30 (30)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; nios_system  ;
;             |altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|                                                            ; 9.5 (9.5)            ; 13.3 (13.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                     ; nios_system  ;
;             |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                              ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; nios_system  ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; nios_system  ;
;             |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                               ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; nios_system  ;
;             |altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|                                    ; 4.9 (4.9)            ; 5.3 (5.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; nios_system  ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                              ; 4.7 (0.0)            ; 15.5 (0.0)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                       ; nios_system  ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4.7 (4.0)            ; 15.5 (14.4)                      ; 10.9 (10.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                              ; nios_system  ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                               ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                               ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                          ; 5.1 (0.0)            ; 9.9 (0.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                   ; nios_system  ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5.1 (4.0)            ; 9.9 (8.6)                        ; 4.8 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                          ; nios_system  ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                           ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                           ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                          ; 17.4 (0.0)           ; 21.8 (0.0)                       ; 4.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                   ; nios_system  ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 17.4 (16.4)          ; 21.8 (20.3)                      ; 4.6 (4.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                          ; nios_system  ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                           ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                           ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                          ; 9.8 (0.0)            ; 10.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                   ; nios_system  ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 9.8 (8.7)            ; 10.7 (9.7)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 26 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                          ; nios_system  ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                           ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                           ; work         ;
;             |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                           ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|                                              ; 6.0 (2.8)            ; 6.2 (2.8)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent                                                                                                                                                                                                                                                                       ; nios_system  ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_merlin_slave_agent:hex0_1_s1_agent|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_1_s1_agent                                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |altera_merlin_slave_agent:hex2_3_s1_agent|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_3_s1_agent                                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |altera_merlin_slave_agent:hex4_5_s1_agent|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_5_s1_agent                                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                          ; nios_system  ;
;             |altera_merlin_slave_agent:leds_s1_agent|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                ; nios_system  ;
;             |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_merlin_slave_agent:pushbuttons_s1_agent|                                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent                                                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_merlin_slave_agent:sdram_s1_agent|                                                                      ; 8.3 (5.0)            ; 9.2 (6.0)                        ; 0.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (11)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                               ; nios_system  ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                 ; nios_system  ;
;             |altera_merlin_slave_agent:switches_s1_agent|                                                                   ; 1.6 (1.1)            ; 1.8 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                                            ; nios_system  ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                              ; nios_system  ;
;             |altera_merlin_slave_agent:timer_0_s1_agent|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                             ; nios_system  ;
;             |altera_merlin_slave_agent:timer_1_s1_agent|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                                                             ; nios_system  ;
;             |altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|                                         ; 3.7 (1.7)            ; 3.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent                                                                                                                                                                                                                                                                  ; nios_system  ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|                                    ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator                                                                                                                                                                                                                                                             ; nios_system  ;
;             |altera_merlin_slave_translator:hex0_1_s1_translator|                                                           ; 4.9 (4.9)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_1_s1_translator                                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_merlin_slave_translator:hex2_3_s1_translator|                                                           ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_3_s1_translator                                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_merlin_slave_translator:hex4_5_s1_translator|                                                           ; 5.5 (5.5)            ; 5.9 (5.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator                                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                       ; 7.3 (7.3)            ; 7.9 (7.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                ; nios_system  ;
;             |altera_merlin_slave_translator:leds_s1_translator|                                                             ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                      ; nios_system  ;
;             |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                      ; 4.6 (4.6)            ; 13.2 (13.2)                      ; 8.8 (8.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                               ; nios_system  ;
;             |altera_merlin_slave_translator:pushbuttons_s1_translator|                                                      ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator                                                                                                                                                                                                                                                                               ; nios_system  ;
;             |altera_merlin_slave_translator:switches_s1_translator|                                                         ; 1.6 (1.6)            ; 5.6 (5.6)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                  ; nios_system  ;
;             |altera_merlin_slave_translator:timer_0_s1_translator|                                                          ; 6.9 (6.9)            ; 8.4 (8.4)                        ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                   ; nios_system  ;
;             |altera_merlin_slave_translator:timer_1_s1_translator|                                                          ; 5.9 (5.9)            ; 7.9 (7.9)                        ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                                   ; nios_system  ;
;             |altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator|                               ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator                                                                                                                                                                                                                                                        ; nios_system  ;
;             |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                         ; 6.1 (6.1)            ; 6.7 (6.7)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                                  ; nios_system  ;
;             |altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|                                ; 13.8 (13.8)          ; 18.5 (18.5)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|                                ; 12.8 (12.8)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 29 (29)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter                                                                                                                                                                                                                                                         ; nios_system  ;
;             |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                        ; 24.5 (24.5)          ; 24.3 (24.3)                      ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 46 (46)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                 ; nios_system  ;
;             |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                        ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                 ; nios_system  ;
;             |altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|                           ; 9.7 (9.7)            ; 21.8 (21.8)                      ; 12.1 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                                                    ; nios_system  ;
;             |altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|                           ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter                                                                                                                                                                                                                                                    ; nios_system  ;
;             |nios_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                             ; 11.6 (11.6)          ; 12.8 (12.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                      ; nios_system  ;
;             |nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                     ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                         ; 17.8 (15.2)          ; 18.2 (15.6)                      ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                  ; nios_system  ;
;                |altera_merlin_arbitrator:arb|                                                                               ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; nios_system  ;
;             |nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                         ; 17.5 (15.5)          ; 17.4 (15.1)                      ; 0.4 (0.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 53 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                                                                  ; nios_system  ;
;                |altera_merlin_arbitrator:arb|                                                                               ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; nios_system  ;
;             |nios_system_mm_interconnect_0_router:router|                                                                   ; 10.4 (10.4)          ; 12.6 (12.6)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                            ; nios_system  ;
;             |nios_system_mm_interconnect_0_router_001:router_001|                                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                    ; nios_system  ;
;             |nios_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |nios_system_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                                                              ; nios_system  ;
;             |nios_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                 ; 59.2 (59.2)          ; 68.0 (68.0)                      ; 9.8 (9.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 147 (147)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                          ; nios_system  ;
;             |nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                         ; 12.5 (12.5)          ; 13.2 (13.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                  ; nios_system  ;
;          |nios_system_nios2_qsys_0:nios2_qsys_0|                                                                            ; 922.2 (786.7)        ; 1031.9 (856.7)                   ; 131.1 (90.0)                                      ; 21.4 (19.9)                      ; 0.0 (0.0)            ; 1319 (1130)         ; 1396 (1112)               ; 0 (0)         ; 46080             ; 8     ; 2          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                  ; nios_system  ;
;             |nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data                                                                                                                                                                                                                                                                         ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                ; work         ;
;             |nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                                                           ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_3go1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3go1:auto_generated                                                                                                                                                                                                                  ; work         ;
;             |nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                                                        ; nios_system  ;
;                |altera_mult_add:the_altmult_add_part_1|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_ujt2:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                             ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work         ;
;                |altera_mult_add:the_altmult_add_part_2|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_0kt2:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                             ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work         ;
;             |nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|                                     ; 131.6 (31.5)         ; 171.2 (32.4)                     ; 41.2 (0.9)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 173 (12)            ; 284 (83)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                        ; nios_system  ;
;                |nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|  ; 43.4 (0.0)           ; 62.7 (0.0)                       ; 19.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                              ; nios_system  ;
;                   |nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk| ; 8.7 (7.9)            ; 22.9 (21.3)                      ; 14.3 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; nios_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|       ; 33.3 (32.8)          ; 38.3 (36.8)                      ; 5.5 (4.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck                                                            ; nios_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy|                                   ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy                                                                                        ; work         ;
;                |nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg|                    ; 5.6 (5.6)            ; 6.2 (6.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                ; nios_system  ;
;                |nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break|                      ; 0.6 (0.6)            ; 16.1 (16.1)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                  ; nios_system  ;
;                |nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|                      ; 4.9 (4.4)            ; 6.7 (5.4)                        ; 1.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                  ; nios_system  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; work         ;
;                |nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|                            ; 45.6 (45.6)          ; 47.2 (47.2)                      ; 2.7 (2.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 57 (57)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                        ; nios_system  ;
;                   |nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram                                                                                                   ; nios_system  ;
;                      |altsyncram:the_altsyncram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                         |altsyncram_2sf1:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2sf1:auto_generated                                          ; work         ;
;             |nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                         ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_26o1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_26o1:auto_generated                                                                                                                                                                                                ; work         ;
;             |nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                         ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_36o1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_36o1:auto_generated                                                                                                                                                                                                ; work         ;
;          |nios_system_sdram:sdram|                                                                                          ; 143.1 (107.4)        ; 154.3 (107.4)                    ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 237 (184)           ; 213 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                ; nios_system  ;
;             |nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|                                 ; 35.1 (35.1)          ; 46.8 (46.8)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module                                                                                                                                                                                                                                                                                  ; nios_system  ;
;          |nios_system_switches:switches|                                                                                    ; 5.0 (5.0)            ; 5.7 (5.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches                                                                                                                                                                                                                                                                                                                                                          ; nios_system  ;
;          |nios_system_timer_0:timer_0|                                                                                      ; 68.5 (68.5)          ; 75.0 (75.0)                      ; 6.8 (6.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 102 (102)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                            ; nios_system  ;
;          |nios_system_timer_0:timer_1|                                                                                      ; 67.3 (67.3)          ; 75.0 (75.0)                      ; 7.8 (7.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 106 (106)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                                            ; nios_system  ;
;          |nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|                                                    ; 24.1 (24.1)          ; 24.6 (24.6)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0                                                                                                                                                                                                                                                                                                                          ; nios_system  ;
;    |OnChipM68xxIO:inst|                                                                                                     ; 298.4 (0.0)          ; 360.3 (0.0)                      ; 62.3 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 490 (0)             ; 511 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |ACIA_6850:inst11|                                                                                                    ; 41.7 (6.0)           ; 58.7 (13.0)                      ; 17.0 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (7)              ; 108 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst11                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |ACIA_RX:RxDev|                                                                                                    ; 15.5 (15.5)          ; 24.5 (24.5)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |ACIA_TX:TxDev|                                                                                                    ; 20.2 (20.2)          ; 21.2 (21.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ACIA_6850:inst13|                                                                                                    ; 46.2 (10.1)          ; 61.2 (14.1)                      ; 15.0 (4.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (11)             ; 110 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst13                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |ACIA_RX:RxDev|                                                                                                    ; 15.8 (15.8)          ; 24.5 (24.5)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |ACIA_TX:TxDev|                                                                                                    ; 20.3 (20.3)          ; 22.6 (22.6)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ACIA_6850:inst2|                                                                                                     ; 45.8 (8.0)           ; 56.1 (11.7)                      ; 10.3 (3.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (7)              ; 107 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst2                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |ACIA_RX:RxDev|                                                                                                    ; 17.6 (17.6)          ; 22.7 (22.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |ACIA_TX:TxDev|                                                                                                    ; 20.3 (20.3)          ; 21.8 (21.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |ACIA_6850:inst8|                                                                                                     ; 45.9 (8.1)           ; 58.2 (12.7)                      ; 12.7 (4.6)                                        ; 0.4 (0.1)                        ; 0.0 (0.0)            ; 68 (9)              ; 114 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst8                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |ACIA_RX:RxDev|                                                                                                    ; 16.9 (16.9)          ; 24.1 (24.1)                      ; 7.6 (7.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |ACIA_TX:TxDev|                                                                                                    ; 20.9 (20.9)          ; 21.3 (21.3)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |ACIA_BaudRate_Generator:inst1|                                                                                       ; 28.2 (0.0)           ; 30.3 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |ACIA_Clock:inst|                                                                                                  ; 27.3 (27.3)          ; 29.0 (29.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |Register3Bit:inst3|                                                                                               ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |ACIA_BaudRate_Generator:inst10|                                                                                      ; 28.2 (0.0)           ; 29.7 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |ACIA_Clock:inst|                                                                                                  ; 27.3 (27.3)          ; 28.5 (28.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |Register3Bit:inst3|                                                                                               ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |ACIA_BaudRate_Generator:inst12|                                                                                      ; 28.2 (0.0)           ; 30.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |ACIA_Clock:inst|                                                                                                  ; 27.3 (27.3)          ; 29.7 (29.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|ACIA_Clock:inst                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |Register3Bit:inst3|                                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|Register3Bit:inst3                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |ACIA_BaudRate_Generator:inst14|                                                                                      ; 28.2 (0.0)           ; 30.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |ACIA_Clock:inst|                                                                                                  ; 27.3 (27.3)          ; 28.8 (28.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|ACIA_Clock:inst                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |Register3Bit:inst3|                                                                                               ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |M68xxIODecoder:inst|                                                                                                 ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|OnChipM68xxIO:inst|M68xxIODecoder:inst                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                       ; 82.2 (0.5)           ; 98.0 (0.5)                       ; 16.0 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 140 (1)             ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                         ; 81.7 (0.0)           ; 97.5 (0.0)                       ; 16.0 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 139 (0)             ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                              ; 81.7 (1.5)           ; 97.5 (3.5)                       ; 16.0 (2.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 139 (1)             ; 102 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                   ; 80.2 (0.0)           ; 94.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                   ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                               ; 80.2 (57.9)          ; 94.0 (67.2)                      ; 14.0 (9.5)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 138 (98)            ; 95 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                      ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                 ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                              ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                               ; 10.3 (10.3)          ; 15.2 (15.2)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                            ; altera_sld   ;
;    |sound:inst2|                                                                                                            ; 959.1 (166.7)        ; 986.0 (170.2)                    ; 32.2 (3.5)                                        ; 5.3 (0.0)                        ; 160.0 (0.0)          ; 1216 (286)          ; 829 (133)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |audio_and_video_config:cfg|                                                                                          ; 69.5 (3.7)           ; 73.5 (4.0)                       ; 4.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (2)             ; 65 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_and_video_config:cfg                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |Altera_UP_I2C:I2C_Controller|                                                                                     ; 15.6 (15.6)          ; 15.9 (15.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|                                                                 ; 41.8 (41.8)          ; 44.6 (44.6)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|                                                            ; 8.5 (8.5)            ; 9.0 (9.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |audio_codec:codec|                                                                                                   ; 285.5 (3.2)          ; 289.5 (4.0)                      ; 9.0 (0.8)                                         ; 5.0 (0.0)                        ; 160.0 (0.0)          ; 192 (6)             ; 134 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                              ; 281.3 (23.3)         ; 283.9 (22.8)                     ; 7.6 (1.5)                                         ; 5.0 (2.0)                        ; 160.0 (0.0)          ; 186 (42)            ; 129 (34)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                               ; 129.6 (0.0)          ; 129.4 (0.0)                      ; 1.7 (0.0)                                         ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 72 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                                                              ; work         ;
;                |scfifo:Sync_FIFO|                                                                                           ; 129.6 (0.0)          ; 129.4 (0.0)                      ; 1.7 (0.0)                                         ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 72 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                             ; work         ;
;                   |scfifo_9ba1:auto_generated|                                                                              ; 129.6 (0.0)          ; 129.4 (0.0)                      ; 1.7 (0.0)                                         ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 72 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                 ; 129.6 (13.6)         ; 129.4 (14.1)                     ; 1.7 (0.7)                                         ; 1.8 (0.3)                        ; 80.0 (0.0)           ; 72 (26)             ; 47 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                             ; work         ;
;                         |altsyncram_1oe1:FIFOram|                                                                           ; 104.5 (104.5)        ; 103.7 (103.7)                    ; 0.8 (0.8)                                         ; 1.5 (1.5)                        ; 80.0 (80.0)          ; 24 (24)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram                                                                                                                                                                                                     ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                         ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                   ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                      ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                              ; 128.4 (0.0)          ; 131.7 (0.0)                      ; 4.4 (0.0)                                         ; 1.2 (0.0)                        ; 80.0 (0.0)           ; 72 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                                                             ; work         ;
;                |scfifo:Sync_FIFO|                                                                                           ; 128.4 (0.0)          ; 131.7 (0.0)                      ; 4.4 (0.0)                                         ; 1.2 (0.0)                        ; 80.0 (0.0)           ; 72 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                            ; work         ;
;                   |scfifo_9ba1:auto_generated|                                                                              ; 128.4 (0.0)          ; 131.7 (0.0)                      ; 4.4 (0.0)                                         ; 1.2 (0.0)                        ; 80.0 (0.0)           ; 72 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                 ; 128.4 (12.8)         ; 131.7 (14.5)                     ; 4.4 (1.7)                                         ; 1.2 (0.0)                        ; 80.0 (0.0)           ; 72 (26)             ; 48 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                            ; work         ;
;                         |altsyncram_1oe1:FIFOram|                                                                           ; 104.5 (104.5)        ; 105.5 (105.5)                    ; 2.2 (2.2)                                         ; 1.2 (1.2)                        ; 80.0 (80.0)          ; 24 (24)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram                                                                                                                                                                                                    ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                        ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                   ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                            ; work         ;
;                         |cntr_u27:usedw_counter|                                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                     ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |clock_generator:my_clock_gen|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|clock_generator:my_clock_gen                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altpll:DE_Clock_Generator_Audio|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |altpll_1uu1:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |flash:flash_inst|                                                                                                    ; 401.5 (14.3)         ; 410.7 (14.3)                     ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 596 (48)            ; 452 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altera_epcq_controller_wrapper:epcq_controller_0|                                                                 ; 386.2 (0.0)          ; 395.2 (0.0)                      ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 547 (0)             ; 449 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0                                                                                                                                                                                                                                                                                                                                                  ; flash        ;
;             |altera_asmi_parallel:asmi_parallel_inst|                                                                       ; 185.7 (0.0)          ; 192.0 (0.0)                      ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 200 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst                                                                                                                                                                                                                                                                                                          ; flash        ;
;                |flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|                     ; 185.7 (135.7)        ; 192.0 (141.2)                    ; 6.3 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (190)           ; 200 (128)                 ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel                                                                                                                                                                                                                   ; flash        ;
;                   |a_graycounter:addbyte_cntr|                                                                              ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr                                                                                                                                                                                        ; work         ;
;                      |a_graycounter_rng:auto_generated|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated                                                                                                                                                       ; work         ;
;                   |a_graycounter:gen_cntr|                                                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr                                                                                                                                                                                            ; work         ;
;                      |a_graycounter_rng:auto_generated|                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated                                                                                                                                                           ; work         ;
;                   |a_graycounter:spstage_cntr|                                                                              ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr                                                                                                                                                                                        ; work         ;
;                      |a_graycounter_qng:auto_generated|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated                                                                                                                                                       ; work         ;
;                   |a_graycounter:stage_cntr|                                                                                ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr                                                                                                                                                                                          ; work         ;
;                      |a_graycounter_qng:auto_generated|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated                                                                                                                                                         ; work         ;
;                   |a_graycounter:wrstage_cntr|                                                                              ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr                                                                                                                                                                                        ; work         ;
;                      |a_graycounter_qng:auto_generated|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated                                                                                                                                                       ; work         ;
;                   |lpm_compare:cmpr5|                                                                                       ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr5                                                                                                                                                                                                 ; work         ;
;                      |cmpr_phd:auto_generated|                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr5|cmpr_phd:auto_generated                                                                                                                                                                         ; work         ;
;                   |lpm_compare:cmpr6|                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr6                                                                                                                                                                                                 ; work         ;
;                      |cmpr_phd:auto_generated|                                                                              ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr6|cmpr_phd:auto_generated                                                                                                                                                                         ; work         ;
;                   |lpm_counter:pgwr_data_cntr|                                                                              ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr                                                                                                                                                                                        ; work         ;
;                      |cntr_33j:auto_generated|                                                                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated                                                                                                                                                                ; work         ;
;                   |lpm_counter:pgwr_read_cntr|                                                                              ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr                                                                                                                                                                                        ; work         ;
;                      |cntr_33j:auto_generated|                                                                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated                                                                                                                                                                ; work         ;
;                   |scfifo:scfifo4|                                                                                          ; 26.5 (0.0)           ; 27.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 29 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4                                                                                                                                                                                                    ; work         ;
;                      |scfifo_jks:auto_generated|                                                                            ; 26.5 (0.0)           ; 27.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 29 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated                                                                                                                                                                          ; work         ;
;                         |a_dpfifo_qh21:dpfifo|                                                                              ; 26.5 (6.0)           ; 27.5 (6.5)                       ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (11)             ; 29 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo                                                                                                                                                     ; work         ;
;                            |a_fefifo_48e:fifo_state|                                                                        ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (8)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state                                                                                                                             ; work         ;
;                               |cntr_2h7:count_usedw|                                                                        ; 5.2 (5.2)            ; 5.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw                                                                                                        ; work         ;
;                            |cntr_mgb:rd_ptr_count|                                                                          ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count                                                                                                                               ; work         ;
;                            |cntr_mgb:wr_ptr|                                                                                ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr                                                                                                                                     ; work         ;
;                            |dpram_8t31:FIFOram|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram                                                                                                                                  ; work         ;
;                               |altsyncram_c7q1:altsyncram1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1                                                                                                      ; work         ;
;             |altera_epcq_controller_core:epcq_controller_inst|                                                              ; 200.5 (0.0)          ; 203.2 (0.0)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 264 (0)             ; 249 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst                                                                                                                                                                                                                                                                                                 ; flash        ;
;                |altera_epcq_controller_arb:altera_epcq_controller_core|                                                     ; 200.5 (58.0)         ; 203.2 (58.0)                     ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 264 (59)            ; 249 (70)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core                                                                                                                                                                                                                                          ; flash        ;
;                   |altera_epcq_controller:controller|                                                                       ; 141.9 (141.9)        ; 145.1 (145.1)                    ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 205 (205)           ; 179 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller                                                                                                                                                                                                        ; flash        ;
;          |altera_reset_controller:rst_controller|                                                                           ; 0.3 (0.0)            ; 1.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                            ; flash        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                 ; flash        ;
;       |s_memory2:u0|                                                                                                        ; 35.9 (0.0)           ; 42.2 (0.0)                       ; 6.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 45 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|s_memory2:u0                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                  ; 35.9 (0.0)           ; 42.2 (0.0)                       ; 6.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 45 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|s_memory2:u0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_81q1:auto_generated|                                                                                ; 35.9 (0.0)           ; 42.2 (0.0)                       ; 6.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 45 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_2ig2:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|altsyncram_2ig2:altsyncram1                                                                                                                                                                                                                                                                                                            ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                  ; 35.9 (26.6)          ; 42.2 (29.5)                      ; 6.5 (3.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 40 (24)             ; 45 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                      ; 9.3 (9.3)            ; 12.7 (12.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_NIOS|sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; DRAM_CLK      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_3[20]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]     ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]     ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]     ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]     ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]     ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]     ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]     ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]     ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; GPIO_1[34]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]    ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]    ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; AUD_ADCLRCK                                                                                                                                                                                                                                          ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                           ;                   ;         ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxDatDel0                                                                                                                                                                                   ; 0                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxDatEdge~0                                                                                                                                                                                 ; 0                 ; 0       ;
; GPIO_0[10]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[7]                                                                                           ; 1                 ; 0       ;
; GPIO_1[6]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[6]~feeder                                                                                    ; 0                 ; 0       ;
; GPIO_1[5]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[5]                                                                                           ; 1                 ; 0       ;
; GPIO_1[4]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[4]~feeder                                                                                    ; 0                 ; 0       ;
; GPIO_1[3]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[3]                                                                                           ; 0                 ; 0       ;
; GPIO_1[2]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[2]~feeder                                                                                    ; 0                 ; 0       ;
; GPIO_1[1]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[1]~feeder                                                                                    ; 1                 ; 0       ;
; GPIO_1[0]                                                                                                                                                                                                                                            ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[0]~feeder                                                                                    ; 1                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                          ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[15]                                                                                                                                                                   ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                          ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[14]                                                                                                                                                                   ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                          ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[13]                                                                                                                                                                   ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                          ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[12]                                                                                                                                                                   ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                          ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[11]                                                                                                                                                                   ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                          ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[10]                                                                                                                                                                   ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[9]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[8]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[7]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[6]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[5]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[4]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[3]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[2]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[1]                                                                                                                                                                    ; 0                 ; 7       ;
; DRAM_DQ[0]                                                                                                                                                                                                                                           ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|za_data[0]                                                                                                                                                                    ; 0                 ; 7       ;
; GPIO_1[34]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                           ;                   ;         ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0                                                                                                                                                                                   ; 0                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge~0                                                                                                                                                                                 ; 0                 ; 0       ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                           ;                   ;         ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge~0                                                                                                                                                                                  ; 0                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel0~feeder                                                                                                                                                                             ; 0                 ; 0       ;
; GPIO_1[26]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                            ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                               ;                   ;         ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                         ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                             ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                              ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|num_bits_to_transfer[0]                                                                                                                                                                                ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                                                                ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                                  ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|done_dac_channel_sync                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff                             ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff                            ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|data[15]~0                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[14]~4                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~19                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|data[13]~8                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[12]~12                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|data[11]~16                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|data[10]~20                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|data[9]~24                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[8]~28                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[7]~32                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[6]~36                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[5]~40                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[4]~44                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[3]~48                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[2]~52                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[1]~56                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|data[0]~60                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|state[0]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|state[2]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|state[3]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|state[1]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|should_pause                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[0]~1                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[0]~2                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[1]~4                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[1]~5                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[2]~7                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[2]~8                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[3]~10                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[3]~11                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[4]~13                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[4]~14                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[5]~16                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[5]~17                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[6]~19                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[6]~20                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[7]~22                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[7]~23                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[8]~25                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[8]~26                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[9]~28                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[9]~29                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[10]~31                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[10]~32                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[11]~34                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[11]~35                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[12]~37                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[12]~38                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[13]~40                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[13]~41                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[14]~43                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[14]~44                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[15]~46                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[15]~47                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[16]~49                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[16]~50                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[17]~52                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[17]~53                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[18]~55                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[18]~56                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[19]~58                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[19]~59                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[20]~61                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[20]~62                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[21]~64                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[21]~65                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|flash_mem_address[17]~67                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~0                                                                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]~0                                                                                                                                 ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]~1                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]~2                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|samplenumber[1]~3                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sound:inst2|samplenumber[1]~4                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~12                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~14                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~16                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~17                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~19                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|write_s                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0                                ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0                               ; 0                 ; 0       ;
;      - sound:inst2|address[0]~1                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[19]~0                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[19]~1                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~20                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]~0                                                                                                                                                         ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]~1                                                                                                                                                          ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~21                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~1                                ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~1                               ; 0                 ; 0       ;
;      - sound:inst2|writedata_left[0]~0                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                        ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0                               ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~1                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                    ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                       ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0                              ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                              ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                   ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5                         ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6                         ; 0                 ; 0       ;
;      - sound:inst2|samplepair[31]~0                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sound:inst2|count[18]~3                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[18]~4                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~2                          ; 0                 ; 0       ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~1                         ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~13                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~14                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~15                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~16                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~17                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~18                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|data_to_transfer[2]~0                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sound:inst2|count[17]~6                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[17]~7                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_PushButtons:pushbuttons|read_mux_out[2]                                                                                                                                                   ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter~0                                                                                                                                 ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~19                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter~1                                                                                                                                 ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~20                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~0                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~1                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~2                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]~4                                                                                                                                         ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~21                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~6                                                                                                                                            ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~10                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|count[16]~9                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[16]~10                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~22                                                                                                                                    ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~12                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~13                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~14                                                                                                                                           ; 0                 ; 0       ;
;      - sound:inst2|count[15]~12                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[15]~13                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[14]~15                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[14]~16                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[13]~18                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[13]~19                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[12]~21                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[12]~22                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[11]~24                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[11]~25                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[10]~27                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[10]~28                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|count[9]~30                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[9]~31                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[8]~33                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[8]~34                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[7]~36                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[7]~37                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[6]~39                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[6]~40                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[5]~42                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[5]~43                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[4]~45                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[4]~46                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[3]~48                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[3]~49                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[2]~51                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[2]~52                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[1]~54                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[1]~55                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[0]~57                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|count[0]~58                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sound:inst2|flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                        ; 0                 ; 0       ;
;      - sound:inst2|flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                         ; 0                 ; 0       ;
;      - sound:inst2|flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                         ; 0                 ; 0       ;
;      - sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL                                                                                                               ; 0                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                               ;                   ;         ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|H_Data_on                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Data_on                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[4]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[9]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[8]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[7]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[6]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[5]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[3]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[2]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[1]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[0]                                                                                                                                                                    ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[7]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[0]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[3]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[2]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[1]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[9]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[6]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[5]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[4]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[8]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|H_Sync_out                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Sync_out                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteAddr[4]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[1]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[2]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[3]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[4]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[5]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[6]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[7]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[9]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[13]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[12]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[11]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[10]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[14]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPallette_WE_H                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteAddr[5]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[8]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteAddr[3]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteAddr[2]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteAddr[1]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteAddr[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[23]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[22]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[21]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[20]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[19]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[18]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[17]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[16]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|ColourPalletteData[15]                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[15]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[14]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[13]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[17]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[16]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[7]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[0]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[1]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[2]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[3]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[4]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[5]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[6]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[8]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[9]                                                                                                                                                               ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[10]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[11]                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[12]                                                                                                                                                              ; 1                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                             ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Clock                                                                                                                                                                              ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst2|Reset                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|CurrentState[3]                                                                                                                                                                  ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|CurrentState[2]                                                                                                                                                                  ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|CurrentState[1]                                                                                                                                                                  ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|CurrentState[0]                                                                                                                                                                  ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[7]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[0]                                                                                                                                                                        ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[1]                                                                                                                                                                        ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[2]                                                                                                                                                                        ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[3]                                                                                                                                                                        ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[4]                                                                                                                                                                        ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[5]                                                                                                                                                                        ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_UDS_Out_L                                                                                                                                                                   ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_RW_Out                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[0]                                                                                                                                                                  ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_LDS_Out_L                                                                                                                                                                   ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[1]                                                                                                                                                                  ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[10]                                                                                                                                                                 ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[11]                                                                                                                                                                 ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[12]                                                                                                                                                                 ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[13]                                                                                                                                                                 ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[6]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[5]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[4]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[3]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[2]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[1]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[0]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[15]                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[14]                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[13]                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[12]                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[11]                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[10]                                                                                                                                                                           ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[9]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[8]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[7]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[6]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[5]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[4]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[3]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[2]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[1]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[0]                                                                                                                                                                            ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst13|Reset                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[4]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[3]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[1]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[0]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[10]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[5]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[2]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[15]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[14]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[13]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[12]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[11]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[9]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[8]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[7]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[6]                                                                                                                                                                       ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|CommandWritten_H                                                                                                                                                                 ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[8]                                                                                                                                                                            ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[9]                                                                                                                                                                            ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst11|Reset                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_6850:inst8|Reset                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3|Q[2]                                                                                                                                                                      ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3|Q[1]                                                                                                                                                                      ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3|Q[0]                                                                                                                                                                      ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Idle_H                                                                                                                                                                           ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3|Q[2]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3|Q[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3|Q[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|Register3Bit:inst3|Q[2]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|Register3Bit:inst3|Q[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|Register3Bit:inst3|Q[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3|Q[2]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3|Q[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3|Q[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[0]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[1]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[2]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[8]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[9]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[3]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[4]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[6]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Column_out_sig[7]~DUPLICATE                                                                                                                                                          ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[8]~DUPLICATE                                                                                                                                                             ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[4]~DUPLICATE                                                                                                                                                              ; 1                 ; 0       ;
;      - Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[1]~DUPLICATE                                                                                                                                                             ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|Register3Bit:inst3|Q[1]~DUPLICATE                                                                                                                                                            ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|Register3Bit:inst3|Q[2]~DUPLICATE                                                                                                                                                           ; 1                 ; 0       ;
;      - OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|Register3Bit:inst3|Q[2]~DUPLICATE                                                                                                                                                           ; 1                 ; 0       ;
; CLOCK2_50                                                                                                                                                                                                                                            ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[4]                                                                                                                                                         ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[5]                                                                                                                                                         ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[6]                                                                                                                                                         ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[7]                                                                                                                                                         ; 0                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[9]                                                                                                                                                         ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~0                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[8]                                                                                                                                                         ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~1                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[3]                                                                                                                                                         ; 1                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Equal1~1                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[0]                                                                                                                                                         ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Selector95~1                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - sound:inst2|Equal1~2                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[2]                                                                                                                                                         ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                ;                   ;         ;
;      - sound:inst2|Selector95~1                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sound:inst2|Equal1~2                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_switches:switches|read_mux_out[1]                                                                                                                                                         ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                               ;                   ;         ;
;      - sound:inst2|should_pause                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_PushButtons:pushbuttons|read_mux_out[0]                                                                                                                                                   ; 1                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                                                                                                          ;                   ;         ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk~feeder                                                                                                                                             ; 1                 ; 0       ;
; AUD_BCLK                                                                                                                                                                                                                                             ;                   ;         ;
;      - sound:inst2|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                               ; 1                 ; 0       ;
; KEY[2]                                                                                                                                                                                                                                               ;                   ;         ;
;      - NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_PushButtons:pushbuttons|read_mux_out[1]                                                                                                                                                   ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                             ; Location                   ; Fan-Out ; Usage                                                            ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AF14                   ; 2279    ; Clock                                                            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                ; LABCELL_X29_Y78_N6         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[0]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                                                                                                              ; LABCELL_X29_Y78_N48        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                               ; LABCELL_X29_Y78_N9         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                                                                                                             ; LABCELL_X29_Y78_N42        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[16]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                               ; LABCELL_X29_Y78_N0         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|q_b[16]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                                                                                             ; LABCELL_X29_Y79_N30        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour[5]~1                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y18_N36       ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[15]~1                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y30_N18       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Command[7]~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y30_N0        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Equal21~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y30_N0         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|NextState~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y30_N30        ; 32      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_AddressOut[15]~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y30_N33       ; 18      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[7]~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y30_N57       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|X1[9]~1                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y30_N27       ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[15]~1                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y30_N36       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Y1[7]~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y30_N39       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N18        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]~0                                                                                                                                                                                               ; LABCELL_X40_Y31_N39        ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2617w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N12        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~0                                                                                                                                                                                               ; LABCELL_X40_Y31_N36        ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~1                                                                                                                                                                                               ; LABCELL_X40_Y31_N54        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2637w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N30        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~0                                                                                                                                                                                               ; LABCELL_X40_Y31_N57        ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~1                                                                                                                                                                                               ; MLABCELL_X39_Y30_N30       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2657w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N24        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~0                                                                                                                                                                                               ; MLABCELL_X39_Y31_N12       ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~1                                                                                                                                                                                               ; LABCELL_X36_Y31_N48        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2677w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N21        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2698w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N21       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2709w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N24        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2719w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N3        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2729w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N33        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2739w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N21        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2749w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N3         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2759w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N9        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2769w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N51        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2789w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N33       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2800w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N45        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2810w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N39       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2820w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N3         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2830w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N15        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2840w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N39        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2850w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N57       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2860w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N45        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2880w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N42       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2891w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N0         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2901w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N48       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2911w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N45        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2921w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N12        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2931w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N9         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2941w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N6        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2951w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N57        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode2979w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N12        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode2996w[3]~0                                                                                                                                                                                         ; LABCELL_X36_Y26_N27        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3006w[3]~0                                                                                                                                                                                         ; LABCELL_X33_Y28_N30        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3016w[3]~0                                                                                                                                                                                         ; LABCELL_X33_Y28_N48        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3026w[3]~0                                                                                                                                                                                         ; LABCELL_X33_Y28_N0         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3036w[3]~0                                                                                                                                                                                         ; LABCELL_X33_Y28_N3         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3046w[3]~0                                                                                                                                                                                         ; LABCELL_X33_Y28_N57        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3056w[3]~0                                                                                                                                                                                         ; LABCELL_X33_Y28_N15        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3078w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N18        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3089w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N24        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3099w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N54        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3109w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N45        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3119w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N39        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3129w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N48        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3139w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N9         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3149w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N3         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3170w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N54        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3181w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N33        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3191w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N6         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3201w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N57        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3211w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N36        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3221w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N21        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3231w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N51        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3241w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N51        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3262w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N30        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3273w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N24        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3283w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N27        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3293w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N42        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3303w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N18        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3313w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N33        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3323w[3]                                                                                                                                                                                           ; LABCELL_X36_Y26_N21        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3333w[3]                                                                                                                                                                                           ; LABCELL_X33_Y28_N39        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode2996w[3]~1                                                                                                                                                                                         ; LABCELL_X42_Y30_N36        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3016w[3]~0                                                                                                                                                                                         ; LABCELL_X42_Y30_N33        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3036w[3]~0                                                                                                                                                                                         ; MLABCELL_X39_Y31_N45       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3056w[3]~0                                                                                                                                                                                         ; MLABCELL_X39_Y31_N54       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3078w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N0        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3089w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N21       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3099w[3]                                                                                                                                                                                           ; LABCELL_X40_Y31_N24        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3109w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N18       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3119w[3]                                                                                                                                                                                           ; LABCELL_X42_Y30_N9         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3129w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N27       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3139w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N6        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3149w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N9        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3170w[3]                                                                                                                                                                                           ; LABCELL_X42_Y30_N30        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3181w[3]                                                                                                                                                                                           ; LABCELL_X42_Y30_N42        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3191w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N57       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3201w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N51       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3211w[3]                                                                                                                                                                                           ; LABCELL_X42_Y30_N57        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3221w[3]                                                                                                                                                                                           ; LABCELL_X42_Y30_N39        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3231w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N42       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3241w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N15       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3262w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N3        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3273w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N24       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3283w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N30       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3293w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N36       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3303w[3]                                                                                                                                                                                           ; LABCELL_X42_Y30_N54        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3313w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N33       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3323w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N48       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3333w[3]                                                                                                                                                                                           ; MLABCELL_X39_Y31_N39       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N6         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2617w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N15        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~0                                                                                                                                                                                               ; LABCELL_X40_Y31_N48        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2637w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N51        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~0                                                                                                                                                                                               ; LABCELL_X43_Y30_N18        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2657w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N27        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~0                                                                                                                                                                                               ; LABCELL_X43_Y30_N12        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2677w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N15        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2698w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N36       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2709w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N33        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2719w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N54       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2729w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N21        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2739w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N18        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2749w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N0         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2759w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N24       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2769w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N48        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2789w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N45       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2800w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N3         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2810w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N51       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2820w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N0         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2830w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N51        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2840w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N36        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2850w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N12       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2860w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N42        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2880w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N18       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2891w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N30        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2901w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N0        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2911w[3]                                                                                                                                                                                                 ; LABCELL_X40_Y31_N42        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2921w[3]                                                                                                                                                                                                 ; LABCELL_X42_Y30_N48        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2931w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N6         ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2941w[3]                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N15       ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2951w[3]                                                                                                                                                                                                 ; LABCELL_X43_Y30_N54        ; 6       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Equal0~2                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y41_N24       ; 20      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Equal4~2                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y27_N0         ; 11      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Clock                                                                                                                                                                                                                                                                                                                                 ; FF_X33_Y27_N44             ; 13      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 24      ; Clock                                                            ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_AA14                   ; 169     ; Async. clear, Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_AA15                   ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_Y16                    ; 285     ; Async. clear, Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                            ; FF_X8_Y10_N50              ; 267     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y8_N12          ; 7       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                ; FF_X40_Y9_N53              ; 2222    ; Async. clear, Async. load, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_HEX0_1:hex0_1|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y7_N27         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_HEX0_1:hex2_3|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y9_N18         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_HEX0_1:hex4_5|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y9_N12         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_DATA~8                                                                                                                                                                                                                                               ; MLABCELL_X47_Y4_N48        ; 8       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_RS~0                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y4_N51        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[2]~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y4_N9          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_to_lcd[0]~0                                                                                                                                                                                                                                         ; MLABCELL_X47_Y3_N57        ; 15      ; Clock enable, Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[0]~1                                                                                                                                                                                                                                    ; LABCELL_X48_Y4_N45         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize~12                                                                                                                                                                                                                                     ; LABCELL_X50_Y4_N45         ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|waiting_to_send[1]~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y4_N51        ; 19      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|waiting_to_send[1]~1                                                                                                                                                                                                                                    ; MLABCELL_X52_Y6_N57        ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|data_to_send[4]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y4_N15         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|rw~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y4_N57         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2644    ; Clock                                                            ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                               ; MLABCELL_X3_Y9_N27         ; 22      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                ; MLABCELL_X3_Y9_N3          ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                  ; LABCELL_X17_Y9_N45         ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                   ; LABCELL_X2_Y9_N24          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                  ; LABCELL_X2_Y9_N27          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y10_N48       ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                              ; FF_X17_Y10_N59             ; 15      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y10_N9         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                       ; LABCELL_X16_Y10_N27        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                       ; LABCELL_X17_Y9_N51         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y9_N0          ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                               ; FF_X16_Y10_N14             ; 20      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y10_N27        ; 14      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_leds:leds|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y7_N42         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X43_Y5_N24         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                         ; FF_X42_Y6_N44              ; 30      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                           ; MLABCELL_X21_Y11_N18       ; 22      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                           ; LABCELL_X19_Y11_N21        ; 22      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|always0~0                                                                                                                                                                                                                            ; LABCELL_X11_Y6_N21         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                       ; LABCELL_X11_Y4_N45         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y2_N27        ; 7       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X11_Y4_N39         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                  ; LABCELL_X13_Y5_N3          ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                  ; LABCELL_X13_Y5_N45         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                  ; LABCELL_X12_Y5_N36         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                  ; LABCELL_X11_Y5_N3          ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                  ; LABCELL_X10_Y5_N12         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                  ; LABCELL_X13_Y4_N42         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; FF_X13_Y5_N14              ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                              ; LABCELL_X13_Y4_N0          ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                ; FF_X13_Y5_N2               ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                ; FF_X13_Y5_N17              ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                ; FF_X13_Y5_N56              ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                ; FF_X13_Y5_N59              ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                ; FF_X13_Y5_N32              ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X13_Y9_N6          ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                             ; LABCELL_X12_Y9_N39         ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                     ; LABCELL_X35_Y9_N12         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                    ; FF_X35_Y9_N29              ; 14      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                           ; LABCELL_X13_Y9_N54         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                               ; LABCELL_X23_Y7_N21         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                               ; MLABCELL_X21_Y11_N39       ; 22      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                               ; LABCELL_X13_Y9_N39         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                               ; LABCELL_X16_Y10_N51        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                   ; LABCELL_X23_Y7_N6          ; 15      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|comb~0                                                                                                                                                                                                                                  ; LABCELL_X43_Y5_N0          ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|rp_valid                                                                                                                                                                                                                                ; LABCELL_X43_Y5_N3          ; 25      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                          ; LABCELL_X11_Y4_N3          ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                        ; LABCELL_X11_Y4_N36         ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|comb~0                                                                                                                                                                                                                             ; LABCELL_X35_Y9_N6          ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|rp_valid                                                                                                                                                                                                                           ; LABCELL_X35_Y9_N24         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|internal_valid~0                                                                                                                                                                                                                   ; LABCELL_X12_Y6_N48         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                        ; LABCELL_X11_Y6_N0          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]~0                                                                                                                                                                                                                ; LABCELL_X42_Y5_N21         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[13]~0                                                                                                                                                                                                            ; LABCELL_X42_Y4_N51         ; 27      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                   ; FF_X42_Y5_N32              ; 46      ; Clock enable, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|always10~0                                                                                                                                                                                                                ; LABCELL_X43_Y5_N21         ; 24      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]~0                                                                                                                                                                                                                                    ; LABCELL_X17_Y5_N21         ; 42      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                           ; FF_X12_Y6_N35              ; 71      ; Clock enable, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                        ; LABCELL_X11_Y4_N6          ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|data_reg[12]~0                                                                                                                                                                                                       ; LABCELL_X29_Y9_N9          ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                              ; FF_X31_Y5_N50              ; 58      ; Clock enable, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|always10~1                                                                                                                                                                                                           ; LABCELL_X35_Y9_N51         ; 8       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                 ; LABCELL_X10_Y6_N54         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                     ; LABCELL_X10_Y6_N24         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                 ; MLABCELL_X15_Y8_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                     ; MLABCELL_X15_Y8_N15        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Add19~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y5_N24        ; 32      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y7_N48         ; 26      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y11_N12        ; 17      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y9_N51         ; 35      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_hbreak_req                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y10_N15        ; 30      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X27_Y7_N8               ; 23      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src2_imm[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y6_N39         ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Equal0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y7_N27         ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Equal124~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y11_N24        ; 24      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Equal173~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y11_N9         ; 15      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_iw~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y8_N3           ; 36      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_div                                                                                                                                                                                                                                                                                                         ; FF_X29_Y7_N41              ; 28      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_den_en                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y7_N0          ; 41      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_quot_en                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y7_N54         ; 48      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem_en                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y7_N57         ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ienable_reg_irq1~1                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y7_N39         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_stall                                                                                                                                                                                                                                                                                                        ; FF_X28_Y9_N32              ; 71      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mul_stall_d3                                                                                                                                                                                                                                                                                                     ; FF_X29_Y9_N26              ; 43      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[10]~2                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y8_N3          ; 25      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_status_reg_pie~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y7_N12         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_wr_dst_reg                                                                                                                                                                                                                                                                                                       ; FF_X25_Y10_N58             ; 5       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_stall~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y7_N6          ; 752     ; Clock enable, Read enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y7_N36         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                 ; FF_X11_Y4_N49              ; 7       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y8_N54         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y7_N27         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y7_N33         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y7_N3         ; 10      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_tag_wren                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y7_N48         ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                               ; FF_X16_Y5_N50              ; 35      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                  ; FF_X7_Y9_N53               ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a   ; MLABCELL_X8_Y9_N24         ; 18      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 ; LABCELL_X7_Y9_N15          ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 ; MLABCELL_X8_Y9_N51         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b   ; LABCELL_X9_Y9_N57          ; 39      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe      ; FF_X7_Y9_N56               ; 39      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]~10                    ; LABCELL_X1_Y8_N39          ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]~9                     ; MLABCELL_X3_Y6_N57         ; 13      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13                    ; MLABCELL_X3_Y6_N33         ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~20                    ; LABCELL_X4_Y8_N42          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr~14                        ; LABCELL_X1_Y8_N6           ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                  ; LABCELL_X11_Y8_N33         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                             ; LABCELL_X11_Y8_N30         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break|break_readreg[18]~0                                                                                                                                ; MLABCELL_X8_Y9_N30         ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break|break_readreg[18]~1                                                                                                                                ; LABCELL_X1_Y8_N51          ; 32      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]~1                                                                                                                                            ; MLABCELL_X8_Y9_N57         ; 35      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[7]~0                                                                                                                                             ; MLABCELL_X8_Y9_N18         ; 24      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0                                                                                                                                           ; LABCELL_X11_Y8_N9          ; 2       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y2_N9          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|WideOr17~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y1_N21         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y1_N39         ; 46      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y2_N15         ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_addr[12]~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y1_N27         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                      ; FF_X18_Y2_N34              ; 24      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                      ; FF_X23_Y1_N1               ; 23      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                       ; LABCELL_X13_Y4_N12         ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                       ; LABCELL_X13_Y4_N54         ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y8_N51         ; 33      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y8_N6          ; 34      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y8_N3          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y8_N30         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y8_N57         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y8_N45         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|always0~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y6_N51         ; 35      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|always0~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y8_N21         ; 37      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y8_N51         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y8_N27         ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y7_N9          ; 20      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y8_N48         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[14]~0                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y18_N12        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[3]~0                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y11_N27       ; 9       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge                                                                                                                                                                                                                                                                                                                                       ; FF_X42_Y16_N50             ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y16_N36        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge                                                                                                                                                                                                                                                                                                                                      ; FF_X42_Y16_N20             ; 6       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y17_N0         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y17_N21        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State                                                                                                                                                                                                                                                                                                                          ; FF_X40_Y16_N26             ; 12      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge                                                                                                                                                                                                                                                                                                                                       ; FF_X42_Y16_N8              ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y18_N3         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State                                                                                                                                                                                                                                                                                                                           ; FF_X42_Y17_N56             ; 20      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|CtrlReg[7]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y18_N0         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|Reset                                                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y16_N14             ; 107     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst11|TranReg[7]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y18_N45        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxBdEdge                                                                                                                                                                                                                                                                                                                                       ; FF_X40_Y20_N56             ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxBitCount[2]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y20_N27        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxDatEdge                                                                                                                                                                                                                                                                                                                                      ; FF_X40_Y20_N37             ; 8       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxDout[0]~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y20_N24       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxShiftReg[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y20_N30        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_RX:RxDev|RxState.RxStart_State                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y20_N44             ; 13      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxBdEdge                                                                                                                                                                                                                                                                                                                                       ; FF_X43_Y19_N59             ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxBitCount[0]~0                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y19_N0        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|ACIA_TX:TxDev|TxState.TxData_State                                                                                                                                                                                                                                                                                                                           ; FF_X39_Y19_N50             ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|CtrlReg[7]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y19_N48        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|Reset                                                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y20_N2              ; 109     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst13|TranReg[7]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y19_N45        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge                                                                                                                                                                                                                                                                                                                                        ; FF_X33_Y19_N8              ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y19_N36        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatEdge                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y19_N47             ; 6       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y19_N57        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[0]~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y19_N12       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State                                                                                                                                                                                                                                                                                                                           ; FF_X37_Y19_N53             ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge                                                                                                                                                                                                                                                                                                                                        ; FF_X33_Y19_N50             ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[0]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y19_N0         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxData_State                                                                                                                                                                                                                                                                                                                            ; FF_X35_Y19_N20             ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|CtrlReg[7]~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y19_N15       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|Reset                                                                                                                                                                                                                                                                                                                                                         ; FF_X35_Y19_N29             ; 106     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst2|TranReg[7]~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y19_N3        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge                                                                                                                                                                                                                                                                                                                                        ; FF_X35_Y16_N44             ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y17_N45        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge                                                                                                                                                                                                                                                                                                                                       ; FF_X35_Y16_N53             ; 6       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y17_N51        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y17_N6         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State                                                                                                                                                                                                                                                                                                                           ; FF_X36_Y17_N5              ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge                                                                                                                                                                                                                                                                                                                                        ; FF_X35_Y16_N35             ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y17_N51       ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State                                                                                                                                                                                                                                                                                                                            ; FF_X35_Y17_N8              ; 21      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|CtrlReg[7]~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y19_N9        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|Reset                                                                                                                                                                                                                                                                                                                                                         ; FF_X34_Y16_N32             ; 113     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_6850:inst8|WriteTR~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y19_N6        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst|Equal5~5                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y19_N57        ; 12      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst12|ACIA_Clock:inst|Equal5~5                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y23_N51        ; 13      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst14|ACIA_Clock:inst|Equal5~5                                                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y21_N15        ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst|Equal5~5                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y21_N27       ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|M68xxIODecoder:inst|Bluetooth_Baud_Enable~2                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y18_N57       ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|M68xxIODecoder:inst|GPS_Baud_Enable~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y18_N57        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|M68xxIODecoder:inst|RS232_Baud_Enable~0                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y18_N54       ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; OnChipM68xxIO:inst|M68xxIODecoder:inst|TouchScreen_Baud_Enable~2                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y18_N12        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3              ; 236     ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3              ; 30      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                ; FF_X1_Y2_N29               ; 75      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                       ; MLABCELL_X3_Y4_N48         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                     ; LABCELL_X1_Y7_N39          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                        ; LABCELL_X2_Y7_N6           ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                                                                                                        ; LABCELL_X2_Y7_N18          ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                                          ; FF_X1_Y9_N11               ; 12      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                                                                       ; LABCELL_X2_Y7_N21          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                          ; FF_X1_Y9_N8                ; 11      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~4                                                                                                                                          ; LABCELL_X4_Y5_N48          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                                                                                                           ; MLABCELL_X3_Y4_N21         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                             ; LABCELL_X1_Y9_N30          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                                                                                                 ; LABCELL_X1_Y7_N0           ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                                                                                                                                 ; LABCELL_X1_Y7_N3           ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~4                                                                                                                   ; MLABCELL_X3_Y4_N6          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                              ; MLABCELL_X3_Y4_N9          ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                     ; FF_X1_Y4_N26               ; 16      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                    ; FF_X1_Y6_N14               ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; FF_X1_Y2_N5                ; 48      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; FF_X1_Y7_N50               ; 69      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; FF_X1_Y4_N14               ; 26      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                              ; LABCELL_X1_Y6_N9           ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                    ; FF_X1_Y6_N38               ; 61      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                  ; LABCELL_X2_Y6_N0           ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|address[0]~1                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y10_N27         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|address[7]~0                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y15_N54       ; 8       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]~1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y24_N36       ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y24_N15        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|i2c_sdata~2                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y24_N6        ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]~4                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y24_N39        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~19                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y23_N24        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y24_N12        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_and_video_config:cfg|data_to_transfer[2]~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y24_N21       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                      ; LABCELL_X24_Y19_N24        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                    ; LABCELL_X24_Y19_N21        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                    ; LABCELL_X24_Y19_N12        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                    ; LABCELL_X24_Y19_N57        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                     ; LABCELL_X22_Y20_N3         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_4                                                                                                                                   ; LABCELL_X24_Y19_N0         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_5                                                                                                                                   ; LABCELL_X24_Y19_N9         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_6                                                                                                                                   ; LABCELL_X22_Y20_N30        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                       ; LABCELL_X24_Y20_N54        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                           ; LABCELL_X18_Y19_N12        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~1                                                                                                                                                                             ; LABCELL_X23_Y20_N54        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~2                                                                                                                                                                             ; LABCELL_X18_Y19_N42        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                     ; LABCELL_X18_Y20_N18        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_4                                                                                                                                   ; LABCELL_X18_Y20_N45        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_5                                                                                                                                   ; LABCELL_X18_Y20_N30        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_6                                                                                                                                   ; LABCELL_X18_Y20_N33        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                    ; LABCELL_X18_Y20_N39        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                  ; LABCELL_X18_Y20_N42        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                  ; LABCELL_X18_Y20_N24        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                  ; LABCELL_X18_Y20_N27        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                      ; LABCELL_X19_Y20_N6         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                          ; LABCELL_X18_Y18_N24        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                 ; LABCELL_X22_Y20_N45        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~1                                                                                                                                                                            ; LABCELL_X18_Y18_N54        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]~1                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y20_N6         ; 15      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]~2                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y20_N18        ; 15      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_secprot_reg                                                                                                                                                                     ; FF_X10_Y14_N17             ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg                                                                                                                                                                       ; FF_X6_Y13_N32              ; 17      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2                                                                                                                                                                      ; FF_X6_Y12_N44              ; 67      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~0                                                                                                                                                                              ; LABCELL_X10_Y14_N36        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~10                                                                                                                                                                             ; LABCELL_X9_Y14_N18         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~11                                                                                                                                                                             ; LABCELL_X9_Y14_N3          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~12                                                                                                                                                                             ; LABCELL_X13_Y14_N54        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~3                                                                                                                                                                              ; LABCELL_X11_Y14_N42        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~5                                                                                                                                                                              ; MLABCELL_X8_Y13_N6         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_op_reg                                                                                                                                                                          ; FF_X9_Y14_N56              ; 22      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|_~0                                                                                                                   ; MLABCELL_X6_Y13_N9         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|b_full~0                                                                                      ; MLABCELL_X6_Y13_N42        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|_~0                                                                      ; LABCELL_X7_Y12_N0          ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|_~0                                                                                                   ; LABCELL_X4_Y13_N18         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|valid_wreq~0                                                                                                          ; LABCELL_X4_Y13_N12         ; 10      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_addr_reg_ena[0]~1                                                                                                                                                              ; LABCELL_X12_Y15_N57        ; 27      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_asmi_opcode_reg_ena[0]                                                                                                                                                         ; MLABCELL_X8_Y14_N33        ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_read_data_reg_ena[0]~0                                                                                                                                                         ; LABCELL_X9_Y13_N54         ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_read_dout_reg_ena[0]~0                                                                                                                                                         ; MLABCELL_X6_Y13_N0         ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_wrstat_dreg_ena[0]                                                                                                                                                             ; LABCELL_X10_Y15_N0         ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|always7~0                                                                                                                                                                ; LABCELL_X13_Y15_N24        ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[14]~13                                                                                                                                                         ; LABCELL_X11_Y17_N45        ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[8]~0                                                                                                                                                   ; LABCELL_X12_Y15_N48        ; 8       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[0][1]~0                                                                                                                                                      ; MLABCELL_X15_Y15_N0        ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][1]~1                                                                                                                                                      ; MLABCELL_X15_Y15_N3        ; 11      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[2][0]~2                                                                                                                                                      ; MLABCELL_X15_Y15_N45       ; 9       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[3][2]~3                                                                                                                                                      ; MLABCELL_X15_Y15_N42       ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|write_mem_combi                                                                                                                                                          ; LABCELL_X11_Y15_N54        ; 30      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0                                                                                                                                                                                                  ; LABCELL_X13_Y16_N6         ; 69      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X16_Y14_N59             ; 449     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|flash_mem_address[17]~67                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y14_N9         ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                                                 ; LABCELL_X1_Y5_N48          ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y7_N27          ; 4       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N24          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N57          ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N3           ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~1                                                                                                                                                                                                                                                          ; LABCELL_X1_Y5_N30          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1                                                                                                                                                                                                                                                         ; LABCELL_X1_Y5_N6           ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                                                                                ; LABCELL_X2_Y9_N45          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1                                                                                                                                                                                                           ; LABCELL_X2_Y7_N57          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|samplepair[31]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y14_N3         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|should_pause                                                                                                                                                                                                                                                                                                                                                                         ; FF_X21_Y15_N59             ; 112     ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|wren                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X16_Y12_N2              ; 2       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; sound:inst2|writedata_left[0]~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X1_Y10_N39         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                    ; PIN_AF14                   ; 2279    ; Global Clock         ; GCLK7            ; --                        ;
; Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]                       ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 24      ; Global Clock         ; GCLK4            ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2644    ; Global Clock         ; GCLK0            ; --                        ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|clk[0]                                  ; PLLOUTPUTCOUNTER_X89_Y0_N1 ; 1       ; Global Clock         ; GCLK8            ; --                        ;
; sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|fb_clkin                                ; FRACTIONALPLL_X89_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                              ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                                              ; 6182    ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2223    ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[13]                                                                                     ; 1024    ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[12]                                                                                     ; 1024    ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[11]                                                                                     ; 1024    ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[10]                                                                                     ; 1024    ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[1]                                                                                      ; 1024    ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Sram_DataOut[0]                                                                                      ; 1024    ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_stall~1                                                                           ; 752     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                             ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Graphics_and_Video_Controller:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; no                     ; no                      ; 1536    ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 0           ; 48         ; ColourPallette_2PortRam.mif                          ; LAB_X28_Y76_N0, LAB_X28_Y75_N0, LAB_X28_Y77_N0, LAB_X28_Y79_N0, LAB_X28_Y78_N0, LAB_X28_Y80_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;                                                                   ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; Dual Clocks  ; 262144       ; 6            ; 262144       ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 1572864 ; 262144                      ; 6                           ; 262144                      ; 6                           ; 1572864             ; 192         ; 0          ; None                                                 ; M10K_X49_Y28_N0, M10K_X38_Y52_N0, M10K_X5_Y35_N0, M10K_X38_Y42_N0, M10K_X38_Y37_N0, M10K_X38_Y54_N0, M10K_X49_Y35_N0, M10K_X41_Y28_N0, M10K_X38_Y11_N0, M10K_X41_Y31_N0, M10K_X49_Y9_N0, M10K_X38_Y33_N0, M10K_X41_Y36_N0, M10K_X69_Y36_N0, M10K_X76_Y36_N0, M10K_X38_Y48_N0, M10K_X41_Y34_N0, M10K_X38_Y13_N0, M10K_X38_Y36_N0, M10K_X38_Y12_N0, M10K_X38_Y34_N0, M10K_X5_Y38_N0, M10K_X38_Y51_N0, M10K_X41_Y38_N0, M10K_X41_Y30_N0, M10K_X41_Y3_N0, M10K_X14_Y46_N0, M10K_X49_Y49_N0, M10K_X49_Y54_N0, M10K_X41_Y46_N0, M10K_X76_Y30_N0, M10K_X41_Y6_N0, M10K_X49_Y39_N0, M10K_X26_Y42_N0, M10K_X38_Y29_N0, M10K_X5_Y49_N0, M10K_X38_Y32_N0, M10K_X26_Y31_N0, M10K_X76_Y8_N0, M10K_X49_Y43_N0, M10K_X26_Y52_N0, M10K_X26_Y54_N0, M10K_X38_Y46_N0, M10K_X5_Y46_N0, M10K_X14_Y14_N0, M10K_X58_Y11_N0, M10K_X49_Y47_N0, M10K_X26_Y50_N0, M10K_X38_Y50_N0, M10K_X41_Y48_N0, M10K_X69_Y32_N0, M10K_X5_Y52_N0, M10K_X58_Y28_N0, M10K_X41_Y2_N0, M10K_X38_Y55_N0, M10K_X49_Y8_N0, M10K_X5_Y39_N0, M10K_X26_Y39_N0, M10K_X14_Y37_N0, M10K_X14_Y43_N0, M10K_X26_Y37_N0, M10K_X38_Y35_N0, M10K_X26_Y29_N0, M10K_X38_Y39_N0, M10K_X41_Y13_N0, M10K_X41_Y19_N0, M10K_X41_Y9_N0, M10K_X41_Y18_N0, M10K_X49_Y14_N0, M10K_X41_Y14_N0, M10K_X69_Y15_N0, M10K_X76_Y18_N0, M10K_X76_Y19_N0, M10K_X69_Y20_N0, M10K_X69_Y18_N0, M10K_X69_Y21_N0, M10K_X49_Y6_N0, M10K_X58_Y9_N0, M10K_X69_Y7_N0, M10K_X41_Y5_N0, M10K_X49_Y19_N0, M10K_X49_Y18_N0, M10K_X76_Y14_N0, M10K_X49_Y5_N0, M10K_X41_Y8_N0, M10K_X49_Y20_N0, M10K_X49_Y25_N0, M10K_X49_Y13_N0, M10K_X58_Y4_N0, M10K_X58_Y6_N0, M10K_X58_Y18_N0, M10K_X69_Y6_N0, M10K_X69_Y11_N0, M10K_X76_Y13_N0, M10K_X69_Y24_N0, M10K_X76_Y20_N0, M10K_X38_Y44_N0, M10K_X41_Y44_N0, M10K_X5_Y50_N0, M10K_X5_Y42_N0, M10K_X41_Y42_N0, M10K_X14_Y54_N0, M10K_X49_Y2_N0, M10K_X58_Y27_N0, M10K_X41_Y11_N0, M10K_X14_Y17_N0, M10K_X69_Y9_N0, M10K_X38_Y5_N0, M10K_X49_Y48_N0, M10K_X14_Y47_N0, M10K_X49_Y41_N0, M10K_X26_Y27_N0, M10K_X69_Y31_N0, M10K_X14_Y30_N0, M10K_X5_Y32_N0, M10K_X58_Y32_N0, M10K_X49_Y26_N0, M10K_X58_Y31_N0, M10K_X26_Y16_N0, M10K_X5_Y40_N0, M10K_X14_Y29_N0, M10K_X49_Y45_N0, M10K_X14_Y5_N0, M10K_X49_Y50_N0, M10K_X14_Y53_N0, M10K_X49_Y51_N0, M10K_X41_Y1_N0, M10K_X76_Y35_N0, M10K_X5_Y44_N0, M10K_X14_Y44_N0, M10K_X14_Y28_N0, M10K_X26_Y46_N0, M10K_X58_Y29_N0, M10K_X14_Y26_N0, M10K_X76_Y26_N0, M10K_X49_Y1_N0, M10K_X14_Y48_N0, M10K_X5_Y37_N0, M10K_X69_Y14_N0, M10K_X69_Y16_N0, M10K_X76_Y31_N0, M10K_X26_Y28_N0, M10K_X14_Y12_N0, M10K_X76_Y24_N0, M10K_X38_Y4_N0, M10K_X38_Y1_N0, M10K_X26_Y48_N0, M10K_X38_Y2_N0, M10K_X5_Y13_N0, M10K_X58_Y24_N0, M10K_X14_Y36_N0, M10K_X26_Y34_N0, M10K_X38_Y6_N0, M10K_X26_Y13_N0, M10K_X58_Y33_N0, M10K_X58_Y14_N0, M10K_X26_Y10_N0, M10K_X5_Y14_N0, M10K_X26_Y2_N0, M10K_X49_Y36_N0, M10K_X58_Y13_N0, M10K_X38_Y14_N0, M10K_X49_Y7_N0, M10K_X69_Y8_N0, M10K_X5_Y11_N0, M10K_X38_Y15_N0, M10K_X38_Y8_N0, M10K_X26_Y8_N0, M10K_X38_Y25_N0, M10K_X38_Y27_N0, M10K_X58_Y10_N0, M10K_X76_Y23_N0, M10K_X38_Y16_N0, M10K_X49_Y11_N0, M10K_X41_Y23_N0, M10K_X76_Y9_N0, M10K_X41_Y22_N0, M10K_X5_Y9_N0, M10K_X26_Y14_N0, M10K_X26_Y11_N0, M10K_X26_Y9_N0, M10K_X26_Y26_N0, M10K_X26_Y22_N0, M10K_X26_Y15_N0, M10K_X38_Y20_N0, M10K_X38_Y22_N0, M10K_X14_Y20_N0, M10K_X26_Y24_N0, M10K_X26_Y20_N0, M10K_X14_Y22_N0, M10K_X58_Y22_N0, M10K_X26_Y18_N0                     ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
; Graphics_and_Video_Controller:inst4|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; Dual Clocks  ; 262144       ; 6            ; 262144       ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 1572864 ; 262144                      ; 6                           ; 262144                      ; 6                           ; 1572864             ; 192         ; 0          ; None                                                 ; M10K_X41_Y35_N0, M10K_X38_Y43_N0, M10K_X38_Y41_N0, M10K_X5_Y41_N0, M10K_X49_Y42_N0, M10K_X41_Y32_N0, M10K_X38_Y47_N0, M10K_X38_Y40_N0, M10K_X41_Y29_N0, M10K_X41_Y43_N0, M10K_X69_Y27_N0, M10K_X14_Y39_N0, M10K_X76_Y34_N0, M10K_X41_Y37_N0, M10K_X14_Y51_N0, M10K_X49_Y38_N0, M10K_X38_Y30_N0, M10K_X49_Y34_N0, M10K_X69_Y25_N0, M10K_X58_Y12_N0, M10K_X5_Y34_N0, M10K_X38_Y38_N0, M10K_X58_Y34_N0, M10K_X14_Y38_N0, M10K_X5_Y7_N0, M10K_X5_Y45_N0, M10K_X49_Y31_N0, M10K_X49_Y46_N0, M10K_X41_Y53_N0, M10K_X41_Y52_N0, M10K_X49_Y3_N0, M10K_X41_Y45_N0, M10K_X14_Y41_N0, M10K_X58_Y35_N0, M10K_X76_Y27_N0, M10K_X14_Y31_N0, M10K_X14_Y32_N0, M10K_X26_Y32_N0, M10K_X14_Y27_N0, M10K_X5_Y43_N0, M10K_X76_Y11_N0, M10K_X58_Y26_N0, M10K_X69_Y30_N0, M10K_X69_Y26_N0, M10K_X49_Y33_N0, M10K_X41_Y50_N0, M10K_X41_Y33_N0, M10K_X76_Y12_N0, M10K_X38_Y49_N0, M10K_X5_Y48_N0, M10K_X14_Y16_N0, M10K_X26_Y55_N0, M10K_X41_Y47_N0, M10K_X41_Y51_N0, M10K_X38_Y53_N0, M10K_X26_Y53_N0, M10K_X14_Y40_N0, M10K_X41_Y39_N0, M10K_X38_Y31_N0, M10K_X26_Y41_N0, M10K_X26_Y35_N0, M10K_X14_Y52_N0, M10K_X26_Y36_N0, M10K_X58_Y36_N0, M10K_X26_Y21_N0, M10K_X26_Y17_N0, M10K_X26_Y25_N0, M10K_X26_Y19_N0, M10K_X76_Y21_N0, M10K_X69_Y22_N0, M10K_X69_Y13_N0, M10K_X69_Y19_N0, M10K_X41_Y20_N0, M10K_X58_Y8_N0, M10K_X58_Y19_N0, M10K_X58_Y21_N0, M10K_X41_Y7_N0, M10K_X49_Y21_N0, M10K_X58_Y7_N0, M10K_X41_Y21_N0, M10K_X69_Y17_N0, M10K_X58_Y16_N0, M10K_X41_Y4_N0, M10K_X49_Y17_N0, M10K_X76_Y17_N0, M10K_X58_Y17_N0, M10K_X41_Y16_N0, M10K_X41_Y17_N0, M10K_X49_Y15_N0, M10K_X49_Y10_N0, M10K_X49_Y16_N0, M10K_X41_Y15_N0, M10K_X58_Y3_N0, M10K_X76_Y15_N0, M10K_X76_Y16_N0, M10K_X49_Y4_N0, M10K_X38_Y45_N0, M10K_X14_Y50_N0, M10K_X5_Y47_N0, M10K_X14_Y8_N0, M10K_X38_Y17_N0, M10K_X41_Y54_N0, M10K_X26_Y40_N0, M10K_X41_Y40_N0, M10K_X14_Y15_N0, M10K_X49_Y44_N0, M10K_X5_Y33_N0, M10K_X49_Y40_N0, M10K_X58_Y15_N0, M10K_X26_Y45_N0, M10K_X49_Y27_N0, M10K_X41_Y41_N0, M10K_X38_Y28_N0, M10K_X49_Y32_N0, M10K_X5_Y10_N0, M10K_X76_Y7_N0, M10K_X49_Y29_N0, M10K_X26_Y49_N0, M10K_X69_Y28_N0, M10K_X41_Y27_N0, M10K_X69_Y29_N0, M10K_X58_Y5_N0, M10K_X69_Y5_N0, M10K_X49_Y30_N0, M10K_X49_Y52_N0, M10K_X49_Y53_N0, M10K_X76_Y28_N0, M10K_X58_Y30_N0, M10K_X14_Y45_N0, M10K_X14_Y42_N0, M10K_X69_Y12_N0, M10K_X14_Y34_N0, M10K_X14_Y13_N0, M10K_X26_Y30_N0, M10K_X26_Y3_N0, M10K_X14_Y3_N0, M10K_X26_Y51_N0, M10K_X26_Y38_N0, M10K_X26_Y43_N0, M10K_X26_Y47_N0, M10K_X26_Y33_N0, M10K_X5_Y51_N0, M10K_X76_Y25_N0, M10K_X49_Y12_N0, M10K_X14_Y9_N0, M10K_X26_Y1_N0, M10K_X5_Y36_N0, M10K_X76_Y33_N0, M10K_X69_Y33_N0, M10K_X14_Y49_N0, M10K_X41_Y49_N0, M10K_X76_Y29_N0, M10K_X14_Y11_N0, M10K_X69_Y34_N0, M10K_X76_Y10_N0, M10K_X76_Y32_N0, M10K_X69_Y35_N0, M10K_X14_Y33_N0, M10K_X14_Y35_N0, M10K_X26_Y44_N0, M10K_X14_Y23_N0, M10K_X14_Y24_N0, M10K_X38_Y7_N0, M10K_X14_Y19_N0, M10K_X58_Y23_N0, M10K_X38_Y24_N0, M10K_X38_Y10_N0, M10K_X14_Y18_N0, M10K_X38_Y9_N0, M10K_X41_Y12_N0, M10K_X26_Y12_N0, M10K_X76_Y22_N0, M10K_X49_Y24_N0, M10K_X69_Y10_N0, M10K_X49_Y23_N0, M10K_X49_Y22_N0, M10K_X41_Y25_N0, M10K_X41_Y26_N0, M10K_X41_Y24_N0, M10K_X58_Y25_N0, M10K_X38_Y26_N0, M10K_X38_Y19_N0, M10K_X41_Y10_N0, M10K_X38_Y23_N0, M10K_X38_Y3_N0, M10K_X14_Y21_N0, M10K_X14_Y25_N0, M10K_X58_Y20_N0, M10K_X38_Y21_N0, M10K_X38_Y18_N0, M10K_X26_Y23_N0, M10K_X69_Y23_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                 ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                 ; M10K_X5_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                 ; M10K_X14_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_data_module:nios_system_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                                 ; M10K_X14_Y6_N0, M10K_X26_Y5_N0, M10K_X26_Y4_N0, M10K_X14_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_ic_tag_module:nios_system_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3go1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; nios_system_nios2_qsys_0_ic_tag_ram.mif              ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2sf1:auto_generated|ALTSYNCRAM ; AUTO       ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; nios_system_nios2_qsys_0_ociram_default_contents.mif ; M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_26o1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; nios_system_nios2_qsys_0_rf_ram_a.mif                ; M10K_X26_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_36o1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; nios_system_nios2_qsys_0_rf_ram_b.mif                ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; no                     ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 0           ; 64         ; None                                                 ; LAB_X25_Y17_N0, LAB_X25_Y20_N0, LAB_X25_Y18_N0, LAB_X25_Y21_N0, LAB_X28_Y18_N0, LAB_X28_Y19_N0, LAB_X25_Y19_N0, LAB_X28_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;                                                                   ;
; sound:inst2|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_1oe1:FIFOram|ALTSYNCRAM                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; no                     ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 0           ; 64         ; None                                                 ; LAB_X15_Y20_N0, LAB_X15_Y19_N0, LAB_X15_Y21_N0, LAB_X15_Y18_N0, LAB_X21_Y18_N0, LAB_X21_Y21_N0, LAB_X21_Y20_N0, LAB_X21_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;                                                                   ;
; sound:inst2|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ALTSYNCRAM                                                             ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; None                                                 ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|altsyncram_2ig2:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; M10K block ; True Dual Port   ; Dual Clocks  ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1           ; 0          ; None                                                 ; M10K_X5_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                           ; Mode              ; Location      ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y6_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y8_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 24,105 / 289,320 ( 8 % )  ;
; C12 interconnects                           ; 1,569 / 13,420 ( 12 % )   ;
; C2 interconnects                            ; 7,534 / 119,108 ( 6 % )   ;
; C4 interconnects                            ; 5,337 / 56,300 ( 9 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,238 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,601 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,898 / 12,676 ( 15 % )   ;
; R14/C12 interconnect drivers                ; 2,835 / 20,720 ( 14 % )   ;
; R3 interconnects                            ; 10,103 / 130,992 ( 8 % )  ;
; R6 interconnects                            ; 17,045 / 266,960 ( 6 % )  ;
; Spine clocks                                ; 24 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 216          ; 38           ; 216          ; 0            ; 0            ; 221       ; 216          ; 0            ; 221       ; 221       ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 58           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 183          ; 5            ; 221          ; 221          ; 0         ; 5            ; 221          ; 0         ; 0         ; 221          ; 220          ; 221          ; 221          ; 221          ; 221          ; 220          ; 221          ; 221          ; 221          ; 163          ; 220          ; 221          ; 221          ; 221          ; 221          ; 221          ; 221          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_3[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                             ; Destination Clock(s)                                                               ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
; inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk          ; inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 255.1             ;
; CLOCK_50                                                                                    ; CLOCK_50                                                                           ; 227.6             ;
; altera_reserved_tck                                                                         ; altera_reserved_tck                                                                ; 203.6             ;
; CLOCK_50                                                                                    ; inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 31.9              ;
; inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,CLOCK_50 ; inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 14.1              ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; inst14                                                                                                                                                                                                                                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 4.996             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour_Latch[2]                                                                                                                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                                                                                                                                                   ; 4.415             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour_Latch[1]                                                                                                                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                                                                                                                                                   ; 4.251             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour_Latch[4]                                                                                                                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                                                                                                                                                   ; 4.251             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour_Latch[3]                                                                                                                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                                                                                                                                                   ; 4.251             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour_Latch[5]                                                                                                                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                                                                                                                                                   ; 4.154             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Colour_Latch[0]                                                                                                                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 3.806             ;
; Graphics_and_Video_Controller:inst4|GraphicsController:inst4|Idle_H                                                                                                                                                                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 3.725             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                                                                                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13]                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15]                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                                                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                                                                                                                                                   ; 2.217             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[21]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[22]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[23]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[24]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[27]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[25]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[16]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[17]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[18]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[20]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[19]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[26]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[6]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[5]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[3]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[2]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[1]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[0]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[7]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[4]                                                                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[1]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[0]                                                                                                                                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                                                                                                                                                                                                           ; 1.982             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                                                                                                                                                   ; 1.547             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_norm_cnt[0]                                                                                                                                                                                                                                                                            ; 1.521             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                 ; 1.133             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                 ; 1.126             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                 ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; 0.981             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                    ; 0.951             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; 0.924             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; 0.910             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[27]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.908             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[20]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.903             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[29]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.902             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[21]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.902             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; 0.893             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; 0.893             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; 0.893             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; 0.889             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; 0.883             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; 0.882             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; 0.879             ;
; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                                       ; sound:inst2|s_memory2:u0|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                            ; 0.877             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; 0.876             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; 0.868             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; 0.865             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                      ; 0.864             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[22]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.864             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[30]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.858             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[24]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.858             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_rem[31]                                                                                                                                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_div_do_sub                                                                                                                                                                                                                                                                                 ; 0.857             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                 ; 0.846             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; 0.841             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 0.838             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; 0.836             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; 0.836             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; 0.836             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; 0.834             ;
; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; 0.832             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                               ; 0.826             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; 0.820             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SOC_NIOS"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 217 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2702 fanout uses global clock CLKCTRL_G0
    Info (11162): NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_clocks:clocks|nios_system_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1
    Info (11162): Graphics_and_Video_Controller:inst4|PLL30Mhz:inst6|PLL30Mhz_0002:pll30mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G4
    Info (11162): sound:inst2|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|clk[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 2519 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE1_SoC.sdc'
Warning (332174): Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Warning (332174): Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK4_50]
Warning (332174): Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port
Warning (332049): Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {inst3|NiosII|clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 14 -duty_cycle 50.00 -name {inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 31 -duty_cycle 50.00 -name {inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port
Warning (332174): Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.692 [get_ports TD_DATA*]
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.492 [get_ports TD_DATA*]
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID
Warning (332174): Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.654 [get_ports TD_HS]
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.454 [get_ports TD_HS]
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID
Warning (332174): Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.656 [get_ports TD_VS]
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.456 [get_ports TD_VS]
Warning (332049): Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID
Warning (332174): Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port
Warning (332049): Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK]
Warning (332049): Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK]
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'
Warning (332060): Node: Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|Row_out_sig[8] is being clocked by Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Clock
Warning (332060): Node: KEY[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sound:inst2|should_pause is being clocked by KEY[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst3|NiosII|clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 37.036
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    1.428 inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   44.285 inst2|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.000 inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 inst3|NiosII|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 inst3|NiosII|clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.333 inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   33.333 inst4|inst6|pll30mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type EC
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 54 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:32
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 56 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 56 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:30
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:01:18
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 40.56 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[10] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[15] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[13] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[11] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[34] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[26] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable
Info (144001): Generated suppressed messages file Z:/cpen391/RealExercise3/DE1_SOC_NIOS.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 3486 megabytes
    Info: Processing ended: Wed Jan 31 20:19:08 2018
    Info: Elapsed time: 00:06:02
    Info: Total CPU time (on all processors): 00:06:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Z:/cpen391/RealExercise3/DE1_SOC_NIOS.fit.smsg.


