#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00898118 .scope module, "Testing" "Testing" 2 3;
 .timescale 0 0;
v0076fe30_0 .var "clk", 0 0;
v0076fe88_0 .var "d", 0 0;
v0089b448_0 .net "q", 0 0, v0076fdd8_0;  1 drivers
v0089b4a0_0 .var "rst", 0 0;
E_0076fa68 .event posedge, v008981e8_0;
S_00897048 .scope module, "dff" "dff_sync_clear" 2 6, 3 1 0, S_00898118;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clearb"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "q"
v008981e8_0 .net "clearb", 0 0, v0076fe30_0;  1 drivers
v0076fd28_0 .net "clock", 0 0, v0089b4a0_0;  1 drivers
v0076fd80_0 .net "d", 0 0, v0076fe88_0;  1 drivers
v0076fdd8_0 .var "q", 0 0;
E_0076fa90 .event posedge, v0076fd28_0;
S_00896f78 .scope module, "dff_async_clear" "dff_async_clear" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clearb"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "q"
o0077208c .functor BUFZ 1, C4<z>; HiZ drive
v0089b4f8_0 .net "clearb", 0 0, o0077208c;  0 drivers
o007720a4 .functor BUFZ 1, C4<z>; HiZ drive
v0089b550_0 .net "clock", 0 0, o007720a4;  0 drivers
o007720bc .functor BUFZ 1, C4<z>; HiZ drive
v0089b5a8_0 .net "d", 0 0, o007720bc;  0 drivers
v0089b600_0 .var "q", 0 0;
E_0076fab8/0 .event negedge, v0089b4f8_0;
E_0076fab8/1 .event posedge, v0089b550_0;
E_0076fab8 .event/or E_0076fab8/0, E_0076fab8/1;
    .scope S_00897048;
T_0 ;
    %wait E_0076fa90;
    %load/vec4 v008981e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0076fdd8_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0076fd80_0;
    %assign/vec4 v0076fdd8_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00898118;
T_1 ;
    %wait E_0076fa68;
    %vpi_call 2 10 "$display", "d=%b, clk=%b, rst=%b, q=%b\012", v0076fe88_0, v0076fe30_0, v0089b4a0_0, v0089b448_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_00898118;
T_2 ;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0076fe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0076fe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0076fe30_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00898118;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0076fe88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0089b4a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0076fe88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0089b4a0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0076fe88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0089b4a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0076fe88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0089b4a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00896f78;
T_4 ;
    %wait E_0076fab8;
    %load/vec4 v0089b4f8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0089b600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0089b5a8_0;
    %assign/vec4 v0089b600_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Testing.v";
    "./dff_sync_clear.v";
    "./dff_async_clear.v";
