// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_partialKnn_wrapper_13_compute_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        local_distance_7_3_address0,
        local_distance_7_3_ce0,
        local_distance_7_3_we0,
        local_distance_7_3_d0,
        local_distance_7_2_address0,
        local_distance_7_2_ce0,
        local_distance_7_2_we0,
        local_distance_7_2_d0,
        local_distance_7_1_address0,
        local_distance_7_1_ce0,
        local_distance_7_1_we0,
        local_distance_7_1_d0,
        local_distance_7_0_address0,
        local_distance_7_0_ce0,
        local_distance_7_0_we0,
        local_distance_7_0_d0,
        local_distance_6_3_address0,
        local_distance_6_3_ce0,
        local_distance_6_3_we0,
        local_distance_6_3_d0,
        local_distance_6_2_address0,
        local_distance_6_2_ce0,
        local_distance_6_2_we0,
        local_distance_6_2_d0,
        local_distance_6_1_address0,
        local_distance_6_1_ce0,
        local_distance_6_1_we0,
        local_distance_6_1_d0,
        local_distance_6_0_address0,
        local_distance_6_0_ce0,
        local_distance_6_0_we0,
        local_distance_6_0_d0,
        local_distance_5_3_address0,
        local_distance_5_3_ce0,
        local_distance_5_3_we0,
        local_distance_5_3_d0,
        local_distance_5_2_address0,
        local_distance_5_2_ce0,
        local_distance_5_2_we0,
        local_distance_5_2_d0,
        local_distance_5_1_address0,
        local_distance_5_1_ce0,
        local_distance_5_1_we0,
        local_distance_5_1_d0,
        local_distance_5_0_address0,
        local_distance_5_0_ce0,
        local_distance_5_0_we0,
        local_distance_5_0_d0,
        local_distance_4_3_address0,
        local_distance_4_3_ce0,
        local_distance_4_3_we0,
        local_distance_4_3_d0,
        local_distance_4_2_address0,
        local_distance_4_2_ce0,
        local_distance_4_2_we0,
        local_distance_4_2_d0,
        local_distance_4_1_address0,
        local_distance_4_1_ce0,
        local_distance_4_1_we0,
        local_distance_4_1_d0,
        local_distance_4_0_address0,
        local_distance_4_0_ce0,
        local_distance_4_0_we0,
        local_distance_4_0_d0,
        local_distance_3_3_address0,
        local_distance_3_3_ce0,
        local_distance_3_3_we0,
        local_distance_3_3_d0,
        local_distance_3_2_address0,
        local_distance_3_2_ce0,
        local_distance_3_2_we0,
        local_distance_3_2_d0,
        local_distance_3_1_address0,
        local_distance_3_1_ce0,
        local_distance_3_1_we0,
        local_distance_3_1_d0,
        local_distance_3_0_address0,
        local_distance_3_0_ce0,
        local_distance_3_0_we0,
        local_distance_3_0_d0,
        local_distance_2_3_address0,
        local_distance_2_3_ce0,
        local_distance_2_3_we0,
        local_distance_2_3_d0,
        local_distance_2_2_address0,
        local_distance_2_2_ce0,
        local_distance_2_2_we0,
        local_distance_2_2_d0,
        local_distance_2_1_address0,
        local_distance_2_1_ce0,
        local_distance_2_1_we0,
        local_distance_2_1_d0,
        local_distance_2_0_address0,
        local_distance_2_0_ce0,
        local_distance_2_0_we0,
        local_distance_2_0_d0,
        local_distance_1_3_address0,
        local_distance_1_3_ce0,
        local_distance_1_3_we0,
        local_distance_1_3_d0,
        local_distance_1_2_address0,
        local_distance_1_2_ce0,
        local_distance_1_2_we0,
        local_distance_1_2_d0,
        local_distance_1_1_address0,
        local_distance_1_1_ce0,
        local_distance_1_1_we0,
        local_distance_1_1_d0,
        local_distance_1_0_address0,
        local_distance_1_0_ce0,
        local_distance_1_0_we0,
        local_distance_1_0_d0,
        local_distance_0_3_address0,
        local_distance_0_3_ce0,
        local_distance_0_3_we0,
        local_distance_0_3_d0,
        local_distance_0_2_address0,
        local_distance_0_2_ce0,
        local_distance_0_2_we0,
        local_distance_0_2_d0,
        local_distance_0_1_address0,
        local_distance_0_1_ce0,
        local_distance_0_1_we0,
        local_distance_0_1_d0,
        local_distance_0_0_address0,
        local_distance_0_0_ce0,
        local_distance_0_0_we0,
        local_distance_0_0_d0,
        local_SP_address0,
        local_SP_ce0,
        local_SP_q0,
        p_read,
        p_read1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] local_distance_7_3_address0;
output   local_distance_7_3_ce0;
output   local_distance_7_3_we0;
output  [31:0] local_distance_7_3_d0;
output  [9:0] local_distance_7_2_address0;
output   local_distance_7_2_ce0;
output   local_distance_7_2_we0;
output  [31:0] local_distance_7_2_d0;
output  [9:0] local_distance_7_1_address0;
output   local_distance_7_1_ce0;
output   local_distance_7_1_we0;
output  [31:0] local_distance_7_1_d0;
output  [9:0] local_distance_7_0_address0;
output   local_distance_7_0_ce0;
output   local_distance_7_0_we0;
output  [31:0] local_distance_7_0_d0;
output  [9:0] local_distance_6_3_address0;
output   local_distance_6_3_ce0;
output   local_distance_6_3_we0;
output  [31:0] local_distance_6_3_d0;
output  [9:0] local_distance_6_2_address0;
output   local_distance_6_2_ce0;
output   local_distance_6_2_we0;
output  [31:0] local_distance_6_2_d0;
output  [9:0] local_distance_6_1_address0;
output   local_distance_6_1_ce0;
output   local_distance_6_1_we0;
output  [31:0] local_distance_6_1_d0;
output  [9:0] local_distance_6_0_address0;
output   local_distance_6_0_ce0;
output   local_distance_6_0_we0;
output  [31:0] local_distance_6_0_d0;
output  [9:0] local_distance_5_3_address0;
output   local_distance_5_3_ce0;
output   local_distance_5_3_we0;
output  [31:0] local_distance_5_3_d0;
output  [9:0] local_distance_5_2_address0;
output   local_distance_5_2_ce0;
output   local_distance_5_2_we0;
output  [31:0] local_distance_5_2_d0;
output  [9:0] local_distance_5_1_address0;
output   local_distance_5_1_ce0;
output   local_distance_5_1_we0;
output  [31:0] local_distance_5_1_d0;
output  [9:0] local_distance_5_0_address0;
output   local_distance_5_0_ce0;
output   local_distance_5_0_we0;
output  [31:0] local_distance_5_0_d0;
output  [9:0] local_distance_4_3_address0;
output   local_distance_4_3_ce0;
output   local_distance_4_3_we0;
output  [31:0] local_distance_4_3_d0;
output  [9:0] local_distance_4_2_address0;
output   local_distance_4_2_ce0;
output   local_distance_4_2_we0;
output  [31:0] local_distance_4_2_d0;
output  [9:0] local_distance_4_1_address0;
output   local_distance_4_1_ce0;
output   local_distance_4_1_we0;
output  [31:0] local_distance_4_1_d0;
output  [9:0] local_distance_4_0_address0;
output   local_distance_4_0_ce0;
output   local_distance_4_0_we0;
output  [31:0] local_distance_4_0_d0;
output  [9:0] local_distance_3_3_address0;
output   local_distance_3_3_ce0;
output   local_distance_3_3_we0;
output  [31:0] local_distance_3_3_d0;
output  [9:0] local_distance_3_2_address0;
output   local_distance_3_2_ce0;
output   local_distance_3_2_we0;
output  [31:0] local_distance_3_2_d0;
output  [9:0] local_distance_3_1_address0;
output   local_distance_3_1_ce0;
output   local_distance_3_1_we0;
output  [31:0] local_distance_3_1_d0;
output  [9:0] local_distance_3_0_address0;
output   local_distance_3_0_ce0;
output   local_distance_3_0_we0;
output  [31:0] local_distance_3_0_d0;
output  [9:0] local_distance_2_3_address0;
output   local_distance_2_3_ce0;
output   local_distance_2_3_we0;
output  [31:0] local_distance_2_3_d0;
output  [9:0] local_distance_2_2_address0;
output   local_distance_2_2_ce0;
output   local_distance_2_2_we0;
output  [31:0] local_distance_2_2_d0;
output  [9:0] local_distance_2_1_address0;
output   local_distance_2_1_ce0;
output   local_distance_2_1_we0;
output  [31:0] local_distance_2_1_d0;
output  [9:0] local_distance_2_0_address0;
output   local_distance_2_0_ce0;
output   local_distance_2_0_we0;
output  [31:0] local_distance_2_0_d0;
output  [9:0] local_distance_1_3_address0;
output   local_distance_1_3_ce0;
output   local_distance_1_3_we0;
output  [31:0] local_distance_1_3_d0;
output  [9:0] local_distance_1_2_address0;
output   local_distance_1_2_ce0;
output   local_distance_1_2_we0;
output  [31:0] local_distance_1_2_d0;
output  [9:0] local_distance_1_1_address0;
output   local_distance_1_1_ce0;
output   local_distance_1_1_we0;
output  [31:0] local_distance_1_1_d0;
output  [9:0] local_distance_1_0_address0;
output   local_distance_1_0_ce0;
output   local_distance_1_0_we0;
output  [31:0] local_distance_1_0_d0;
output  [9:0] local_distance_0_3_address0;
output   local_distance_0_3_ce0;
output   local_distance_0_3_we0;
output  [31:0] local_distance_0_3_d0;
output  [9:0] local_distance_0_2_address0;
output   local_distance_0_2_ce0;
output   local_distance_0_2_we0;
output  [31:0] local_distance_0_2_d0;
output  [9:0] local_distance_0_1_address0;
output   local_distance_0_1_ce0;
output   local_distance_0_1_we0;
output  [31:0] local_distance_0_1_d0;
output  [9:0] local_distance_0_0_address0;
output   local_distance_0_0_ce0;
output   local_distance_0_0_we0;
output  [31:0] local_distance_0_0_d0;
output  [11:0] local_SP_address0;
output   local_SP_ce0;
input  [255:0] local_SP_q0;
input  [31:0] p_read;
input  [31:0] p_read1;

reg ap_idle;
reg local_distance_7_3_ce0;
reg local_distance_7_3_we0;
reg local_distance_7_2_ce0;
reg local_distance_7_2_we0;
reg local_distance_7_1_ce0;
reg local_distance_7_1_we0;
reg local_distance_7_0_ce0;
reg local_distance_7_0_we0;
reg local_distance_6_3_ce0;
reg local_distance_6_3_we0;
reg local_distance_6_2_ce0;
reg local_distance_6_2_we0;
reg local_distance_6_1_ce0;
reg local_distance_6_1_we0;
reg local_distance_6_0_ce0;
reg local_distance_6_0_we0;
reg local_distance_5_3_ce0;
reg local_distance_5_3_we0;
reg local_distance_5_2_ce0;
reg local_distance_5_2_we0;
reg local_distance_5_1_ce0;
reg local_distance_5_1_we0;
reg local_distance_5_0_ce0;
reg local_distance_5_0_we0;
reg local_distance_4_3_ce0;
reg local_distance_4_3_we0;
reg local_distance_4_2_ce0;
reg local_distance_4_2_we0;
reg local_distance_4_1_ce0;
reg local_distance_4_1_we0;
reg local_distance_4_0_ce0;
reg local_distance_4_0_we0;
reg local_distance_3_3_ce0;
reg local_distance_3_3_we0;
reg local_distance_3_2_ce0;
reg local_distance_3_2_we0;
reg local_distance_3_1_ce0;
reg local_distance_3_1_we0;
reg local_distance_3_0_ce0;
reg local_distance_3_0_we0;
reg local_distance_2_3_ce0;
reg local_distance_2_3_we0;
reg local_distance_2_2_ce0;
reg local_distance_2_2_we0;
reg local_distance_2_1_ce0;
reg local_distance_2_1_we0;
reg local_distance_2_0_ce0;
reg local_distance_2_0_we0;
reg local_distance_1_3_ce0;
reg local_distance_1_3_we0;
reg local_distance_1_2_ce0;
reg local_distance_1_2_we0;
reg local_distance_1_1_ce0;
reg local_distance_1_1_we0;
reg local_distance_1_0_ce0;
reg local_distance_1_0_we0;
reg local_distance_0_3_ce0;
reg local_distance_0_3_we0;
reg local_distance_0_2_ce0;
reg local_distance_0_2_we0;
reg local_distance_0_1_ce0;
reg local_distance_0_1_we0;
reg local_distance_0_0_ce0;
reg local_distance_0_0_we0;
reg local_SP_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln119_fu_789_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] select_ln119_fu_813_p3;
reg   [9:0] select_ln119_reg_1527;
reg   [9:0] select_ln119_reg_1527_pp0_iter1_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter2_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter3_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter4_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter5_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter6_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter7_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter8_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter9_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter10_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter11_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter12_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter13_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter14_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter15_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter16_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter17_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter18_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter19_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter20_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter21_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter22_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter23_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter24_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter25_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter26_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter27_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter28_reg;
reg   [9:0] select_ln119_reg_1527_pp0_iter29_reg;
wire   [2:0] trunc_ln119_fu_835_p1;
reg   [2:0] trunc_ln119_reg_1533;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter1_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter2_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter3_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter4_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter5_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter6_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter7_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter8_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter9_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter10_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter11_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter12_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter13_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter14_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter15_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter16_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter17_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter18_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter19_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter20_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter21_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter22_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter23_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter24_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter25_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter26_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter27_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter28_reg;
reg   [2:0] trunc_ln119_reg_1533_pp0_iter29_reg;
wire   [31:0] tmp_fu_881_p1;
reg   [31:0] tmp_reg_1543;
reg   [31:0] tmp_1_reg_1548;
reg   [31:0] tmp_3_reg_1553;
reg   [31:0] tmp_6_reg_1558;
reg   [31:0] tmp_11_reg_1563;
reg   [31:0] tmp_14_reg_1568;
reg   [31:0] tmp_17_reg_1573;
reg   [31:0] tmp_20_reg_1578;
wire   [31:0] grp_fu_631_p2;
reg   [31:0] input_assign_reg_1623;
reg   [31:0] input_assign_reg_1623_pp0_iter10_reg;
wire   [31:0] grp_fu_635_p2;
reg   [31:0] input_assign_1_reg_1630;
reg   [31:0] input_assign_1_reg_1630_pp0_iter10_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter11_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter12_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter13_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter14_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter15_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter16_reg;
reg   [31:0] input_assign_1_reg_1630_pp0_iter17_reg;
wire   [31:0] grp_fu_639_p2;
reg   [31:0] input_assign_2_reg_1637;
reg   [31:0] input_assign_2_reg_1637_pp0_iter10_reg;
wire   [31:0] grp_fu_643_p2;
reg   [31:0] input_assign_3_reg_1644;
reg   [31:0] input_assign_3_reg_1644_pp0_iter10_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter11_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter12_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter13_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter14_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter15_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter16_reg;
reg   [31:0] input_assign_3_reg_1644_pp0_iter17_reg;
wire   [31:0] grp_fu_647_p2;
reg   [31:0] input_assign_4_reg_1651;
reg   [31:0] input_assign_4_reg_1651_pp0_iter10_reg;
wire   [31:0] grp_fu_651_p2;
reg   [31:0] input_assign_5_reg_1658;
reg   [31:0] input_assign_5_reg_1658_pp0_iter10_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter11_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter12_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter13_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter14_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter15_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter16_reg;
reg   [31:0] input_assign_5_reg_1658_pp0_iter17_reg;
wire   [31:0] grp_fu_655_p2;
reg   [31:0] input_assign_6_reg_1665;
reg   [31:0] input_assign_6_reg_1665_pp0_iter10_reg;
wire   [31:0] grp_fu_659_p2;
reg   [31:0] input_assign_7_reg_1672;
reg   [31:0] input_assign_7_reg_1672_pp0_iter10_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter11_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter12_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter13_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter14_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter15_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter16_reg;
reg   [31:0] input_assign_7_reg_1672_pp0_iter17_reg;
wire   [31:0] delta_fu_1038_p3;
reg   [31:0] delta_reg_1679;
wire   [31:0] delta_2_fu_1096_p3;
reg   [31:0] delta_2_reg_1685;
wire   [31:0] delta_4_fu_1154_p3;
reg   [31:0] delta_4_reg_1691;
wire   [31:0] delta_6_fu_1212_p3;
reg   [31:0] delta_6_reg_1697;
wire   [31:0] grp_fu_699_p2;
reg   [31:0] mul_reg_1703;
wire   [31:0] grp_fu_703_p2;
reg   [31:0] mul22_1_reg_1708;
wire   [31:0] grp_fu_707_p2;
reg   [31:0] mul22_2_reg_1713;
wire   [31:0] grp_fu_711_p2;
reg   [31:0] mul22_3_reg_1718;
wire   [31:0] delta_1_fu_1270_p3;
reg   [31:0] delta_1_reg_1723;
wire   [31:0] delta_3_fu_1328_p3;
reg   [31:0] delta_3_reg_1729;
wire   [31:0] delta_5_fu_1386_p3;
reg   [31:0] delta_5_reg_1735;
wire   [31:0] delta_7_fu_1444_p3;
reg   [31:0] delta_7_reg_1741;
wire   [31:0] grp_fu_663_p2;
reg   [31:0] delta_squared_sum_reg_1747;
wire   [31:0] grp_fu_715_p2;
reg   [31:0] mul22_s_reg_1752;
wire   [31:0] grp_fu_668_p2;
reg   [31:0] delta_squared_sum_2_reg_1757;
wire   [31:0] grp_fu_719_p2;
reg   [31:0] mul22_1_1_reg_1762;
wire   [31:0] grp_fu_673_p2;
reg   [31:0] delta_squared_sum_4_reg_1767;
wire   [31:0] grp_fu_723_p2;
reg   [31:0] mul22_2_1_reg_1772;
wire   [31:0] grp_fu_678_p2;
reg   [31:0] delta_squared_sum_6_reg_1777;
wire   [31:0] grp_fu_727_p2;
reg   [31:0] mul22_3_1_reg_1782;
wire   [31:0] grp_fu_683_p2;
reg   [31:0] delta_squared_sum_1_reg_1787;
wire   [31:0] grp_fu_687_p2;
reg   [31:0] delta_squared_sum_3_reg_1799;
wire   [31:0] grp_fu_691_p2;
reg   [31:0] delta_squared_sum_5_reg_1811;
wire   [31:0] grp_fu_695_p2;
reg   [31:0] delta_squared_sum_7_reg_1823;
wire   [63:0] sum_cast_fu_876_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln120_fu_1451_p1;
reg   [9:0] jj_fu_178;
wire   [9:0] add_ln120_fu_839_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_jj_load;
reg   [3:0] ii_fu_182;
wire   [3:0] select_ln119_1_fu_827_p3;
reg   [3:0] ap_sig_allocacmp_ii_load;
reg   [12:0] indvar_flatten_fu_186;
wire   [12:0] add_ln119_fu_795_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [31:0] grp_fu_631_p0;
wire   [31:0] grp_fu_635_p0;
wire   [31:0] grp_fu_639_p0;
wire   [31:0] grp_fu_643_p0;
wire   [31:0] grp_fu_647_p0;
wire   [31:0] grp_fu_651_p0;
wire   [31:0] grp_fu_655_p0;
wire   [31:0] grp_fu_659_p0;
wire   [0:0] icmp_ln120_fu_807_p2;
wire   [3:0] add_ln119_1_fu_821_p2;
wire   [11:0] zext_ln120_1_fu_867_p1;
wire   [11:0] p_mid2_fu_860_p3;
wire   [11:0] sum_fu_870_p2;
wire   [31:0] bitcast_ln76_fu_987_p1;
wire   [7:0] tmp_9_fu_990_p4;
wire   [22:0] trunc_ln76_fu_1000_p1;
wire   [0:0] icmp_ln76_1_fu_1010_p2;
wire   [0:0] icmp_ln76_fu_1004_p2;
wire   [0:0] or_ln76_fu_1016_p2;
wire   [0:0] grp_fu_731_p2;
wire   [31:0] xor_ln76_fu_1028_p2;
wire   [0:0] and_ln76_fu_1022_p2;
wire   [31:0] bitcast_ln76_1_fu_1034_p1;
wire   [31:0] bitcast_ln76_4_fu_1045_p1;
wire   [7:0] tmp_4_fu_1048_p4;
wire   [22:0] trunc_ln76_2_fu_1058_p1;
wire   [0:0] icmp_ln76_5_fu_1068_p2;
wire   [0:0] icmp_ln76_4_fu_1062_p2;
wire   [0:0] or_ln76_2_fu_1074_p2;
wire   [0:0] grp_fu_736_p2;
wire   [31:0] xor_ln76_2_fu_1086_p2;
wire   [0:0] and_ln76_2_fu_1080_p2;
wire   [31:0] bitcast_ln76_5_fu_1092_p1;
wire   [31:0] bitcast_ln76_8_fu_1103_p1;
wire   [7:0] tmp_12_fu_1106_p4;
wire   [22:0] trunc_ln76_4_fu_1116_p1;
wire   [0:0] icmp_ln76_9_fu_1126_p2;
wire   [0:0] icmp_ln76_8_fu_1120_p2;
wire   [0:0] or_ln76_4_fu_1132_p2;
wire   [0:0] grp_fu_741_p2;
wire   [31:0] xor_ln76_4_fu_1144_p2;
wire   [0:0] and_ln76_4_fu_1138_p2;
wire   [31:0] bitcast_ln76_9_fu_1150_p1;
wire   [31:0] bitcast_ln76_12_fu_1161_p1;
wire   [7:0] tmp_18_fu_1164_p4;
wire   [22:0] trunc_ln76_6_fu_1174_p1;
wire   [0:0] icmp_ln76_13_fu_1184_p2;
wire   [0:0] icmp_ln76_12_fu_1178_p2;
wire   [0:0] or_ln76_6_fu_1190_p2;
wire   [0:0] grp_fu_746_p2;
wire   [31:0] xor_ln76_6_fu_1202_p2;
wire   [0:0] and_ln76_6_fu_1196_p2;
wire   [31:0] bitcast_ln76_13_fu_1208_p1;
wire   [31:0] bitcast_ln76_2_fu_1219_p1;
wire   [7:0] tmp_8_fu_1222_p4;
wire   [22:0] trunc_ln76_1_fu_1232_p1;
wire   [0:0] icmp_ln76_3_fu_1242_p2;
wire   [0:0] icmp_ln76_2_fu_1236_p2;
wire   [0:0] or_ln76_1_fu_1248_p2;
wire   [0:0] grp_fu_751_p2;
wire   [31:0] xor_ln76_1_fu_1260_p2;
wire   [0:0] and_ln76_1_fu_1254_p2;
wire   [31:0] bitcast_ln76_3_fu_1266_p1;
wire   [31:0] bitcast_ln76_6_fu_1277_p1;
wire   [7:0] tmp_7_fu_1280_p4;
wire   [22:0] trunc_ln76_3_fu_1290_p1;
wire   [0:0] icmp_ln76_7_fu_1300_p2;
wire   [0:0] icmp_ln76_6_fu_1294_p2;
wire   [0:0] or_ln76_3_fu_1306_p2;
wire   [0:0] grp_fu_756_p2;
wire   [31:0] xor_ln76_3_fu_1318_p2;
wire   [0:0] and_ln76_3_fu_1312_p2;
wire   [31:0] bitcast_ln76_7_fu_1324_p1;
wire   [31:0] bitcast_ln76_10_fu_1335_p1;
wire   [7:0] tmp_15_fu_1338_p4;
wire   [22:0] trunc_ln76_5_fu_1348_p1;
wire   [0:0] icmp_ln76_11_fu_1358_p2;
wire   [0:0] icmp_ln76_10_fu_1352_p2;
wire   [0:0] or_ln76_5_fu_1364_p2;
wire   [0:0] grp_fu_761_p2;
wire   [31:0] xor_ln76_5_fu_1376_p2;
wire   [0:0] and_ln76_5_fu_1370_p2;
wire   [31:0] bitcast_ln76_11_fu_1382_p1;
wire   [31:0] bitcast_ln76_14_fu_1393_p1;
wire   [7:0] tmp_21_fu_1396_p4;
wire   [22:0] trunc_ln76_7_fu_1406_p1;
wire   [0:0] icmp_ln76_15_fu_1416_p2;
wire   [0:0] icmp_ln76_14_fu_1410_p2;
wire   [0:0] or_ln76_7_fu_1422_p2;
wire   [0:0] grp_fu_766_p2;
wire   [31:0] xor_ln76_7_fu_1434_p2;
wire   [0:0] and_ln76_7_fu_1428_p2;
wire   [31:0] bitcast_ln76_15_fu_1440_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_done_reg = 1'b0;
end

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_631_p0),
    .din1(p_read),
    .ce(1'b1),
    .dout(grp_fu_631_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_635_p0),
    .din1(p_read1),
    .ce(1'b1),
    .dout(grp_fu_635_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_639_p0),
    .din1(p_read),
    .ce(1'b1),
    .dout(grp_fu_639_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_643_p0),
    .din1(p_read1),
    .ce(1'b1),
    .dout(grp_fu_643_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_647_p0),
    .din1(p_read),
    .ce(1'b1),
    .dout(grp_fu_647_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_651_p0),
    .din1(p_read1),
    .ce(1'b1),
    .dout(grp_fu_651_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U260(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_655_p0),
    .din1(p_read),
    .ce(1'b1),
    .dout(grp_fu_655_p2)
);

krnl_partialKnn_wrapper_13_fsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_7_full_dsp_1_U261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_659_p0),
    .din1(p_read1),
    .ce(1'b1),
    .dout(grp_fu_659_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_1703),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_663_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul22_1_reg_1708),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_668_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul22_2_reg_1713),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_673_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul22_3_reg_1718),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_678_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_squared_sum_reg_1747),
    .din1(mul22_s_reg_1752),
    .ce(1'b1),
    .dout(grp_fu_683_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_squared_sum_2_reg_1757),
    .din1(mul22_1_1_reg_1762),
    .ce(1'b1),
    .dout(grp_fu_687_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_squared_sum_4_reg_1767),
    .din1(mul22_2_1_reg_1772),
    .ce(1'b1),
    .dout(grp_fu_691_p2)
);

krnl_partialKnn_wrapper_13_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_squared_sum_6_reg_1777),
    .din1(mul22_3_1_reg_1782),
    .ce(1'b1),
    .dout(grp_fu_695_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_reg_1679),
    .din1(delta_reg_1679),
    .ce(1'b1),
    .dout(grp_fu_699_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_2_reg_1685),
    .din1(delta_2_reg_1685),
    .ce(1'b1),
    .dout(grp_fu_703_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_4_reg_1691),
    .din1(delta_4_reg_1691),
    .ce(1'b1),
    .dout(grp_fu_707_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_6_reg_1697),
    .din1(delta_6_reg_1697),
    .ce(1'b1),
    .dout(grp_fu_711_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_1_reg_1723),
    .din1(delta_1_reg_1723),
    .ce(1'b1),
    .dout(grp_fu_715_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_3_reg_1729),
    .din1(delta_3_reg_1729),
    .ce(1'b1),
    .dout(grp_fu_719_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_5_reg_1735),
    .din1(delta_5_reg_1735),
    .ce(1'b1),
    .dout(grp_fu_723_p2)
);

krnl_partialKnn_wrapper_13_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U277(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(delta_7_reg_1741),
    .din1(delta_7_reg_1741),
    .ce(1'b1),
    .dout(grp_fu_727_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U278(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_reg_1623),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_731_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U279(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_2_reg_1637),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_736_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U280(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_4_reg_1651),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_741_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U281(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_6_reg_1665),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_746_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_1_reg_1630_pp0_iter16_reg),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_751_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_3_reg_1644_pp0_iter16_reg),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_756_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_5_reg_1658_pp0_iter16_reg),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_761_p2)
);

krnl_partialKnn_wrapper_13_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_assign_7_reg_1672_pp0_iter16_reg),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_766_p2)
);

krnl_partialKnn_wrapper_13_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter29_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_789_p2 == 1'd0))) begin
            ii_fu_182 <= select_ln119_1_fu_827_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            ii_fu_182 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_789_p2 == 1'd0))) begin
            indvar_flatten_fu_186 <= add_ln119_fu_795_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_186 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_789_p2 == 1'd0))) begin
            jj_fu_178 <= add_ln120_fu_839_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jj_fu_178 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        delta_1_reg_1723 <= delta_1_fu_1270_p3;
        delta_2_reg_1685 <= delta_2_fu_1096_p3;
        delta_3_reg_1729 <= delta_3_fu_1328_p3;
        delta_4_reg_1691 <= delta_4_fu_1154_p3;
        delta_5_reg_1735 <= delta_5_fu_1386_p3;
        delta_6_reg_1697 <= delta_6_fu_1212_p3;
        delta_7_reg_1741 <= delta_7_fu_1444_p3;
        delta_reg_1679 <= delta_fu_1038_p3;
        delta_squared_sum_1_reg_1787 <= grp_fu_683_p2;
        delta_squared_sum_2_reg_1757 <= grp_fu_668_p2;
        delta_squared_sum_3_reg_1799 <= grp_fu_687_p2;
        delta_squared_sum_4_reg_1767 <= grp_fu_673_p2;
        delta_squared_sum_5_reg_1811 <= grp_fu_691_p2;
        delta_squared_sum_6_reg_1777 <= grp_fu_678_p2;
        delta_squared_sum_7_reg_1823 <= grp_fu_695_p2;
        delta_squared_sum_reg_1747 <= grp_fu_663_p2;
        input_assign_1_reg_1630 <= grp_fu_635_p2;
        input_assign_1_reg_1630_pp0_iter10_reg <= input_assign_1_reg_1630;
        input_assign_1_reg_1630_pp0_iter11_reg <= input_assign_1_reg_1630_pp0_iter10_reg;
        input_assign_1_reg_1630_pp0_iter12_reg <= input_assign_1_reg_1630_pp0_iter11_reg;
        input_assign_1_reg_1630_pp0_iter13_reg <= input_assign_1_reg_1630_pp0_iter12_reg;
        input_assign_1_reg_1630_pp0_iter14_reg <= input_assign_1_reg_1630_pp0_iter13_reg;
        input_assign_1_reg_1630_pp0_iter15_reg <= input_assign_1_reg_1630_pp0_iter14_reg;
        input_assign_1_reg_1630_pp0_iter16_reg <= input_assign_1_reg_1630_pp0_iter15_reg;
        input_assign_1_reg_1630_pp0_iter17_reg <= input_assign_1_reg_1630_pp0_iter16_reg;
        input_assign_2_reg_1637 <= grp_fu_639_p2;
        input_assign_2_reg_1637_pp0_iter10_reg <= input_assign_2_reg_1637;
        input_assign_3_reg_1644 <= grp_fu_643_p2;
        input_assign_3_reg_1644_pp0_iter10_reg <= input_assign_3_reg_1644;
        input_assign_3_reg_1644_pp0_iter11_reg <= input_assign_3_reg_1644_pp0_iter10_reg;
        input_assign_3_reg_1644_pp0_iter12_reg <= input_assign_3_reg_1644_pp0_iter11_reg;
        input_assign_3_reg_1644_pp0_iter13_reg <= input_assign_3_reg_1644_pp0_iter12_reg;
        input_assign_3_reg_1644_pp0_iter14_reg <= input_assign_3_reg_1644_pp0_iter13_reg;
        input_assign_3_reg_1644_pp0_iter15_reg <= input_assign_3_reg_1644_pp0_iter14_reg;
        input_assign_3_reg_1644_pp0_iter16_reg <= input_assign_3_reg_1644_pp0_iter15_reg;
        input_assign_3_reg_1644_pp0_iter17_reg <= input_assign_3_reg_1644_pp0_iter16_reg;
        input_assign_4_reg_1651 <= grp_fu_647_p2;
        input_assign_4_reg_1651_pp0_iter10_reg <= input_assign_4_reg_1651;
        input_assign_5_reg_1658 <= grp_fu_651_p2;
        input_assign_5_reg_1658_pp0_iter10_reg <= input_assign_5_reg_1658;
        input_assign_5_reg_1658_pp0_iter11_reg <= input_assign_5_reg_1658_pp0_iter10_reg;
        input_assign_5_reg_1658_pp0_iter12_reg <= input_assign_5_reg_1658_pp0_iter11_reg;
        input_assign_5_reg_1658_pp0_iter13_reg <= input_assign_5_reg_1658_pp0_iter12_reg;
        input_assign_5_reg_1658_pp0_iter14_reg <= input_assign_5_reg_1658_pp0_iter13_reg;
        input_assign_5_reg_1658_pp0_iter15_reg <= input_assign_5_reg_1658_pp0_iter14_reg;
        input_assign_5_reg_1658_pp0_iter16_reg <= input_assign_5_reg_1658_pp0_iter15_reg;
        input_assign_5_reg_1658_pp0_iter17_reg <= input_assign_5_reg_1658_pp0_iter16_reg;
        input_assign_6_reg_1665 <= grp_fu_655_p2;
        input_assign_6_reg_1665_pp0_iter10_reg <= input_assign_6_reg_1665;
        input_assign_7_reg_1672 <= grp_fu_659_p2;
        input_assign_7_reg_1672_pp0_iter10_reg <= input_assign_7_reg_1672;
        input_assign_7_reg_1672_pp0_iter11_reg <= input_assign_7_reg_1672_pp0_iter10_reg;
        input_assign_7_reg_1672_pp0_iter12_reg <= input_assign_7_reg_1672_pp0_iter11_reg;
        input_assign_7_reg_1672_pp0_iter13_reg <= input_assign_7_reg_1672_pp0_iter12_reg;
        input_assign_7_reg_1672_pp0_iter14_reg <= input_assign_7_reg_1672_pp0_iter13_reg;
        input_assign_7_reg_1672_pp0_iter15_reg <= input_assign_7_reg_1672_pp0_iter14_reg;
        input_assign_7_reg_1672_pp0_iter16_reg <= input_assign_7_reg_1672_pp0_iter15_reg;
        input_assign_7_reg_1672_pp0_iter17_reg <= input_assign_7_reg_1672_pp0_iter16_reg;
        input_assign_reg_1623 <= grp_fu_631_p2;
        input_assign_reg_1623_pp0_iter10_reg <= input_assign_reg_1623;
        mul22_1_1_reg_1762 <= grp_fu_719_p2;
        mul22_1_reg_1708 <= grp_fu_703_p2;
        mul22_2_1_reg_1772 <= grp_fu_723_p2;
        mul22_2_reg_1713 <= grp_fu_707_p2;
        mul22_3_1_reg_1782 <= grp_fu_727_p2;
        mul22_3_reg_1718 <= grp_fu_711_p2;
        mul22_s_reg_1752 <= grp_fu_715_p2;
        mul_reg_1703 <= grp_fu_699_p2;
        select_ln119_reg_1527_pp0_iter10_reg <= select_ln119_reg_1527_pp0_iter9_reg;
        select_ln119_reg_1527_pp0_iter11_reg <= select_ln119_reg_1527_pp0_iter10_reg;
        select_ln119_reg_1527_pp0_iter12_reg <= select_ln119_reg_1527_pp0_iter11_reg;
        select_ln119_reg_1527_pp0_iter13_reg <= select_ln119_reg_1527_pp0_iter12_reg;
        select_ln119_reg_1527_pp0_iter14_reg <= select_ln119_reg_1527_pp0_iter13_reg;
        select_ln119_reg_1527_pp0_iter15_reg <= select_ln119_reg_1527_pp0_iter14_reg;
        select_ln119_reg_1527_pp0_iter16_reg <= select_ln119_reg_1527_pp0_iter15_reg;
        select_ln119_reg_1527_pp0_iter17_reg <= select_ln119_reg_1527_pp0_iter16_reg;
        select_ln119_reg_1527_pp0_iter18_reg <= select_ln119_reg_1527_pp0_iter17_reg;
        select_ln119_reg_1527_pp0_iter19_reg <= select_ln119_reg_1527_pp0_iter18_reg;
        select_ln119_reg_1527_pp0_iter20_reg <= select_ln119_reg_1527_pp0_iter19_reg;
        select_ln119_reg_1527_pp0_iter21_reg <= select_ln119_reg_1527_pp0_iter20_reg;
        select_ln119_reg_1527_pp0_iter22_reg <= select_ln119_reg_1527_pp0_iter21_reg;
        select_ln119_reg_1527_pp0_iter23_reg <= select_ln119_reg_1527_pp0_iter22_reg;
        select_ln119_reg_1527_pp0_iter24_reg <= select_ln119_reg_1527_pp0_iter23_reg;
        select_ln119_reg_1527_pp0_iter25_reg <= select_ln119_reg_1527_pp0_iter24_reg;
        select_ln119_reg_1527_pp0_iter26_reg <= select_ln119_reg_1527_pp0_iter25_reg;
        select_ln119_reg_1527_pp0_iter27_reg <= select_ln119_reg_1527_pp0_iter26_reg;
        select_ln119_reg_1527_pp0_iter28_reg <= select_ln119_reg_1527_pp0_iter27_reg;
        select_ln119_reg_1527_pp0_iter29_reg <= select_ln119_reg_1527_pp0_iter28_reg;
        select_ln119_reg_1527_pp0_iter2_reg <= select_ln119_reg_1527_pp0_iter1_reg;
        select_ln119_reg_1527_pp0_iter3_reg <= select_ln119_reg_1527_pp0_iter2_reg;
        select_ln119_reg_1527_pp0_iter4_reg <= select_ln119_reg_1527_pp0_iter3_reg;
        select_ln119_reg_1527_pp0_iter5_reg <= select_ln119_reg_1527_pp0_iter4_reg;
        select_ln119_reg_1527_pp0_iter6_reg <= select_ln119_reg_1527_pp0_iter5_reg;
        select_ln119_reg_1527_pp0_iter7_reg <= select_ln119_reg_1527_pp0_iter6_reg;
        select_ln119_reg_1527_pp0_iter8_reg <= select_ln119_reg_1527_pp0_iter7_reg;
        select_ln119_reg_1527_pp0_iter9_reg <= select_ln119_reg_1527_pp0_iter8_reg;
        tmp_11_reg_1563 <= {{local_SP_q0[159:128]}};
        tmp_14_reg_1568 <= {{local_SP_q0[191:160]}};
        tmp_17_reg_1573 <= {{local_SP_q0[223:192]}};
        tmp_1_reg_1548 <= {{local_SP_q0[63:32]}};
        tmp_20_reg_1578 <= {{local_SP_q0[255:224]}};
        tmp_3_reg_1553 <= {{local_SP_q0[95:64]}};
        tmp_6_reg_1558 <= {{local_SP_q0[127:96]}};
        tmp_reg_1543 <= tmp_fu_881_p1;
        trunc_ln119_reg_1533_pp0_iter10_reg <= trunc_ln119_reg_1533_pp0_iter9_reg;
        trunc_ln119_reg_1533_pp0_iter11_reg <= trunc_ln119_reg_1533_pp0_iter10_reg;
        trunc_ln119_reg_1533_pp0_iter12_reg <= trunc_ln119_reg_1533_pp0_iter11_reg;
        trunc_ln119_reg_1533_pp0_iter13_reg <= trunc_ln119_reg_1533_pp0_iter12_reg;
        trunc_ln119_reg_1533_pp0_iter14_reg <= trunc_ln119_reg_1533_pp0_iter13_reg;
        trunc_ln119_reg_1533_pp0_iter15_reg <= trunc_ln119_reg_1533_pp0_iter14_reg;
        trunc_ln119_reg_1533_pp0_iter16_reg <= trunc_ln119_reg_1533_pp0_iter15_reg;
        trunc_ln119_reg_1533_pp0_iter17_reg <= trunc_ln119_reg_1533_pp0_iter16_reg;
        trunc_ln119_reg_1533_pp0_iter18_reg <= trunc_ln119_reg_1533_pp0_iter17_reg;
        trunc_ln119_reg_1533_pp0_iter19_reg <= trunc_ln119_reg_1533_pp0_iter18_reg;
        trunc_ln119_reg_1533_pp0_iter20_reg <= trunc_ln119_reg_1533_pp0_iter19_reg;
        trunc_ln119_reg_1533_pp0_iter21_reg <= trunc_ln119_reg_1533_pp0_iter20_reg;
        trunc_ln119_reg_1533_pp0_iter22_reg <= trunc_ln119_reg_1533_pp0_iter21_reg;
        trunc_ln119_reg_1533_pp0_iter23_reg <= trunc_ln119_reg_1533_pp0_iter22_reg;
        trunc_ln119_reg_1533_pp0_iter24_reg <= trunc_ln119_reg_1533_pp0_iter23_reg;
        trunc_ln119_reg_1533_pp0_iter25_reg <= trunc_ln119_reg_1533_pp0_iter24_reg;
        trunc_ln119_reg_1533_pp0_iter26_reg <= trunc_ln119_reg_1533_pp0_iter25_reg;
        trunc_ln119_reg_1533_pp0_iter27_reg <= trunc_ln119_reg_1533_pp0_iter26_reg;
        trunc_ln119_reg_1533_pp0_iter28_reg <= trunc_ln119_reg_1533_pp0_iter27_reg;
        trunc_ln119_reg_1533_pp0_iter29_reg <= trunc_ln119_reg_1533_pp0_iter28_reg;
        trunc_ln119_reg_1533_pp0_iter2_reg <= trunc_ln119_reg_1533_pp0_iter1_reg;
        trunc_ln119_reg_1533_pp0_iter3_reg <= trunc_ln119_reg_1533_pp0_iter2_reg;
        trunc_ln119_reg_1533_pp0_iter4_reg <= trunc_ln119_reg_1533_pp0_iter3_reg;
        trunc_ln119_reg_1533_pp0_iter5_reg <= trunc_ln119_reg_1533_pp0_iter4_reg;
        trunc_ln119_reg_1533_pp0_iter6_reg <= trunc_ln119_reg_1533_pp0_iter5_reg;
        trunc_ln119_reg_1533_pp0_iter7_reg <= trunc_ln119_reg_1533_pp0_iter6_reg;
        trunc_ln119_reg_1533_pp0_iter8_reg <= trunc_ln119_reg_1533_pp0_iter7_reg;
        trunc_ln119_reg_1533_pp0_iter9_reg <= trunc_ln119_reg_1533_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln119_reg_1527_pp0_iter1_reg <= select_ln119_reg_1527;
        trunc_ln119_reg_1533_pp0_iter1_reg <= trunc_ln119_reg_1533;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln119_fu_789_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln119_reg_1527 <= select_ln119_fu_813_p3;
        trunc_ln119_reg_1533 <= trunc_ln119_fu_835_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln119_fu_789_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter29_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_ii_load = 4'd0;
    end else begin
        ap_sig_allocacmp_ii_load = ii_fu_182;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_186;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_jj_load = 10'd0;
    end else begin
        ap_sig_allocacmp_jj_load = jj_fu_178;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_SP_ce0 = 1'b1;
    end else begin
        local_SP_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_0_ce0 = 1'b1;
    end else begin
        local_distance_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_0_we0 = 1'b1;
    end else begin
        local_distance_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_1_ce0 = 1'b1;
    end else begin
        local_distance_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_1_we0 = 1'b1;
    end else begin
        local_distance_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_2_ce0 = 1'b1;
    end else begin
        local_distance_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_2_we0 = 1'b1;
    end else begin
        local_distance_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_3_ce0 = 1'b1;
    end else begin
        local_distance_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_0_3_we0 = 1'b1;
    end else begin
        local_distance_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_0_ce0 = 1'b1;
    end else begin
        local_distance_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_0_we0 = 1'b1;
    end else begin
        local_distance_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_1_ce0 = 1'b1;
    end else begin
        local_distance_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_1_we0 = 1'b1;
    end else begin
        local_distance_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_2_ce0 = 1'b1;
    end else begin
        local_distance_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_2_we0 = 1'b1;
    end else begin
        local_distance_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_3_ce0 = 1'b1;
    end else begin
        local_distance_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_1_3_we0 = 1'b1;
    end else begin
        local_distance_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_0_ce0 = 1'b1;
    end else begin
        local_distance_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_0_we0 = 1'b1;
    end else begin
        local_distance_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_1_ce0 = 1'b1;
    end else begin
        local_distance_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_1_we0 = 1'b1;
    end else begin
        local_distance_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_2_ce0 = 1'b1;
    end else begin
        local_distance_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_2_we0 = 1'b1;
    end else begin
        local_distance_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_3_ce0 = 1'b1;
    end else begin
        local_distance_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_2_3_we0 = 1'b1;
    end else begin
        local_distance_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_0_ce0 = 1'b1;
    end else begin
        local_distance_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_0_we0 = 1'b1;
    end else begin
        local_distance_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_1_ce0 = 1'b1;
    end else begin
        local_distance_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_1_we0 = 1'b1;
    end else begin
        local_distance_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_2_ce0 = 1'b1;
    end else begin
        local_distance_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_2_we0 = 1'b1;
    end else begin
        local_distance_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_3_ce0 = 1'b1;
    end else begin
        local_distance_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_3_3_we0 = 1'b1;
    end else begin
        local_distance_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_0_ce0 = 1'b1;
    end else begin
        local_distance_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_0_we0 = 1'b1;
    end else begin
        local_distance_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_1_ce0 = 1'b1;
    end else begin
        local_distance_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_1_we0 = 1'b1;
    end else begin
        local_distance_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_2_ce0 = 1'b1;
    end else begin
        local_distance_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_2_we0 = 1'b1;
    end else begin
        local_distance_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_3_ce0 = 1'b1;
    end else begin
        local_distance_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_4_3_we0 = 1'b1;
    end else begin
        local_distance_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_0_ce0 = 1'b1;
    end else begin
        local_distance_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_0_we0 = 1'b1;
    end else begin
        local_distance_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_1_ce0 = 1'b1;
    end else begin
        local_distance_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_1_we0 = 1'b1;
    end else begin
        local_distance_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_2_ce0 = 1'b1;
    end else begin
        local_distance_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_2_we0 = 1'b1;
    end else begin
        local_distance_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_3_ce0 = 1'b1;
    end else begin
        local_distance_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_5_3_we0 = 1'b1;
    end else begin
        local_distance_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_0_ce0 = 1'b1;
    end else begin
        local_distance_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_0_we0 = 1'b1;
    end else begin
        local_distance_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_1_ce0 = 1'b1;
    end else begin
        local_distance_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_1_we0 = 1'b1;
    end else begin
        local_distance_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_2_ce0 = 1'b1;
    end else begin
        local_distance_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_2_we0 = 1'b1;
    end else begin
        local_distance_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_3_ce0 = 1'b1;
    end else begin
        local_distance_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_6_3_we0 = 1'b1;
    end else begin
        local_distance_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_0_ce0 = 1'b1;
    end else begin
        local_distance_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_0_we0 = 1'b1;
    end else begin
        local_distance_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_1_ce0 = 1'b1;
    end else begin
        local_distance_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_1_we0 = 1'b1;
    end else begin
        local_distance_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_2_ce0 = 1'b1;
    end else begin
        local_distance_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_2_we0 = 1'b1;
    end else begin
        local_distance_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_3_ce0 = 1'b1;
    end else begin
        local_distance_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln119_reg_1533_pp0_iter29_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        local_distance_7_3_we0 = 1'b1;
    end else begin
        local_distance_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln119_1_fu_821_p2 = (ap_sig_allocacmp_ii_load + 4'd1);

assign add_ln119_fu_795_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln120_fu_839_p2 = (select_ln119_fu_813_p3 + 10'd1);

assign and_ln76_1_fu_1254_p2 = (or_ln76_1_fu_1248_p2 & grp_fu_751_p2);

assign and_ln76_2_fu_1080_p2 = (or_ln76_2_fu_1074_p2 & grp_fu_736_p2);

assign and_ln76_3_fu_1312_p2 = (or_ln76_3_fu_1306_p2 & grp_fu_756_p2);

assign and_ln76_4_fu_1138_p2 = (or_ln76_4_fu_1132_p2 & grp_fu_741_p2);

assign and_ln76_5_fu_1370_p2 = (or_ln76_5_fu_1364_p2 & grp_fu_761_p2);

assign and_ln76_6_fu_1196_p2 = (or_ln76_6_fu_1190_p2 & grp_fu_746_p2);

assign and_ln76_7_fu_1428_p2 = (or_ln76_7_fu_1422_p2 & grp_fu_766_p2);

assign and_ln76_fu_1022_p2 = (or_ln76_fu_1016_p2 & grp_fu_731_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln76_10_fu_1335_p1 = input_assign_5_reg_1658_pp0_iter17_reg;

assign bitcast_ln76_11_fu_1382_p1 = xor_ln76_5_fu_1376_p2;

assign bitcast_ln76_12_fu_1161_p1 = input_assign_6_reg_1665_pp0_iter10_reg;

assign bitcast_ln76_13_fu_1208_p1 = xor_ln76_6_fu_1202_p2;

assign bitcast_ln76_14_fu_1393_p1 = input_assign_7_reg_1672_pp0_iter17_reg;

assign bitcast_ln76_15_fu_1440_p1 = xor_ln76_7_fu_1434_p2;

assign bitcast_ln76_1_fu_1034_p1 = xor_ln76_fu_1028_p2;

assign bitcast_ln76_2_fu_1219_p1 = input_assign_1_reg_1630_pp0_iter17_reg;

assign bitcast_ln76_3_fu_1266_p1 = xor_ln76_1_fu_1260_p2;

assign bitcast_ln76_4_fu_1045_p1 = input_assign_2_reg_1637_pp0_iter10_reg;

assign bitcast_ln76_5_fu_1092_p1 = xor_ln76_2_fu_1086_p2;

assign bitcast_ln76_6_fu_1277_p1 = input_assign_3_reg_1644_pp0_iter17_reg;

assign bitcast_ln76_7_fu_1324_p1 = xor_ln76_3_fu_1318_p2;

assign bitcast_ln76_8_fu_1103_p1 = input_assign_4_reg_1651_pp0_iter10_reg;

assign bitcast_ln76_9_fu_1150_p1 = xor_ln76_4_fu_1144_p2;

assign bitcast_ln76_fu_987_p1 = input_assign_reg_1623_pp0_iter10_reg;

assign delta_1_fu_1270_p3 = ((and_ln76_1_fu_1254_p2[0:0] == 1'b1) ? input_assign_1_reg_1630_pp0_iter17_reg : bitcast_ln76_3_fu_1266_p1);

assign delta_2_fu_1096_p3 = ((and_ln76_2_fu_1080_p2[0:0] == 1'b1) ? input_assign_2_reg_1637_pp0_iter10_reg : bitcast_ln76_5_fu_1092_p1);

assign delta_3_fu_1328_p3 = ((and_ln76_3_fu_1312_p2[0:0] == 1'b1) ? input_assign_3_reg_1644_pp0_iter17_reg : bitcast_ln76_7_fu_1324_p1);

assign delta_4_fu_1154_p3 = ((and_ln76_4_fu_1138_p2[0:0] == 1'b1) ? input_assign_4_reg_1651_pp0_iter10_reg : bitcast_ln76_9_fu_1150_p1);

assign delta_5_fu_1386_p3 = ((and_ln76_5_fu_1370_p2[0:0] == 1'b1) ? input_assign_5_reg_1658_pp0_iter17_reg : bitcast_ln76_11_fu_1382_p1);

assign delta_6_fu_1212_p3 = ((and_ln76_6_fu_1196_p2[0:0] == 1'b1) ? input_assign_6_reg_1665_pp0_iter10_reg : bitcast_ln76_13_fu_1208_p1);

assign delta_7_fu_1444_p3 = ((and_ln76_7_fu_1428_p2[0:0] == 1'b1) ? input_assign_7_reg_1672_pp0_iter17_reg : bitcast_ln76_15_fu_1440_p1);

assign delta_fu_1038_p3 = ((and_ln76_fu_1022_p2[0:0] == 1'b1) ? input_assign_reg_1623_pp0_iter10_reg : bitcast_ln76_1_fu_1034_p1);

assign grp_fu_631_p0 = tmp_reg_1543;

assign grp_fu_635_p0 = tmp_1_reg_1548;

assign grp_fu_639_p0 = tmp_3_reg_1553;

assign grp_fu_643_p0 = tmp_6_reg_1558;

assign grp_fu_647_p0 = tmp_11_reg_1563;

assign grp_fu_651_p0 = tmp_14_reg_1568;

assign grp_fu_655_p0 = tmp_17_reg_1573;

assign grp_fu_659_p0 = tmp_20_reg_1578;

assign icmp_ln119_fu_789_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_807_p2 = ((ap_sig_allocacmp_jj_load == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln76_10_fu_1352_p2 = ((tmp_15_fu_1338_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_11_fu_1358_p2 = ((trunc_ln76_5_fu_1348_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_12_fu_1178_p2 = ((tmp_18_fu_1164_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_13_fu_1184_p2 = ((trunc_ln76_6_fu_1174_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_14_fu_1410_p2 = ((tmp_21_fu_1396_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_15_fu_1416_p2 = ((trunc_ln76_7_fu_1406_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_1010_p2 = ((trunc_ln76_fu_1000_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_1236_p2 = ((tmp_8_fu_1222_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_1242_p2 = ((trunc_ln76_1_fu_1232_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_4_fu_1062_p2 = ((tmp_4_fu_1048_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_5_fu_1068_p2 = ((trunc_ln76_2_fu_1058_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_1294_p2 = ((tmp_7_fu_1280_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_1300_p2 = ((trunc_ln76_3_fu_1290_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_8_fu_1120_p2 = ((tmp_12_fu_1106_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_9_fu_1126_p2 = ((trunc_ln76_4_fu_1116_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1004_p2 = ((tmp_9_fu_990_p4 != 8'd255) ? 1'b1 : 1'b0);

assign local_SP_address0 = sum_cast_fu_876_p1;

assign local_distance_0_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_0_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_0_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_0_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_0_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_0_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_0_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_0_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_1_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_1_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_1_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_1_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_1_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_1_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_1_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_1_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_2_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_2_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_2_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_2_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_2_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_2_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_2_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_2_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_3_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_3_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_3_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_3_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_3_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_3_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_3_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_3_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_4_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_4_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_4_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_4_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_4_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_4_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_4_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_4_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_5_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_5_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_5_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_5_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_5_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_5_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_5_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_5_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_6_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_6_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_6_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_6_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_6_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_6_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_6_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_6_3_d0 = delta_squared_sum_7_reg_1823;

assign local_distance_7_0_address0 = zext_ln120_fu_1451_p1;

assign local_distance_7_0_d0 = delta_squared_sum_1_reg_1787;

assign local_distance_7_1_address0 = zext_ln120_fu_1451_p1;

assign local_distance_7_1_d0 = delta_squared_sum_3_reg_1799;

assign local_distance_7_2_address0 = zext_ln120_fu_1451_p1;

assign local_distance_7_2_d0 = delta_squared_sum_5_reg_1811;

assign local_distance_7_3_address0 = zext_ln120_fu_1451_p1;

assign local_distance_7_3_d0 = delta_squared_sum_7_reg_1823;

assign or_ln76_1_fu_1248_p2 = (icmp_ln76_3_fu_1242_p2 | icmp_ln76_2_fu_1236_p2);

assign or_ln76_2_fu_1074_p2 = (icmp_ln76_5_fu_1068_p2 | icmp_ln76_4_fu_1062_p2);

assign or_ln76_3_fu_1306_p2 = (icmp_ln76_7_fu_1300_p2 | icmp_ln76_6_fu_1294_p2);

assign or_ln76_4_fu_1132_p2 = (icmp_ln76_9_fu_1126_p2 | icmp_ln76_8_fu_1120_p2);

assign or_ln76_5_fu_1364_p2 = (icmp_ln76_11_fu_1358_p2 | icmp_ln76_10_fu_1352_p2);

assign or_ln76_6_fu_1190_p2 = (icmp_ln76_13_fu_1184_p2 | icmp_ln76_12_fu_1178_p2);

assign or_ln76_7_fu_1422_p2 = (icmp_ln76_15_fu_1416_p2 | icmp_ln76_14_fu_1410_p2);

assign or_ln76_fu_1016_p2 = (icmp_ln76_fu_1004_p2 | icmp_ln76_1_fu_1010_p2);

assign p_mid2_fu_860_p3 = {{trunc_ln119_reg_1533}, {9'd0}};

assign select_ln119_1_fu_827_p3 = ((icmp_ln120_fu_807_p2[0:0] == 1'b1) ? add_ln119_1_fu_821_p2 : ap_sig_allocacmp_ii_load);

assign select_ln119_fu_813_p3 = ((icmp_ln120_fu_807_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_jj_load);

assign sum_cast_fu_876_p1 = sum_fu_870_p2;

assign sum_fu_870_p2 = (zext_ln120_1_fu_867_p1 + p_mid2_fu_860_p3);

assign tmp_12_fu_1106_p4 = {{bitcast_ln76_8_fu_1103_p1[30:23]}};

assign tmp_15_fu_1338_p4 = {{bitcast_ln76_10_fu_1335_p1[30:23]}};

assign tmp_18_fu_1164_p4 = {{bitcast_ln76_12_fu_1161_p1[30:23]}};

assign tmp_21_fu_1396_p4 = {{bitcast_ln76_14_fu_1393_p1[30:23]}};

assign tmp_4_fu_1048_p4 = {{bitcast_ln76_4_fu_1045_p1[30:23]}};

assign tmp_7_fu_1280_p4 = {{bitcast_ln76_6_fu_1277_p1[30:23]}};

assign tmp_8_fu_1222_p4 = {{bitcast_ln76_2_fu_1219_p1[30:23]}};

assign tmp_9_fu_990_p4 = {{bitcast_ln76_fu_987_p1[30:23]}};

assign tmp_fu_881_p1 = local_SP_q0[31:0];

assign trunc_ln119_fu_835_p1 = select_ln119_1_fu_827_p3[2:0];

assign trunc_ln76_1_fu_1232_p1 = bitcast_ln76_2_fu_1219_p1[22:0];

assign trunc_ln76_2_fu_1058_p1 = bitcast_ln76_4_fu_1045_p1[22:0];

assign trunc_ln76_3_fu_1290_p1 = bitcast_ln76_6_fu_1277_p1[22:0];

assign trunc_ln76_4_fu_1116_p1 = bitcast_ln76_8_fu_1103_p1[22:0];

assign trunc_ln76_5_fu_1348_p1 = bitcast_ln76_10_fu_1335_p1[22:0];

assign trunc_ln76_6_fu_1174_p1 = bitcast_ln76_12_fu_1161_p1[22:0];

assign trunc_ln76_7_fu_1406_p1 = bitcast_ln76_14_fu_1393_p1[22:0];

assign trunc_ln76_fu_1000_p1 = bitcast_ln76_fu_987_p1[22:0];

assign xor_ln76_1_fu_1260_p2 = (bitcast_ln76_2_fu_1219_p1 ^ 32'd2147483648);

assign xor_ln76_2_fu_1086_p2 = (bitcast_ln76_4_fu_1045_p1 ^ 32'd2147483648);

assign xor_ln76_3_fu_1318_p2 = (bitcast_ln76_6_fu_1277_p1 ^ 32'd2147483648);

assign xor_ln76_4_fu_1144_p2 = (bitcast_ln76_8_fu_1103_p1 ^ 32'd2147483648);

assign xor_ln76_5_fu_1376_p2 = (bitcast_ln76_10_fu_1335_p1 ^ 32'd2147483648);

assign xor_ln76_6_fu_1202_p2 = (bitcast_ln76_12_fu_1161_p1 ^ 32'd2147483648);

assign xor_ln76_7_fu_1434_p2 = (bitcast_ln76_14_fu_1393_p1 ^ 32'd2147483648);

assign xor_ln76_fu_1028_p2 = (bitcast_ln76_fu_987_p1 ^ 32'd2147483648);

assign zext_ln120_1_fu_867_p1 = select_ln119_reg_1527;

assign zext_ln120_fu_1451_p1 = select_ln119_reg_1527_pp0_iter29_reg;

endmodule //krnl_partialKnn_wrapper_13_compute_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2
