

================================================================
== Vivado HLS Report for 'reduce_1'
================================================================
* Date:           Mon Mar  1 22:17:09 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2)
	3  / (exitcond2)
3 --> 
	4  / (exitcond)
	3  / (!exitcond)
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_3_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 5 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_2_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 6 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_1_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 7 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_0_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 8 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i18 [ undef, %arrayctor.loop1.preheader ], [ %left_0_V, %1 ]"   --->   Operation 10 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i18 [ undef, %arrayctor.loop1.preheader ], [ %left_0_V_1, %1 ]"   --->   Operation 11 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %i_5, %1 ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %i, -2" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 13 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i, 1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 15 'add' 'i_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %i, 0" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 17 'icmp' 'cond' <Predicate = (!exitcond2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%left_1_V = select i1 %cond, i18 %x_0_V_read_1, i18 %x_1_V_read_1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 18 'select' 'left_1_V' <Predicate = (!exitcond2)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i2 %i to i1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 19 'trunc' 'tmp_20' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "%left_0_V = select i1 %tmp_20, i18 %left_1_V, i18 %p_Val2_9" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 20 'select' 'left_0_V' <Predicate = (!exitcond2)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "%left_0_V_1 = select i1 %tmp_20, i18 %p_Val2_s, i18 %left_1_V" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 21 'select' 'left_0_V_1' <Predicate = (!exitcond2)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 23 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i18 [ %right_0_V, %2 ], [ undef, %.preheader.preheader ]"   --->   Operation 24 'phi' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i18 [ %right_0_V_1, %2 ], [ undef, %.preheader.preheader ]"   --->   Operation 25 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_6, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i2, -2" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 27 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 28 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.56ns)   --->   "%i_6 = add i2 %i2, 1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 29 'add' 'i_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.95ns)   --->   "%cond1 = icmp eq i2 %i2, 0" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 31 'icmp' 'cond1' <Predicate = (!exitcond)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.75ns)   --->   "%right_1_V = select i1 %cond1, i18 %x_2_V_read_1, i18 %x_3_V_read_1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 32 'select' 'right_1_V' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i2 %i2 to i1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 33 'trunc' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.75ns)   --->   "%right_0_V = select i1 %tmp_21, i18 %right_1_V, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 34 'select' 'right_0_V' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.75ns)   --->   "%right_0_V_1 = select i1 %tmp_21, i18 %p_Val2_1, i18 %right_1_V" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 35 'select' 'right_0_V_1' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 36 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.13ns)   --->   "%tmp1 = add i18 %p_Val2_s, %p_Val2_9" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 37 'add' 'tmp1' <Predicate = (exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.96>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i18 %p_Val2_10, %p_Val2_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 38 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%agg_result_i = add i18 %tmp1, %tmp" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 39 'add' 'agg_result_i' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret i18 %agg_result_i" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('left[0].V') with incoming values : ('left[0].V', firmware/nnet_utils/nnet_common.h:75) [11]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_common.h:74) [13]  (0 ns)
	'icmp' operation ('cond', firmware/nnet_utils/nnet_common.h:75) [19]  (0.959 ns)
	'select' operation ('x[0].V', firmware/nnet_utils/nnet_common.h:75) [20]  (0.756 ns)
	'select' operation ('left[0].V', firmware/nnet_utils/nnet_common.h:75) [22]  (0.756 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_common.h:77) [30]  (0 ns)
	'icmp' operation ('cond1', firmware/nnet_utils/nnet_common.h:78) [36]  (0.959 ns)
	'select' operation ('x[2].V', firmware/nnet_utils/nnet_common.h:78) [37]  (0.756 ns)
	'select' operation ('right[0].V', firmware/nnet_utils/nnet_common.h:78) [39]  (0.756 ns)

 <State 4>: 3.96ns
The critical path consists of the following:
	'add' operation ('tmp', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [43]  (0 ns)
	'add' operation ('agg_result_i', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [45]  (3.96 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
