#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 30 15:12:00 2020
# Process ID: 11353
# Current directory: /home/shubham/Vivado_Exercises/polar_3_ex
# Command line: vivado -notrace -source /home/shubham/Vivado_Exercises/PSPolar/.Xil/polar_3/tmp_polar_3.srcs/sources_1/ip/polar_3/polar_3_ex.tcl
# Log file: /home/shubham/Vivado_Exercises/polar_3_ex/vivado.log
# Journal file: /home/shubham/Vivado_Exercises/polar_3_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/shubham/Vivado_Exercises/PSPolar/.Xil/polar_3/tmp_polar_3.srcs/sources_1/ip/polar_3/polar_3_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6477.008 ; gain = 169.590 ; free physical = 184 ; free virtual = 8993
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'polar_3'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'polar_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'polar_3'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xsim/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xsim/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xsim/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xsim/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/modelsim/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/modelsim/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/modelsim/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/modelsim/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/questa/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/questa/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/questa/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/questa/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/ies/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/ies/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/ies/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/ies/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/vcs/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/vcs/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/vcs/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/vcs/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/riviera/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/riviera/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/riviera/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/riviera/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/activehdl/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/activehdl/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/activehdl/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/activehdl/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xcelium/polar_3.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xcelium/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xcelium/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.ip_user_files/sim_scripts/polar_3/xcelium/Makefile'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'example_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/polar_3_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/polar_3_axistream_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/polar_3_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/polar_3_axistream_transactions.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -prj example_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.srcs/sources_1/ip/polar_3/sim/polar_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polar_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shubham/Vivado_Exercises/polar_3_ex/imports/example_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeAxiStream
INFO: [VRFC 10-311] analyzing module readAxiStream
INFO: [VRFC 10-311] analyzing module example_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shubham/Xilinx2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 2bca4621c1be4c6daa0644a0e821ffb9 --incr --debug typical --relax --mt 8 -L ecc_v2_0_12 -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot example_tb_behav xil_defaultlib.example_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package polar_v1_0_2.polar_v1_0_2_common_pkg
Compiling package fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_axi_lite_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_pd_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_crc_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_interleave_pkg
Compiling module xil_defaultlib.writeAxiStream(TAG="CTRL")
Compiling module xil_defaultlib.writeAxiStream(BPT=16,WIDTH=128,...
Compiling module xil_defaultlib.readAxiStream(TAG="STATUS")
Compiling module xil_defaultlib.readAxiStream(BPT=16,WIDTH=128,T...
Compiling module xil_defaultlib.writeAxiStream(BPT=1,WIDTH=8,TAG...
Compiling module xil_defaultlib.writeAxiStream(BPT=1,WIDTH=8,TAG...
Compiling module polar_v1_0_2.polar_v1_0_2_reset
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(D...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(D...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axi_lite_conv_rd
Compiling module polar_v1_0_2.polar_v1_0_2_axi_lite_conv
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_wrapper_top
Compiling module polar_v1_0_2.polar_v1_0_2_reg_decode_rd(REG_A...
Compiling module polar_v1_0_2.polar_v1_0_2_reg_decode_wr(REG_A...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module polar_v1_0_2.polar_v1_0_2_axi_lite_if(C_XDEVI...
Compiling module polar_v1_0_2.polar_v1_0_2_ctrl_if(ENCODE=1'b1...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axis_fork2(DTYPE=po...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_words_if(EN...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_din_words_i...
Compiling module polar_v1_0_2.polar_v1_0_2_ip_addr_gen(ENCODE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_tlast_check
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(OP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_block_output(DEPTH_...
Compiling module polar_v1_0_2.polar_v1_0_2_ip_if(ENCODE=1'b1)
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_axis_reg(DT...
Compiling module polar_v1_0_2.polar_v1_0_2_param(ECC=1'b1)
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_mem_manage(...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_mem_manage
Compiling module unisims_ver.RAM64X1S
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axis_fork2(DTYPE=po...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_schedule(EVAL=1'...
Compiling module polar_v1_0_2.polar_v1_0_2_encoder_ctrl(EVAL=1...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_axis_fork3(...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_addr_gen_default
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(L...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_crc_insert_ctrl
Compiling module polar_v1_0_2.polar_v1_0_2_crc_insert
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(IP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_axis_reg(DT...
Compiling module polar_v1_0_2.polar_v1_0_2_zero_insert_default
Compiling module polar_v1_0_2.polar_v1_0_2_null_remove_default
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_interleave_default
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(IP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_info_count(ECC=1'b1...
Compiling module polar_v1_0_2.polar_v1_0_2_pc_insert
Compiling module polar_v1_0_2.polar_v1_0_2_pe_xor_array_ctrl(P...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_xor_array_calc(P...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_xor_array(PE_XOA...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_mem_if(C_XDEVICE...
Compiling module polar_v1_0_2.polar_v1_0_2_encoder(C_XDEVICEFA...
Compiling module polar_v1_0_2.polar_v1_0_2_status_if(ENCODE=1'...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axis_fork2(DTYPE=po...
Compiling module polar_v1_0_2.polar_v1_0_2_op_addr_gen(ENCODE=...
Compiling module polar_v1_0_2.polar_v1_0_2_op_data_mem_if(P_OP...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(L...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(OP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_words_if(EN...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_dout_words_...
Compiling module polar_v1_0_2.polar_v1_0_2_op_if(ENCODE=1'b1,P...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_mem_manage(...
Compiling module polar_v1_0_2.polar_v1_0_2_activity
Compiling module polar_v1_0_2.polar_v1_0_2_inner_core(C_XDEVIC...
Compiling module polar_v1_0_2.polar_v1_0_2(C_XDEVICEFAMILY="zy...
Compiling module xil_defaultlib.polar_3
Compiling module xil_defaultlib.example_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/xsim.dir/example_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim/xsim.dir/example_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 30 15:14:19 2020. For additional details about this file, please refer to the WebTalk help file at /home/shubham/Xilinx2018.3/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 30 15:14:19 2020...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6564.109 ; gain = 0.000 ; free physical = 413 ; free virtual = 8980
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_tb_behav -key {Behavioral:sim_1:Functional:example_tb} -tclbatch {example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/example_tb/axi_transactions" to the wave window because it has 409600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
AXI-Lite transaction file length:          75
********************** HSIAO_H_MATRIX ******************************
1001101001000110100100010000 
1001001010100100010001000000 
1100100100010001000000101010 
0100010001000000101100100100 
0001000111000111000100011100 
1110000001111000000111100001 
1111110000000000111110000100 
********************** HSIAO_H_MATRIX ******************************
110100 
010000 
010101 
010100 
000110 
********************** HSIAO_H_MATRIX ******************************
0110100 
1010000 
0011010 
1001010 
0100101 
********************** HSIAO_H_MATRIX ******************************
01101001101001000110100100010000 
10101001001010100100010001000000 
01001100100100010001000001101010 
11000100010001000010110010110010 
00010001000100011100011100010001 
01000111111000000111100000011110 
00001111111111000000000011111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 6616.090 ; gain = 51.980 ; free physical = 336 ; free virtual = 8928
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.srcs/sources_1/ip/polar_3/polar_3.xci]
launch_runs polar_3_synth_1
[Fri Jan 31 15:41:20 2020] Launched polar_3_synth_1...
Run output will be captured here: /home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.runs/polar_3_synth_1/runme.log
wait_on_run polar_3_synth_1
[Fri Jan 31 15:41:20 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:41:25 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:41:30 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:41:35 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:41:45 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:41:55 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:42:05 2020] Waiting for polar_3_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Jan 31 15:42:15 2020] Waiting for polar_3_synth_1 to finish...
[Fri Jan 31 15:42:15 2020] Interrupt received

*** Running vivado
    with args -log polar_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source polar_3.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source polar_3.tcl -notrace
Command: synth_design -top polar_3 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14006 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1481.277 ; gain = 72.996 ; free physical = 178 ; free virtual = 7038
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'polar_3' [/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.srcs/sources_1/ip/polar_3/synth/polar_3.sv:57]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [/home/shubham/Xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45604]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (9#1) [/home/shubham/Xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45604]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/shubham/Xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (10#1) [/home/shubham/Xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
WARNING: [Synth 8-5858] RAM flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_din_tuser_array_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pre_itlv_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM bp_data_words_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_params_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_cmd_tdata_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'polar_3' (61#1) [/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.srcs/sources_1/ip/polar_3/synth/polar_3.sv:57]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[id][3]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[id][2]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[id][1]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[id][0]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][15]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][14]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][13]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][12]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][11]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][10]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][9]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][8]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][7]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][6]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][5]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][4]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][3]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][2]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][1]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[ipm_base][0]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][6]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][5]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][4]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][3]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][2]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][1]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[code][0]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blind_decode]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[early_terminate]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][15]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][14]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][13]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][12]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][11]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][10]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][9]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][8]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][7]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][6]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][5]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][4]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][3]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][2]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][1]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[rnti][0]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[hard_op]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][7]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][6]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][5]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][4]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][3]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][2]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][1]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[user_id][0]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][9]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][8]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][7]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][6]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][5]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][4]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][3]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][2]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][1]
WARNING: [Synth 8-3331] design fec_5g_common_v1_1_0_words_if__parameterized0 has unconnected port s_axis_size_tdata[blk_iom][0]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[ctrl_enable]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[din_enable]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[din_words_enable]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[status_enable]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[dout_words_enable]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[dout_enable]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[din_words]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port cntrl_if[dout_words]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port s_axis_cmd_tdata[p_start]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_data_mem_if has unconnected port s_axis_cmd_tdata[hard]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][11]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][10]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][9]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][8]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][7]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][6]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][5]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][4]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][3]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][2]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][1]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[k][0]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][6]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][5]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][4]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][3]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][2]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][1]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[code][0]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][7]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][6]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][5]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][4]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][3]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][2]
WARNING: [Synth 8-3331] design polar_v1_0_2_op_addr_gen has unconnected port s_axis_produce_tdata[user_id][1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.027 ; gain = 225.746 ; free physical = 236 ; free virtual = 6959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.027 ; gain = 225.746 ; free physical = 267 ; free virtual = 6990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.027 ; gain = 225.746 ; free physical = 267 ; free virtual = 6990
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.srcs/sources_1/ip/polar_3/polar_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.srcs/sources_1/ip/polar_3/polar_3_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.runs/polar_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.runs/polar_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.684 ; gain = 0.000 ; free physical = 322 ; free virtual = 6272
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.684 ; gain = 0.000 ; free physical = 319 ; free virtual = 6269
Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2605.684 ; gain = 0.000 ; free physical = 318 ; free virtual = 6268
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2605.684 ; gain = 1197.402 ; free physical = 450 ; free virtual = 6403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2605.684 ; gain = 1197.402 ; free physical = 450 ; free virtual = 6403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shubham/Vivado_Exercises/polar_3_ex/polar_3_ex.runs/polar_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2605.684 ; gain = 1197.402 ; free physical = 450 ; free virtual = 6403
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "almost_full" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "almost_empty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "almost_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'polar_v1_0_2_axi_lite_conv_rd'
INFO: [Synth 8-5546] ROM "m_axis_cmd_tdata[addr]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "equal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nibble_count_w_e0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibble_count_w_e0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibble_count_w_e0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibble_count_w_e0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "null_remove_din_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ncode8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ncode9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ncode10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stagescnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pec_xoa_tdata_mod[ipm_base]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'polar_v1_0_2_reg_decode_rd'
INFO: [Synth 8-5546] ROM "core_code_wr_protect_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_width_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_enable_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_isr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_imr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_isr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_imr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_version_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_code_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_ba_table_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "core_code_wr_protect_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_width_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_enable_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_isr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_imr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_isr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_imr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_version_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_code_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_ba_table_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "core_axi_wr_protect_wdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_code_wr_protect_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_width_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_enable_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_isr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ier_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_idr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_isr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_ier_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_idr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_code_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_ba_table_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "xym_axi_wren" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "io_flags_polar_encode[n_first]_return" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "equal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 ST_READ |                               01 |                               01
            ST_READ_RESP |                               10 |                               10
                 ST_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'polar_v1_0_2_axi_lite_conv_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
               ST_DECODE |                               01 |                               01
             ST_READ_RSP |                               10 |                               10
                  ST_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'polar_v1_0_2_reg_decode_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2605.684 ; gain = 1197.402 ; free physical = 420 ; free virtual = 6375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |polar_v1_0_2_inner_core__GB0 |           1|     29905|
|2     |polar_v1_0_2_inner_core__GB1 |           1|     28641|
|3     |polar_v1_0_2_inner_core__GB2 |           1|     23943|
|4     |polar_v1_0_2__GC0            |           1|      1614|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axis_cmd_tdata[addr]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "null_remove_din_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XOA_CALC_I/stagescnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_code_wr_protect_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_width_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_enable_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_isr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_imr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_isr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_imr_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_version_rd_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_code_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axi_wr_protect_wdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_code_wr_protect_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_width_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_axis_enable_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_isr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ier_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_idr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_isr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_ier_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_ecc_idr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polar_code_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "io_flags_polar_encode[n_first]_return" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/NULL_INSERT_I/info_sum4_reg[2][3]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/NULL_INSERT_I/info_sum4_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[164]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[165]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[166]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[167]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[168]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[169]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[170]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[171]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[172]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[173]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[174]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/NULL_INSERT_I/info_sum4_reg[0][3]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/NULL_INSERT_I/info_sum4_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /ITLV_I/\NULL_INSERT_I/info_sum4_reg[1][3] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_itlv_reg_reg[175]' (FDRE) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/ITLV_I/post_null_mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][23]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][22] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][21]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][20] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][19]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][18]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][18]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][17]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][17]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][16] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][15]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][14]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][14]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][13]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][13]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][12]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][10] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][9]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][22][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][22][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][14]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][22][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][22][12] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][11]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][10]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][10]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][9]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][9]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][8]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][8]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][22][7] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][6]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][5]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][5]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][4]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][4]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][22][3] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][2]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][22][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][22][1] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][22]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][21] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][20]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][19] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][18]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][17]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][17]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][16]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][16]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][15] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][14]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][13]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][13]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][12]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][11]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][11]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][9] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][8]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][21][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][21][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][15]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][21][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][21][13] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][11]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][11]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][10]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][10]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][9]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][9]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][21][8] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][7]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][6]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][6]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][5]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][5]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][21][4] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][3]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][21][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][21][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][23]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][21] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][20]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][19]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][19]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][18]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][18]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][17]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][17]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][16]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][16]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][13] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][11]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][11]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][10]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][10]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][9]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][9]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][8]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][8]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][20][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][20][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][15]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][14]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][14]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][13]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][13]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][12]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][11]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][11]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][20][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][20][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][20][8] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][7]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][6]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][6]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][5]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][5]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][4]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][4]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][3]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][3]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][20][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][20][1] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][22]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][21]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][21]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][20]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][20]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][19]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][19]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][18] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][17]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][16]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][16]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][14] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][13]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][12] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][11]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][10]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][10]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][19][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][19][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][13]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][12]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][19][11] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][10]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][19][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][19][8] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][7]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][6]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][6]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][19][5] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][4]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][3]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][3]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][2]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][2]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][19][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][19][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][21]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][20]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][20]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][19]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][19]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][18]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][18]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][17] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][16]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][15]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][15]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][13] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][12]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][11] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][10]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][9]'
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][9]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[fb_eqns][18][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][18][0] )
INFO: [Synth 8-3886] merging instance 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][18][14]' (FDR) to 'inst/INNER_CORE_Ii_1/PE_G.PE_TOP_I/CRC_I/rom_out_e0_reg[data_eqns][18][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][18][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][18][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][18][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][18][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[data_eqns][18][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/INNER_CORE_Ii_1/\PE_G.PE_TOP_I /CRC_I/\rom_out_e0_reg[fb_eqns][17][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 6626.094 ; gain = 0.000 ; free physical = 388 ; free virtual = 6370
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run polar_3_synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6658.109 ; gain = 0.000 ; free physical = 2401 ; free virtual = 5131
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 18:45:27 2020...
