{
  "Top": "mem_controller",
  "RtlTop": "mem_controller",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": ["config_export -format=ip_catalog"]},
  "Args": {
    "mem": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["256"],
        "interfaceRef": "mem"
      }
    },
    "addr": {
      "index": "1",
      "type": {
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["addr"]
      }
    },
    "rw": {
      "index": "2",
      "type": {
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["rw"]
      }
    },
    "data_in": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["data_in"]
      }
    },
    "data_out": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["data_out"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mem_controller",
    "Version": "1.0",
    "DisplayName": "Mem_controller",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mem_controller.c"],
    "Vhdl": [
      "impl\/vhdl\/mem_controller_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/mem_controller.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mem_controller_AXILiteS_s_axi.v",
      "impl\/verilog\/mem_controller.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mem_controller_v1_0\/data\/mem_controller.mdd",
      "impl\/misc\/drivers\/mem_controller_v1_0\/data\/mem_controller.tcl",
      "impl\/misc\/drivers\/mem_controller_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mem_controller_v1_0\/src\/xmem_controller.c",
      "impl\/misc\/drivers\/mem_controller_v1_0\/src\/xmem_controller.h",
      "impl\/misc\/drivers\/mem_controller_v1_0\/src\/xmem_controller_hw.h",
      "impl\/misc\/drivers\/mem_controller_v1_0\/src\/xmem_controller_linux.c",
      "impl\/misc\/drivers\/mem_controller_v1_0\/src\/xmem_controller_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/ooc\/repos\/kfc\/hls\/bram_test\/bram_test\/solution1\/.autopilot\/db\/mem_controller.design.xml",
    "DebugDir": "\/home\/ooc\/repos\/kfc\/hls\/bram_test\/bram_test\/solution1\/.debug",
    "ProtoInst": ["\/home\/ooc\/repos\/kfc\/hls\/bram_test\/bram_test\/solution1\/.debug\/mem_controller.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "mem": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "mem",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        }
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "addr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of addr",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of addr"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "rw",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rw",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "rw",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of rw"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "data_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of data_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of data_in"
            }]
        },
        {
          "offset": "0x28",
          "name": "data_out",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of data_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_out",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of data_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "data_out_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of data_out",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "data_out_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal data_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "mem_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "mem_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "mem_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "mem_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "mem_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "mem_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "mem_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mem_controller"},
    "Info": {"mem_controller": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mem_controller": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.254"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "137",
          "LUT": "235",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mem_controller",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-19 23:18:54 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
