/*
###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID ce-epo3-cad.ewi.tudelft.nl)
#  Generated on:      Thu Dec 22 14:09:08 2022
#  Design:            mux
#  Command:           saveNetlist ../out/mux.v -excludeLeafCell
###############################################################
*/
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:18:55 CET (Dec 20 2022 08:18:55 UTC)
// Verification Directory fv/mux 
module mux (
	mux_select, 
	muxFSM, 
	muxReg, 
	dataSwitch);
   input mux_select;
   input muxFSM;
   input muxReg;
   output dataSwitch;

   // Internal wires
   wire n_0;
   wire n_1;

   ND2D4BWP7T g21 (.A1(n_1),
	.A2(n_0),
	.ZN(dataSwitch));
   ND2D0BWP7T g22 (.A1(mux_select),
	.A2(muxReg),
	.ZN(n_1));
   IND2D0BWP7T g23 (.A1(mux_select),
	.B1(muxFSM),
	.ZN(n_0));
endmodule

