

================================================================
== Vitis HLS Report for 'expand_seed_Pipeline_READ_SEEDS'
================================================================
* Date:           Mon Nov 17 18:42:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.135 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  30.000 ns|  30.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_SEEDS  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       26|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       45|     -|
|Register             |        -|      -|        9|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        9|       71|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_74_p2          |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_68_p2         |      icmp|   0|  0|  12|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12    |   9|          2|    3|          6|
    |i_fu_36                  |   9|          2|    3|          6|
    |seed_strm_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_12_reg_96              |  3|   0|    3|          0|
    |i_fu_36                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  expand_seed_Pipeline_READ_SEEDS|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  expand_seed_Pipeline_READ_SEEDS|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  expand_seed_Pipeline_READ_SEEDS|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  expand_seed_Pipeline_READ_SEEDS|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  expand_seed_Pipeline_READ_SEEDS|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  expand_seed_Pipeline_READ_SEEDS|  return value|
|seed_strm_dout     |   in|  128|     ap_fifo|                        seed_strm|       pointer|
|seed_strm_empty_n  |   in|    1|     ap_fifo|                        seed_strm|       pointer|
|seed_strm_read     |  out|    1|     ap_fifo|                        seed_strm|       pointer|
|sd_address0        |  out|    2|   ap_memory|                               sd|         array|
|sd_ce0             |  out|    1|   ap_memory|                               sd|         array|
|sd_we0             |  out|    1|   ap_memory|                               sd|         array|
|sd_d0              |  out|  128|   ap_memory|                               sd|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

