// Seed: 3947294675
module module_0 (
    input uwire id_0,
    output wire id_1,
    input tri id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output supply0 id_10
);
  assign id_10 = id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  wire  id_3,
    output uwire id_4
);
  logic [7:0] id_6;
  module_0(
      id_2, id_4, id_2, id_1, id_4, id_3, id_3, id_3, id_2, id_1, id_4
  );
  wire id_7;
  assign id_6[1'b0-:1'b0] = 1;
endmodule
