
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity ADDER3_final is
    Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
           B : in STD_LOGIC_VECTOR (2 downto 0);
           C : in STD_LOGIC;
           CO : out STD_LOGIC);
end ADDER3_final;

architecture behavioral of ADDER3_final is

Component one_bit_adder
port( A: in STD_LOGIC;
        B: in STD_LOGIC;
        C: in STD_LOGIC;
        S: out STD_LOGIC;
        CO: out STD_LOGIC) ;
end component;

signal carry1: std_logic;
signal carry2: std_logic;

begin
u1: one_bit_adder port map (A(0), B(0), C,S(0),carry1);
u2: one_bit_adder port map (A(1), B(1), carry1,S(1),carry2);
u3: one_bit_adder port map (A(2), B(2), carry2,S(2),CO);


end Behavioral;
