Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 982c81d1eeaa475585488f51ce157e42 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv_agu_cw(H_IN=32,W_IN=32,C_IN...
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.pe_array_default
Compiling module xil_defaultlib.pe_drainer_default
Compiling module xil_defaultlib.tb_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_sim_time_synth
