

================================================================
== Vivado HLS Report for 'vivado_activity_thread'
================================================================
* Date:           Fri Jul 18 11:52:39 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hls_prj
* Solution:       F3_VivadoHLS_core
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16404010|  16404010|  16404011|  16404011|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- PATHSET_LOOP  |  16401000|  16401000|     16401|          -|          -|  1000|    no    |
        | + PATH_LOOP    |     16394|     16394|        15|          4|          1|  4096|    yes   |
        |- Loop 2        |      2000|      2000|         2|          -|          -|  1000|    no    |
        |- Loop 3        |      1001|      1001|         3|          1|          1|  1000|    yes   |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 33
* Pipeline: 2
  Pipeline-0: II = 4, D = 15, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-1: II = 1, D = 3, States = { 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	28  / (exitcond2_i)
	8  / (!exitcond2_i)
8 --> 
	23  / (exitcond_i)
	9  / (!exitcond_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	8  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	7  / true
28 --> 
	29  / (!exitcond)
	30  / (exitcond)
29 --> 
	28  / true
30 --> 
	33  / (exitcond1)
	31  / (!exitcond1)
31 --> 
	32  / true
32 --> 
	30  / true
33 --> 
* FSM state operations: 

 <State 1>: 8.43ns
ST_1: spot_price_0_i [1/1] 0.00ns
:0  %spot_price_0_i = alloca float, align 4

ST_1: thread_result_0_read [2/2] 0.00ns
:28  %thread_result_0_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %thread_result_0)

ST_1: thread_result_buff_0 [1/1] 2.39ns
:29  %thread_result_buff_0 = alloca [1000 x i32], align 16

ST_1: thread_result_buff_0_0 [1/1] 2.39ns
:30  %thread_result_buff_0_0 = alloca [1000 x i32], align 16

ST_1: o_a_0_time_period [1/1] 0.00ns
:41  %o_a_0_time_period = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_time_period)

ST_1: delta_time_0 [3/3] 8.43ns
:48  %delta_time_0 = fmul float %o_a_0_time_period, 0x3F30000000000000


 <State 2>: 8.43ns
ST_2: thread_result_0_read [1/2] 0.00ns
:28  %thread_result_0_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %thread_result_0)

ST_2: delta_time_0 [2/3] 8.43ns
:48  %delta_time_0 = fmul float %o_a_0_time_period, 0x3F30000000000000


 <State 3>: 8.43ns
ST_3: delta_time_0 [1/3] 8.43ns
:48  %delta_time_0 = fmul float %o_a_0_time_period, 0x3F30000000000000


 <State 4>: 8.43ns
ST_4: u_a_0_rfir [1/1] 0.00ns
:39  %u_a_0_rfir = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_rfir)

ST_4: o_a_0_call [1/1] 0.00ns
:42  %o_a_0_call = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_call)

ST_4: tmp_i_i [3/3] 8.43ns
:49  %tmp_i_i = fmul float %delta_time_0, %u_a_0_rfir

ST_4: tmp_3 [3/3] 3.50ns
:50  %tmp_3 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 5>: 8.43ns
ST_5: tmp_i_i [2/3] 8.43ns
:49  %tmp_i_i = fmul float %delta_time_0, %u_a_0_rfir

ST_5: tmp_3 [2/3] 3.50ns
:50  %tmp_3 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 6>: 8.43ns
ST_6: stg_49 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a), !map !94

ST_6: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rfir), !map !98

ST_6: stg_51 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_current_price), !map !102

ST_6: stg_52 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility), !map !106

ST_6: stg_53 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_initial_volatility), !map !110

ST_6: stg_54 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility_volatility), !map !114

ST_6: stg_55 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rho), !map !118

ST_6: stg_56 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_kappa), !map !122

ST_6: stg_57 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_theta), !map !126

ST_6: stg_58 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_0), !map !130

ST_6: stg_59 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_1), !map !134

ST_6: stg_60 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_0), !map !138

ST_6: stg_61 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_1), !map !142

ST_6: stg_62 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_second_barrier), !map !146

ST_6: stg_63 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_barrier), !map !150

ST_6: stg_64 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_out), !map !154

ST_6: stg_65 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_down), !map !158

ST_6: stg_66 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_strike_price), !map !162

ST_6: stg_67 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_time_period), !map !166

ST_6: stg_68 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_call), !map !170

ST_6: stg_69 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_points), !map !174

ST_6: stg_70 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s1), !map !178

ST_6: stg_71 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s2), !map !182

ST_6: stg_72 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s3), !map !186

ST_6: stg_73 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_offset), !map !190

ST_6: stg_74 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap(i32 %thread_result_0), !map !194

ST_6: stg_75 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

ST_6: stg_76 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str127, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: stg_77 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str2, [6 x i8]* @p_str128, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_6: stg_78 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_u_a_0_rfir, float* %kernel_u_a_0_current_price, float* %kernel_u_a_0_volatility, float* %kernel_u_a_0_initial_volatility, float* %kernel_u_a_0_volatility_volatility, float* %kernel_u_a_0_rho, float* %kernel_u_a_0_kappa, float* %kernel_u_a_0_theta, float* %kernel_u_a_0_correlation_matrix_0_0, float* %kernel_u_a_0_correlation_matrix_0_1, float* %kernel_u_a_0_correlation_matrix_1_0, float* %kernel_u_a_0_correlation_matrix_1_1, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_79 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_o_a_0_second_barrier, float* %kernel_o_a_0_barrier, float* %kernel_o_a_0_out, float* %kernel_o_a_0_down, float* %kernel_o_a_0_strike_price, float* %kernel_o_a_0_time_period, float* %kernel_o_a_0_call, float* %kernel_o_a_0_points, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_80 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s1, i32* %seed_0_s2, i32* %seed_0_s3, i32* %seed_0_offset, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_81 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecWire(i32 %thread_result_0, [8 x i8]* @p_str131, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: stg_82 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecIFCore(i32 %thread_result_0, [1 x i8]* @p_str2, [10 x i8]* @p_str132, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_83 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: u_a_0_current_price [1/1] 0.00ns
:40  %u_a_0_current_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_current_price)

ST_6: o_a_0_strike_price [1/1] 0.00ns
:43  %o_a_0_strike_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_strike_price)

ST_6: stg_86 [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_offset, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_87 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s3, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_88 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s2, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: stg_89 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s1, [1 x i8]* @p_str2, [10 x i8]* @p_str129, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [20 x i8]* @p_str130)

ST_6: tmp_i_i [1/3] 8.43ns
:49  %tmp_i_i = fmul float %delta_time_0, %u_a_0_rfir

ST_6: tmp_3 [1/3] 3.50ns
:50  %tmp_3 = fcmp oeq float %o_a_0_call, 0.000000e+00

ST_6: tmp_4 [1/1] 1.15ns
:51  %tmp_4 = xor i1 %tmp_3, true

ST_6: stg_93 [1/1] 1.12ns
:52  br label %1


 <State 7>: 2.81ns
ST_7: p_i [1/1] 0.00ns
:0  %p_i = phi i10 [ 0, %0 ], [ %p_2, %_ifconv.i ]

ST_7: exitcond2_i [1/1] 1.69ns
:1  %exitcond2_i = icmp eq i10 %p_i, -24

ST_7: p_2 [1/1] 1.50ns
:2  %p_2 = add i10 %p_i, 1

ST_7: stg_97 [1/1] 1.12ns
:3  br i1 %exitcond2_i, label %vivado_kernel_loop.exit, label %2

ST_7: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_7: stg_99 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind

ST_7: tmp_3_i [1/1] 0.00ns
:2  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str)

ST_7: stg_101 [1/1] 1.22ns
:3  br label %3


 <State 8>: 8.59ns
ST_8: u_v_0_gamma_read_assign [1/1] 0.00ns
:0  %u_v_0_gamma_read_assign = phi float [ 0.000000e+00, %2 ], [ %u_v_0_arr_0_gamma, %4 ]

ST_8: pp_i [1/1] 0.00ns
:1  %pp_i = phi i13 [ 0, %2 ], [ %pp, %4 ]

ST_8: exitcond_i [1/1] 1.79ns
:2  %exitcond_i = icmp eq i13 %pp_i, -4096

ST_8: pp [1/1] 1.60ns
:3  %pp = add i13 %pp_i, 1

ST_8: stg_106 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %_ifconv.i, label %4

ST_8: u_v_0_arr_0_gamma [4/4] 8.59ns
:4  %u_v_0_arr_0_gamma = fadd float %tmp_i_i, %u_v_0_gamma_read_assign


 <State 9>: 8.59ns
ST_9: u_v_0_arr_0_gamma [3/4] 8.59ns
:4  %u_v_0_arr_0_gamma = fadd float %tmp_i_i, %u_v_0_gamma_read_assign


 <State 10>: 8.59ns
ST_10: u_v_0_arr_0_gamma [2/4] 8.59ns
:4  %u_v_0_arr_0_gamma = fadd float %tmp_i_i, %u_v_0_gamma_read_assign


 <State 11>: 8.59ns
ST_11: u_v_0_arr_0_gamma [1/4] 8.59ns
:4  %u_v_0_arr_0_gamma = fadd float %tmp_i_i, %u_v_0_gamma_read_assign


 <State 12>: 7.13ns
ST_12: tmp_6_i [8/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 13>: 7.13ns
ST_13: tmp_6_i [7/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 14>: 7.13ns
ST_14: tmp_6_i [6/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 15>: 7.13ns
ST_15: tmp_6_i [5/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 16>: 7.13ns
ST_16: tmp_6_i [4/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 17>: 7.13ns
ST_17: tmp_6_i [3/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 18>: 7.13ns
ST_18: tmp_6_i [2/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 19>: 7.13ns
ST_19: tmp_6_i [1/8] 7.13ns
:5  %tmp_6_i = call float @llvm.exp.f32(float %u_v_0_arr_0_gamma)


 <State 20>: 8.43ns
ST_20: spot_price_0 [3/3] 8.43ns
:6  %spot_price_0 = fmul float %tmp_6_i, %u_a_0_current_price


 <State 21>: 8.43ns
ST_21: spot_price_0 [2/3] 8.43ns
:6  %spot_price_0 = fmul float %tmp_6_i, %u_a_0_current_price


 <State 22>: 8.43ns
ST_22: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_22: stg_122 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind

ST_22: tmp_4_i [1/1] 0.00ns
:2  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1)

ST_22: stg_124 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 2, i32 1, [1 x i8]* @p_str2) nounwind

ST_22: spot_price_0 [1/3] 8.43ns
:6  %spot_price_0 = fmul float %tmp_6_i, %u_a_0_current_price

ST_22: empty_6 [1/1] 0.00ns
:7  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_4_i)

ST_22: stg_127 [1/1] 0.00ns
:8  store float %spot_price_0, float* %spot_price_0_i, align 4

ST_22: stg_128 [1/1] 0.00ns
:9  br label %3


 <State 23>: 8.59ns
ST_23: spot_price_0_i_load [1/1] 0.00ns
_ifconv.i:0  %spot_price_0_i_load = load float* %spot_price_0_i, align 4

ST_23: tmp_1_i_i [4/4] 8.59ns
_ifconv.i:1  %tmp_1_i_i = fsub float %spot_price_0_i_load, %o_a_0_strike_price

ST_23: tmp_2_i_i [4/4] 8.59ns
_ifconv.i:2  %tmp_2_i_i = fsub float %o_a_0_strike_price, %spot_price_0_i_load


 <State 24>: 8.59ns
ST_24: tmp_1_i_i [3/4] 8.59ns
_ifconv.i:1  %tmp_1_i_i = fsub float %spot_price_0_i_load, %o_a_0_strike_price

ST_24: tmp_2_i_i [3/4] 8.59ns
_ifconv.i:2  %tmp_2_i_i = fsub float %o_a_0_strike_price, %spot_price_0_i_load


 <State 25>: 8.59ns
ST_25: tmp_1_i_i [2/4] 8.59ns
_ifconv.i:1  %tmp_1_i_i = fsub float %spot_price_0_i_load, %o_a_0_strike_price

ST_25: tmp_2_i_i [2/4] 8.59ns
_ifconv.i:2  %tmp_2_i_i = fsub float %o_a_0_strike_price, %spot_price_0_i_load


 <State 26>: 8.59ns
ST_26: tmp_1_i_i [1/4] 8.59ns
_ifconv.i:1  %tmp_1_i_i = fsub float %spot_price_0_i_load, %o_a_0_strike_price

ST_26: tmp_2_i_i [1/4] 8.59ns
_ifconv.i:2  %tmp_2_i_i = fsub float %o_a_0_strike_price, %spot_price_0_i_load


 <State 27>: 3.54ns
ST_27: o_v_0_arr_0_value [1/1] 1.15ns
_ifconv.i:3  %o_v_0_arr_0_value = select i1 %tmp_4, float %tmp_1_i_i, float %tmp_2_i_i

ST_27: value_0 [1/1] 0.00ns
_ifconv.i:4  %value_0 = bitcast float %o_v_0_arr_0_value to i32

ST_27: tmp_i [1/1] 0.00ns
_ifconv.i:5  %tmp_i = zext i10 %p_i to i64

ST_27: thread_result_buff_0_0_addr_1 [1/1] 0.00ns
_ifconv.i:6  %thread_result_buff_0_0_addr_1 = getelementptr [1000 x i32]* %thread_result_buff_0_0, i64 0, i64 %tmp_i

ST_27: stg_142 [1/1] 2.39ns
_ifconv.i:7  store i32 %value_0, i32* %thread_result_buff_0_0_addr_1, align 4

ST_27: empty_7 [1/1] 0.00ns
_ifconv.i:8  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str, i32 %tmp_3_i)

ST_27: stg_144 [1/1] 0.00ns
_ifconv.i:9  br label %1


 <State 28>: 2.39ns
ST_28: p [1/1] 0.00ns
vivado_kernel_loop.exit:0  %p = phi i10 [ %p_1, %5 ], [ 0, %1 ]

ST_28: exitcond [1/1] 1.69ns
vivado_kernel_loop.exit:1  %exitcond = icmp eq i10 %p, -24

ST_28: empty_8 [1/1] 0.00ns
vivado_kernel_loop.exit:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_28: p_1 [1/1] 1.50ns
vivado_kernel_loop.exit:3  %p_1 = add i10 %p, 1

ST_28: stg_149 [1/1] 0.00ns
vivado_kernel_loop.exit:4  br i1 %exitcond, label %6, label %5

ST_28: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i10 %p to i64

ST_28: thread_result_buff_0_0_addr [1/1] 0.00ns
:1  %thread_result_buff_0_0_addr = getelementptr inbounds [1000 x i32]* %thread_result_buff_0_0, i64 0, i64 %tmp_1

ST_28: thread_result_buff_0_0_load [2/2] 2.39ns
:2  %thread_result_buff_0_0_load = load i32* %thread_result_buff_0_0_addr, align 4

ST_28: tmp [1/1] 0.00ns
:0  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %thread_result_0_read, i32 2, i32 31)

ST_28: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = zext i30 %tmp to i64

ST_28: a_addr [1/1] 0.00ns
:2  %a_addr = getelementptr inbounds i32* %a, i64 %tmp_8

ST_28: stg_156 [1/1] 1.12ns
:3  br label %burst.wr.header


 <State 29>: 4.78ns
ST_29: thread_result_buff_0_0_load [1/2] 2.39ns
:2  %thread_result_buff_0_0_load = load i32* %thread_result_buff_0_0_addr, align 4

ST_29: thread_result_buff_0_addr [1/1] 0.00ns
:3  %thread_result_buff_0_addr = getelementptr inbounds [1000 x i32]* %thread_result_buff_0, i64 0, i64 %tmp_1

ST_29: stg_159 [1/1] 2.39ns
:4  store i32 %thread_result_buff_0_0_load, i32* %thread_result_buff_0_addr, align 4

ST_29: stg_160 [1/1] 0.00ns
:5  br label %vivado_kernel_loop.exit


 <State 30>: 2.39ns
ST_30: indvar [1/1] 0.00ns
burst.wr.header:0  %indvar = phi i10 [ %indvar_next, %burst.wr.body3 ], [ 0, %6 ]

ST_30: exitcond1 [1/1] 1.69ns
burst.wr.header:1  %exitcond1 = icmp eq i10 %indvar, -24

ST_30: indvar_next [1/1] 1.50ns
burst.wr.header:2  %indvar_next = add i10 %indvar, 1

ST_30: stg_164 [1/1] 0.00ns
burst.wr.header:3  br i1 %exitcond1, label %burst.wr.end, label %burst.wr.body1

ST_30: tmp_2 [1/1] 0.00ns
burst.wr.body1:3  %tmp_2 = zext i10 %indvar to i64

ST_30: thread_result_buff_0_addr_1 [1/1] 0.00ns
burst.wr.body1:4  %thread_result_buff_0_addr_1 = getelementptr [1000 x i32]* %thread_result_buff_0, i64 0, i64 %tmp_2

ST_30: thread_result_buff_0_load [2/2] 2.39ns
burst.wr.body1:5  %thread_result_buff_0_load = load i32* %thread_result_buff_0_addr_1, align 4

ST_30: isIter0 [1/1] 1.69ns
burst.wr.body1:6  %isIter0 = icmp eq i10 %indvar, 0

ST_30: stg_169 [1/1] 0.00ns
burst.wr.body1:7  br i1 %isIter0, label %burst.wr.body2, label %burst.wr.body3


 <State 31>: 2.39ns
ST_31: thread_result_buff_0_load [1/2] 2.39ns
burst.wr.body1:5  %thread_result_buff_0_load = load i32* %thread_result_buff_0_addr_1, align 4


 <State 32>: 8.75ns
ST_32: empty_9 [1/1] 0.00ns
burst.wr.body1:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_32: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body1:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str664)

ST_32: stg_173 [1/1] 0.00ns
burst.wr.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str663)

ST_32: a_addr_req [1/1] 8.75ns
burst.wr.body2:0  %a_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %a_addr, i32 1000)

ST_32: stg_175 [1/1] 0.00ns
burst.wr.body2:1  br label %burst.wr.body3

ST_32: stg_176 [1/1] 8.75ns
burst.wr.body3:0  call void @_ssdm_op_Write.ap_bus.i32P(i32* %a_addr, i32 %thread_result_buff_0_load)

ST_32: burstwrite_rend [1/1] 0.00ns
burst.wr.body3:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str664, i32 %burstwrite_rbegin)

ST_32: stg_178 [1/1] 0.00ns
burst.wr.body3:2  br label %burst.wr.header


 <State 33>: 0.00ns
ST_33: stg_179 [1/1] 0.00ns
burst.wr.end:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x7a83dc0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ kernel_u_a_0_rfir]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a83650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_current_price]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a82fc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_volatility]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a82200; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_initial_volatility]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a81c30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_volatility_volatility]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7f0b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_rho]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a81660; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_kappa]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7e280; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_theta]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7d9f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_correlation_matrix_0_0]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7cb70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_correlation_matrix_0_1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7c5c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_correlation_matrix_1_0]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7bff0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_u_a_0_correlation_matrix_1_1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7ba20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_second_barrier]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7a7d140; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_barrier]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0xedd8630; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_out]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cebc20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_down]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7b820f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_strike_price]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8d4ab80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_time_period]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6e4c360; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_call]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x739e890; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_o_a_0_points]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7c2f650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed_0_s1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7c2f2e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed_0_s2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x64f6e00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed_0_s3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7c300a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed_0_offset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x970b6d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ thread_result_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3ced590; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spot_price_0_i                (alloca           ) [ 0011111111111111111111111111000000]
thread_result_buff_0          (alloca           ) [ 0011111111111111111111111111111110]
thread_result_buff_0_0        (alloca           ) [ 0011111111111111111111111111110000]
o_a_0_time_period             (read             ) [ 0011000000000000000000000000000000]
thread_result_0_read          (read             ) [ 0001111111111111111111111111110000]
delta_time_0                  (fmul             ) [ 0000111000000000000000000000000000]
u_a_0_rfir                    (read             ) [ 0000011000000000000000000000000000]
o_a_0_call                    (read             ) [ 0000011000000000000000000000000000]
stg_49                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_50                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_51                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_52                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_53                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_54                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_55                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_56                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_57                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_58                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_59                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_60                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_61                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_62                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_63                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_64                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_65                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_66                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_67                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_68                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_69                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_70                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_71                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_72                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_73                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_74                        (specbitsmap      ) [ 0000000000000000000000000000000000]
stg_75                        (spectopmodule    ) [ 0000000000000000000000000000000000]
stg_76                        (specbus          ) [ 0000000000000000000000000000000000]
stg_77                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_78                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_79                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_80                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_81                        (specwire         ) [ 0000000000000000000000000000000000]
stg_82                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_83                        (specifcore       ) [ 0000000000000000000000000000000000]
u_a_0_current_price           (read             ) [ 0000000111111111111111111111000000]
o_a_0_strike_price            (read             ) [ 0000000111111111111111111111000000]
stg_86                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_87                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_88                        (specifcore       ) [ 0000000000000000000000000000000000]
stg_89                        (specifcore       ) [ 0000000000000000000000000000000000]
tmp_i_i                       (fmul             ) [ 0000000111111111111111111111000000]
tmp_3                         (fcmp             ) [ 0000000000000000000000000000000000]
tmp_4                         (xor              ) [ 0000000111111111111111111111000000]
stg_93                        (br               ) [ 0000001111111111111111111111000000]
p_i                           (phi              ) [ 0000000111111111111111111111000000]
exitcond2_i                   (icmp             ) [ 0000000111111111111111111111000000]
p_2                           (add              ) [ 0000001111111111111111111111000000]
stg_97                        (br               ) [ 0000000111111111111111111111110000]
empty                         (speclooptripcount) [ 0000000000000000000000000000000000]
stg_99                        (specloopname     ) [ 0000000000000000000000000000000000]
tmp_3_i                       (specregionbegin  ) [ 0000000011111111111111111111000000]
stg_101                       (br               ) [ 0000000111111111111111111111000000]
u_v_0_gamma_read_assign       (phi              ) [ 0000000011110000000000000000000000]
pp_i                          (phi              ) [ 0000000010000000000000000000000000]
exitcond_i                    (icmp             ) [ 0000000111111111111111111111000000]
pp                            (add              ) [ 0000000111111111111111111111000000]
stg_106                       (br               ) [ 0000000000000000000000000000000000]
u_v_0_arr_0_gamma             (fadd             ) [ 0000000111111111111111111111000000]
tmp_6_i                       (fexp             ) [ 0000000011100000000011100000000000]
empty_5                       (speclooptripcount) [ 0000000000000000000000000000000000]
stg_122                       (specloopname     ) [ 0000000000000000000000000000000000]
tmp_4_i                       (specregionbegin  ) [ 0000000000000000000000000000000000]
stg_124                       (specpipeline     ) [ 0000000000000000000000000000000000]
spot_price_0                  (fmul             ) [ 0000000000000000000000000000000000]
empty_6                       (specregionend    ) [ 0000000000000000000000000000000000]
stg_127                       (store            ) [ 0000000000000000000000000000000000]
stg_128                       (br               ) [ 0000000111111111111111111111000000]
spot_price_0_i_load           (load             ) [ 0000000000000000000000001110000000]
tmp_1_i_i                     (fsub             ) [ 0000000000000000000000000001000000]
tmp_2_i_i                     (fsub             ) [ 0000000000000000000000000001000000]
o_v_0_arr_0_value             (select           ) [ 0000000000000000000000000000000000]
value_0                       (bitcast          ) [ 0000000000000000000000000000000000]
tmp_i                         (zext             ) [ 0000000000000000000000000000000000]
thread_result_buff_0_0_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000]
stg_142                       (store            ) [ 0000000000000000000000000000000000]
empty_7                       (specregionend    ) [ 0000000000000000000000000000000000]
stg_144                       (br               ) [ 0000001111111111111111111111000000]
p                             (phi              ) [ 0000000000000000000000000000100000]
exitcond                      (icmp             ) [ 0000000000000000000000000000110000]
empty_8                       (speclooptripcount) [ 0000000000000000000000000000000000]
p_1                           (add              ) [ 0000000100000000000000000000110000]
stg_149                       (br               ) [ 0000000000000000000000000000000000]
tmp_1                         (zext             ) [ 0000000000000000000000000000010000]
thread_result_buff_0_0_addr   (getelementptr    ) [ 0000000000000000000000000000010000]
tmp                           (partselect       ) [ 0000000000000000000000000000000000]
tmp_8                         (zext             ) [ 0000000000000000000000000000000000]
a_addr                        (getelementptr    ) [ 0000000000000000000000000000001110]
stg_156                       (br               ) [ 0000000000000000000000000000111110]
thread_result_buff_0_0_load   (load             ) [ 0000000000000000000000000000000000]
thread_result_buff_0_addr     (getelementptr    ) [ 0000000000000000000000000000000000]
stg_159                       (store            ) [ 0000000000000000000000000000000000]
stg_160                       (br               ) [ 0000000100000000000000000000110000]
indvar                        (phi              ) [ 0000000000000000000000000000001000]
exitcond1                     (icmp             ) [ 0000000000000000000000000000001110]
indvar_next                   (add              ) [ 0000000000000000000000000000101110]
stg_164                       (br               ) [ 0000000000000000000000000000000000]
tmp_2                         (zext             ) [ 0000000000000000000000000000000000]
thread_result_buff_0_addr_1   (getelementptr    ) [ 0000000000000000000000000000001100]
isIter0                       (icmp             ) [ 0000000000000000000000000000001110]
stg_169                       (br               ) [ 0000000000000000000000000000000000]
thread_result_buff_0_load     (load             ) [ 0000000000000000000000000000001010]
empty_9                       (speclooptripcount) [ 0000000000000000000000000000000000]
burstwrite_rbegin             (specregionbegin  ) [ 0000000000000000000000000000000000]
stg_173                       (specpipeline     ) [ 0000000000000000000000000000000000]
a_addr_req                    (writereq         ) [ 0000000000000000000000000000000000]
stg_175                       (br               ) [ 0000000000000000000000000000000000]
stg_176                       (write            ) [ 0000000000000000000000000000000000]
burstwrite_rend               (specregionend    ) [ 0000000000000000000000000000000000]
stg_178                       (br               ) [ 0000000000000000000000000000101110]
stg_179                       (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_u_a_0_rfir">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_rfir"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_u_a_0_current_price">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_current_price"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_u_a_0_volatility">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_volatility"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_u_a_0_initial_volatility">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_initial_volatility"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_u_a_0_volatility_volatility">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_volatility_volatility"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_u_a_0_rho">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_rho"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_u_a_0_kappa">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_kappa"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_u_a_0_theta">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_theta"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_u_a_0_correlation_matrix_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_correlation_matrix_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_u_a_0_correlation_matrix_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_correlation_matrix_0_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_u_a_0_correlation_matrix_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_correlation_matrix_1_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_u_a_0_correlation_matrix_1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_u_a_0_correlation_matrix_1_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_o_a_0_second_barrier">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_second_barrier"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_o_a_0_barrier">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_barrier"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_o_a_0_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_o_a_0_down">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_down"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_o_a_0_strike_price">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_strike_price"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_o_a_0_time_period">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_time_period"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_o_a_0_call">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_call"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_o_a_0_points">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_o_a_0_points"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="seed_0_s1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed_0_s1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="seed_0_s2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed_0_s2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="seed_0_s3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed_0_s3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="seed_0_offset">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed_0_offset"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="thread_result_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thread_result_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str664"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str663"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="spot_price_0_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="spot_price_0_i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="thread_result_buff_0_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thread_result_buff_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="thread_result_buff_0_0_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thread_result_buff_0_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thread_result_0_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="o_a_0_time_period_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_a_0_time_period/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="u_a_0_rfir_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_a_0_rfir/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="o_a_0_call_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_a_0_call/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="u_a_0_current_price_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_a_0_current_price/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="o_a_0_strike_price_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_a_0_strike_price/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="3"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="a_addr_req/32 stg_176/32 "/>
</bind>
</comp>

<comp id="200" class="1004" name="thread_result_buff_0_0_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thread_result_buff_0_0_addr_1/27 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_142/27 thread_result_buff_0_0_load/28 "/>
</bind>
</comp>

<comp id="211" class="1004" name="thread_result_buff_0_0_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thread_result_buff_0_0_addr/28 "/>
</bind>
</comp>

<comp id="218" class="1004" name="thread_result_buff_0_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="1"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thread_result_buff_0_addr/29 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_159/29 thread_result_buff_0_load/30 "/>
</bind>
</comp>

<comp id="230" class="1004" name="thread_result_buff_0_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thread_result_buff_0_addr_1/30 "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_i_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/7 "/>
</bind>
</comp>

<comp id="249" class="1005" name="u_v_0_gamma_read_assign_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_v_0_gamma_read_assign (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="u_v_0_gamma_read_assign_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u_v_0_gamma_read_assign/8 "/>
</bind>
</comp>

<comp id="261" class="1005" name="pp_i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="1"/>
<pin id="263" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pp_i (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="pp_i_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="13" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_i/8 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/28 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="1"/>
<pin id="285" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/30 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="u_v_0_arr_0_gamma/8 tmp_1_i_i/23 tmp_2_i_i/23 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="delta_time_0/1 tmp_i_i/4 spot_price_0/20 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_6_i/12 "/>
</bind>
</comp>

<comp id="318" class="1005" name="reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delta_time_0 tmp_i_i "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i tmp_2_i_i "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond2_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_2/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="pp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pp/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="stg_127_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="21"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_127/22 "/>
</bind>
</comp>

<comp id="363" class="1004" name="spot_price_0_i_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="8"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spot_price_0_i_load/23 "/>
</bind>
</comp>

<comp id="368" class="1004" name="o_v_0_arr_0_value_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="7"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="0" index="2" bw="32" slack="1"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_v_0_arr_0_value/27 "/>
</bind>
</comp>

<comp id="375" class="1004" name="value_0_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_0/27 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="6"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/27 "/>
</bind>
</comp>

<comp id="385" class="1004" name="exitcond_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/28 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/28 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/28 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="30" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="6"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="30" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/28 "/>
</bind>
</comp>

<comp id="415" class="1004" name="a_addr_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="30" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/28 "/>
</bind>
</comp>

<comp id="421" class="1004" name="exitcond1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/30 "/>
</bind>
</comp>

<comp id="427" class="1004" name="indvar_next_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/30 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/30 "/>
</bind>
</comp>

<comp id="438" class="1004" name="isIter0_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/30 "/>
</bind>
</comp>

<comp id="444" class="1005" name="spot_price_0_i_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="8"/>
<pin id="446" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="spot_price_0_i "/>
</bind>
</comp>

<comp id="450" class="1005" name="o_a_0_time_period_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_a_0_time_period "/>
</bind>
</comp>

<comp id="455" class="1005" name="thread_result_0_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="6"/>
<pin id="457" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="thread_result_0_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="u_a_0_rfir_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_a_0_rfir "/>
</bind>
</comp>

<comp id="465" class="1005" name="o_a_0_call_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_a_0_call "/>
</bind>
</comp>

<comp id="470" class="1005" name="u_a_0_current_price_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="14"/>
<pin id="472" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="u_a_0_current_price "/>
</bind>
</comp>

<comp id="475" class="1005" name="o_a_0_strike_price_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="3"/>
<pin id="477" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_a_0_strike_price "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_4_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="3"/>
<pin id="483" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="exitcond_i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="498" class="1005" name="pp_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="0"/>
<pin id="500" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="pp "/>
</bind>
</comp>

<comp id="503" class="1005" name="u_v_0_arr_0_gamma_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_v_0_arr_0_gamma "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_6_i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="514" class="1005" name="spot_price_0_i_load_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spot_price_0_i_load "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="thread_result_buff_0_0_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="thread_result_buff_0_0_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="a_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="exitcond1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="indvar_next_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="552" class="1005" name="thread_result_buff_0_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="thread_result_buff_0_addr_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="isIter0_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter0 "/>
</bind>
</comp>

<comp id="561" class="1005" name="thread_result_buff_0_load_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thread_result_buff_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="138" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="140" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="142" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="128" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="128" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="223"><net_src comp="128" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="206" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="128" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="240"><net_src comp="94" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="110" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="94" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="253" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="162" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="168" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="174" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="116" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="300" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="327"><net_src comp="295" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="307" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="92" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="241" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="96" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="241" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="98" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="265" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="112" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="265" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="114" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="300" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="373"><net_src comp="324" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="324" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="383"><net_src comp="237" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="389"><net_src comp="276" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="276" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="98" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="276" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="408"><net_src comp="130" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="124" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="132" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="414"><net_src comp="402" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="0" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="287" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="96" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="287" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="98" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="287" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="442"><net_src comp="287" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="94" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="144" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="453"><net_src comp="162" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="458"><net_src comp="156" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="463"><net_src comp="168" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="468"><net_src comp="174" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="473"><net_src comp="180" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="478"><net_src comp="186" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="484"><net_src comp="328" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="492"><net_src comp="340" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="497"><net_src comp="346" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="352" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="506"><net_src comp="295" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="512"><net_src comp="313" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="517"><net_src comp="363" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="526"><net_src comp="391" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="531"><net_src comp="397" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="536"><net_src comp="211" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="541"><net_src comp="415" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="546"><net_src comp="421" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="427" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="555"><net_src comp="230" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="560"><net_src comp="438" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="224" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="192" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {32 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		tmp_4 : 1
	State 7
		exitcond2_i : 1
		p_2 : 1
		stg_97 : 2
	State 8
		exitcond_i : 1
		pp : 1
		stg_106 : 2
		u_v_0_arr_0_gamma : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_6 : 1
		stg_127 : 1
	State 23
		tmp_1_i_i : 1
		tmp_2_i_i : 1
	State 24
	State 25
	State 26
	State 27
		value_0 : 1
		thread_result_buff_0_0_addr_1 : 1
		stg_142 : 2
	State 28
		exitcond : 1
		p_1 : 1
		stg_149 : 2
		tmp_1 : 1
		thread_result_buff_0_0_addr : 2
		thread_result_buff_0_0_load : 3
		tmp_8 : 1
		a_addr : 2
	State 29
		stg_159 : 1
	State 30
		exitcond1 : 1
		indvar_next : 1
		stg_164 : 2
		tmp_2 : 1
		thread_result_buff_0_addr_1 : 2
		thread_result_buff_0_load : 3
		isIter0 : 1
		stg_169 : 2
	State 31
	State 32
		burstwrite_rend : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_313           |    7    |   324   |   906   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_295           |    2    |   227   |   404   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_300           |    3    |   128   |   320   |
|----------|---------------------------------|---------|---------|---------|
|   fcmp   |            grp_fu_307           |    0    |    66   |   239   |
|----------|---------------------------------|---------|---------|---------|
|          |        exitcond2_i_fu_334       |    0    |    0    |    10   |
|          |        exitcond_i_fu_346        |    0    |    0    |    15   |
|   icmp   |         exitcond_fu_385         |    0    |    0    |    10   |
|          |         exitcond1_fu_421        |    0    |    0    |    10   |
|          |          isIter0_fu_438         |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|          |            p_2_fu_340           |    0    |    0    |    10   |
|    add   |            pp_fu_352            |    0    |    0    |    13   |
|          |            p_1_fu_391           |    0    |    0    |    10   |
|          |        indvar_next_fu_427       |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|  select  |     o_v_0_arr_0_value_fu_368    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|    xor   |           tmp_4_fu_328          |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|          |         grp_read_fu_156         |    0    |    0    |    0    |
|          |  o_a_0_time_period_read_fu_162  |    0    |    0    |    0    |
|   read   |      u_a_0_rfir_read_fu_168     |    0    |    0    |    0    |
|          |      o_a_0_call_read_fu_174     |    0    |    0    |    0    |
|          | u_a_0_current_price_read_fu_180 |    0    |    0    |    0    |
|          |  o_a_0_strike_price_read_fu_186 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_192        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_i_fu_380          |    0    |    0    |    0    |
|   zext   |           tmp_1_fu_397          |    0    |    0    |    0    |
|          |           tmp_8_fu_411          |    0    |    0    |    0    |
|          |           tmp_2_fu_433          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|            tmp_fu_402           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    12   |   745   |   2000  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
| thread_result_buff_0 |    2   |    0   |    0   |
|thread_result_buff_0_0|    2   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |    4   |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           a_addr_reg_538          |   32   |
|         exitcond1_reg_543         |    1   |
|         exitcond_i_reg_494        |    1   |
|        indvar_next_reg_547        |   10   |
|           indvar_reg_283          |   10   |
|          isIter0_reg_557          |    1   |
|         o_a_0_call_reg_465        |   32   |
|     o_a_0_strike_price_reg_475    |   32   |
|     o_a_0_time_period_reg_450     |   32   |
|            p_1_reg_523            |   10   |
|            p_2_reg_489            |   10   |
|            p_i_reg_237            |   10   |
|             p_reg_272             |   10   |
|            pp_i_reg_261           |   13   |
|             pp_reg_498            |   13   |
|              reg_318              |   32   |
|              reg_324              |   32   |
|    spot_price_0_i_load_reg_514    |   32   |
|       spot_price_0_i_reg_444      |   32   |
|    thread_result_0_read_reg_455   |   32   |
|thread_result_buff_0_0_addr_reg_533|   10   |
|thread_result_buff_0_addr_1_reg_552|   10   |
| thread_result_buff_0_load_reg_561 |   32   |
|           tmp_1_reg_528           |   64   |
|           tmp_4_reg_481           |    1   |
|          tmp_6_i_reg_509          |   32   |
|    u_a_0_current_price_reg_470    |   32   |
|         u_a_0_rfir_reg_460        |   32   |
|     u_v_0_arr_0_gamma_reg_503     |   32   |
|  u_v_0_gamma_read_assign_reg_249  |   32   |
+-----------------------------------+--------+
|               Total               |   654  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_192        |  p0  |   2  |   1  |    2   |
|         grp_write_fu_192        |  p2  |   2  |  32  |   64   ||    32   |
|        grp_access_fu_206        |  p0  |   3  |  10  |   30   ||    10   |
|        grp_access_fu_224        |  p0  |   3  |  10  |   30   ||    10   |
|           p_i_reg_237           |  p0  |   2  |  10  |   20   ||    10   |
| u_v_0_gamma_read_assign_reg_249 |  p0  |   2  |  32  |   64   ||    32   |
|            grp_fu_295           |  p0  |   4  |  32  |   128  ||    32   |
|            grp_fu_295           |  p1  |   4  |  32  |   128  ||    32   |
|            grp_fu_300           |  p0  |   4  |  32  |   128  ||    32   |
|            grp_fu_300           |  p1  |   4  |  32  |   128  ||    32   |
|            grp_fu_307           |  p0  |   2  |  32  |   64   ||    32   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   786  || 13.8627 ||   254   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   745  |  2000  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   254  |
|  Register |    -   |    -   |    -   |   654  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   13   |  1399  |  2254  |
+-----------+--------+--------+--------+--------+--------+
