m255
K4
z2
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_Protocol
Xsimple_test_svh_unit
2//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tests/simple_test.svh
Z0 !s115 tb_ifc
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
DXx4 work 18 uart_class_package 0 22 mIQ7LfVIYeF36N4?h[3EI3
Z3 !s110 1741135155
VVTXK;j7fmK_o^?E0g5Ao53
r1
!s85 0
!i10b 1
!s100 KJ?KYMkGRBkemVLRb61>93
IVTXK;j7fmK_o^?E0g5Ao53
!i103 1
S1
Z4 d//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART
w1741119415
8//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tests/simple_test.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tests/simple_test.svh
Z5 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z6 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z7 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z8 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z9 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z10 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z11 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z12 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z13 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z14 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z15 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z16 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
!i122 5
L0 5 0
Z17 OL;L;2024.2;79
31
!s108 1741135155.000000
!s107 C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tests/simple_test.svh|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tests/simple_test.svh|
!i113 0
Z18 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z19 tCvgOpt 0
vtop_hdl_test
2//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/top_hdl_test.sv
R1
!s110 1741135154
!i10b 1
!s100 E=?g3g2hCX_CWzFeWG>fT3
Inog4[@m7]7VL`1L17_D383
S1
R4
w1741132800
8//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/top_hdl_test.sv
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/top_hdl_test.sv
!i122 3
L0 7 20
Z20 VDg1SIo80bB@j0V0VzS_@n1
R17
r1
!s85 0
31
Z21 !s108 1741135154.000000
!s107 //thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/top_hdl_test.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/top_hdl_test.sv|
!i113 0
R18
R19
vUART
2//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART.sv
R1
!s110 1741135150
!i10b 1
!s100 IdWWQmOBQj_gORF11]?im1
IdEb^2CHN2ModEC=gVUm7c0
S1
R4
Z22 w1740632184
8//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART.sv
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART.sv
!i122 0
L0 9 36
R20
R17
r1
!s85 0
31
Z23 !s108 1741135150.000000
!s107 //thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART.sv|
!i113 0
R18
R19
n@u@a@r@t
Xuart_class_package
2//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/uart_class_package.sv
R0
R1
R2
R3
!i10b 1
!s100 fTE2oPc42[H>@Q]fBMT?H1
ImIQ7LfVIYeF36N4?h[3EI3
S1
R4
w1741133969
8//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/uart_class_package.sv
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/uart_class_package.sv
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../tests/simple_test.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/environment.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/env_config.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_agent_config.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/agent.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_base.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_in.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_out.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/driver.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/monitor.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/scoreboard.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/coverage_collector.svh
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../sequences/write_tx_sequence.svh
!i122 4
L0 2 0
VmIQ7LfVIYeF36N4?h[3EI3
R17
r1
!s85 0
31
R21
!s107 //thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../sequences/write_tx_sequence.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/coverage_collector.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/scoreboard.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/monitor.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/driver.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_out.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_in.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_base.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/agent.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/tx_agent_config.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/env_config.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../env/environment.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/../tests/simple_test.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/uart_class_package.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/UVM_tb/tb/uart_class_package.sv|
!i113 0
R18
R19
vUART_RX
2//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_RX.sv
R1
Z24 !s110 1741135151
!i10b 1
!s100 dDhIi?_IDT;FZ7VmE^TC02
IXQf7_hD]b`L^kdQ[AU9oX2
S1
R4
R22
8//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_RX.sv
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_RX.sv
!i122 1
L0 7 115
R20
R17
r1
!s85 0
31
R23
!s107 //thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_RX.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_RX.sv|
!i113 0
R18
R19
n@u@a@r@t_@r@x
vUART_TX
2//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_TX.sv
R1
R24
!i10b 1
!s100 STi4YY:39fhd]KXQoeJYB2
IVTz2=;WiA^F^^F8Z8AcG20
S1
R4
R22
8//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_TX.sv
F//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_TX.sv
!i122 2
L0 7 124
R20
R17
r1
!s85 0
31
!s108 1741135151.000000
!s107 //thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_TX.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//thoth.cecs.pdx.edu/Home07/benarji/Desktop/UART_UVM_Project-master/UART/RTL/UART_TX.sv|
!i113 0
R18
R19
n@u@a@r@t_@t@x
