|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 2.0.00.17.20.15                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          numbers
Project Path :          C:\Users\strak.DESKTOP-D9MDDLK\Documents\ispLEVER Projects\zadanie3
Project Fitted on :     Mon Oct 28 11:51:29 2019

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         Pure_VHDL


// Project 'numbers' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                  8
  Total Output Pins :                11
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                 16
  Total Product Terms :              67
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        1      1    -->    50%
I/O Pins                         32       18     14    -->    56%
Logic Macrocells                 64       22     42    -->    34%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       41     91    -->    31%
Logical Product Terms           320       68    252    -->    21%
Product Term Clusters            64       22     42    -->    34%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    10      8      0      8      0          8       23        6       Hi 
Block  B    10      7      0      5      0         11       11       13       Hi 
Block  C    10      0      0      5      0         11       21       10       Hi 
Block  D    11      3      0      4      0         12       13       13       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |   *    |seg7_7_
3     |  I_O | A6 |   *    |seg7_6_
4     |  I_O | A5 |   *    |seg7_5_
5     |  I_O | A4 |   *    |seg7_4_
6     |  I_O | A3 |   *    |seg7_3_
7     |  I_O | A2 |   *    |seg7_2_
8     |  I_O | A1 |   *    |seg7_1_
9     |  I_O | A0 |   *    |seg7_0_
10    | JTAG |    |        |
11    | CkIn |    |   *    |clk
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |   *    |i_prescalerSelect_0_
15    |  I_O | B1 |   *    |i_prescalerSelect_1_
16    |  I_O | B2 |   *    |i_prescalerSelect_2_
17    |  I_O | B3 |   *    |i_prescalerSelect_3_
18    |  I_O | B4 |   *    |i_prescalerSelect_4_
19    |  I_O | B5 |   *    |i_prescalerSelect_5_
20    |  I_O | B6 |   *    |i_prescalerSelect_6_
21    |  I_O | B7 |        |
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |
25    |  I_O | C6 |        |
26    |  I_O | C5 |        |
27    |  I_O | C4 |        |
28    |  I_O | C3 |        |
29    |  I_O | C2 |        |
30    |  I_O | C1 |        |
31    |  I_O | C0 |        |
32    | JTAG |    |        |
33    | CkIn |    |        |
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |        |
37    |  I_O | D1 |        |
38    |  I_O | D2 |        |
39    |  I_O | D3 |        |
40    |  I_O | D4 |        |
41    |  I_O | D5 |   *    |LD
42    |  I_O | D6 |   *    |BI
43    |  I_O | D7 |   *    |clock_out
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 14  B   .  I/O          ---D    Hi Fast      i_prescalerSelect_0_   
 15  B   .  I/O          ---D    Hi Fast      i_prescalerSelect_1_   
 16  B   .  I/O          ---D    Hi Fast      i_prescalerSelect_2_   
 17  B   .  I/O          ---D    Hi Fast      i_prescalerSelect_3_   
 18  B   .  I/O          --C-    Hi Fast      i_prescalerSelect_4_   
 19  B   .  I/O          --C-    Hi Fast      i_prescalerSelect_5_   
 20  B   .  I/O          --C-    Hi Fast      i_prescalerSelect_6_   
 11  .   . Ck/I          -BCD    -  Fast      clk   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 42  D   1  COM          ----    Hi Fast      BI   
 41  D   1  COM          ----    Hi Fast      LD   
 43  D   3  DFF  * *     ----    Hi Fast      clock_out   
  9  A   1  DFF  * *     ----    Hi Fast      seg7_0_   
  8  A   2  DFF  * *     ----    Hi Fast      seg7_1_   
  7  A   3  DFF  * *     ----    Hi Fast      seg7_2_   
  6  A   4  DFF  * *     ----    Hi Fast      seg7_3_   
  5  A   2  DFF  * *     ----    Hi Fast      seg7_4_   
  4  A   4  DFF  * *     ----    Hi Fast      seg7_5_   
  3  A   4  DFF  * *     ----    Hi Fast      seg7_6_   
  2  A   2  DFF  * *     ----    Hi Fast      seg7_7_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 D0  D   3  DFF  * *     A--D    Hi  -        RN_clock_out   --> clock_out
 A2  A   1  DFF  * *     AB--    Hi  -        RN_seg7_0_   --> seg7_0_
 A5  A   2  DFF  * *     AB--    Hi  -        RN_seg7_1_   --> seg7_1_
 A4  A   3  DFF  * *     AB--    Hi  -        RN_seg7_2_   --> seg7_2_
 A8  A   4  DFF  * *     AB--    Hi  -        RN_seg7_3_   --> seg7_3_
 A9  A   2  DFF  * *     A---    Hi  -        RN_seg7_4_   --> seg7_4_
 A0  A   4  DFF  * *     A---    Hi  -        RN_seg7_5_   --> seg7_5_
 A12  A   4  DFF  * *     A---    Hi  -        RN_seg7_6_   --> seg7_6_
 A1  A   2  DFF  * *     A---    Hi  -        RN_seg7_7_   --> seg7_7_
 B8  B   2  DFF  * *     -B-D    Hi Fast      U0_counter_0_   
 B4  B   3  DFF  * *     -B-D    Hi Fast      U0_counter_1_   
 B0  B   4  DFF  * *     -B-D    Hi Fast      U0_counter_2_   
 C4  C   3  DFF  * *     --CD    Hi Fast      U0_counter_3_   
 C12  C   4  DFF  * *     --C-    Hi Fast      U0_counter_4_   
 C8  C   5  DFF  * *     --C-    Hi Fast      U0_counter_5_   
 C1  C   3  TFF  * *     --C-    Hi Fast      U0_counter_6_   
 B12  B   1  COM          -BC-    Hi Fast      u0_n_33_0_n   
 D4  D   8  COM          -BCD    Hi Fast      u0_zegar_counter_4_n   
 C0  C   6  COM          -BCD    Hi Fast      u0_zegar_counter_5_n   
 B1  B   1  COM          A---    Hi Fast      u1_op_eq_dsec6_n   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
i_prescalerSelect_6_{ C}:u0_zegar_counter_5_n{ C}
i_prescalerSelect_5_{ C}:u0_zegar_counter_5_n{ C}
i_prescalerSelect_4_{ C}:u0_zegar_counter_5_n{ C}
i_prescalerSelect_3_{ C}:u0_zegar_counter_4_n{ D}
i_prescalerSelect_2_{ C}:u0_zegar_counter_4_n{ D}
i_prescalerSelect_1_{ C}:u0_zegar_counter_4_n{ D}
i_prescalerSelect_0_{ C}:u0_zegar_counter_4_n{ D}
 RN_seg7_7_{ B}:        seg7_7_{ A}        seg7_5_{ A}
RN_clock_out{ E}:        seg7_7_{ A}      clock_out{ D}        seg7_6_{ A}
               :        seg7_5_{ A}        seg7_4_{ A}        seg7_3_{ A}
               :        seg7_2_{ A}        seg7_1_{ A}        seg7_0_{ A}
 RN_seg7_6_{ B}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
 RN_seg7_5_{ B}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
 RN_seg7_4_{ B}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
               :        seg7_4_{ A}
 RN_seg7_3_{ B}:        seg7_3_{ A}u1_op_eq_dsec6_n{ B}
 RN_seg7_2_{ B}:        seg7_3_{ A}        seg7_2_{ A}u1_op_eq_dsec6_n{ B}
 RN_seg7_1_{ B}:        seg7_3_{ A}        seg7_2_{ A}        seg7_1_{ A}
               :u1_op_eq_dsec6_n{ B}
 RN_seg7_0_{ B}:        seg7_3_{ A}        seg7_2_{ A}        seg7_1_{ A}
               :        seg7_0_{ A}u1_op_eq_dsec6_n{ B}
u1_op_eq_dsec6_n{ C}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
               :        seg7_4_{ A}        seg7_3_{ A}        seg7_1_{ A}
U0_counter_0_{ C}:  U0_counter_0_{ B}  U0_counter_1_{ B}  U0_counter_2_{ B}
               :    u0_n_33_0_n{ B}u0_zegar_counter_4_n{ D}
U0_counter_1_{ C}:  U0_counter_1_{ B}  U0_counter_2_{ B}    u0_n_33_0_n{ B}
               :u0_zegar_counter_4_n{ D}
U0_counter_2_{ C}:  U0_counter_2_{ B}    u0_n_33_0_n{ B}u0_zegar_counter_4_n{ D}
U0_counter_3_{ D}:  U0_counter_3_{ C}  U0_counter_4_{ C}  U0_counter_5_{ C}
               :  U0_counter_6_{ C}u0_zegar_counter_4_n{ D}
U0_counter_4_{ D}:  U0_counter_4_{ C}  U0_counter_5_{ C}  U0_counter_6_{ C}
               :u0_zegar_counter_5_n{ C}
U0_counter_5_{ D}:  U0_counter_5_{ C}  U0_counter_6_{ C}u0_zegar_counter_5_n{ C}
U0_counter_6_{ D}:  U0_counter_6_{ C}u0_zegar_counter_5_n{ C}
u0_n_33_0_n{ C}:  U0_counter_2_{ B}  U0_counter_3_{ C}  U0_counter_4_{ C}
               :  U0_counter_5_{ C}  U0_counter_6_{ C}
u0_zegar_counter_4_n{ E}:      clock_out{ D}  U0_counter_0_{ B}  U0_counter_1_{ B}
               :  U0_counter_2_{ B}  U0_counter_3_{ C}  U0_counter_4_{ C}
               :  U0_counter_5_{ C}  U0_counter_6_{ C}
u0_zegar_counter_5_n{ D}:      clock_out{ D}  U0_counter_0_{ B}  U0_counter_1_{ B}
               :  U0_counter_2_{ B}  U0_counter_3_{ C}  U0_counter_4_{ C}
               :  U0_counter_5_{ C}  U0_counter_6_{ C}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  A  |     |     | seg7_3_
|  *  |  A  |     |     | seg7_5_
|  *  |  A  |     |     | seg7_6_
|  *  |  A  |     |     | seg7_2_
|  *  |  A  |     |     | seg7_1_
|  *  |  A  |     |     | seg7_4_
|  *  |  A  |     |     | seg7_7_
|  *  |  A  |     |     | seg7_0_
|  *  |  A  |     |     | RN_seg7_3_
|  *  |  A  |     |     | RN_seg7_2_
|  *  |  A  |     |     | RN_seg7_1_
|  *  |  A  |     |     | RN_seg7_0_
|  *  |  A  |     |     | RN_seg7_5_
|  *  |  A  |     |     | RN_seg7_6_
|  *  |  A  |     |     | RN_seg7_4_
|  *  |  A  |     |     | RN_seg7_7_


Block  B
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | U0_counter_2_
|  *  |  S  | BS  | BR  | U0_counter_1_
|  *  |  S  | BS  | BR  | U0_counter_0_
|     |     |     |     | u0_n_33_0_n
|     |     |     |     | u1_op_eq_dsec6_n
|     |     |     |     | i_prescalerSelect_6_
|     |     |     |     | i_prescalerSelect_5_
|     |     |     |     | i_prescalerSelect_4_
|     |     |     |     | i_prescalerSelect_3_
|     |     |     |     | i_prescalerSelect_2_
|     |     |     |     | i_prescalerSelect_1_
|     |     |     |     | i_prescalerSelect_0_


Block  C
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | u0_zegar_counter_5_n
|  *  |  S  | BS  | BR  | U0_counter_3_
|  *  |  S  | BS  | BR  | U0_counter_5_
|  *  |  S  | BS  | BR  | U0_counter_4_
|  *  |  S  | BS  | BR  | U0_counter_6_


Block  D
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | clock_out
|     |     |     |     | BI
|     |     |     |     | LD
|     |     |     |     | u0_zegar_counter_4_n
|  *  |  S  | BS  | BR  | RN_clock_out


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0      RN_seg7_2_     mcell  A4     mx A17      RN_seg7_1_     mcell  A5
mx A1             ...           ...     mx A18             ...           ...
mx A2      RN_seg7_0_     mcell  A2     mx A19             ...           ...
mx A3      RN_seg7_4_     mcell  A9     mx A20             ...           ...
mx A4      RN_seg7_7_     mcell  A1     mx A21             ...           ...
mx A5             ...           ...     mx A22             ...           ...
mx A6    RN_clock_out     mcell  D0     mx A23      RN_seg7_3_     mcell  A8
mx A7u1_op_eq_dsec6_n     mcell  B1     mx A24             ...           ...
mx A8             ...           ...     mx A25             ...           ...
mx A9             ...           ...     mx A26             ...           ...
mx A10             ...           ...     mx A27             ...           ...
mx A11             ...           ...     mx A28             ...           ...
mx A12             ...           ...     mx A29             ...           ...
mx A13      RN_seg7_5_     mcell  A0     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15      RN_seg7_6_    mcell  A12     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0      RN_seg7_2_     mcell  A4     mx B17             ...           ...
mx B1             ...           ...     mx B18             ...           ...
mx B2      RN_seg7_0_     mcell  A2     mx B19             ...           ...
mx B3             ...           ...     mx B20             ...           ...
mx B4      RN_seg7_1_     mcell  A5     mx B21             ...           ...
mx B5   U0_counter_2_     mcell  B0     mx B22             ...           ...
mx B6             ...           ...     mx B23      RN_seg7_3_     mcell  A8
mx B7             ...           ...     mx B24             ...           ...
mx B8u0_zegar_counter_4_n     mcell  D4     mx B25             ...           ...
mx B9     u0_n_33_0_n    mcell  B12     mx B26             ...           ...
mx B10u0_zegar_counter_5_n     mcell  C0     mx B27             ...           ...
mx B11   U0_counter_1_     mcell  B4     mx B28             ...           ...
mx B12             ...           ...     mx B29             ...           ...
mx B13             ...           ...     mx B30             ...           ...
mx B14   U0_counter_0_     mcell  B8     mx B31             ...           ...
mx B15             ...           ...     mx B32             ...           ...
mx B16             ...           ...
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0             ...           ...     mx C17             ...           ...
mx C1   U0_counter_3_     mcell  C4     mx C18             ...           ...
mx C2   U0_counter_5_     mcell  C8     mx C19             ...           ...
mx C3             ...           ...     mx C20             ...           ...
mx C4             ...           ...     mx C21     u0_n_33_0_n    mcell  B12
mx C5             ...           ...     mx C22             ...           ...
mx C6   U0_counter_6_     mcell  C1     mx C23             ...           ...
mx C7             ...           ...     mx C24i_prescalerSelect_5_        pin 19
mx C8u0_zegar_counter_4_n     mcell  D4     mx C25             ...           ...
mx C9i_prescalerSelect_4_        pin 18     mx C26             ...           ...
mx C10u0_zegar_counter_5_n     mcell  C0     mx C27             ...           ...
mx C11i_prescalerSelect_6_        pin 20     mx C28             ...           ...
mx C12   U0_counter_4_    mcell  C12     mx C29             ...           ...
mx C13             ...           ...     mx C30             ...           ...
mx C14             ...           ...     mx C31             ...           ...
mx C15             ...           ...     mx C32             ...           ...
mx C16             ...           ...
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0             ...           ...     mx D17             ...           ...
mx D1   U0_counter_3_     mcell  C4     mx D18             ...           ...
mx D2             ...           ...     mx D19             ...           ...
mx D3i_prescalerSelect_0_        pin 14     mx D20i_prescalerSelect_3_        pin 17
mx D4             ...           ...     mx D21             ...           ...
mx D5   U0_counter_2_     mcell  B0     mx D22             ...           ...
mx D6i_prescalerSelect_2_        pin 16     mx D23             ...           ...
mx D7             ...           ...     mx D24             ...           ...
mx D8u0_zegar_counter_4_n     mcell  D4     mx D25             ...           ...
mx D9             ...           ...     mx D26             ...           ...
mx D10u0_zegar_counter_5_n     mcell  C0     mx D27             ...           ...
mx D11   U0_counter_1_     mcell  B4     mx D28    RN_clock_out     mcell  D0
mx D12i_prescalerSelect_1_        pin 15     mx D29             ...           ...
mx D13             ...           ...     mx D30             ...           ...
mx D14   U0_counter_0_     mcell  B8     mx D31             ...           ...
mx D15             ...           ...     mx D32             ...           ...
mx D16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~


 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   1          0        1    Pin   LD 
   0          0        1    Pin   BI 
   2          5        1    PinX1  seg7_7_.D.X1 
   1          1        1    PinX2  seg7_7_.D.X2 
   1          1        1    Pin   seg7_7_.C 
   3          3        1    Pin   clock_out.D 
   1          1        1    Pin   clock_out.C 
   4          4        1    Pin   seg7_6_.D 
   1          1        1    Pin   seg7_6_.C 
   4          5        1    Pin   seg7_5_.D 
   1          1        1    Pin   seg7_5_.C 
   2          2        1    Pin   seg7_4_.D 
   1          1        1    Pin   seg7_4_.C 
   4          5        1    Pin   seg7_3_.D 
   1          1        1    Pin   seg7_3_.C 
   3          3        1    Pin   seg7_2_.D 
   1          1        1    Pin   seg7_2_.C 
   2          3        1    Pin   seg7_1_.D 
   1          1        1    Pin   seg7_1_.C 
   1          1        1    Pin   seg7_0_.D 
   1          1        1    Pin   seg7_0_.C 
   1          4        1    Node  u1_op_eq_dsec6_n 
   2          3        1    Node  U0_counter_0_.D 
   1          1        1    Node  U0_counter_0_.C 
   3          4        1    Node  U0_counter_1_.D- 
   1          1        1    Node  U0_counter_1_.C 
   4          6        1    Node  U0_counter_2_.D 
   1          1        1    Node  U0_counter_2_.C 
   3          4        1    Node  U0_counter_3_.D- 
   1          1        1    Node  U0_counter_3_.C 
   4          5        1    Node  U0_counter_4_.D- 
   1          1        1    Node  U0_counter_4_.C 
   5          6        1    Node  U0_counter_5_.D- 
   1          1        1    Node  U0_counter_5_.C 
   3          7        1    Node  U0_counter_6_.T 
   1          1        1    Node  U0_counter_6_.C 
   1          3        1    Node  u0_n_33_0_n 
   8          8        1    Node  u0_zegar_counter_4_n- 
   6          6        1    Node  u0_zegar_counter_5_n- 
=========
  83                 P-Term Total: 83
                       Total Pins: 19
                      Total Nodes: 11
            Average P-Term/Output: 2


Equations:

LD = (1);

BI = (0);

seg7_7_.D.X1 = (u1_op_eq_dsec6_n & seg7_4_.Q & seg7_5_.Q & seg7_6_.Q
     # u1_op_eq_dsec6_n & seg7_4_.Q & !seg7_5_.Q & !seg7_6_.Q & seg7_7_.Q);

seg7_7_.D.X2 = (seg7_7_.Q);

seg7_7_.C = (clock_out.Q);

clock_out.D = (clock_out.Q & !u0_zegar_counter_4_n
     # clock_out.Q & !u0_zegar_counter_5_n
     # !clock_out.Q & u0_zegar_counter_4_n & u0_zegar_counter_5_n);

clock_out.C = (clk);

seg7_6_.D = (!u1_op_eq_dsec6_n & seg7_6_.Q
     # !seg7_4_.Q & seg7_6_.Q
     # !seg7_5_.Q & seg7_6_.Q
     # u1_op_eq_dsec6_n & seg7_4_.Q & seg7_5_.Q & !seg7_6_.Q);

seg7_6_.C = (clock_out.Q);

seg7_5_.D = (!u1_op_eq_dsec6_n & seg7_5_.Q
     # !seg7_4_.Q & seg7_5_.Q
     # u1_op_eq_dsec6_n & seg7_4_.Q & !seg7_5_.Q & seg7_6_.Q
     # u1_op_eq_dsec6_n & seg7_4_.Q & !seg7_5_.Q & !seg7_7_.Q);

seg7_5_.C = (clock_out.Q);

seg7_4_.D = (!u1_op_eq_dsec6_n & seg7_4_.Q
     # u1_op_eq_dsec6_n & !seg7_4_.Q);

seg7_4_.C = (clock_out.Q);

seg7_3_.D = (!u1_op_eq_dsec6_n & !seg7_0_.Q & seg7_3_.Q
     # !u1_op_eq_dsec6_n & !seg7_1_.Q & seg7_3_.Q
     # !u1_op_eq_dsec6_n & !seg7_2_.Q & seg7_3_.Q
     # !u1_op_eq_dsec6_n & seg7_0_.Q & seg7_1_.Q & seg7_2_.Q & !seg7_3_.Q);

seg7_3_.C = (clock_out.Q);

seg7_2_.D = (!seg7_0_.Q & seg7_2_.Q
     # !seg7_1_.Q & seg7_2_.Q
     # seg7_0_.Q & seg7_1_.Q & !seg7_2_.Q);

seg7_2_.C = (clock_out.Q);

seg7_1_.D = (!u1_op_eq_dsec6_n & !seg7_0_.Q & seg7_1_.Q
     # !u1_op_eq_dsec6_n & seg7_0_.Q & !seg7_1_.Q);

seg7_1_.C = (clock_out.Q);

seg7_0_.D = (!seg7_0_.Q);

seg7_0_.C = (clock_out.Q);

u1_op_eq_dsec6_n = (seg7_0_.Q & !seg7_1_.Q & !seg7_2_.Q & seg7_3_.Q);

U0_counter_0_.D = (!U0_counter_0_.Q & !u0_zegar_counter_4_n
     # !U0_counter_0_.Q & !u0_zegar_counter_5_n);

U0_counter_0_.C = (clk);

!U0_counter_1_.D = (U0_counter_0_.Q & U0_counter_1_.Q
     # !U0_counter_0_.Q & !U0_counter_1_.Q
     # u0_zegar_counter_4_n & u0_zegar_counter_5_n);

U0_counter_1_.C = (clk);

U0_counter_2_.D = (U0_counter_2_.Q & !u0_n_33_0_n & !u0_zegar_counter_4_n
     # U0_counter_2_.Q & !u0_n_33_0_n & !u0_zegar_counter_5_n
     # U0_counter_0_.Q & U0_counter_1_.Q & !u0_n_33_0_n & !u0_zegar_counter_4_n
     # U0_counter_0_.Q & U0_counter_1_.Q & !u0_n_33_0_n & !u0_zegar_counter_5_n);

U0_counter_2_.C = (clk);

!U0_counter_3_.D = (U0_counter_3_.Q & u0_n_33_0_n
     # !U0_counter_3_.Q & !u0_n_33_0_n
     # u0_zegar_counter_4_n & u0_zegar_counter_5_n);

U0_counter_3_.C = (clk);

!U0_counter_4_.D = (!U0_counter_3_.Q & !U0_counter_4_.Q
     # !U0_counter_4_.Q & !u0_n_33_0_n
     # u0_zegar_counter_4_n & u0_zegar_counter_5_n
     # U0_counter_3_.Q & U0_counter_4_.Q & u0_n_33_0_n);

U0_counter_4_.C = (clk);

!U0_counter_5_.D = (!U0_counter_3_.Q & !U0_counter_5_.Q
     # !U0_counter_4_.Q & !U0_counter_5_.Q
     # !U0_counter_5_.Q & !u0_n_33_0_n
     # u0_zegar_counter_4_n & u0_zegar_counter_5_n
     # U0_counter_3_.Q & U0_counter_4_.Q & U0_counter_5_.Q & u0_n_33_0_n);

U0_counter_5_.C = (clk);

U0_counter_6_.T = (U0_counter_6_.Q & u0_zegar_counter_4_n & u0_zegar_counter_5_n
     # U0_counter_3_.Q & U0_counter_4_.Q & U0_counter_5_.Q & u0_n_33_0_n & !u0_zegar_counter_4_n
     # U0_counter_3_.Q & U0_counter_4_.Q & U0_counter_5_.Q & u0_n_33_0_n & !u0_zegar_counter_5_n);

U0_counter_6_.C = (clk);

u0_n_33_0_n = (U0_counter_0_.Q & U0_counter_1_.Q & U0_counter_2_.Q);

!u0_zegar_counter_4_n = (!i_prescalerSelect_0_ & U0_counter_0_.Q
     # i_prescalerSelect_0_ & !U0_counter_0_.Q
     # !i_prescalerSelect_1_ & U0_counter_1_.Q
     # i_prescalerSelect_1_ & !U0_counter_1_.Q
     # !i_prescalerSelect_2_ & U0_counter_2_.Q
     # i_prescalerSelect_2_ & !U0_counter_2_.Q
     # !i_prescalerSelect_3_ & U0_counter_3_.Q
     # i_prescalerSelect_3_ & !U0_counter_3_.Q);

!u0_zegar_counter_5_n = (!i_prescalerSelect_4_ & U0_counter_4_.Q
     # i_prescalerSelect_4_ & !U0_counter_4_.Q
     # !i_prescalerSelect_5_ & U0_counter_5_.Q
     # i_prescalerSelect_5_ & !U0_counter_5_.Q
     # !i_prescalerSelect_6_ & U0_counter_6_.Q
     # i_prescalerSelect_6_ & !U0_counter_6_.Q);


Reverse-Polarity Equations:

