.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "SER \- Set all bits in Register \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS SER \- Set all bits in Register
.SS  () Description:
.PP
Loads $FF directly to register Rd.
.PP
Operation:
.PP
(i) Rd ← $FF
.PP
Syntax: Operands: Program Counter:
.PP
(i) SER Rd 16 ≤ d ≤ 31 PC ← PC + 1
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
1110
T}@T{
.PP
1111
T}@T{
.PP
dddd
T}@T{
.PP
1111
T}
.TE
.SS  () Status Register (SREG) and Boolean Formula:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}
.TE
.PP
Example:
.IP
.nf
\f[C]
clr\ r16\ ;\ Clear\ r16
ser\ r17\ ;\ Set\ r17
out\ $18,r16\ ;\ Write\ zeros\ to\ Port\ B
nop\ ;\ Delay\ (do\ nothing)
out\ $18,r17\ ;\ Write\ ones\ to\ Port\ B
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1
