<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>37273</Best-caseLatency>
            <Average-caseLatency>37273</Average-caseLatency>
            <Worst-caseLatency>37273</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.373 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.373 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.373 ms</Worst-caseRealTimeLatency>
            <Interval-min>37274</Interval-min>
            <Interval-max>37274</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:15</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>59</BRAM_18K>
            <DSP>1</DSP>
            <FF>28421</FF>
            <LUT>26966</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WSTRB</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WSTRB</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_38_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>195</ID>
                    <BindInstances>icmp_ln38_fu_186_p2 add_ln38_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>215</ID>
                    <BindInstances>icmp_ln44_fu_295_p2 add_ln44_1_fu_301_p2 add_ln44_fu_331_p2 icmp_ln46_fu_337_p2 select_ln44_fu_343_p3 select_ln44_1_fu_351_p3 select_ln44_2_fu_359_p3 add_ln50_fu_435_p2 add_ln50_1_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_1_fu_474_p2 select_ln50_fu_480_p3 select_ln50_1_fu_488_p3 add_ln46_fu_496_p2 icmp_ln46_1_fu_502_p2 add_ln52_fu_512_p2 xor_ln52_fu_538_p2 and_ln52_fu_544_p2 xor_ln52_1_fu_550_p2 select_ln52_fu_556_p3 select_ln52_1_fu_564_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>240</ID>
                    <BindInstances>icmp_ln57_fu_527_p2 add_ln57_1_fu_533_p2 add_ln57_fu_549_p2 select_ln57_fu_563_p3 select_ln57_1_fu_575_p3 sdiv_38ns_24s_38_42_1_U20 icmp_ln66_fu_792_p2 icmp_ln66_1_fu_798_p2 or_ln66_fu_804_p2 xor_ln66_fu_810_p2 and_ln66_fu_816_p2 xor_ln66_1_fu_822_p2 or_ln66_1_fu_828_p2 and_ln66_1_fu_834_p2 select_ln66_fu_840_p3 or_ln66_2_fu_848_p2 t_1_fu_854_p3 add_ln68_fu_870_p2 add_ln68_1_fu_876_p2 xor_ln68_fu_898_p2 and_ln68_fu_904_p2 xor_ln68_1_fu_910_p2 and_ln68_1_fu_916_p2 xor_ln68_2_fu_922_p2 sdiv_38ns_24s_38_42_1_U21 icmp_ln66_2_fu_958_p2 icmp_ln66_3_fu_964_p2 or_ln66_3_fu_970_p2 xor_ln66_2_fu_976_p2 and_ln66_2_fu_982_p2 xor_ln66_3_fu_988_p2 or_ln66_4_fu_994_p2 and_ln66_3_fu_1000_p2 select_ln66_2_fu_1006_p3 or_ln66_5_fu_1014_p2 t_3_fu_1020_p3 add_ln68_2_fu_1036_p2 add_ln68_3_fu_1042_p2 xor_ln68_3_fu_1064_p2 and_ln68_2_fu_1070_p2 xor_ln68_4_fu_1076_p2 and_ln68_3_fu_1082_p2 xor_ln68_5_fu_1088_p2 sdiv_38ns_24s_38_42_1_U22 icmp_ln66_4_fu_1124_p2 icmp_ln66_5_fu_1130_p2 or_ln66_6_fu_1136_p2 xor_ln66_4_fu_1142_p2 and_ln66_4_fu_1148_p2 xor_ln66_5_fu_1154_p2 or_ln66_7_fu_1160_p2 and_ln66_5_fu_1166_p2 select_ln66_4_fu_1172_p3 or_ln66_8_fu_1180_p2 t_5_fu_1186_p3 add_ln68_4_fu_1202_p2 add_ln68_5_fu_1208_p2 xor_ln68_6_fu_1230_p2 and_ln68_4_fu_1236_p2 xor_ln68_7_fu_1242_p2 and_ln68_5_fu_1248_p2 xor_ln68_8_fu_1254_p2 sdiv_38ns_24s_38_42_1_U23 icmp_ln66_6_fu_1290_p2 icmp_ln66_7_fu_1296_p2 or_ln66_9_fu_1302_p2 xor_ln66_6_fu_1308_p2 and_ln66_6_fu_1314_p2 xor_ln66_7_fu_1320_p2 or_ln66_10_fu_1326_p2 and_ln66_7_fu_1332_p2 select_ln66_6_fu_1338_p3 or_ln66_11_fu_1346_p2 t_7_fu_1352_p3 add_ln68_6_fu_1368_p2 add_ln68_7_fu_1374_p2 xor_ln68_9_fu_1396_p2 and_ln68_6_fu_1402_p2 xor_ln68_10_fu_1408_p2 and_ln68_7_fu_1414_p2 xor_ln68_11_fu_1420_p2 sdiv_38ns_24s_38_42_1_U24 icmp_ln66_8_fu_1456_p2 icmp_ln66_9_fu_1462_p2 or_ln66_12_fu_1468_p2 xor_ln66_8_fu_1474_p2 and_ln66_8_fu_1480_p2 xor_ln66_9_fu_1486_p2 or_ln66_13_fu_1492_p2 and_ln66_9_fu_1498_p2 select_ln66_8_fu_1504_p3 or_ln66_14_fu_1512_p2 t_9_fu_1518_p3 add_ln68_8_fu_1535_p2 add_ln68_9_fu_1542_p2 xor_ln68_12_fu_1564_p2 and_ln68_8_fu_1570_p2 xor_ln68_13_fu_1576_p2 and_ln68_9_fu_1582_p2 xor_ln68_14_fu_1588_p2 sdiv_38ns_24s_38_42_1_U25 icmp_ln66_10_fu_1624_p2 icmp_ln66_11_fu_1630_p2 or_ln66_15_fu_1636_p2 xor_ln66_10_fu_1642_p2 and_ln66_10_fu_1648_p2 xor_ln66_11_fu_1654_p2 or_ln66_16_fu_1660_p2 and_ln66_11_fu_1666_p2 select_ln66_10_fu_1672_p3 or_ln66_17_fu_1680_p2 t_11_fu_1686_p3 add_ln68_10_fu_1703_p2 add_ln68_11_fu_1710_p2 xor_ln68_15_fu_1732_p2 and_ln68_10_fu_1738_p2 xor_ln68_16_fu_1744_p2 and_ln68_11_fu_1750_p2 xor_ln68_17_fu_1756_p2 sdiv_38ns_24s_38_42_1_U26 icmp_ln66_12_fu_1792_p2 icmp_ln66_13_fu_1798_p2 or_ln66_18_fu_1804_p2 xor_ln66_12_fu_1810_p2 and_ln66_12_fu_1816_p2 xor_ln66_13_fu_1822_p2 or_ln66_19_fu_1828_p2 and_ln66_13_fu_1834_p2 select_ln66_12_fu_1840_p3 or_ln66_20_fu_1848_p2 t_13_fu_1854_p3 add_ln68_12_fu_1871_p2 add_ln68_13_fu_1878_p2 xor_ln68_18_fu_1900_p2 and_ln68_12_fu_1906_p2 xor_ln68_19_fu_1912_p2 and_ln68_13_fu_1918_p2 xor_ln68_20_fu_1924_p2 sdiv_38ns_24s_38_42_1_U27 icmp_ln66_14_fu_1960_p2 icmp_ln66_15_fu_1966_p2 or_ln66_21_fu_1972_p2 xor_ln66_14_fu_1978_p2 and_ln66_14_fu_1984_p2 xor_ln66_15_fu_1990_p2 or_ln66_22_fu_1996_p2 and_ln66_15_fu_2002_p2 select_ln66_14_fu_2008_p3 or_ln66_23_fu_2016_p2 t_15_fu_2022_p3 add_ln68_14_fu_2039_p2 add_ln68_15_fu_2046_p2 xor_ln68_21_fu_2068_p2 and_ln68_14_fu_2074_p2 xor_ln68_22_fu_2080_p2 and_ln68_15_fu_2086_p2 xor_ln68_23_fu_2092_p2 add_ln60_fu_622_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_75_7_fu_286</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_75_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <BindInstances>sub_ln80_fu_371_p2 sub_ln80_1_fu_391_p2 select_ln80_fu_411_p3 sub_ln80_2_fu_436_p2 sub_ln80_3_fu_456_p2 select_ln80_1_fu_476_p3 sub_ln80_4_fu_501_p2 sub_ln80_5_fu_521_p2 select_ln80_2_fu_541_p3 sub_ln80_6_fu_566_p2 sub_ln80_7_fu_586_p2 select_ln80_3_fu_606_p3 sub_ln80_8_fu_631_p2 sub_ln80_9_fu_651_p2 select_ln80_4_fu_671_p3 sub_ln80_10_fu_696_p2 sub_ln80_11_fu_716_p2 select_ln80_5_fu_736_p3 sub_ln80_12_fu_761_p2 sub_ln80_13_fu_781_p2 select_ln80_6_fu_801_p3 sub_ln80_14_fu_826_p2 sub_ln80_15_fu_846_p2 select_ln80_7_fu_866_p3 add_ln75_fu_344_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>314</ID>
                    <BindInstances>icmp_ln87_fu_460_p2 add_ln87_1_fu_466_p2 add_ln87_fu_478_p2 icmp_ln90_fu_484_p2 select_ln87_fu_490_p3 select_ln87_1_fu_607_p3 select_ln87_2_fu_614_p3 select_ln87_3_fu_498_p3 add_ln96_fu_548_p2 sparsemux_17_3_24_1_1_U70 sparsemux_17_3_17_1_1_U71 t_cur_1_fu_699_p3 s_cur_1_fu_706_p3 icmp_ln100_fu_574_p2 mul_24s_17s_41_5_1_U72 add_ln103_fu_779_p2 xor_ln103_fu_793_p2 and_ln103_fu_799_p2 icmp_ln103_fu_823_p2 icmp_ln103_1_fu_839_p2 icmp_ln103_2_fu_845_p2 select_ln103_fu_851_p3 xor_ln103_1_fu_859_p2 and_ln103_1_fu_865_p2 select_ln103_1_fu_871_p3 and_ln103_2_fu_879_p2 xor_ln103_2_fu_885_p2 or_ln103_fu_891_p2 xor_ln103_3_fu_897_p2 and_ln103_3_fu_903_p2 and_ln103_4_fu_909_p2 or_ln103_2_fu_915_p2 xor_ln103_4_fu_921_p2 and_ln103_5_fu_927_p2 select_ln103_2_fu_933_p3 or_ln103_1_fu_941_p2 select_ln103_3_fu_947_p3 add_ln90_fu_580_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>col_sum_U col_sum_1_U col_sum_2_U col_sum_3_U col_sum_4_U col_sum_5_U col_sum_6_U col_sum_7_U denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U control_s_axi_U A_m_axi_U C_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_38_1</Name>
            <Loops>
                <VITIS_LOOP_38_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_1>
                        <Name>VITIS_LOOP_38_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_38_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_38_1>
                            <Name>VITIS_LOOP_38_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:38</SourceLocation>
                        </VITIS_LOOP_38_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_186_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_192_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3</Name>
            <Loops>
                <VITIS_LOOP_44_2_VITIS_LOOP_46_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_2_VITIS_LOOP_46_3>
                        <Name>VITIS_LOOP_44_2_VITIS_LOOP_46_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_44_2_VITIS_LOOP_46_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_2_VITIS_LOOP_46_3>
                            <Name>VITIS_LOOP_44_2_VITIS_LOOP_46_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:44</SourceLocation>
                        </VITIS_LOOP_44_2_VITIS_LOOP_46_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>423</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_295_p2" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_301_p2" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_331_p2" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_337_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_343_p3" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_1_fu_351_p3" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_2_fu_359_p3" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_435_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_440_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_462_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_468_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_1_fu_474_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_480_p3" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_488_p3" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_496_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_1_fu_502_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_512_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln52_fu_538_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln52_fu_544_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln52_1_fu_550_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_556_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_2_VITIS_LOOP_46_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_1_fu_564_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5</Name>
            <Loops>
                <VITIS_LOOP_57_4_VITIS_LOOP_60_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4140</Best-caseLatency>
                    <Average-caseLatency>4140</Average-caseLatency>
                    <Worst-caseLatency>4140</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_4_VITIS_LOOP_60_5>
                        <Name>VITIS_LOOP_57_4_VITIS_LOOP_60_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4138</Latency>
                        <AbsoluteTimeLatency>41.380 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_57_4_VITIS_LOOP_60_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_57_4_VITIS_LOOP_60_5>
                            <Name>VITIS_LOOP_57_4_VITIS_LOOP_60_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:57</SourceLocation>
                        </VITIS_LOOP_57_4_VITIS_LOOP_60_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26140</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>21678</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_527_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_533_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_549_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_563_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_1_fu_575_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U20" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_fu_792_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_1_fu_798_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_fu_804_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_fu_810_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_fu_816_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_1_fu_822_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_1_fu_828_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_1_fu_834_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_fu_840_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_2_fu_848_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_854_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_870_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_876_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_fu_898_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_fu_904_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_1_fu_910_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_1_fu_916_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_2_fu_922_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U21" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_2_fu_958_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_3_fu_964_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_3_fu_970_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_2_fu_976_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_2_fu_982_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_3_fu_988_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_4_fu_994_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_3_fu_1000_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_2_fu_1006_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_5_fu_1014_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_1020_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_1036_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_3_fu_1042_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_3_fu_1064_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_2_fu_1070_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_4_fu_1076_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_3_fu_1082_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_5_fu_1088_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U22" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_4_fu_1124_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_5_fu_1130_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_6_fu_1136_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_4_fu_1142_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_4_fu_1148_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_5_fu_1154_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_7_fu_1160_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_5_fu_1166_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_4_fu_1172_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_8_fu_1180_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_1186_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_4_fu_1202_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_5_fu_1208_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_6_fu_1230_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_4_fu_1236_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_7_fu_1242_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_5_fu_1248_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_8_fu_1254_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U23" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_6_fu_1290_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_7_fu_1296_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_9_fu_1302_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_6_fu_1308_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_6_fu_1314_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_7_fu_1320_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_10_fu_1326_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_7_fu_1332_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_6_fu_1338_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_11_fu_1346_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_1352_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_6_fu_1368_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_7_fu_1374_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_9_fu_1396_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_6_fu_1402_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_10_fu_1408_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_7_fu_1414_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_11_fu_1420_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U24" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_8_fu_1456_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_9_fu_1462_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_12_fu_1468_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_8_fu_1474_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_8_fu_1480_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_9_fu_1486_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_13_fu_1492_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_9_fu_1498_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_8_fu_1504_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_14_fu_1512_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_1518_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_8_fu_1535_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_9_fu_1542_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_12_fu_1564_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_8_fu_1570_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_13_fu_1576_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_9_fu_1582_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_14_fu_1588_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U25" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_10_fu_1624_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_11_fu_1630_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_15_fu_1636_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_10_fu_1642_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_10_fu_1648_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_11_fu_1654_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_16_fu_1660_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_11_fu_1666_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_10_fu_1672_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_17_fu_1680_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_1686_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_10_fu_1703_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_11_fu_1710_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_15_fu_1732_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_10_fu_1738_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_16_fu_1744_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_11_fu_1750_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_17_fu_1756_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U26" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_12_fu_1792_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_13_fu_1798_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_18_fu_1804_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_12_fu_1810_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_12_fu_1816_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_13_fu_1822_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_19_fu_1828_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_13_fu_1834_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_12_fu_1840_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_20_fu_1848_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_1854_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_12_fu_1871_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_13_fu_1878_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_18_fu_1900_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_12_fu_1906_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_19_fu_1912_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_13_fu_1918_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_20_fu_1924_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U27" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_14_fu_1960_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_15_fu_1966_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_21_fu_1972_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_14_fu_1978_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_14_fu_1984_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_15_fu_1990_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_22_fu_1996_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_15_fu_2002_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_14_fu_2008_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_23_fu_2016_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_2022_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_14_fu_2039_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_15_fu_2046_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_21_fu_2068_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_14_fu_2074_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_22_fu_2080_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_15_fu_2086_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_23_fu_2092_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_4_VITIS_LOOP_60_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_622_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_75_7</Name>
            <Loops>
                <VITIS_LOOP_75_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.809</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_7>
                        <Name>VITIS_LOOP_75_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_75_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_7>
                            <Name>VITIS_LOOP_75_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:75</SourceLocation>
                        </VITIS_LOOP_75_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>740</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_371_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_1_fu_391_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_411_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_2_fu_436_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_3_fu_456_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_1_fu_476_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_4_fu_501_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_5_fu_521_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_2_fu_541_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_6_fu_566_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_7_fu_586_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_3_fu_606_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_8_fu_631_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_9_fu_651_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_4_fu_671_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_10_fu_696_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_11_fu_716_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_5_fu_736_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_12_fu_761_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_13_fu_781_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_6_fu_801_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_14_fu_826_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_15_fu_846_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_7_fu_866_p3" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_344_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10</Name>
            <Loops>
                <VITIS_LOOP_87_9_VITIS_LOOP_90_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16647</Best-caseLatency>
                    <Average-caseLatency>16647</Average-caseLatency>
                    <Worst-caseLatency>16647</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.166 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.166 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.166 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16641</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_9_VITIS_LOOP_90_10>
                        <Name>VITIS_LOOP_87_9_VITIS_LOOP_90_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16640</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16645</Latency>
                        <AbsoluteTimeLatency>0.166 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_9_VITIS_LOOP_90_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:90</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_9_VITIS_LOOP_90_10>
                            <Name>VITIS_LOOP_87_9_VITIS_LOOP_90_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_9_VITIS_LOOP_90_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>179</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_460_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_466_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_478_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_484_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_490_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_1_fu_607_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_2_fu_614_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_3_fu_498_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_548_p2" SOURCE="top.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U70" SOURCE="top.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="t_cur" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_17_1_1_U71" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="s_cur" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="t_cur_1_fu_699_p3" SOURCE="top.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="t_cur_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="s_cur_1_fu_706_p3" SOURCE="top.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_cur_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_574_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_24s_17s_41_5_1_U72" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_779_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_793_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_799_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_823_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_1_fu_839_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_2_fu_845_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_851_p3" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_1_fu_859_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_1_fu_865_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_871_p3" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_2_fu_879_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_2_fu_885_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln103_fu_891_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_3_fu_897_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_3_fu_903_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_4_fu_909_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln103_2_fu_915_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_4_fu_921_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_5_fu_927_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_2_fu_933_p3" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln103_1_fu_941_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_3_fu_947_p3" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_90_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_580_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37273</Best-caseLatency>
                    <Average-caseLatency>37273</Average-caseLatency>
                    <Worst-caseLatency>37273</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.373 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.373 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.373 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37274</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:15</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>59</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>28421</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>26968</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_1_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_2_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_3_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_4_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_5_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_6_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_7_U" SOURCE="top.cpp:32" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="denom_row_U" SOURCE="" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="denom_row" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U" SOURCE="" STORAGESIZE="17 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_DRAM" index="0" direction="in" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_DRAM" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_DRAM_1" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 31 to 0 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_DRAM_2" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 63 to 32 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="C_DRAM_1" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 31 to 0 of C_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="C_DRAM_2" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 63 to 32 of C_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="C_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_A:m_axi_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_A_" paramPrefix="C_M_AXI_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_ARADDR</port>
                <port>m_axi_A_ARBURST</port>
                <port>m_axi_A_ARCACHE</port>
                <port>m_axi_A_ARID</port>
                <port>m_axi_A_ARLEN</port>
                <port>m_axi_A_ARLOCK</port>
                <port>m_axi_A_ARPROT</port>
                <port>m_axi_A_ARQOS</port>
                <port>m_axi_A_ARREADY</port>
                <port>m_axi_A_ARREGION</port>
                <port>m_axi_A_ARSIZE</port>
                <port>m_axi_A_ARUSER</port>
                <port>m_axi_A_ARVALID</port>
                <port>m_axi_A_AWADDR</port>
                <port>m_axi_A_AWBURST</port>
                <port>m_axi_A_AWCACHE</port>
                <port>m_axi_A_AWID</port>
                <port>m_axi_A_AWLEN</port>
                <port>m_axi_A_AWLOCK</port>
                <port>m_axi_A_AWPROT</port>
                <port>m_axi_A_AWQOS</port>
                <port>m_axi_A_AWREADY</port>
                <port>m_axi_A_AWREGION</port>
                <port>m_axi_A_AWSIZE</port>
                <port>m_axi_A_AWUSER</port>
                <port>m_axi_A_AWVALID</port>
                <port>m_axi_A_BID</port>
                <port>m_axi_A_BREADY</port>
                <port>m_axi_A_BRESP</port>
                <port>m_axi_A_BUSER</port>
                <port>m_axi_A_BVALID</port>
                <port>m_axi_A_RDATA</port>
                <port>m_axi_A_RID</port>
                <port>m_axi_A_RLAST</port>
                <port>m_axi_A_RREADY</port>
                <port>m_axi_A_RRESP</port>
                <port>m_axi_A_RUSER</port>
                <port>m_axi_A_RVALID</port>
                <port>m_axi_A_WDATA</port>
                <port>m_axi_A_WID</port>
                <port>m_axi_A_WLAST</port>
                <port>m_axi_A_WREADY</port>
                <port>m_axi_A_WSTRB</port>
                <port>m_axi_A_WUSER</port>
                <port>m_axi_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_C_" paramPrefix="C_M_AXI_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_C_ARADDR</port>
                <port>m_axi_C_ARBURST</port>
                <port>m_axi_C_ARCACHE</port>
                <port>m_axi_C_ARID</port>
                <port>m_axi_C_ARLEN</port>
                <port>m_axi_C_ARLOCK</port>
                <port>m_axi_C_ARPROT</port>
                <port>m_axi_C_ARQOS</port>
                <port>m_axi_C_ARREADY</port>
                <port>m_axi_C_ARREGION</port>
                <port>m_axi_C_ARSIZE</port>
                <port>m_axi_C_ARUSER</port>
                <port>m_axi_C_ARVALID</port>
                <port>m_axi_C_AWADDR</port>
                <port>m_axi_C_AWBURST</port>
                <port>m_axi_C_AWCACHE</port>
                <port>m_axi_C_AWID</port>
                <port>m_axi_C_AWLEN</port>
                <port>m_axi_C_AWLOCK</port>
                <port>m_axi_C_AWPROT</port>
                <port>m_axi_C_AWQOS</port>
                <port>m_axi_C_AWREADY</port>
                <port>m_axi_C_AWREGION</port>
                <port>m_axi_C_AWSIZE</port>
                <port>m_axi_C_AWUSER</port>
                <port>m_axi_C_AWVALID</port>
                <port>m_axi_C_BID</port>
                <port>m_axi_C_BREADY</port>
                <port>m_axi_C_BRESP</port>
                <port>m_axi_C_BUSER</port>
                <port>m_axi_C_BVALID</port>
                <port>m_axi_C_RDATA</port>
                <port>m_axi_C_RID</port>
                <port>m_axi_C_RLAST</port>
                <port>m_axi_C_RREADY</port>
                <port>m_axi_C_RRESP</port>
                <port>m_axi_C_RUSER</port>
                <port>m_axi_C_RVALID</port>
                <port>m_axi_C_WDATA</port>
                <port>m_axi_C_WID</port>
                <port>m_axi_C_WLAST</port>
                <port>m_axi_C_WREADY</port>
                <port>m_axi_C_WSTRB</port>
                <port>m_axi_C_WUSER</port>
                <port>m_axi_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_C">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_DRAM_1, 0x10, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">A_DRAM_2, 0x14, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_1, 0x1c, 32, W, Data signal of C_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_2, 0x20, 32, W, Data signal of C_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_DRAM">in, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C_DRAM">out, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_DRAM">m_axi_A, interface, , channel=0</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_1 offset=0x10 range=32</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_2 offset=0x14 range=32</column>
                    <column name="C_DRAM">m_axi_C, interface, , channel=0</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_1 offset=0x1c range=32</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_A">read, 16384, 32, VITIS_LOOP_44_2, top.cpp:44:22</column>
                    <column name="m_axi_C">write, 16384, 32, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A">A_DRAM, top.cpp:48:13, read, Widen Fail, , VITIS_LOOP_46_3, top.cpp:46:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A">A_DRAM, top.cpp:48:13, read, Inferred, 16384, VITIS_LOOP_44_2, top.cpp:44:22, , </column>
                    <column name="m_axi_C">C_DRAM, top.cpp:104:34, write, Inferred, 16384, VITIS_LOOP_87_9, top.cpp:87:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="top.cpp:17" status="valid" parentFunction="top_kernel" variable="A_DRAM" isDirective="0" options="m_axi port=A_DRAM offset=slave bundle=A"/>
        <Pragma type="interface" location="top.cpp:18" status="valid" parentFunction="top_kernel" variable="C_DRAM" isDirective="0" options="m_axi port=C_DRAM offset=slave bundle=C"/>
        <Pragma type="interface" location="top.cpp:19" status="valid" parentFunction="top_kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="bind_storage" location="top.cpp:25" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:26" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:27" status="valid" parentFunction="top_kernel" variable="denom_row" isDirective="0" options="variable=denom_row type=ram_1p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:29" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:30" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:34" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum cyclic factor=UF_NORM dim=1"/>
        <Pragma type="bind_storage" location="top.cpp:35" status="valid" parentFunction="top_kernel" variable="scale_mem" isDirective="0" options="variable=scale_mem type=ram_1p impl=bram"/>
        <Pragma type="pipeline" location="top.cpp:39" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:47" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:61" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="top.cpp:62" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum inter false"/>
        <Pragma type="unroll" location="top.cpp:64" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:76" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:78" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:91" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="bind_op" location="top.cpp:102" status="valid" parentFunction="top_kernel" variable="prod" isDirective="0" options="variable=prod op=mul impl=dsp latency=MUL_LAT"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="top_kernel" options="dim=1 type=cyclic factor=8 variable=_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9scale_mem" pragmaLocId="top.cpp:33:0" srcPragmaType="pipeline" srcPragmaLoc="top.cpp:76:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])::scale_mem" varLoc=""/>
    </AutoPragmaReport>
</profile>

