Simulator report for first
Sun May 13 12:13:14 2012
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 ms       ;
; Simulation Netlist Size     ; 179 nodes    ;
; Simulation Coverage         ;      77.09 % ;
; Total Number of Transitions ; 5339815      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C8T144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Glitch Filtering                                                                           ; Off        ; Off           ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      77.09 % ;
; Total nodes checked                                 ; 179          ;
; Total output ports checked                          ; 179          ;
; Total output ports with complete 1/0-value coverage ; 138          ;
; Total output ports with no 1/0-value coverage       ; 41           ;
; Total output ports with no 1-value coverage         ; 41           ;
; Total output ports with no 0-value coverage         ; 41           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                          ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |first|mod60:inst|74163:inst|f74163:sub|34              ; |first|mod60:inst|74163:inst|f74163:sub|34              ; regout           ;
; |first|mod60:inst|74163:inst|f74163:sub|122             ; |first|mod60:inst|74163:inst|f74163:sub|122             ; regout           ;
; |first|mod60:inst|74163:inst1|f74163:sub|34             ; |first|mod60:inst|74163:inst1|f74163:sub|34             ; regout           ;
; |first|mod60:inst|74163:inst|f74163:sub|111             ; |first|mod60:inst|74163:inst|f74163:sub|111             ; regout           ;
; |first|mod60:inst|74163:inst1|f74163:sub|111            ; |first|mod60:inst|74163:inst1|f74163:sub|111            ; regout           ;
; |first|mod60:inst|74163:inst|f74163:sub|134             ; |first|mod60:inst|74163:inst|f74163:sub|134             ; regout           ;
; |first|binaryToBCD:inst5|74283:inst|f74283:sub|105~20   ; |first|binaryToBCD:inst5|74283:inst|f74283:sub|105~20   ; combout          ;
; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|95      ; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|95      ; combout          ;
; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|83      ; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|83      ; combout          ;
; |first|binaryToBCD:inst5|74283:inst27|f74283:sub|83~184 ; |first|binaryToBCD:inst5|74283:inst27|f74283:sub|83~184 ; combout          ;
; |first|binaryToBCD:inst5|inst12~187                     ; |first|binaryToBCD:inst5|inst12~187                     ; combout          ;
; |first|binaryToBCD:inst5|74283:inst11|f74283:sub|76     ; |first|binaryToBCD:inst5|74283:inst11|f74283:sub|76     ; combout          ;
; |first|binaryToBCD:inst5|74283:inst11|f74283:sub|79     ; |first|binaryToBCD:inst5|74283:inst11|f74283:sub|79     ; combout          ;
; |first|binaryToBCD:inst5|74283:inst11|f74283:sub|81~69  ; |first|binaryToBCD:inst5|74283:inst11|f74283:sub|81~69  ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|34             ; |first|mod60:inst1|74163:inst|f74163:sub|34             ; regout           ;
; |first|mod60:inst1|74163:inst|f74163:sub|122            ; |first|mod60:inst1|74163:inst|f74163:sub|122            ; regout           ;
; |first|mod60:inst1|74163:inst1|f74163:sub|34            ; |first|mod60:inst1|74163:inst1|f74163:sub|34            ; regout           ;
; |first|mod60:inst1|74163:inst|f74163:sub|111            ; |first|mod60:inst1|74163:inst|f74163:sub|111            ; regout           ;
; |first|mod60:inst1|74163:inst1|f74163:sub|111           ; |first|mod60:inst1|74163:inst1|f74163:sub|111           ; regout           ;
; |first|mod60:inst1|74163:inst|f74163:sub|134            ; |first|mod60:inst1|74163:inst|f74163:sub|134            ; regout           ;
; |first|binaryToBCD:inst6|74283:inst|f74283:sub|105~19   ; |first|binaryToBCD:inst6|74283:inst|f74283:sub|105~19   ; combout          ;
; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|95      ; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|95      ; combout          ;
; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|83      ; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|83      ; combout          ;
; |first|binaryToBCD:inst6|74283:inst27|f74283:sub|83~184 ; |first|binaryToBCD:inst6|74283:inst27|f74283:sub|83~184 ; combout          ;
; |first|binaryToBCD:inst6|inst12~188                     ; |first|binaryToBCD:inst6|inst12~188                     ; combout          ;
; |first|binaryToBCD:inst6|74283:inst11|f74283:sub|76     ; |first|binaryToBCD:inst6|74283:inst11|f74283:sub|76     ; combout          ;
; |first|binaryToBCD:inst6|74283:inst11|f74283:sub|79     ; |first|binaryToBCD:inst6|74283:inst11|f74283:sub|79     ; combout          ;
; |first|binaryToBCD:inst6|74283:inst11|f74283:sub|81~69  ; |first|binaryToBCD:inst6|74283:inst11|f74283:sub|81~69  ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|34             ; |first|mod24:inst2|74163:inst|f74163:sub|34             ; regout           ;
; |first|mod24:inst2|74163:inst|f74163:sub|111            ; |first|mod24:inst2|74163:inst|f74163:sub|111            ; regout           ;
; |first|mod24:inst2|74163:inst1|f74163:sub|34            ; |first|mod24:inst2|74163:inst1|f74163:sub|34            ; regout           ;
; |first|mod24:inst2|74163:inst|f74163:sub|122            ; |first|mod24:inst2|74163:inst|f74163:sub|122            ; regout           ;
; |first|mod24:inst2|74163:inst|f74163:sub|134            ; |first|mod24:inst2|74163:inst|f74163:sub|134            ; regout           ;
; |first|binaryToBCD:inst7|inst23                         ; |first|binaryToBCD:inst7|inst23                         ; combout          ;
; |first|binaryToBCD:inst7|inst22~67                      ; |first|binaryToBCD:inst7|inst22~67                      ; combout          ;
; |first|binaryToBCD:inst7|inst15                         ; |first|binaryToBCD:inst7|inst15                         ; combout          ;
; |first|binaryToBCD:inst7|74283:inst11|f74283:sub|76     ; |first|binaryToBCD:inst7|74283:inst11|f74283:sub|76     ; combout          ;
; |first|binaryToBCD:inst7|74283:inst11|f74283:sub|79~9   ; |first|binaryToBCD:inst7|74283:inst11|f74283:sub|79~9   ; combout          ;
; |first|inst11~15                                        ; |first|inst11~15                                        ; combout          ;
; |first|inst46                                           ; |first|inst46                                           ; combout          ;
; |first|inst47                                           ; |first|inst47                                           ; combout          ;
; |first|inst48                                           ; |first|inst48                                           ; combout          ;
; |first|inst49                                           ; |first|inst49                                           ; combout          ;
; |first|inst50                                           ; |first|inst50                                           ; combout          ;
; |first|inst65~69                                        ; |first|inst65~69                                        ; combout          ;
; |first|inst65~70                                        ; |first|inst65~70                                        ; combout          ;
; |first|inst65~71                                        ; |first|inst65~71                                        ; combout          ;
; |first|inst65~72                                        ; |first|inst65~72                                        ; combout          ;
; |first|inst65~73                                        ; |first|inst65~73                                        ; combout          ;
; |first|inst65~74                                        ; |first|inst65~74                                        ; combout          ;
; |first|inst65                                           ; |first|inst65                                           ; combout          ;
; |first|mod60:inst|inst3~19                              ; |first|mod60:inst|inst3~19                              ; combout          ;
; |first|mod60:inst|74163:inst|f74163:sub|68              ; |first|mod60:inst|74163:inst|f74163:sub|68              ; combout          ;
; |first|mod60:inst|74163:inst1|f74163:sub|105~12         ; |first|mod60:inst|74163:inst1|f74163:sub|105~12         ; combout          ;
; |first|mod60:inst|74163:inst|f74163:sub|126             ; |first|mod60:inst|74163:inst|f74163:sub|126             ; combout          ;
; |first|mod60:inst|74163:inst1|f74163:sub|115~34         ; |first|mod60:inst|74163:inst1|f74163:sub|115~34         ; combout          ;
; |first|mod60:inst|74163:inst1|f74163:sub|105~13         ; |first|mod60:inst|74163:inst1|f74163:sub|105~13         ; combout          ;
; |first|mod60:inst|74163:inst|f74163:sub|115             ; |first|mod60:inst|74163:inst|f74163:sub|115             ; combout          ;
; |first|mod60:inst|74163:inst1|f74163:sub|115            ; |first|mod60:inst|74163:inst1|f74163:sub|115            ; combout          ;
; |first|mod60:inst|74163:inst|f74163:sub|137             ; |first|mod60:inst|74163:inst|f74163:sub|137             ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|72             ; |first|mod60:inst1|74163:inst|f74163:sub|72             ; combout          ;
; |first|mod60:inst1|inst3~19                             ; |first|mod60:inst1|inst3~19                             ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|68~148         ; |first|mod60:inst1|74163:inst|f74163:sub|68~148         ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|120            ; |first|mod60:inst1|74163:inst|f74163:sub|120            ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|126~114        ; |first|mod60:inst1|74163:inst|f74163:sub|126~114        ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|117            ; |first|mod60:inst1|74163:inst|f74163:sub|117            ; combout          ;
; |first|mod60:inst1|74163:inst1|f74163:sub|72            ; |first|mod60:inst1|74163:inst1|f74163:sub|72            ; combout          ;
; |first|mod60:inst1|74163:inst1|f74163:sub|68~203        ; |first|mod60:inst1|74163:inst1|f74163:sub|68~203        ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|109            ; |first|mod60:inst1|74163:inst|f74163:sub|109            ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|115~152        ; |first|mod60:inst1|74163:inst|f74163:sub|115~152        ; combout          ;
; |first|mod60:inst1|74163:inst1|f74163:sub|109           ; |first|mod60:inst1|74163:inst1|f74163:sub|109           ; combout          ;
; |first|mod60:inst1|74163:inst1|f74163:sub|115~191       ; |first|mod60:inst1|74163:inst1|f74163:sub|115~191       ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|131            ; |first|mod60:inst1|74163:inst|f74163:sub|131            ; combout          ;
; |first|mod60:inst1|74163:inst|f74163:sub|137~183        ; |first|mod60:inst1|74163:inst|f74163:sub|137~183        ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|72             ; |first|mod24:inst2|74163:inst|f74163:sub|72             ; combout          ;
; |first|mod24:inst2|inst5~8                              ; |first|mod24:inst2|inst5~8                              ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|68~184         ; |first|mod24:inst2|74163:inst|f74163:sub|68~184         ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|109            ; |first|mod24:inst2|74163:inst|f74163:sub|109            ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|115~195        ; |first|mod24:inst2|74163:inst|f74163:sub|115~195        ; combout          ;
; |first|mod24:inst2|74163:inst1|f74163:sub|105~10        ; |first|mod24:inst2|74163:inst1|f74163:sub|105~10        ; combout          ;
; |first|mod24:inst2|74163:inst1|f74163:sub|72            ; |first|mod24:inst2|74163:inst1|f74163:sub|72            ; combout          ;
; |first|mod24:inst2|74163:inst1|f74163:sub|68~237        ; |first|mod24:inst2|74163:inst1|f74163:sub|68~237        ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|120            ; |first|mod24:inst2|74163:inst|f74163:sub|120            ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|126~163        ; |first|mod24:inst2|74163:inst|f74163:sub|126~163        ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|131            ; |first|mod24:inst2|74163:inst|f74163:sub|131            ; combout          ;
; |first|mod24:inst2|74163:inst|f74163:sub|137~172        ; |first|mod24:inst2|74163:inst|f74163:sub|137~172        ; combout          ;
; |first|mod60:inst|74163:inst1|f74163:sub|68             ; |first|mod60:inst|74163:inst1|f74163:sub|68             ; combout          ;
; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|79~51   ; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|79~51   ; combout          ;
; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|76~30   ; |first|binaryToBCD:inst5|74283:inst7|f74283:sub|76~30   ; combout          ;
; |first|binaryToBCD:inst5|74283:inst27|f74283:sub|83~185 ; |first|binaryToBCD:inst5|74283:inst27|f74283:sub|83~185 ; combout          ;
; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|79~51   ; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|79~51   ; combout          ;
; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|76~30   ; |first|binaryToBCD:inst6|74283:inst7|f74283:sub|76~30   ; combout          ;
; |first|binaryToBCD:inst6|74283:inst27|f74283:sub|83~185 ; |first|binaryToBCD:inst6|74283:inst27|f74283:sub|83~185 ; combout          ;
; |first|binaryToBCD:inst5|inst23~52                      ; |first|binaryToBCD:inst5|inst23~52                      ; combout          ;
; |first|binaryToBCD:inst5|inst23~53                      ; |first|binaryToBCD:inst5|inst23~53                      ; combout          ;
; |first|binaryToBCD:inst5|inst23                         ; |first|binaryToBCD:inst5|inst23                         ; combout          ;
; |first|binaryToBCD:inst5|inst22~138                     ; |first|binaryToBCD:inst5|inst22~138                     ; combout          ;
; |first|binaryToBCD:inst5|inst22~139                     ; |first|binaryToBCD:inst5|inst22~139                     ; combout          ;
; |first|binaryToBCD:inst5|inst22~140                     ; |first|binaryToBCD:inst5|inst22~140                     ; combout          ;
; |first|binaryToBCD:inst5|inst15~47                      ; |first|binaryToBCD:inst5|inst15~47                      ; combout          ;
; |first|binaryToBCD:inst5|inst15~48                      ; |first|binaryToBCD:inst5|inst15~48                      ; combout          ;
; |first|binaryToBCD:inst5|inst15                         ; |first|binaryToBCD:inst5|inst15                         ; combout          ;
; |first|binaryToBCD:inst6|inst23~48                      ; |first|binaryToBCD:inst6|inst23~48                      ; combout          ;
; |first|binaryToBCD:inst6|inst23~49                      ; |first|binaryToBCD:inst6|inst23~49                      ; combout          ;
; |first|binaryToBCD:inst6|inst23                         ; |first|binaryToBCD:inst6|inst23                         ; combout          ;
; |first|binaryToBCD:inst6|inst22~147                     ; |first|binaryToBCD:inst6|inst22~147                     ; combout          ;
; |first|binaryToBCD:inst6|inst22~148                     ; |first|binaryToBCD:inst6|inst22~148                     ; combout          ;
; |first|binaryToBCD:inst6|inst22~149                     ; |first|binaryToBCD:inst6|inst22~149                     ; combout          ;
; |first|binaryToBCD:inst6|inst15~47                      ; |first|binaryToBCD:inst6|inst15~47                      ; combout          ;
; |first|binaryToBCD:inst6|inst15~48                      ; |first|binaryToBCD:inst6|inst15~48                      ; combout          ;
; |first|binaryToBCD:inst6|inst15                         ; |first|binaryToBCD:inst6|inst15                         ; combout          ;
; |first|CLK                                              ; |first|CLK                                              ; combout          ;
; |first|se11                                             ; |first|se11                                             ; padio            ;
; |first|se12                                             ; |first|se12                                             ; padio            ;
; |first|se13                                             ; |first|se13                                             ; padio            ;
; |first|se14                                             ; |first|se14                                             ; padio            ;
; |first|se21                                             ; |first|se21                                             ; padio            ;
; |first|se22                                             ; |first|se22                                             ; padio            ;
; |first|se23                                             ; |first|se23                                             ; padio            ;
; |first|mi11                                             ; |first|mi11                                             ; padio            ;
; |first|mi12                                             ; |first|mi12                                             ; padio            ;
; |first|mi13                                             ; |first|mi13                                             ; padio            ;
; |first|mi14                                             ; |first|mi14                                             ; padio            ;
; |first|mi21                                             ; |first|mi21                                             ; padio            ;
; |first|mi22                                             ; |first|mi22                                             ; padio            ;
; |first|mi23                                             ; |first|mi23                                             ; padio            ;
; |first|ho11                                             ; |first|ho11                                             ; padio            ;
; |first|ho12                                             ; |first|ho12                                             ; padio            ;
; |first|ho13                                             ; |first|ho13                                             ; padio            ;
; |first|ho14                                             ; |first|ho14                                             ; padio            ;
; |first|ho21                                             ; |first|ho21                                             ; padio            ;
; |first|ho22                                             ; |first|ho22                                             ; padio            ;
; |first|lig1                                             ; |first|lig1                                             ; padio            ;
; |first|lig2                                             ; |first|lig2                                             ; padio            ;
; |first|lig3                                             ; |first|lig3                                             ; padio            ;
; |first|lig4                                             ; |first|lig4                                             ; padio            ;
; |first|lig5                                             ; |first|lig5                                             ; padio            ;
; |first|lig8                                             ; |first|lig8                                             ; padio            ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                             ;
+-----------------------------------------+-----------------------------------------+------------------+
; Node Name                               ; Output Port Name                        ; Output Port Type ;
+-----------------------------------------+-----------------------------------------+------------------+
; |first|same5:inst51|7474:inst1|9        ; |first|same5:inst51|7474:inst1|9        ; regout           ;
; |first|same5:inst51|7474:inst2|9        ; |first|same5:inst51|7474:inst2|9        ; regout           ;
; |first|same6:inst52|7474:inst1|9        ; |first|same6:inst52|7474:inst1|9        ; regout           ;
; |first|same6:inst52|7474:inst2|9        ; |first|same6:inst52|7474:inst2|9        ; regout           ;
; |first|same5:inst51|7474:inst4|9        ; |first|same5:inst51|7474:inst4|9        ; regout           ;
; |first|same6:inst52|7474:inst|9         ; |first|same6:inst52|7474:inst|9         ; regout           ;
; |first|same6:inst52|7474:inst4|9        ; |first|same6:inst52|7474:inst4|9        ; regout           ;
; |first|same6:inst52|7474:inst3|9        ; |first|same6:inst52|7474:inst3|9        ; regout           ;
; |first|same5:inst51|7474:inst3|9        ; |first|same5:inst51|7474:inst3|9        ; regout           ;
; |first|same5:inst51|7474:inst|9         ; |first|same5:inst51|7474:inst|9         ; regout           ;
; |first|same6:inst52|7474:inst17|9       ; |first|same6:inst52|7474:inst17|9       ; regout           ;
; |first|same6:inst52|inst7               ; |first|same6:inst52|inst7               ; combout          ;
; |first|/LD                              ; |first|/LD                              ; combout          ;
; |first|Stop                             ; |first|Stop                             ; combout          ;
; |first|min1                             ; |first|min1                             ; combout          ;
; |first|min3                             ; |first|min3                             ; combout          ;
; |first|min5                             ; |first|min5                             ; combout          ;
; |first|min2                             ; |first|min2                             ; combout          ;
; |first|min6                             ; |first|min6                             ; combout          ;
; |first|min4                             ; |first|min4                             ; combout          ;
; |first|hour1                            ; |first|hour1                            ; combout          ;
; |first|hour2                            ; |first|hour2                            ; combout          ;
; |first|hour5                            ; |first|hour5                            ; combout          ;
; |first|hour3                            ; |first|hour3                            ; combout          ;
; |first|hour4                            ; |first|hour4                            ; combout          ;
; |first|h2                               ; |first|h2                               ; combout          ;
; |first|SetAlarm                         ; |first|SetAlarm                         ; combout          ;
; |first|h3                               ; |first|h3                               ; combout          ;
; |first|m2                               ; |first|m2                               ; combout          ;
; |first|m3                               ; |first|m3                               ; combout          ;
; |first|h5                               ; |first|h5                               ; combout          ;
; |first|m1                               ; |first|m1                               ; combout          ;
; |first|m5                               ; |first|m5                               ; combout          ;
; |first|m4                               ; |first|m4                               ; combout          ;
; |first|h4                               ; |first|h4                               ; combout          ;
; |first|h1                               ; |first|h1                               ; combout          ;
; |first|m6                               ; |first|m6                               ; combout          ;
; |first|ho23                             ; |first|ho23                             ; padio            ;
; |first|same6:inst52|inst7~clkctrl       ; |first|same6:inst52|inst7~clkctrl       ; outclk           ;
; |first|same6:inst52|7474:inst1|9~feeder ; |first|same6:inst52|7474:inst1|9~feeder ; combout          ;
; |first|same6:inst52|7474:inst|9~feeder  ; |first|same6:inst52|7474:inst|9~feeder  ; combout          ;
+-----------------------------------------+-----------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                             ;
+-----------------------------------------+-----------------------------------------+------------------+
; Node Name                               ; Output Port Name                        ; Output Port Type ;
+-----------------------------------------+-----------------------------------------+------------------+
; |first|same5:inst51|7474:inst1|9        ; |first|same5:inst51|7474:inst1|9        ; regout           ;
; |first|same5:inst51|7474:inst2|9        ; |first|same5:inst51|7474:inst2|9        ; regout           ;
; |first|same6:inst52|7474:inst1|9        ; |first|same6:inst52|7474:inst1|9        ; regout           ;
; |first|same6:inst52|7474:inst2|9        ; |first|same6:inst52|7474:inst2|9        ; regout           ;
; |first|same5:inst51|7474:inst4|9        ; |first|same5:inst51|7474:inst4|9        ; regout           ;
; |first|same6:inst52|7474:inst|9         ; |first|same6:inst52|7474:inst|9         ; regout           ;
; |first|same6:inst52|7474:inst4|9        ; |first|same6:inst52|7474:inst4|9        ; regout           ;
; |first|same6:inst52|7474:inst3|9        ; |first|same6:inst52|7474:inst3|9        ; regout           ;
; |first|same5:inst51|7474:inst3|9        ; |first|same5:inst51|7474:inst3|9        ; regout           ;
; |first|same5:inst51|7474:inst|9         ; |first|same5:inst51|7474:inst|9         ; regout           ;
; |first|same6:inst52|7474:inst17|9       ; |first|same6:inst52|7474:inst17|9       ; regout           ;
; |first|same6:inst52|inst7               ; |first|same6:inst52|inst7               ; combout          ;
; |first|/LD                              ; |first|/LD                              ; combout          ;
; |first|Stop                             ; |first|Stop                             ; combout          ;
; |first|min1                             ; |first|min1                             ; combout          ;
; |first|min3                             ; |first|min3                             ; combout          ;
; |first|min5                             ; |first|min5                             ; combout          ;
; |first|min2                             ; |first|min2                             ; combout          ;
; |first|min6                             ; |first|min6                             ; combout          ;
; |first|min4                             ; |first|min4                             ; combout          ;
; |first|hour1                            ; |first|hour1                            ; combout          ;
; |first|hour2                            ; |first|hour2                            ; combout          ;
; |first|hour5                            ; |first|hour5                            ; combout          ;
; |first|hour3                            ; |first|hour3                            ; combout          ;
; |first|hour4                            ; |first|hour4                            ; combout          ;
; |first|h2                               ; |first|h2                               ; combout          ;
; |first|SetAlarm                         ; |first|SetAlarm                         ; combout          ;
; |first|h3                               ; |first|h3                               ; combout          ;
; |first|m2                               ; |first|m2                               ; combout          ;
; |first|m3                               ; |first|m3                               ; combout          ;
; |first|h5                               ; |first|h5                               ; combout          ;
; |first|m1                               ; |first|m1                               ; combout          ;
; |first|m5                               ; |first|m5                               ; combout          ;
; |first|m4                               ; |first|m4                               ; combout          ;
; |first|h4                               ; |first|h4                               ; combout          ;
; |first|h1                               ; |first|h1                               ; combout          ;
; |first|m6                               ; |first|m6                               ; combout          ;
; |first|ho23                             ; |first|ho23                             ; padio            ;
; |first|same6:inst52|inst7~clkctrl       ; |first|same6:inst52|inst7~clkctrl       ; outclk           ;
; |first|same6:inst52|7474:inst1|9~feeder ; |first|same6:inst52|7474:inst1|9~feeder ; combout          ;
; |first|same6:inst52|7474:inst|9~feeder  ; |first|same6:inst52|7474:inst|9~feeder  ; combout          ;
+-----------------------------------------+-----------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Sun May 13 12:12:18 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off first -c first
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      77.09 %
Info: Number of transitions in simulation is 5339815
Info: Vector file first.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Processing ended: Sun May 13 12:13:09 2012
    Info: Elapsed time: 00:00:52


