Top Level Design directory:
actual_final_library/ECE482_HW/
Top Level Cell:
Top_Level_Buffer_Updated

Simulation netlist locations:
actual_final_library/Top_Level_RC.cir
actual_final_library/Top_Level_tb2_RC.cir
