
---------- Begin Simulation Statistics ----------
final_tick                                85965357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303594                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692244                       # Number of bytes of host memory used
host_op_rate                                   307587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   329.39                       # Real time elapsed on the host
host_tick_rate                              260985393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085965                       # Number of seconds simulated
sim_ticks                                 85965357500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662215                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779335                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788755                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416449                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454482                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120434                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.719307                       # CPI: cycles per instruction
system.cpu.discardedOps                        414594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36893768                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48177869                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286871                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39973265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581630                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171930715                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131957450                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        382804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       950800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1903088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            668                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117480                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57340                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140586                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67398                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       590788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20829696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20829696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207984                       # Request fanout histogram
system.membus.respLayer1.occupancy         1111153750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           884703500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            605996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       959452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          454                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          166379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           346295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          346295                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           924                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       605072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2853077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2855379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    114773696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              114861888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175488                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7518720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1127779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001863                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1125678     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2101      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1127779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1793970000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1427054492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1386000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   94                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               744205                       # number of demand (read+write) hits
system.l2.demand_hits::total                   744299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  94                       # number of overall hits
system.l2.overall_hits::.cpu.data              744205                       # number of overall hits
system.l2.overall_hits::total                  744299                       # number of overall hits
system.l2.demand_misses::.cpu.inst                830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207162                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207992                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               830                       # number of overall misses
system.l2.overall_misses::.cpu.data            207162                       # number of overall misses
system.l2.overall_misses::total                207992                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17253233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17318065500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64832000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17253233500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17318065500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              924                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           951367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               952291                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             924                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          951367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              952291                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.898268                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.217752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.898268                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.217752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78110.843373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83283.775499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83263.132717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78110.843373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83283.775499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83263.132717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117480                       # number of writebacks
system.l2.writebacks::total                    117480                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207984                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15181144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15237676000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15181144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15237676000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.898268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.217744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218404                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.898268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.217744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218404                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68110.843373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73284.339187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73263.693361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68110.843373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73284.339187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73263.693361                       # average overall mshr miss latency
system.l2.replacements                         175488                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       841972                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           841972                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       841972                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       841972                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          433                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              433                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          433                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          433                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205709                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205709                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12005029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12005029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        346295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            346295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.405972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85392.777375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85392.777375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10599169000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10599169000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.405972                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405972                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75392.777375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75392.777375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64832000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64832000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.898268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.898268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78110.843373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78110.843373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.898268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.898268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68110.843373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68110.843373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        538496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            538496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        66576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5248204500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5248204500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       605072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        605072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.110030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78830.276676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78830.276676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4581975000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4581975000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.110017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68831.495614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68831.495614                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31935.398701                       # Cycle average of tags in use
system.l2.tags.total_refs                     1901650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.131310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.081737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       113.675685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31739.641279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22814                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15421520                       # Number of tag accesses
system.l2.tags.data_accesses                 15421520                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13257856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13310976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7518720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7518720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117480                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            617923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         154223240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154841164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       617923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           617923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87462208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87462208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87462208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           617923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        154223240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242303372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002468668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545452                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117480                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2807056250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1039735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6706062500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13498.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32248.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207984                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117480                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.469689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.973275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.704514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78178     68.12%     68.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15548     13.55%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2606      2.27%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1589      1.38%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8580      7.48%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1207      1.05%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          724      0.63%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          633      0.55%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5694      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.599288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.400987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.867745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6860     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           33      0.47%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.84%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.719431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.689760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4595     65.41%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      0.70%     66.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2152     30.63%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              219      3.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7025                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13308608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7517056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13310976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7518720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       154.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85965140000                       # Total gap between requests
system.mem_ctrls.avgGap                     264131.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13255488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7517056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 617923.330336874351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 154195694.469135433435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87442851.616129204631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22538500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6683524000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2037569767750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27154.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32263.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17343971.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            407101380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            216379515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           739853940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          302984460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6785625600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21334542540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15044766720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44831254155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.503725                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38891738500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2870400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44203219000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            412285020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            219130890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744887640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310125420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6785625600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21948681060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14527597440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44948333070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.865656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37540416500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2870400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45554541000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14395294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14395294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14395294                       # number of overall hits
system.cpu.icache.overall_hits::total        14395294                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          924                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            924                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          924                       # number of overall misses
system.cpu.icache.overall_misses::total           924                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68198500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68198500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68198500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68198500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14396218                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14396218                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14396218                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14396218                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73807.900433                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73807.900433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73807.900433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73807.900433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          454                       # number of writebacks
system.cpu.icache.writebacks::total               454                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          924                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          924                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          924                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          924                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67274500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67274500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67274500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67274500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72807.900433                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72807.900433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72807.900433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72807.900433                       # average overall mshr miss latency
system.cpu.icache.replacements                    454                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14395294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14395294                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          924                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           924                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68198500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68198500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14396218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14396218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73807.900433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73807.900433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          924                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          924                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67274500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67274500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72807.900433                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72807.900433                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.730676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14396218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               924                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15580.322511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.730676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28793360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28793360                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57457713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57457713                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57458076                       # number of overall hits
system.cpu.dcache.overall_hits::total        57458076                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       978961                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         978961                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1070167                       # number of overall misses
system.cpu.dcache.overall_misses::total       1070167                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28951772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28951772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28951772000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28951772000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58436674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58436674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58528243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58528243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29573.978943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29573.978943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27053.508471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27053.508471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       841972                       # number of writebacks
system.cpu.dcache.writebacks::total            841972                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        73235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        73235                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73235                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       905726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       905726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       951367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       951367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23143231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23143231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26696763000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26696763000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016255                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25552.133316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25552.133316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28061.476801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28061.476801                       # average overall mshr miss latency
system.cpu.dcache.replacements                 950343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45058792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45058792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       569344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        569344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9404730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9404730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45628136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45628136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16518.538002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16518.538002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9656                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9656                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       559688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       559688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8407275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8407275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15021.360115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15021.360115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12398921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12398921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       409617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       409617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19547041500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19547041500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47720.288709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47720.288709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       346038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       346038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14735956500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14735956500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42584.792711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42584.792711                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          363                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           363                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91206                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91206                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996036                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996036                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45641                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45641                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3553531500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3553531500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498433                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498433                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77858.318179                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77858.318179                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.872062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58409519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            951367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.395360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.872062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59479686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59479686                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85965357500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
