#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 15 10:09:07 2024
# Process ID: 2372
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1
# Command line: vivado.exe -log ZyboTank_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ZyboTank_wrapper.tcl -notrace
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper.vdi
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
source ZyboTank_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.672 ; gain = 161.316
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1587.242 ; gain = 120.594
Command: link_design -top ZyboTank_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2052.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_board.xdc] for cell 'ZyboTank_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_board.xdc] for cell 'ZyboTank_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0.xdc] for cell 'ZyboTank_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0.xdc] for cell 'ZyboTank_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0.xdc] for cell 'ZyboTank_i/PS/processing_system7_0/inst'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0.xdc] for cell 'ZyboTank_i/PS/processing_system7_0/inst'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xdc] for cell 'ZyboTank_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xdc] for cell 'ZyboTank_i/axi_dma_1/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'ZyboTank_i/ila_0/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'ZyboTank_i/ila_0/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'ZyboTank_i/ila_0/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'ZyboTank_i/ila_0/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ZyboTank_i/ila_1/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ZyboTank_i/ila_1/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ila_v6_2/constraints/ila.xdc] for cell 'ZyboTank_i/ila_1/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ila_v6_2/constraints/ila.xdc] for cell 'ZyboTank_i/ila_1/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/ip/ip_1/bd_77ab_psr_aclk_0_board.xdc] for cell 'ZyboTank_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/ip/ip_1/bd_77ab_psr_aclk_0_board.xdc] for cell 'ZyboTank_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/ip/ip_1/bd_77ab_psr_aclk_0.xdc] for cell 'ZyboTank_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/ip/ip_1/bd_77ab_psr_aclk_0.xdc] for cell 'ZyboTank_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ZyboTank_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ZyboTank_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'ZyboTank_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'ZyboTank_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [C:/FHNW/prj2/fhnw_zt/4_vivado/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/FHNW/prj2/fhnw_zt/4_vivado/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_clocks.xdc] for cell 'ZyboTank_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_clocks.xdc] for cell 'ZyboTank_i/axi_dma_1/U0'
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2817.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 662 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 636 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2817.379 ; gain = 1230.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.379 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e002dd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2817.379 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = bcddb8e4e30a475e.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3150.367 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d8e8ea0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3150.367 ; gain = 21.430

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 50 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 52 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2074eee69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3150.367 ; gain = 21.430
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Retarget, 428 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 219cf77cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3150.367 ; gain = 21.430
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 66 cells
INFO: [Opt 31-1021] In phase Constant propagation, 379 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1ad3f2b2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3150.367 ; gain = 21.430
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 215 cells
INFO: [Opt 31-1021] In phase Sweep, 2159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ad3f2b2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3150.367 ; gain = 21.430
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 162050ceb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3150.367 ; gain = 21.430
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19f0c1c9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3150.367 ; gain = 21.430
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 387 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              95  |                                            428  |
|  Constant propagation         |               0  |              66  |                                            379  |
|  Sweep                        |               0  |             215  |                                           2159  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            387  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3150.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b9446074

Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3150.367 ; gain = 21.430

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1943f000b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 3311.242 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1943f000b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3311.242 ; gain = 160.875

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1943f000b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3311.242 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3311.242 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20c5a88d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3311.242 ; gain = 493.863
INFO: [runtcl-4] Executing : report_drc -file ZyboTank_wrapper_drc_opted.rpt -pb ZyboTank_wrapper_drc_opted.pb -rpx ZyboTank_wrapper_drc_opted.rpx
Command: report_drc -file ZyboTank_wrapper_drc_opted.rpt -pb ZyboTank_wrapper_drc_opted.pb -rpx ZyboTank_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15114963b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3311.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f812c52a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15db34d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15db34d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15db34d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c900d06e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 137ae566b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 137ae566b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20b782dcf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 788 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 376 nets or LUTs. Breaked 0 LUT, combined 376 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3311.242 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            376  |                   376  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            376  |                   376  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1bbcbbfb6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1e21b324a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e21b324a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d6b74ac4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26904925f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e7bbe532

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23b200c9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d1cc2f84

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24fdb4d11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e6e1802c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e6e1802c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 255709008

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.280 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24876584a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.988 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24876584a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 255709008

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.280. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24f141a44

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3311.242 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24f141a44

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24f141a44

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24f141a44

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 24f141a44

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3311.242 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3311.242 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3311.242 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ae8ae75d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3311.242 ; gain = 0.000
Ending Placer Task | Checksum: eca732cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file ZyboTank_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ZyboTank_wrapper_utilization_placed.rpt -pb ZyboTank_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ZyboTank_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3311.242 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3319.594 ; gain = 8.352
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3370.949 ; gain = 50.680
INFO: [Common 17-1381] The checkpoint 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e4783d4e ConstDB: 0 ShapeSum: 82ef57f RouteDB: 0
Post Restoration Checksum: NetGraph: a6af0f75 | NumContArr: d3b3569 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: ccf49a8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3480.125 ; gain = 89.059

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ccf49a8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3480.125 ; gain = 89.059

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ccf49a8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3480.125 ; gain = 89.059
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c424dd84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 3496.340 ; gain = 105.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.279  | TNS=0.000  | WHS=-0.204 | THS=-403.592|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 92cdc0ff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3499.465 ; gain = 108.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.279  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: df60a239

Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3513.562 ; gain = 122.496

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15594
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15594
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f7d33039

Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f7d33039

Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3513.562 ; gain = 122.496
Phase 3 Initial Routing | Checksum: 27dce7b05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1219
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.530  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 236c38b36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3513.562 ; gain = 122.496
Phase 4 Rip-up And Reroute | Checksum: 236c38b36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 157333919

Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 3513.562 ; gain = 122.496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.530  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16bfd89d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16bfd89d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3513.562 ; gain = 122.496
Phase 5 Delay and Skew Optimization | Checksum: 16bfd89d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22d563d55

Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3513.562 ; gain = 122.496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.530  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 173fd2ca6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3513.562 ; gain = 122.496
Phase 6 Post Hold Fix | Checksum: 173fd2ca6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.48359 %
  Global Horizontal Routing Utilization  = 3.25904 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b7e0d93d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b7e0d93d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25e521bd0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 3513.562 ; gain = 122.496

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.530  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25e521bd0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3513.562 ; gain = 122.496
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 58df83f1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 3513.562 ; gain = 122.496

Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 3513.562 ; gain = 122.496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 3513.562 ; gain = 142.613
INFO: [runtcl-4] Executing : report_drc -file ZyboTank_wrapper_drc_routed.rpt -pb ZyboTank_wrapper_drc_routed.pb -rpx ZyboTank_wrapper_drc_routed.rpx
Command: report_drc -file ZyboTank_wrapper_drc_routed.rpt -pb ZyboTank_wrapper_drc_routed.pb -rpx ZyboTank_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ZyboTank_wrapper_methodology_drc_routed.rpt -pb ZyboTank_wrapper_methodology_drc_routed.pb -rpx ZyboTank_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ZyboTank_wrapper_methodology_drc_routed.rpt -pb ZyboTank_wrapper_methodology_drc_routed.pb -rpx ZyboTank_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3573.773 ; gain = 60.211
INFO: [runtcl-4] Executing : report_power -file ZyboTank_wrapper_power_routed.rpt -pb ZyboTank_wrapper_power_summary_routed.pb -rpx ZyboTank_wrapper_power_routed.rpx
Command: report_power -file ZyboTank_wrapper_power_routed.rpt -pb ZyboTank_wrapper_power_summary_routed.pb -rpx ZyboTank_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ZyboTank_wrapper_route_status.rpt -pb ZyboTank_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ZyboTank_wrapper_timing_summary_routed.rpt -pb ZyboTank_wrapper_timing_summary_routed.pb -rpx ZyboTank_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ZyboTank_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ZyboTank_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ZyboTank_wrapper_bus_skew_routed.rpt -pb ZyboTank_wrapper_bus_skew_routed.pb -rpx ZyboTank_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3632.160 ; gain = 32.746
INFO: [Common 17-1381] The checkpoint 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 10:12:49 2024...
#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 15 10:19:44 2024
# Process ID: 13832
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1
# Command line: vivado.exe -log ZyboTank_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ZyboTank_wrapper.tcl -notrace
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1/ZyboTank_wrapper.vdi
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt_20240308/zt.runs/impl_1\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
source ZyboTank_wrapper.tcl -notrace
Command: open_checkpoint ZyboTank_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1309.254 ; gain = 8.184
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1961.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2739.137 ; gain = 3.898
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2739.137 ; gain = 3.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2739.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 668 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 636 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2743.199 ; gain = 1442.336
INFO: [Memdata 28-167] Found XPM memory block ZyboTank_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ZyboTank_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ZyboTank_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ZyboTank_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ZyboTank_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ZyboTank_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force ZyboTank_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 35 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZyboTank_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3409.195 ; gain = 647.176
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 10:20:51 2024...
