{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621480890511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621480890512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:21:30 2021 " "Processing started: Wed May 19 22:21:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621480890512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621480890512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_VGA -c control_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_VGA -c control_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621480890512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1621480890997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_dff-rtl " "Found design unit 1: my_dff-rtl" {  } { { "my_dff.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/my_dff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891501 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/my_dff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_FSM-fsm " "Found design unit 1: debounce_FSM-fsm" {  } { { "debounce_FSM.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce_FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891508 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_FSM " "Found entity 1: debounce_FSM" {  } { { "debounce_FSM.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_azul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_azul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_azul-SYN " "Found design unit 1: ram_azul-SYN" {  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_azul " "Found entity 1: ram_azul" {  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pantalla-Behavioral " "Found design unit 1: Pantalla-Behavioral" {  } { { "Pantalla.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pantalla.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891513 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pantalla " "Found entity 1: Pantalla" {  } { { "Pantalla.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pantalla.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-Behavioral " "Found design unit 1: image_generator-Behavioral" {  } { { "image_generator.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/image_generator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891517 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/image_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-rtl " "Found design unit 1: univ_bin_counter-rtl" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891519 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_VGA-rtl " "Found design unit 1: control_VGA-rtl" {  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891522 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_VGA " "Found entity 1: control_VGA" {  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-rtl " "Found design unit 1: generador-rtl" {  } { { "generador.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/generador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891525 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "generador.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/generador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posicion_raq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file posicion_raq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Posicion_raq-fsm " "Found design unit 1: Posicion_raq-fsm" {  } { { "Posicion_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Posicion_raq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Posicion_raq " "Found entity 1: Posicion_raq" {  } { { "Posicion_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Posicion_raq.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_raq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_raq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_raq-rtl " "Found design unit 1: registro_raq-rtl" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891530 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_raq " "Found entity 1: registro_raq" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_raq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_raq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_raq-fsm " "Found design unit 1: Control_raq-fsm" {  } { { "Control_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_raq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_raq " "Found entity 1: Control_raq" {  } { { "Control_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_raq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pong-rtl " "Found design unit 1: Pong-rtl" {  } { { "Pong.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raquetas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file raquetas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Raquetas-rtl " "Found design unit 1: Raquetas-rtl" {  } { { "Raquetas.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Raquetas " "Found entity 1: Raquetas" {  } { { "Raquetas.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_bol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_bol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_bol-rtl " "Found design unit 1: registro_bol-rtl" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891542 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_bol " "Found entity 1: registro_bol" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_bol-fsm " "Found design unit 1: Control_bol-fsm" {  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_bol " "Found entity 1: Control_bol" {  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pelota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pelota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pelota-rtl " "Found design unit 1: Pelota-rtl" {  } { { "Pelota.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pelota " "Found entity 1: Pelota" {  } { { "Pelota.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "Control.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_sseg-functional " "Found design unit 1: bin_to_sseg-functional" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/bin_to_sseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891553 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/bin_to_sseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-fsm " "Found design unit 1: debounce-fsm" {  } { { "debounce.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891556 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-fsm " "Found design unit 1: estados-fsm" {  } { { "estados.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/estados.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891558 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/estados.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621480891741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_VGA control_VGA:Pantalla " "Elaborating entity \"control_VGA\" for hierarchy \"control_VGA:Pantalla\"" {  } { { "Pong.vhd" "Pantalla" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter control_VGA:Pantalla\|univ_bin_counter:horizontal " "Elaborating entity \"univ_bin_counter\" for hierarchy \"control_VGA:Pantalla\|univ_bin_counter:horizontal\"" {  } { { "control_VGA.vhd" "horizontal" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador control_VGA:Pantalla\|generador:sincronismo " "Elaborating entity \"generador\" for hierarchy \"control_VGA:Pantalla\|generador:sincronismo\"" {  } { { "control_VGA.vhd" "sincronismo" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla control_VGA:Pantalla\|Pantalla:Visualiza " "Elaborating entity \"Pantalla\" for hierarchy \"control_VGA:Pantalla\|Pantalla:Visualiza\"" {  } { { "control_VGA.vhd" "Visualiza" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_azul control_VGA:Pantalla\|ram_azul:memoria2 " "Elaborating entity \"ram_azul\" for hierarchy \"control_VGA:Pantalla\|ram_azul:memoria2\"" {  } { { "control_VGA.vhd" "memoria2" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\"" {  } { { "ram_azul.vhd" "altsyncram_component" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\"" {  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component " "Instantiated megafunction \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../final1.mif " "Parameter \"init_file\" = \"../final1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 427 " "Parameter \"numwords_a\" = \"427\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 640 " "Parameter \"width_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480891830 ""}  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621480891830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c91 " "Found entity 1: altsyncram_0c91" {  } { { "db/altsyncram_0c91.tdf" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/db/altsyncram_0c91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621480891999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621480891999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c91 control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\|altsyncram_0c91:auto_generated " "Elaborating entity \"altsyncram_0c91\" for hierarchy \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\|altsyncram_0c91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator control_VGA:Pantalla\|image_generator:Background " "Elaborating entity \"image_generator\" for hierarchy \"control_VGA:Pantalla\|image_generator:Background\"" {  } { { "control_VGA.vhd" "Background" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raquetas Raquetas:Jugadores " "Elaborating entity \"Raquetas\" for hierarchy \"Raquetas:Jugadores\"" {  } { { "Pong.vhd" "Jugadores" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_raq Raquetas:Jugadores\|Control_raq:controll " "Elaborating entity \"Control_raq\" for hierarchy \"Raquetas:Jugadores\|Control_raq:controll\"" {  } { { "Raquetas.vhd" "controll" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Posicion_raq Raquetas:Jugadores\|Posicion_raq:pos_r1 " "Elaborating entity \"Posicion_raq\" for hierarchy \"Raquetas:Jugadores\|Posicion_raq:pos_r1\"" {  } { { "Raquetas.vhd" "pos_r1" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_raq Raquetas:Jugadores\|registro_raq:reg_1 " "Elaborating entity \"registro_raq\" for hierarchy \"Raquetas:Jugadores\|registro_raq:reg_1\"" {  } { { "Raquetas.vhd" "reg_1" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter Raquetas:Jugadores\|univ_bin_counter:contador " "Elaborating entity \"univ_bin_counter\" for hierarchy \"Raquetas:Jugadores\|univ_bin_counter:contador\"" {  } { { "Raquetas.vhd" "contador" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Raquetas:Jugadores\|debounce:boton " "Elaborating entity \"debounce\" for hierarchy \"Raquetas:Jugadores\|debounce:boton\"" {  } { { "Raquetas.vhd" "boton" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_FSM Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM " "Elaborating entity \"debounce_FSM\" for hierarchy \"Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\"" {  } { { "debounce.vhd" "FSM" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff Raquetas:Jugadores\|debounce:boton\|my_dff:FF " "Elaborating entity \"my_dff\" for hierarchy \"Raquetas:Jugadores\|debounce:boton\|my_dff:FF\"" {  } { { "debounce.vhd" "FF" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pelota Pelota:Bola_mov " "Elaborating entity \"Pelota\" for hierarchy \"Pelota:Bola_mov\"" {  } { { "Pong.vhd" "Bola_mov" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_bol Pelota:Bola_mov\|registro_bol:registro " "Elaborating entity \"registro_bol\" for hierarchy \"Pelota:Bola_mov\|registro_bol:registro\"" {  } { { "Pelota.vhd" "registro" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_bol Pelota:Bola_mov\|Control_bol:mov_bola " "Elaborating entity \"Control_bol\" for hierarchy \"Pelota:Bola_mov\|Control_bol:mov_bola\"" {  } { { "Pelota.vhd" "mov_bola" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter Pelota:Bola_mov\|univ_bin_counter:contador " "Elaborating entity \"univ_bin_counter\" for hierarchy \"Pelota:Bola_mov\|univ_bin_counter:contador\"" {  } { { "Pelota.vhd" "contador" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:control_juego " "Elaborating entity \"Control\" for hierarchy \"Control:control_juego\"" {  } { { "Pong.vhd" "control_juego" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_sseg Control:control_juego\|bin_to_sseg:puntajeA " "Elaborating entity \"bin_to_sseg\" for hierarchy \"Control:control_juego\|bin_to_sseg:puntajeA\"" {  } { { "Control.vhd" "puntajeA" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter Control:control_juego\|univ_bin_counter:conteo1 " "Elaborating entity \"univ_bin_counter\" for hierarchy \"Control:control_juego\|univ_bin_counter:conteo1\"" {  } { { "Control.vhd" "conteo1" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estados Control:control_juego\|estados:estado " "Elaborating entity \"estados\" for hierarchy \"Control:control_juego\|estados:estado\"" {  } { { "Control.vhd" "estado" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621480892084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621480893834 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621480893834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621480894681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621480896230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621480896749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621480896749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1806 " "Implemented 1806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621480896986 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621480896986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1130 " "Implemented 1130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621480896986 ""} { "Info" "ICUT_CUT_TM_RAMS" "640 " "Implemented 640 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621480896986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621480896986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621480897033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:21:37 2021 " "Processing ended: Wed May 19 22:21:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621480897033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621480897033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621480897033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621480897033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621480898255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621480898256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:21:37 2021 " "Processing started: Wed May 19 22:21:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621480898256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621480898256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off control_VGA -c control_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off control_VGA -c control_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621480898256 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621480898359 ""}
{ "Info" "0" "" "Project  = control_VGA" {  } {  } 0 0 "Project  = control_VGA" 0 0 "Fitter" 0 0 1621480898360 ""}
{ "Info" "0" "" "Revision = control_VGA" {  } {  } 0 0 "Revision = control_VGA" 0 0 "Fitter" 0 0 1621480898360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621480898506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "control_VGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"control_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621480898544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621480898586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621480898586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621480898730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621480898742 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621480899042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621480899042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621480899042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621480899042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10865 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621480899047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10867 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621480899047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621480899047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621480899047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621480899047 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621480899049 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621480899075 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "control_VGA.sdc " "Synopsys Design Constraints File file not found: 'control_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621480900241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621480900241 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621480900266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621480900267 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621480900268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[1\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[1\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[2\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[2\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[3\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[3\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[4\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[4\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[5\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[5\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[6\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[6\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[7\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[7\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[8\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[8\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[9\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[9\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[10\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[10\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621480900403 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621480900403 ""}  } { { "Pong.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10855 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621480900403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_VGA:Pantalla\|clk_out  " "Automatically promoted node control_VGA:Pantalla\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621480900405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_VGA:Pantalla\|clk_out~0 " "Destination node control_VGA:Pantalla\|clk_out~0" {  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_VGA:Pantalla|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 3129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621480900405 ""}  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_VGA:Pantalla|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 1566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621480900405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pelota:Bola_mov\|Control_bol:mov_bola\|Selector0  " "Automatically promoted node Pelota:Bola_mov\|Control_bol:mov_bola\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621480900405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pelota:Bola_mov\|registro_bol:registro\|reset~0 " "Destination node Pelota:Bola_mov\|registro_bol:registro\|reset~0" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|registro_bol:registro|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 2751 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621480900405 ""}  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|Control_bol:mov_bola|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621480900405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pelota:Bola_mov\|Control_bol:mov_bola\|Selector1  " "Automatically promoted node Pelota:Bola_mov\|Control_bol:mov_bola\|Selector1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pelota:Bola_mov\|registro_bol:registro\|reset~0 " "Destination node Pelota:Bola_mov\|registro_bol:registro\|reset~0" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|registro_bol:registro|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 2751 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621480900406 ""}  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|Control_bol:mov_bola|Selector1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621480900406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Raquetas:Jugadores\|univ_bin_counter:contador\|Equal0  " "Automatically promoted node Raquetas:Jugadores\|univ_bin_counter:contador\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[0\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[0\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[2\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[2\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[3\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[3\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[4\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[4\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[5\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[5\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[6\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[6\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[7\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[7\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[8\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[8\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_2\|q\[0\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_2\|q\[0\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_2|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 1652 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_2\|q\[2\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_2\|q\[2\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_2|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 1651 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621480900406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621480900406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621480900406 ""}  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621480900406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control:control_juego\|reinicio  " "Automatically promoted node Control:control_juego\|reinicio " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621480900407 ""}  } { { "Control.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:control_juego|reinicio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621480900407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621480900844 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621480900847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621480900847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621480900851 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621480900855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621480900857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621480900858 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621480900860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621480900861 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1621480900864 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621480900864 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621480901011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621480901929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621480902412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621480902437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621480904742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621480904743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621480905348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1621480907458 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621480907458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621480910707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1621480910710 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621480910710 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.84 " "Total time spent on timing analysis during the Fitter is 3.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1621480910804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621480910842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621480911221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621480911255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621480911459 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621480912032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/output_files/control_VGA.fit.smsg " "Generated suppressed messages file C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/output_files/control_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621480913058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5565 " "Peak virtual memory: 5565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621480913770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:21:53 2021 " "Processing ended: Wed May 19 22:21:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621480913770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621480913770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621480913770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621480913770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621480914856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621480914856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:21:54 2021 " "Processing started: Wed May 19 22:21:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621480914856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621480914856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off control_VGA -c control_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off control_VGA -c control_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621480914856 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621480915786 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621480915860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621480916273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:21:56 2021 " "Processing ended: Wed May 19 22:21:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621480916273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621480916273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621480916273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621480916273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621480916919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621480917490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621480917491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:21:57 2021 " "Processing started: Wed May 19 22:21:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621480917491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621480917491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta control_VGA -c control_VGA " "Command: quartus_sta control_VGA -c control_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621480917491 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1621480917602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1621480917912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1621480917958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1621480917958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "control_VGA.sdc " "Synopsys Design Constraints File file not found: 'control_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1621480918221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1621480918222 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_VGA:Pantalla\|clk_out control_VGA:Pantalla\|clk_out " "create_clock -period 1.000 -name control_VGA:Pantalla\|clk_out control_VGA:Pantalla\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " "create_clock -period 1.000 -name Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " "create_clock -period 1.000 -name Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " "create_clock -period 1.000 -name Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " "create_clock -period 1.000 -name Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " "create_clock -period 1.000 -name Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " "create_clock -period 1.000 -name Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1621480918347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918351 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1621480918353 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1621480918371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621480918493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621480918493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.431 " "Worst-case setup slack is -6.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.431      -101.716 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -6.431      -101.716 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.435     -1577.392 clk  " "   -5.435     -1577.392 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.749       -25.710 control_VGA:Pantalla\|clk_out  " "   -1.749       -25.710 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659        -5.251 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -1.659        -5.251 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046        -4.084 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -1.046        -4.084 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438        -6.202 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.438        -6.202 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.318         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.318         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480918503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.489 " "Worst-case hold slack is -1.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489       -20.202 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -1.489       -20.202 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.309       -24.420 clk  " "   -1.309       -24.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565        -0.565 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -0.565        -0.565 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413        -1.531 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -0.413        -1.531 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -1.350 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.408        -1.350 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.385         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.385         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 control_VGA:Pantalla\|clk_out  " "    0.427         0.000 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480918517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.284 " "Worst-case recovery slack is -7.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.284      -136.924 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -7.284      -136.924 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189        -0.694 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.189        -0.694 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480918527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.647 " "Worst-case removal slack is -0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647       -10.633 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -0.647       -10.633 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305        -0.305 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.305        -0.305 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480918537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1598.624 clk  " "   -3.000     -1598.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 control_VGA:Pantalla\|clk_out  " "   -1.000       -20.000 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -1.000       -19.000 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -1.000       -18.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "   -1.000        -1.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "   -1.000        -1.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480918549 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1621480919038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1621480919061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1621480919520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621480919659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621480919659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.694 " "Worst-case setup slack is -5.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.694       -89.839 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -5.694       -89.839 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.735     -1337.423 clk  " "   -4.735     -1337.423 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481       -21.005 control_VGA:Pantalla\|clk_out  " "   -1.481       -21.005 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366        -4.229 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -1.366        -4.229 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808        -3.141 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -0.808        -3.141 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287        -3.812 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.287        -3.812 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.398         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.398         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480919667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.405 " "Worst-case hold slack is -1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405       -19.209 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -1.405       -19.209 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235       -25.381 clk  " "   -1.235       -25.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495        -0.495 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -0.495        -0.495 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351        -1.261 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -0.351        -1.261 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341        -1.337 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.341        -1.337 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.341         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.341         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 control_VGA:Pantalla\|clk_out  " "    0.376         0.000 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480919686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.474 " "Worst-case recovery slack is -6.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.474      -121.445 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -6.474      -121.445 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053        -0.159 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.053        -0.159 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480919700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.623 " "Worst-case removal slack is -0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623       -10.297 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -0.623       -10.297 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236        -0.236 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.236        -0.236 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480919712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1598.624 clk  " "   -3.000     -1598.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 control_VGA:Pantalla\|clk_out  " "   -1.000       -20.000 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -1.000       -19.000 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -1.000       -18.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "   -1.000        -1.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "   -1.000        -1.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480919720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1621480920333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621480920480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621480920480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.217 " "Worst-case setup slack is -3.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217       -50.157 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -3.217       -50.157 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610      -395.400 clk  " "   -2.610      -395.400 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547        -6.475 control_VGA:Pantalla\|clk_out  " "   -0.547        -6.475 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484        -1.151 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -0.484        -1.151 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154        -0.569 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -0.154        -0.569 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051         0.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "    0.051         0.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.626         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.626         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480920492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.802 " "Worst-case hold slack is -0.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802       -10.755 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -0.802       -10.755 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796       -16.644 clk  " "   -0.796       -16.644 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372        -0.436 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -0.372        -0.436 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276        -1.042 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -0.276        -1.042 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -1.083 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.198        -1.083 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.208         0.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "    0.208         0.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 control_VGA:Pantalla\|clk_out  " "    0.226         0.000 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480920583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.640 " "Worst-case recovery slack is -3.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.640       -68.375 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -3.640       -68.375 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "    0.203         0.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480920599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.332 " "Worst-case removal slack is -0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332        -5.428 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -0.332        -5.428 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129        -0.129 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -0.129        -0.129 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480920616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -891.799 clk  " "   -3.000      -891.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 control_VGA:Pantalla\|clk_out  " "   -1.000       -20.000 control_VGA:Pantalla\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\]  " "   -1.000       -19.000 Pelota:Bola_mov\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\]  " "   -1.000       -18.000 Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left  " "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right  " "   -1.000        -4.000 Pelota:Bola_mov\|Control_bol:mov_bola\|pr_state.down_right " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "   -1.000        -1.000 Pelota:Bola_mov\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2  " "   -1.000        -1.000 Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\|pr_state.st_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621480920631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1621480921544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1621480921554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621480921783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:22:01 2021 " "Processing ended: Wed May 19 22:22:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621480921783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621480921783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621480921783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621480921783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621480922705 ""}
