

================================================================
== Vivado HLS Report for 'COO_SpMV'
================================================================
* Date:           Fri Nov 18 16:37:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  20102|  120102|  20103|  120103|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+-------+----------+
        |- LOOP_A  |    100|     100|         1|          -|          -|    100|    no    |
        |- LOOP_B  |  20000|  120000|  2 ~ 12  |          -|          -|  10000|    no    |
        +----------+-------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|     185|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     533|    817|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |COO_SpMV_fadd_32ns_32ns_32_5_full_dsp_U1  |COO_SpMV_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |COO_SpMV_fmul_32ns_32ns_32_4_max_dsp_U2   |COO_SpMV_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  348|  711|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_159_p2        |     +    |      0|  0|   7|           7|           1|
    |i_2_fu_180_p2        |     +    |      0|  0|  14|          14|           1|
    |exitcond1_fu_174_p2  |   icmp   |      0|  0|   5|          14|          14|
    |exitcond2_fu_153_p2  |   icmp   |      0|  0|   3|           7|           6|
    |tmp_2_fu_186_p2      |   icmp   |      0|  0|  11|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  40|          74|          54|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         15|    1|         15|
    |i1_reg_133         |  14|          2|   14|         28|
    |i_reg_122          |   7|          2|    7|         14|
    |output_r_address0  |   7|          3|    7|         21|
    |output_r_d0        |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  66|         25|   61|        174|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  14|   0|   14|          0|
    |i1_reg_133             |  14|   0|   14|          0|
    |i_2_reg_224            |  14|   0|   14|          0|
    |i_reg_122              |   7|   0|    7|          0|
    |output_addr_1_reg_258  |   7|   0|    7|          0|
    |output_load_reg_273    |  32|   0|   32|          0|
    |tmp_2_reg_229          |   1|   0|    1|          0|
    |tmp_5_reg_268          |  32|   0|   32|          0|
    |tmp_7_reg_278          |  32|   0|   32|          0|
    |val_load_reg_248       |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 185|   0|  185|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   COO_SpMV   | return value |
|row_address0       | out |   14|  ap_memory |      row     |     array    |
|row_ce0            | out |    1|  ap_memory |      row     |     array    |
|row_q0             |  in |   32|  ap_memory |      row     |     array    |
|col_address0       | out |   14|  ap_memory |      col     |     array    |
|col_ce0            | out |    1|  ap_memory |      col     |     array    |
|col_q0             |  in |   32|  ap_memory |      col     |     array    |
|val_r_address0     | out |   14|  ap_memory |     val_r    |     array    |
|val_r_ce0          | out |    1|  ap_memory |     val_r    |     array    |
|val_r_q0           |  in |   32|  ap_memory |     val_r    |     array    |
|vector_address0    | out |    7|  ap_memory |    vector    |     array    |
|vector_ce0         | out |    1|  ap_memory |    vector    |     array    |
|vector_q0          |  in |   32|  ap_memory |    vector    |     array    |
|output_r_address0  | out |    7|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
|nnz                |  in |   32|   ap_none  |      nnz     |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / (!exitcond1 & tmp_2)
	14  / (!exitcond1 & !tmp_2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %row) nounwind, !map !32

ST_1: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %col) nounwind, !map !38

ST_1: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %val_r) nounwind, !map !42

ST_1: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %vector) nounwind, !map !46

ST_1: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %output_r) nounwind, !map !52

ST_1: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nnz) nounwind, !map !56

ST_1: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @COO_SpMV_str) nounwind

ST_1: nnz_read [1/1] 0.00ns
:7  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz) nounwind

ST_1: stg_23 [1/1] 1.57ns
:8  br label %1


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond2 [1/1] 1.97ns
:1  %exitcond2 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
:3  %i_1 = add i7 %i, 1

ST_2: stg_28 [1/1] 1.57ns
:4  br i1 %exitcond2, label %.preheader3, label %2

ST_2: stg_29 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = zext i7 %i to i64

ST_2: output_addr [1/1] 0.00ns
:2  %output_addr = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp

ST_2: stg_32 [1/1] 2.71ns
:3  store float 0.000000e+00, float* %output_addr, align 4

ST_2: stg_33 [1/1] 0.00ns
:4  br label %1


 <State 3>: 2.71ns
ST_3: i1 [1/1] 0.00ns
.preheader3:0  %i1 = phi i14 [ %i_2, %._crit_edge ], [ 0, %1 ]

ST_3: i1_cast1 [1/1] 0.00ns
.preheader3:1  %i1_cast1 = zext i14 %i1 to i32

ST_3: exitcond1 [1/1] 2.21ns
.preheader3:2  %exitcond1 = icmp eq i14 %i1, -6384

ST_3: empty_2 [1/1] 0.00ns
.preheader3:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

ST_3: i_2 [1/1] 1.96ns
.preheader3:4  %i_2 = add i14 %i1, 1

ST_3: stg_39 [1/1] 0.00ns
.preheader3:5  br i1 %exitcond1, label %.preheader.preheader, label %3

ST_3: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind

ST_3: tmp_2 [1/1] 2.52ns
:1  %tmp_2 = icmp slt i32 %i1_cast1, %nnz_read

ST_3: stg_42 [1/1] 0.00ns
:2  br i1 %tmp_2, label %4, label %._crit_edge

ST_3: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i14 %i1 to i64

ST_3: val_addr [1/1] 0.00ns
:1  %val_addr = getelementptr [10000 x float]* %val_r, i64 0, i64 %tmp_3

ST_3: val_load [2/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_3: col_addr [1/1] 0.00ns
:3  %col_addr = getelementptr [10000 x i32]* %col, i64 0, i64 %tmp_3

ST_3: col_load [2/2] 2.71ns
:4  %col_load = load i32* %col_addr, align 4

ST_3: row_addr [1/1] 0.00ns
:9  %row_addr = getelementptr [10000 x i32]* %row, i64 0, i64 %tmp_3

ST_3: row_load [2/2] 2.71ns
:10  %row_load = load i32* %row_addr, align 4

ST_3: stg_50 [1/1] 0.00ns
.preheader.preheader:0  ret void


 <State 4>: 5.42ns
ST_4: val_load [1/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_4: col_load [1/2] 2.71ns
:4  %col_load = load i32* %col_addr, align 4

ST_4: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = sext i32 %col_load to i64

ST_4: vector_addr [1/1] 0.00ns
:6  %vector_addr = getelementptr [100 x float]* %vector, i64 0, i64 %tmp_4

ST_4: vector_load [2/2] 2.71ns
:7  %vector_load = load float* %vector_addr, align 4

ST_4: row_load [1/2] 2.71ns
:10  %row_load = load i32* %row_addr, align 4

ST_4: tmp_6 [1/1] 0.00ns
:11  %tmp_6 = sext i32 %row_load to i64

ST_4: output_addr_1 [1/1] 0.00ns
:12  %output_addr_1 = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp_6


 <State 5>: 8.41ns
ST_5: vector_load [1/2] 2.71ns
:7  %vector_load = load float* %vector_addr, align 4

ST_5: tmp_5 [4/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_5 [3/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load


 <State 7>: 5.70ns
ST_7: tmp_5 [2/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load

ST_7: output_load [2/2] 2.71ns
:13  %output_load = load float* %output_addr_1, align 4


 <State 8>: 5.70ns
ST_8: tmp_5 [1/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load

ST_8: output_load [1/2] 2.71ns
:13  %output_load = load float* %output_addr_1, align 4


 <State 9>: 7.26ns
ST_9: tmp_7 [5/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 10>: 7.26ns
ST_10: tmp_7 [4/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 11>: 7.26ns
ST_11: tmp_7 [3/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 12>: 7.26ns
ST_12: tmp_7 [2/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 13>: 7.26ns
ST_13: tmp_7 [1/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 14>: 2.71ns
ST_14: stg_71 [1/1] 2.71ns
:15  store float %tmp_7, float* %output_addr_1, align 4

ST_14: stg_72 [1/1] 0.00ns
:16  br label %._crit_edge

ST_14: stg_73 [1/1] 0.00ns
._crit_edge:0  br label %.preheader3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15        (specbitsmap      ) [ 000000000000000]
stg_16        (specbitsmap      ) [ 000000000000000]
stg_17        (specbitsmap      ) [ 000000000000000]
stg_18        (specbitsmap      ) [ 000000000000000]
stg_19        (specbitsmap      ) [ 000000000000000]
stg_20        (specbitsmap      ) [ 000000000000000]
stg_21        (spectopmodule    ) [ 000000000000000]
nnz_read      (read             ) [ 001111111111111]
stg_23        (br               ) [ 011000000000000]
i             (phi              ) [ 001000000000000]
exitcond2     (icmp             ) [ 001000000000000]
empty         (speclooptripcount) [ 000000000000000]
i_1           (add              ) [ 011000000000000]
stg_28        (br               ) [ 001111111111111]
stg_29        (specloopname     ) [ 000000000000000]
tmp           (zext             ) [ 000000000000000]
output_addr   (getelementptr    ) [ 000000000000000]
stg_32        (store            ) [ 000000000000000]
stg_33        (br               ) [ 011000000000000]
i1            (phi              ) [ 000100000000000]
i1_cast1      (zext             ) [ 000000000000000]
exitcond1     (icmp             ) [ 000111111111111]
empty_2       (speclooptripcount) [ 000000000000000]
i_2           (add              ) [ 001111111111111]
stg_39        (br               ) [ 000000000000000]
stg_40        (specloopname     ) [ 000000000000000]
tmp_2         (icmp             ) [ 000111111111111]
stg_42        (br               ) [ 000000000000000]
tmp_3         (zext             ) [ 000000000000000]
val_addr      (getelementptr    ) [ 000010000000000]
col_addr      (getelementptr    ) [ 000010000000000]
row_addr      (getelementptr    ) [ 000010000000000]
stg_50        (ret              ) [ 000000000000000]
val_load      (load             ) [ 000001111000000]
col_load      (load             ) [ 000000000000000]
tmp_4         (sext             ) [ 000000000000000]
vector_addr   (getelementptr    ) [ 000001000000000]
row_load      (load             ) [ 000000000000000]
tmp_6         (sext             ) [ 000000000000000]
output_addr_1 (getelementptr    ) [ 000101111111111]
vector_load   (load             ) [ 000000111000000]
tmp_5         (fmul             ) [ 000000000111110]
output_load   (load             ) [ 000000000111110]
tmp_7         (fadd             ) [ 000100000000001]
stg_71        (store            ) [ 000000000000000]
stg_72        (br               ) [ 000000000000000]
stg_73        (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vector">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nnz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="COO_SpMV_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="nnz_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="output_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_32/2 output_load/7 stg_71/14 "/>
</bind>
</comp>

<comp id="67" class="1004" name="val_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="14" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="col_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="14" slack="0"/>
<pin id="83" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="row_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="14" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="vector_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="1"/>
<pin id="124" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="1"/>
<pin id="135" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i1_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exitcond2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i1_cast1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="14" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2"/>
<pin id="189" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="nnz_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="11"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="val_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="1"/>
<pin id="235" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="col_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="1"/>
<pin id="240" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="col_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="row_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="row_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="val_load_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="vector_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="1"/>
<pin id="255" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="output_addr_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="3"/>
<pin id="260" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="vector_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_5_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="output_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_7_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="110" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="126" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="126" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="126" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="173"><net_src comp="137" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="137" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="137" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="170" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="137" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="201"><net_src comp="86" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="206"><net_src comp="98" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="211"><net_src comp="48" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="219"><net_src comp="159" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="227"><net_src comp="180" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="232"><net_src comp="186" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="67" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="241"><net_src comp="79" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="246"><net_src comp="91" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="251"><net_src comp="74" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="256"><net_src comp="103" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="261"><net_src comp="115" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="266"><net_src comp="110" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="271"><net_src comp="148" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="276"><net_src comp="61" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="281"><net_src comp="144" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="61" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 14 }
 - Input state : 
	Port: COO_SpMV : row | {3 4 }
	Port: COO_SpMV : col | {3 4 }
	Port: COO_SpMV : val_r | {3 4 }
	Port: COO_SpMV : vector | {4 5 }
	Port: COO_SpMV : output_r | {7 8 }
	Port: COO_SpMV : nnz | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		stg_28 : 2
		tmp : 1
		output_addr : 2
		stg_32 : 3
	State 3
		i1_cast1 : 1
		exitcond1 : 1
		i_2 : 1
		stg_39 : 2
		tmp_2 : 2
		stg_42 : 3
		tmp_3 : 1
		val_addr : 2
		val_load : 3
		col_addr : 2
		col_load : 3
		row_addr : 2
		row_load : 3
	State 4
		tmp_4 : 1
		vector_addr : 2
		vector_load : 3
		tmp_6 : 1
		output_addr_1 : 2
	State 5
		tmp_5 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_144     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_148     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    add   |      i_1_fu_159     |    0    |    0    |    7    |
|          |      i_2_fu_180     |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_153  |    0    |    0    |    3    |
|   icmp   |   exitcond1_fu_174  |    0    |    0    |    5    |
|          |     tmp_2_fu_186    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|   read   | nnz_read_read_fu_48 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_165     |    0    |    0    |    0    |
|   zext   |   i1_cast1_fu_170   |    0    |    0    |    0    |
|          |     tmp_3_fu_191    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     tmp_4_fu_198    |    0    |    0    |    0    |
|          |     tmp_6_fu_203    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   751   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   col_addr_reg_238  |   14   |
|      i1_reg_133     |   14   |
|     i_1_reg_216     |    7   |
|     i_2_reg_224     |   14   |
|      i_reg_122      |    7   |
|   nnz_read_reg_208  |   32   |
|output_addr_1_reg_258|    7   |
| output_load_reg_273 |   32   |
|   row_addr_reg_243  |   14   |
|    tmp_2_reg_229    |    1   |
|    tmp_5_reg_268    |   32   |
|    tmp_7_reg_278    |   32   |
|   val_addr_reg_233  |   14   |
|   val_load_reg_248  |   32   |
| vector_addr_reg_253 |    7   |
| vector_load_reg_263 |   32   |
+---------------------+--------+
|        Total        |   291  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_61 |  p0  |   2  |   7  |   14   ||    7    |
|  grp_access_fu_61 |  p1  |   2  |  32  |   64   ||    32   |
|  grp_access_fu_74 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_86 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_98 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_110 |  p0  |   2  |   7  |   14   ||    7    |
|     grp_fu_148    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  10.997 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   751  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   120  |
|  Register |    -   |    -   |   291  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   639  |   871  |
+-----------+--------+--------+--------+--------+
