TimeQuest Timing Analyzer report for Control_Unit
Sun Dec 13 23:46:37 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'current_state.S_FETCH_0'
 13. Slow 1200mV 85C Model Setup: 'Clock'
 14. Slow 1200mV 85C Model Hold: 'current_state.S_FETCH_0'
 15. Slow 1200mV 85C Model Hold: 'Clock'
 16. Slow 1200mV 85C Model Recovery: 'current_state.S_DECODE_3'
 17. Slow 1200mV 85C Model Removal: 'current_state.S_DECODE_3'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.S_FETCH_0'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.S_DECODE_3'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'current_state.S_FETCH_0'
 33. Slow 1200mV 0C Model Setup: 'Clock'
 34. Slow 1200mV 0C Model Hold: 'current_state.S_FETCH_0'
 35. Slow 1200mV 0C Model Hold: 'Clock'
 36. Slow 1200mV 0C Model Recovery: 'current_state.S_DECODE_3'
 37. Slow 1200mV 0C Model Removal: 'current_state.S_DECODE_3'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.S_FETCH_0'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.S_DECODE_3'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'Clock'
 52. Fast 1200mV 0C Model Setup: 'current_state.S_FETCH_0'
 53. Fast 1200mV 0C Model Hold: 'current_state.S_FETCH_0'
 54. Fast 1200mV 0C Model Hold: 'Clock'
 55. Fast 1200mV 0C Model Recovery: 'current_state.S_DECODE_3'
 56. Fast 1200mV 0C Model Removal: 'current_state.S_DECODE_3'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.S_FETCH_0'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.S_DECODE_3'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Slow Corner Signal Integrity Metrics
 73. Fast Corner Signal Integrity Metrics
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Control_Unit                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                    ;
; current_state.S_DECODE_3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.S_DECODE_3 } ;
; current_state.S_FETCH_0  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.S_FETCH_0 }  ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; current_state.S_FETCH_0 ; -0.365 ; -0.720        ;
; Clock                   ; 0.082  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; current_state.S_FETCH_0 ; 0.158 ; 0.000         ;
; Clock                   ; 0.447 ; 0.000         ;
+-------------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; current_state.S_DECODE_3 ; -3.360 ; -3.360        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary            ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; current_state.S_DECODE_3 ; 0.395 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; Clock                    ; -3.000 ; -7.000        ;
; current_state.S_FETCH_0  ; 0.382  ; 0.000         ;
; current_state.S_DECODE_3 ; 0.416  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_state.S_FETCH_0'                                                                                 ;
+--------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node           ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; -0.365 ; current_state.S_FETCH_1 ; Bus2_Sel[0]$latch ; Clock        ; current_state.S_FETCH_0 ; 1.000        ; 0.174      ; 0.665      ;
; -0.355 ; current_state.S_FETCH_1 ; PC_Inc$latch      ; Clock        ; current_state.S_FETCH_0 ; 1.000        ; 0.177      ; 0.646      ;
+--------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                         ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                 ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.082 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; Clock       ; 0.500        ; 1.783      ; 2.196      ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_state.S_FETCH_0'                                                                                 ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; 0.158 ; current_state.S_FETCH_1 ; Bus2_Sel[0]$latch ; Clock        ; current_state.S_FETCH_0 ; 0.000        ; 0.374      ; 0.562      ;
; 0.166 ; current_state.S_FETCH_1 ; PC_Inc$latch      ; Clock        ; current_state.S_FETCH_0 ; 0.000        ; 0.377      ; 0.573      ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                          ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                 ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.447 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; Clock       ; -0.500       ; 1.889      ; 2.013      ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'current_state.S_DECODE_3'                                                                                                ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock            ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; -3.360 ; current_state.S_FETCH_2 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; 0.500        ; -1.889     ; 1.077      ;
; -3.355 ; current_state.S_FETCH_1 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; 0.500        ; -1.991     ; 0.970      ;
; -0.822 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0.500        ; 0.536      ; 1.173      ;
; -0.372 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 1.000        ; 0.536      ; 1.223      ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'current_state.S_DECODE_3'                                                                                                ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock            ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; 0.395 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0.000        ; 0.558      ; 1.162      ;
; 0.858 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; -0.500       ; 0.558      ; 1.125      ;
; 3.202 ; current_state.S_FETCH_2 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; -0.500       ; -1.783     ; 0.939      ;
; 3.213 ; current_state.S_FETCH_1 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; -0.500       ; -1.881     ; 0.852      ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock ; Rise       ; Clock                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~input|o                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_DECODE_3|clk ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_0|clk  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_2|clk  ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~inputclkctrl|inclk[0]  ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~inputclkctrl|outclk    ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_1|clk  ;
; 0.394  ; 0.610        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~input|i                ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_1|clk  ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~inputclkctrl|inclk[0]  ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~inputclkctrl|outclk    ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_DECODE_3|clk ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_0|clk  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_2|clk  ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.S_FETCH_0'                                                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch|datac    ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch|datac         ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch          ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch               ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|inclk[0] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|outclk   ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|datac           ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; current_state.S_FETCH_0|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; current_state.S_FETCH_0|q  ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|combout         ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|datac           ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|inclk[0] ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|outclk   ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch               ;
; 0.606 ; 0.606        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch          ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch|datac    ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch|datac         ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.S_DECODE_3'                                                             ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Rise       ; next_state.S_FETCH_0_930|datac ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Fall       ; next_state.S_FETCH_0_930       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Rise       ; current_state.S_DECODE_3|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Rise       ; current_state.S_DECODE_3|q     ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Fall       ; next_state.S_FETCH_0_930       ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Rise       ; next_state.S_FETCH_0_930|datac ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; 6.071 ; 6.572 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; 5.472 ; 5.895 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; 6.071 ; 6.572 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; 5.883 ; 6.354 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; 4.860 ; 5.260 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; 5.661 ; 6.119 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; 5.914 ; 6.332 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; 6.016 ; 6.373 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; 5.667 ; 6.084 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; -3.715 ; -4.116 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; -4.325 ; -4.738 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; -4.262 ; -4.684 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; -4.050 ; -4.436 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; -3.715 ; -4.116 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; -4.484 ; -4.888 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; -4.081 ; -4.498 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; -4.181 ; -4.560 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; -3.922 ; -4.334 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 5.510 ; 5.467 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 5.510 ; 5.467 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 5.500 ; 5.457 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 5.376 ; 5.315 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 5.373 ; 5.330 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 5.373 ; 5.330 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 5.363 ; 5.320 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 5.245 ; 5.184 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; current_state.S_FETCH_0 ; -0.309 ; -0.601        ;
; Clock                   ; 0.153  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; current_state.S_FETCH_0 ; 0.219 ; 0.000         ;
; Clock                   ; 0.430 ; 0.000         ;
+-------------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; current_state.S_DECODE_3 ; -3.031 ; -3.031        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary             ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; current_state.S_DECODE_3 ; 0.348 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; Clock                    ; -3.000 ; -7.000        ;
; current_state.S_FETCH_0  ; 0.420  ; 0.000         ;
; current_state.S_DECODE_3 ; 0.424  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_state.S_FETCH_0'                                                                                  ;
+--------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node           ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; -0.309 ; current_state.S_FETCH_1 ; Bus2_Sel[0]$latch ; Clock        ; current_state.S_FETCH_0 ; 1.000        ; 0.079      ; 0.597      ;
; -0.292 ; current_state.S_FETCH_1 ; PC_Inc$latch      ; Clock        ; current_state.S_FETCH_0 ; 1.000        ; 0.081      ; 0.576      ;
+--------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                          ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                 ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.153 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; Clock       ; 0.500        ; 1.661      ; 2.003      ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_state.S_FETCH_0'                                                                                  ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; 0.219 ; current_state.S_FETCH_1 ; Bus2_Sel[0]$latch ; Clock        ; current_state.S_FETCH_0 ; 0.000        ; 0.258      ; 0.507      ;
; 0.231 ; current_state.S_FETCH_1 ; PC_Inc$latch      ; Clock        ; current_state.S_FETCH_0 ; 0.000        ; 0.260      ; 0.521      ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                           ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                 ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.430 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; Clock       ; -0.500       ; 1.755      ; 1.849      ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'current_state.S_DECODE_3'                                                                                                 ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock            ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; -3.031 ; current_state.S_FETCH_1 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; 0.500        ; -1.862     ; 0.868      ;
; -3.024 ; current_state.S_FETCH_2 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; 0.500        ; -1.755     ; 0.968      ;
; -0.684 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0.500        ; 0.479      ; 1.052      ;
; -0.226 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 1.000        ; 0.479      ; 1.094      ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'current_state.S_DECODE_3'                                                                                                 ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock            ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; 0.348 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0.000        ; 0.499      ; 1.037      ;
; 0.822 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; -0.500       ; 0.499      ; 1.011      ;
; 2.989 ; current_state.S_FETCH_2 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; -0.500       ; -1.661     ; 0.848      ;
; 3.016 ; current_state.S_FETCH_1 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; -0.500       ; -1.764     ; 0.772      ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock ; Rise       ; Clock                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.313  ; 0.313        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_1|clk  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~input|o                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_DECODE_3|clk ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_0|clk  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_2|clk  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~inputclkctrl|inclk[0]  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~inputclkctrl|outclk    ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.446  ; 0.662        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~input|i                ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~inputclkctrl|inclk[0]  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~inputclkctrl|outclk    ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_DECODE_3|clk ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_0|clk  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_2|clk  ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~input|o                ;
; 0.686  ; 0.686        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_1|clk  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.S_FETCH_0'                                                          ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch|datac    ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch|datac         ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch          ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch               ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|datac           ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|inclk[0] ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|outclk   ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; current_state.S_FETCH_0|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; current_state.S_FETCH_0|q  ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|inclk[0] ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|outclk   ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|combout         ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|datac           ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch               ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch          ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch|datac    ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch|datac         ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.S_DECODE_3'                                                              ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Rise       ; next_state.S_FETCH_0_930|datac ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Fall       ; next_state.S_FETCH_0_930       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Rise       ; current_state.S_DECODE_3|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Rise       ; current_state.S_DECODE_3|q     ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Fall       ; next_state.S_FETCH_0_930       ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Rise       ; next_state.S_FETCH_0_930|datac ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; 5.406 ; 5.809 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; 4.870 ; 5.235 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; 5.406 ; 5.809 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; 5.223 ; 5.632 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; 4.313 ; 4.667 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; 5.062 ; 5.422 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; 5.273 ; 5.619 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; 5.358 ; 5.663 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; 5.045 ; 5.409 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; -3.299 ; -3.651 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; -3.866 ; -4.216 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; -3.806 ; -4.131 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; -3.596 ; -3.934 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; -3.299 ; -3.651 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; -4.022 ; -4.344 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; -3.651 ; -3.991 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; -3.733 ; -4.057 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; -3.496 ; -3.850 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 5.168 ; 5.109 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 5.168 ; 5.109 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 5.158 ; 5.099 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 5.045 ; 4.969 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 5.044 ; 4.985 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 5.044 ; 4.985 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 5.034 ; 4.975 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 4.926 ; 4.851 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; Clock                   ; 0.168 ; 0.000         ;
; current_state.S_FETCH_0 ; 0.195 ; 0.000         ;
+-------------------------+-------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; current_state.S_FETCH_0 ; 0.104 ; 0.000         ;
; Clock                   ; 0.431 ; 0.000         ;
+-------------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; current_state.S_DECODE_3 ; -1.723 ; -1.723        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary             ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; current_state.S_DECODE_3 ; 0.214 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; Clock                    ; -3.000 ; -7.168        ;
; current_state.S_FETCH_0  ; 0.390  ; 0.000         ;
; current_state.S_DECODE_3 ; 0.451  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                          ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                 ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.168 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; Clock       ; 0.500        ; 1.059      ; 1.378      ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_state.S_FETCH_0'                                                                                 ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; 0.195 ; current_state.S_FETCH_1 ; Bus2_Sel[0]$latch ; Clock        ; current_state.S_FETCH_0 ; 1.000        ; 0.052      ; 0.358      ;
; 0.201 ; current_state.S_FETCH_1 ; PC_Inc$latch      ; Clock        ; current_state.S_FETCH_0 ; 1.000        ; 0.053      ; 0.349      ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_state.S_FETCH_0'                                                                                  ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node           ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+
; 0.104 ; current_state.S_FETCH_1 ; PC_Inc$latch      ; Clock        ; current_state.S_FETCH_0 ; 0.000        ; 0.170      ; 0.304      ;
; 0.104 ; current_state.S_FETCH_1 ; Bus2_Sel[0]$latch ; Clock        ; current_state.S_FETCH_0 ; 0.000        ; 0.169      ; 0.303      ;
+-------+-------------------------+-------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                           ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                 ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.431 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; Clock       ; -0.500       ; 1.121      ; 1.156      ;
+-------+--------------------------+-------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'current_state.S_DECODE_3'                                                                                                 ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock            ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; -1.723 ; current_state.S_FETCH_1 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; 0.500        ; -1.193     ; 0.527      ;
; -1.707 ; current_state.S_FETCH_2 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; 0.500        ; -1.121     ; 0.583      ;
; -0.230 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0.500        ; 0.295      ; 0.637      ;
; 0.236  ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 1.000        ; 0.295      ; 0.671      ;
+--------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'current_state.S_DECODE_3'                                                                                                 ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock            ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+
; 0.214 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0.000        ; 0.307      ; 0.636      ;
; 0.684 ; current_state.S_FETCH_0 ; next_state.S_FETCH_0_930 ; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; -0.500       ; 0.307      ; 0.606      ;
; 2.042 ; current_state.S_FETCH_2 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; -0.500       ; -1.059     ; 0.503      ;
; 2.063 ; current_state.S_FETCH_1 ; next_state.S_FETCH_0_930 ; Clock                   ; current_state.S_DECODE_3 ; -0.500       ; -1.128     ; 0.455      ;
+-------+-------------------------+--------------------------+-------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock ; Rise       ; Clock                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.028  ; 0.212        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~input|o                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_DECODE_3|clk ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_0|clk  ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_2|clk  ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~inputclkctrl|inclk[0]  ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~inputclkctrl|outclk    ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; current_state.S_FETCH_1|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~input|i                ;
; 0.570  ; 0.786        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_1      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_DECODE_3     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_0      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_2      ;
; 0.790  ; 0.790        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_1|clk  ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~inputclkctrl|inclk[0]  ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~inputclkctrl|outclk    ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_DECODE_3|clk ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_0|clk  ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; current_state.S_FETCH_2|clk  ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.S_FETCH_0'                                                          ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch|datac    ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch|datac         ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch          ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch               ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|inclk[0] ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|outclk   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|combout         ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; current_state.S_FETCH_0|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_state.S_FETCH_0 ; Rise       ; current_state.S_FETCH_0|q  ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|datac           ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0|combout         ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|inclk[0] ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; WideNor0~0clkctrl|outclk   ;
; 0.599 ; 0.599        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch               ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch          ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; Bus2_Sel[0]$latch|datac    ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; current_state.S_FETCH_0 ; Rise       ; PC_Inc$latch|datac         ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.S_DECODE_3'                                                              ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Fall       ; next_state.S_FETCH_0_930       ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Rise       ; next_state.S_FETCH_0_930|datac ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Rise       ; current_state.S_DECODE_3|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Rise       ; current_state.S_DECODE_3|q     ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; current_state.S_DECODE_3 ; Rise       ; next_state.S_FETCH_0_930|datac ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; current_state.S_DECODE_3 ; Fall       ; next_state.S_FETCH_0_930       ;
+-------+--------------+----------------+------------------+--------------------------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; 3.431 ; 4.059 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; 3.115 ; 3.692 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; 3.431 ; 4.059 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; 3.322 ; 3.921 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; 2.767 ; 3.302 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; 3.223 ; 3.834 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; 3.356 ; 3.943 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; 3.406 ; 3.956 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; 3.239 ; 3.808 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; -2.125 ; -2.659 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; -2.429 ; -3.005 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; -2.394 ; -2.977 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; -2.274 ; -2.819 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; -2.125 ; -2.659 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; -2.519 ; -3.116 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; -2.298 ; -2.882 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; -2.349 ; -2.913 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; -2.246 ; -2.814 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 3.259 ; 3.282 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 3.259 ; 3.282 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 3.249 ; 3.272 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 3.166 ; 3.180 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 3.181 ; 3.203 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 3.181 ; 3.203 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 3.171 ; 3.193 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 3.092 ; 3.105 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+---------------------------+--------+-------+----------+---------+---------------------+
; Clock                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -0.365 ; 0.104 ; -3.360   ; 0.214   ; -3.000              ;
;  Clock                    ; 0.082  ; 0.430 ; N/A      ; N/A     ; -3.000              ;
;  current_state.S_DECODE_3 ; N/A    ; N/A   ; -3.360   ; 0.214   ; 0.416               ;
;  current_state.S_FETCH_0  ; -0.365 ; 0.104 ; N/A      ; N/A     ; 0.382               ;
; Design-wide TNS           ; -0.72  ; 0.0   ; -3.36    ; 0.0     ; -7.168              ;
;  Clock                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; -7.168              ;
;  current_state.S_DECODE_3 ; N/A    ; N/A   ; -3.360   ; 0.000   ; 0.000               ;
;  current_state.S_FETCH_0  ; -0.720 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; 6.071 ; 6.572 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; 5.472 ; 5.895 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; 6.071 ; 6.572 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; 5.883 ; 6.354 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; 4.860 ; 5.260 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; 5.661 ; 6.119 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; 5.914 ; 6.332 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; 6.016 ; 6.373 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; 5.667 ; 6.084 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; IR[*]     ; current_state.S_DECODE_3 ; -2.125 ; -2.659 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[0]    ; current_state.S_DECODE_3 ; -2.429 ; -3.005 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[1]    ; current_state.S_DECODE_3 ; -2.394 ; -2.977 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[2]    ; current_state.S_DECODE_3 ; -2.274 ; -2.819 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[3]    ; current_state.S_DECODE_3 ; -2.125 ; -2.659 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[4]    ; current_state.S_DECODE_3 ; -2.519 ; -3.116 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[5]    ; current_state.S_DECODE_3 ; -2.298 ; -2.882 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[6]    ; current_state.S_DECODE_3 ; -2.349 ; -2.913 ; Fall       ; current_state.S_DECODE_3 ;
;  IR[7]    ; current_state.S_DECODE_3 ; -2.246 ; -2.814 ; Fall       ; current_state.S_DECODE_3 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 5.510 ; 5.467 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 5.510 ; 5.467 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 5.500 ; 5.457 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 5.376 ; 5.315 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Bus2_Sel[*]  ; current_state.S_FETCH_0 ; 3.181 ; 3.203 ; Rise       ; current_state.S_FETCH_0 ;
;  Bus2_Sel[0] ; current_state.S_FETCH_0 ; 3.181 ; 3.203 ; Rise       ; current_state.S_FETCH_0 ;
; MAR_Load     ; current_state.S_FETCH_0 ; 3.171 ; 3.193 ; Rise       ; current_state.S_FETCH_0 ;
; PC_Inc       ; current_state.S_FETCH_0 ; 3.092 ; 3.105 ; Rise       ; current_state.S_FETCH_0 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_Sel[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_Sel[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_Sel[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bus1_Sel[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bus1_Sel[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bus2_Sel[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bus2_Sel[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Load       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAR_Load      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Load       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Inc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A_Load        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_Load        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CCR_Load      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; writen        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CCR_Result[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CCR_Result[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CCR_Result[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CCR_Result[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Sel[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_Sel[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_Sel[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Bus1_Sel[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Bus1_Sel[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Bus2_Sel[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Bus2_Sel[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Load       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; MAR_Load      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Load       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Inc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; A_Load        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B_Load        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; CCR_Load      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; writen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Sel[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_Sel[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_Sel[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Bus1_Sel[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Bus1_Sel[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Bus2_Sel[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Bus2_Sel[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Load       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; MAR_Load      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Load       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Inc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; A_Load        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B_Load        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; CCR_Load      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; writen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                ;
+--------------------------+-------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+-------------------------+----------+----------+----------+----------+
; current_state.S_DECODE_3 ; Clock                   ; 0        ; 1        ; 0        ; 0        ;
; Clock                    ; current_state.S_FETCH_0 ; 2        ; 0        ; 0        ; 0        ;
+--------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                 ;
+--------------------------+-------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+-------------------------+----------+----------+----------+----------+
; current_state.S_DECODE_3 ; Clock                   ; 0        ; 1        ; 0        ; 0        ;
; Clock                    ; current_state.S_FETCH_0 ; 2        ; 0        ; 0        ; 0        ;
+--------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+-------------------------+--------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+--------------------------+----------+----------+----------+----------+
; Clock                   ; current_state.S_DECODE_3 ; 0        ; 0        ; 2        ; 0        ;
; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+-------------------------+--------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+--------------------------+----------+----------+----------+----------+
; Clock                   ; current_state.S_DECODE_3 ; 0        ; 0        ; 2        ; 0        ;
; current_state.S_FETCH_0 ; current_state.S_DECODE_3 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Dec 13 23:46:34 2020
Info: Command: quartus_sta Control_Unit -c Control_Unit
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Control_Unit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name current_state.S_DECODE_3 current_state.S_DECODE_3
    Info (332105): create_clock -period 1.000 -name current_state.S_FETCH_0 current_state.S_FETCH_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.365              -0.720 current_state.S_FETCH_0 
    Info (332119):     0.082               0.000 Clock 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 current_state.S_FETCH_0 
    Info (332119):     0.447               0.000 Clock 
Info (332146): Worst-case recovery slack is -3.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.360              -3.360 current_state.S_DECODE_3 
Info (332146): Worst-case removal slack is 0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.395               0.000 current_state.S_DECODE_3 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 Clock 
    Info (332119):     0.382               0.000 current_state.S_FETCH_0 
    Info (332119):     0.416               0.000 current_state.S_DECODE_3 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332140): No fmax paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.309              -0.601 current_state.S_FETCH_0 
    Info (332119):     0.153               0.000 Clock 
Info (332146): Worst-case hold slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 current_state.S_FETCH_0 
    Info (332119):     0.430               0.000 Clock 
Info (332146): Worst-case recovery slack is -3.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.031              -3.031 current_state.S_DECODE_3 
Info (332146): Worst-case removal slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 current_state.S_DECODE_3 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 Clock 
    Info (332119):     0.420               0.000 current_state.S_FETCH_0 
    Info (332119):     0.424               0.000 current_state.S_DECODE_3 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 Clock 
    Info (332119):     0.195               0.000 current_state.S_FETCH_0 
Info (332146): Worst-case hold slack is 0.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.104               0.000 current_state.S_FETCH_0 
    Info (332119):     0.431               0.000 Clock 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.723              -1.723 current_state.S_DECODE_3 
Info (332146): Worst-case removal slack is 0.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.214               0.000 current_state.S_DECODE_3 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.168 Clock 
    Info (332119):     0.390               0.000 current_state.S_FETCH_0 
    Info (332119):     0.451               0.000 current_state.S_DECODE_3 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Sun Dec 13 23:46:37 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


