
stm32f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b6c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08007d3c  08007d3c  00008d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007db8  08007db8  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007db8  08007db8  00008db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dc0  08007dc0  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dc0  08007dc0  00008dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dc4  08007dc4  00008dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007dc8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  20000060  08007e28  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000854  08007e28  00009854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000268c8  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004691  00000000  00000000  0002f958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c48  00000000  00000000  00033ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015db  00000000  00000000  00035c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f6c6  00000000  00000000  00037213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002366a  00000000  00000000  000668d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00123f08  00000000  00000000  00089f43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ade4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ca4  00000000  00000000  001ade90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001b5b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007d24 	.word	0x08007d24

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08007d24 	.word	0x08007d24

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
	...

08000604 <PrintModelInfo>:
static void MX_USART6_UART_Init(void);
void StartDefaultTask(void const * argument);

/* USER CODE BEGIN PFP */
void PrintModelInfo(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b092      	sub	sp, #72	@ 0x48
 8000608:	af00      	add	r7, sp, #0
  char buf[64];
  int n = snprintf(buf, sizeof(buf),
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <PrintModelInfo+0x30>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	1d38      	adds	r0, r7, #4
 8000610:	4a09      	ldr	r2, [pc, #36]	@ (8000638 <PrintModelInfo+0x34>)
 8000612:	2140      	movs	r1, #64	@ 0x40
 8000614:	f006 ff80 	bl	8007518 <sniprintf>
 8000618:	6478      	str	r0, [r7, #68]	@ 0x44
                   "Model size: %u bytes\r\n", model_tflite_len);
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, n, HAL_MAX_DELAY);
 800061a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800061c:	b29a      	uxth	r2, r3
 800061e:	1d39      	adds	r1, r7, #4
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
 8000624:	4805      	ldr	r0, [pc, #20]	@ (800063c <PrintModelInfo+0x38>)
 8000626:	f004 fc69 	bl	8004efc <HAL_UART_Transmit>
}
 800062a:	bf00      	nop
 800062c:	3748      	adds	r7, #72	@ 0x48
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	08007d68 	.word	0x08007d68
 8000638:	08007d3c 	.word	0x08007d3c
 800063c:	20000164 	.word	0x20000164

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b094      	sub	sp, #80	@ 0x50
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	f107 0320 	add.w	r3, r7, #32
 800064a:	2230      	movs	r2, #48	@ 0x30
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f006 ff98 	bl	8007584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000664:	f003 f82c 	bl	80036c0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	4b2c      	ldr	r3, [pc, #176]	@ (800071c <SystemClock_Config+0xdc>)
 800066a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800066c:	4a2b      	ldr	r2, [pc, #172]	@ (800071c <SystemClock_Config+0xdc>)
 800066e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000672:	6413      	str	r3, [r2, #64]	@ 0x40
 8000674:	4b29      	ldr	r3, [pc, #164]	@ (800071c <SystemClock_Config+0xdc>)
 8000676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000680:	4b27      	ldr	r3, [pc, #156]	@ (8000720 <SystemClock_Config+0xe0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a26      	ldr	r2, [pc, #152]	@ (8000720 <SystemClock_Config+0xe0>)
 8000686:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b24      	ldr	r3, [pc, #144]	@ (8000720 <SystemClock_Config+0xe0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000698:	2309      	movs	r3, #9
 800069a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800069c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006a2:	2301      	movs	r3, #1
 80006a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a6:	2302      	movs	r3, #2
 80006a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006b0:	2319      	movs	r3, #25
 80006b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80006b4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80006b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ba:	2302      	movs	r3, #2
 80006bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006be:	2309      	movs	r3, #9
 80006c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	4618      	mov	r0, r3
 80006c8:	f003 f85a 	bl	8003780 <HAL_RCC_OscConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006d2:	f000 fa79 	bl	8000bc8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006d6:	f003 f803 	bl	80036e0 <HAL_PWREx_EnableOverDrive>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80006e0:	f000 fa72 	bl	8000bc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2106      	movs	r1, #6
 8000702:	4618      	mov	r0, r3
 8000704:	f003 fae0 	bl	8003cc8 <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800070e:	f000 fa5b 	bl	8000bc8 <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3750      	adds	r7, #80	@ 0x50
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800
 8000720:	40007000 	.word	0x40007000

08000724 <main>:
    Error_Handler();
  }
}

int main(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
  MPU_Config();
 800072a:	f000 fa0f 	bl	8000b4c <MPU_Config>
  HAL_Init();
 800072e:	f000 fcde 	bl	80010ee <HAL_Init>
  SystemClock_Config();
 8000732:	f7ff ff85 	bl	8000640 <SystemClock_Config>

  MX_GPIO_Init();
 8000736:	f000 f84b 	bl	80007d0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800073a:	f000 f819 	bl	8000770 <MX_USART1_UART_Init>

  const char *msg = "Minimal UART test\r\n";
 800073e:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <main+0x44>)
 8000740:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f7ff fd64 	bl	8000210 <strlen>
 8000748:	4603      	mov	r3, r0
 800074a:	b29a      	uxth	r2, r3
 800074c:	f04f 33ff 	mov.w	r3, #4294967295
 8000750:	6879      	ldr	r1, [r7, #4]
 8000752:	4806      	ldr	r0, [pc, #24]	@ (800076c <main+0x48>)
 8000754:	f004 fbd2 	bl	8004efc <HAL_UART_Transmit>

  PrintModelInfo();
 8000758:	f7ff ff54 	bl	8000604 <PrintModelInfo>

  while (1)
  {
    HAL_Delay(1000);
 800075c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000760:	f000 fcf2 	bl	8001148 <HAL_Delay>
 8000764:	e7fa      	b.n	800075c <main+0x38>
 8000766:	bf00      	nop
 8000768:	08007d54 	.word	0x08007d54
 800076c:	20000164 	.word	0x20000164

08000770 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000774:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 8000776:	4a15      	ldr	r2, [pc, #84]	@ (80007cc <MX_USART1_UART_Init+0x5c>)
 8000778:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800077a:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 800077c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000780:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000782:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000788:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000794:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 8000796:	220c      	movs	r2, #12
 8000798:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079a:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_USART1_UART_Init+0x58>)
 80007b4:	f004 fb54 	bl	8004e60 <HAL_UART_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007be:	f000 fa03 	bl	8000bc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000164 	.word	0x20000164
 80007cc:	40011000 	.word	0x40011000

080007d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b090      	sub	sp, #64	@ 0x40
 80007d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007e6:	4bb0      	ldr	r3, [pc, #704]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4aaf      	ldr	r2, [pc, #700]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80007ec:	f043 0310 	orr.w	r3, r3, #16
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4bad      	ldr	r3, [pc, #692]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0310 	and.w	r3, r3, #16
 80007fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80007fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007fe:	4baa      	ldr	r3, [pc, #680]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4aa9      	ldr	r2, [pc, #676]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4ba7      	ldr	r3, [pc, #668]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000812:	627b      	str	r3, [r7, #36]	@ 0x24
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	4ba4      	ldr	r3, [pc, #656]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4aa3      	ldr	r2, [pc, #652]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4ba1      	ldr	r3, [pc, #644]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	4b9e      	ldr	r3, [pc, #632]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	4a9d      	ldr	r2, [pc, #628]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000834:	f043 0308 	orr.w	r3, r3, #8
 8000838:	6313      	str	r3, [r2, #48]	@ 0x30
 800083a:	4b9b      	ldr	r3, [pc, #620]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	61fb      	str	r3, [r7, #28]
 8000844:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000846:	4b98      	ldr	r3, [pc, #608]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a97      	ldr	r2, [pc, #604]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b95      	ldr	r3, [pc, #596]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	61bb      	str	r3, [r7, #24]
 800085c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b92      	ldr	r3, [pc, #584]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a91      	ldr	r2, [pc, #580]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b8f      	ldr	r3, [pc, #572]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000876:	4b8c      	ldr	r3, [pc, #560]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a8b      	ldr	r2, [pc, #556]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800087c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b89      	ldr	r3, [pc, #548]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800088e:	4b86      	ldr	r3, [pc, #536]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a85      	ldr	r2, [pc, #532]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 8000894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b83      	ldr	r3, [pc, #524]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80008a6:	4b80      	ldr	r3, [pc, #512]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	4a7f      	ldr	r2, [pc, #508]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b2:	4b7d      	ldr	r3, [pc, #500]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008be:	4b7a      	ldr	r3, [pc, #488]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a79      	ldr	r2, [pc, #484]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008c4:	f043 0320 	orr.w	r3, r3, #32
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b77      	ldr	r3, [pc, #476]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0320 	and.w	r3, r3, #32
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d6:	4b74      	ldr	r3, [pc, #464]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a73      	ldr	r2, [pc, #460]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e2:	4b71      	ldr	r3, [pc, #452]	@ (8000aa8 <MX_GPIO_Init+0x2d8>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ea:	603b      	str	r3, [r7, #0]
 80008ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008ee:	2201      	movs	r2, #1
 80008f0:	2120      	movs	r1, #32
 80008f2:	486e      	ldr	r0, [pc, #440]	@ (8000aac <MX_GPIO_Init+0x2dc>)
 80008f4:	f001 f862 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	210c      	movs	r1, #12
 80008fc:	486c      	ldr	r0, [pc, #432]	@ (8000ab0 <MX_GPIO_Init+0x2e0>)
 80008fe:	f001 f85d 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8000902:	2201      	movs	r2, #1
 8000904:	2108      	movs	r1, #8
 8000906:	486b      	ldr	r0, [pc, #428]	@ (8000ab4 <MX_GPIO_Init+0x2e4>)
 8000908:	f001 f858 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000912:	4867      	ldr	r0, [pc, #412]	@ (8000ab0 <MX_GPIO_Init+0x2e0>)
 8000914:	f001 f852 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800091e:	4866      	ldr	r0, [pc, #408]	@ (8000ab8 <MX_GPIO_Init+0x2e8>)
 8000920:	f001 f84c 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	21c8      	movs	r1, #200	@ 0xc8
 8000928:	4864      	ldr	r0, [pc, #400]	@ (8000abc <MX_GPIO_Init+0x2ec>)
 800092a:	f001 f847 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800092e:	2308      	movs	r3, #8
 8000930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000932:	2300      	movs	r3, #0
 8000934:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800093e:	4619      	mov	r1, r3
 8000940:	485f      	ldr	r0, [pc, #380]	@ (8000ac0 <MX_GPIO_Init+0x2f0>)
 8000942:	f000 fe8f 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000946:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800094a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094c:	2302      	movs	r3, #2
 800094e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000954:	2303      	movs	r3, #3
 8000956:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000958:	230a      	movs	r3, #10
 800095a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000960:	4619      	mov	r1, r3
 8000962:	4858      	ldr	r0, [pc, #352]	@ (8000ac4 <MX_GPIO_Init+0x2f4>)
 8000964:	f000 fe7e 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000968:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096e:	2300      	movs	r3, #0
 8000970:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000976:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800097a:	4619      	mov	r1, r3
 800097c:	4852      	ldr	r0, [pc, #328]	@ (8000ac8 <MX_GPIO_Init+0x2f8>)
 800097e:	f000 fe71 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000982:	2340      	movs	r3, #64	@ 0x40
 8000984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000986:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800098a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000994:	4619      	mov	r1, r3
 8000996:	4845      	ldr	r0, [pc, #276]	@ (8000aac <MX_GPIO_Init+0x2dc>)
 8000998:	f000 fe64 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800099c:	2320      	movs	r3, #32
 800099e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	2301      	movs	r3, #1
 80009a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009b0:	4619      	mov	r1, r3
 80009b2:	483e      	ldr	r0, [pc, #248]	@ (8000aac <MX_GPIO_Init+0x2dc>)
 80009b4:	f000 fe56 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 80009b8:	f241 030c 	movw	r3, #4108	@ 0x100c
 80009bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009be:	2301      	movs	r3, #1
 80009c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80009ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009ce:	4619      	mov	r1, r3
 80009d0:	4837      	ldr	r0, [pc, #220]	@ (8000ab0 <MX_GPIO_Init+0x2e0>)
 80009d2:	f000 fe47 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80009d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009dc:	2300      	movs	r3, #0
 80009de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009e8:	4619      	mov	r1, r3
 80009ea:	4838      	ldr	r0, [pc, #224]	@ (8000acc <MX_GPIO_Init+0x2fc>)
 80009ec:	f000 fe3a 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80009f0:	2308      	movs	r3, #8
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f4:	2301      	movs	r3, #1
 80009f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fc:	2300      	movs	r3, #0
 80009fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000a00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a04:	4619      	mov	r1, r3
 8000a06:	482b      	ldr	r0, [pc, #172]	@ (8000ab4 <MX_GPIO_Init+0x2e4>)
 8000a08:	f000 fe2c 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a0c:	2310      	movs	r3, #16
 8000a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a10:	2300      	movs	r3, #0
 8000a12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4823      	ldr	r0, [pc, #140]	@ (8000aac <MX_GPIO_Init+0x2dc>)
 8000a20:	f000 fe20 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000a24:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a36:	4619      	mov	r1, r3
 8000a38:	481f      	ldr	r0, [pc, #124]	@ (8000ab8 <MX_GPIO_Init+0x2e8>)
 8000a3a:	f000 fe13 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000a3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	2301      	movs	r3, #1
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a54:	4619      	mov	r1, r3
 8000a56:	4818      	ldr	r0, [pc, #96]	@ (8000ab8 <MX_GPIO_Init+0x2e8>)
 8000a58:	f000 fe04 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000a5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a62:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000a6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a70:	4619      	mov	r1, r3
 8000a72:	480f      	ldr	r0, [pc, #60]	@ (8000ab0 <MX_GPIO_Init+0x2e0>)
 8000a74:	f000 fdf6 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000a78:	2310      	movs	r3, #16
 8000a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a84:	2303      	movs	r3, #3
 8000a86:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000a88:	230a      	movs	r3, #10
 8000a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a90:	4619      	mov	r1, r3
 8000a92:	4809      	ldr	r0, [pc, #36]	@ (8000ab8 <MX_GPIO_Init+0x2e8>)
 8000a94:	f000 fde6 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000a98:	23c8      	movs	r3, #200	@ 0xc8
 8000a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000aa4:	e014      	b.n	8000ad0 <MX_GPIO_Init+0x300>
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020c00 	.word	0x40020c00
 8000ab0:	40022000 	.word	0x40022000
 8000ab4:	40022800 	.word	0x40022800
 8000ab8:	40021c00 	.word	0x40021c00
 8000abc:	40021800 	.word	0x40021800
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	40020400 	.word	0x40020400
 8000ac8:	40022400 	.word	0x40022400
 8000acc:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ad4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4819      	ldr	r0, [pc, #100]	@ (8000b40 <MX_GPIO_Init+0x370>)
 8000adc:	f000 fdc2 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000ae0:	2305      	movs	r3, #5
 8000ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aec:	2303      	movs	r3, #3
 8000aee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000af0:	230a      	movs	r3, #10
 8000af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000af8:	4619      	mov	r1, r3
 8000afa:	4812      	ldr	r0, [pc, #72]	@ (8000b44 <MX_GPIO_Init+0x374>)
 8000afc:	f000 fdb2 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000b00:	2304      	movs	r3, #4
 8000b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b10:	4619      	mov	r1, r3
 8000b12:	480b      	ldr	r0, [pc, #44]	@ (8000b40 <MX_GPIO_Init+0x370>)
 8000b14:	f000 fda6 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000b18:	2328      	movs	r3, #40	@ 0x28
 8000b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b24:	2303      	movs	r3, #3
 8000b26:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000b28:	230a      	movs	r3, #10
 8000b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b30:	4619      	mov	r1, r3
 8000b32:	4805      	ldr	r0, [pc, #20]	@ (8000b48 <MX_GPIO_Init+0x378>)
 8000b34:	f000 fd96 	bl	8001664 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b38:	bf00      	nop
 8000b3a:	3740      	adds	r7, #64	@ 0x40
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40021800 	.word	0x40021800
 8000b44:	40020800 	.word	0x40020800
 8000b48:	40020000 	.word	0x40020000

08000b4c <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b52:	463b      	mov	r3, r7
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b5e:	f000 fbf9 	bl	8001354 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b62:	2301      	movs	r3, #1
 8000b64:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b66:	2300      	movs	r3, #0
 8000b68:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b6e:	231f      	movs	r3, #31
 8000b70:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b72:	2387      	movs	r3, #135	@ 0x87
 8000b74:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b82:	2301      	movs	r3, #1
 8000b84:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b86:	2300      	movs	r3, #0
 8000b88:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4618      	mov	r0, r3
 8000b92:	f000 fc17 	bl	80013c4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b96:	2004      	movs	r0, #4
 8000b98:	f000 fbf4 	bl	8001384 <HAL_MPU_Enable>

}
 8000b9c:	bf00      	nop
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a04      	ldr	r2, [pc, #16]	@ (8000bc4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d101      	bne.n	8000bba <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bb6:	f000 faa7 	bl	8001108 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40001000 	.word	0x40001000

08000bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bcc:	b672      	cpsid	i
}
 8000bce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <Error_Handler+0x8>

08000bd4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000bda:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <HAL_MspInit+0x4c>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bde:	4a10      	ldr	r2, [pc, #64]	@ (8000c20 <HAL_MspInit+0x4c>)
 8000be0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000be6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c20 <HAL_MspInit+0x4c>)
 8000be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c20 <HAL_MspInit+0x4c>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c20 <HAL_MspInit+0x4c>)
 8000bf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bfe:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_MspInit+0x4c>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c06:	603b      	str	r3, [r7, #0]
 8000c08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	210f      	movs	r1, #15
 8000c0e:	f06f 0001 	mvn.w	r0, #1
 8000c12:	f000 fb75 	bl	8001300 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c16:	bf00      	nop
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023800 	.word	0x40023800

08000c24 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	@ 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a2e      	ldr	r2, [pc, #184]	@ (8000cec <HAL_TIM_Base_MspInit+0xc8>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d10c      	bne.n	8000c50 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c36:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c3a:	4a2d      	ldr	r2, [pc, #180]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c42:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	61fb      	str	r3, [r7, #28]
 8000c4c:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8000c4e:	e046      	b.n	8000cde <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c58:	d10c      	bne.n	8000c74 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c5a:	4b25      	ldr	r3, [pc, #148]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5e:	4a24      	ldr	r2, [pc, #144]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c66:	4b22      	ldr	r3, [pc, #136]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	61bb      	str	r3, [r7, #24]
 8000c70:	69bb      	ldr	r3, [r7, #24]
}
 8000c72:	e034      	b.n	8000cde <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf4 <HAL_TIM_Base_MspInit+0xd0>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d10c      	bne.n	8000c98 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c82:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c8a:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	697b      	ldr	r3, [r7, #20]
}
 8000c96:	e022      	b.n	8000cde <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a16      	ldr	r2, [pc, #88]	@ (8000cf8 <HAL_TIM_Base_MspInit+0xd4>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d10c      	bne.n	8000cbc <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000ca2:	4b13      	ldr	r3, [pc, #76]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	4a12      	ldr	r2, [pc, #72]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000ca8:	f043 0308 	orr.w	r3, r3, #8
 8000cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb2:	f003 0308 	and.w	r3, r3, #8
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]
}
 8000cba:	e010      	b.n	8000cde <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0e      	ldr	r2, [pc, #56]	@ (8000cfc <HAL_TIM_Base_MspInit+0xd8>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d10b      	bne.n	8000cde <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cca:	4a09      	ldr	r2, [pc, #36]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000ccc:	f043 0302 	orr.w	r3, r3, #2
 8000cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cd2:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <HAL_TIM_Base_MspInit+0xcc>)
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
}
 8000cde:	bf00      	nop
 8000ce0:	3724      	adds	r7, #36	@ 0x24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40000400 	.word	0x40000400
 8000cf8:	40000c00 	.word	0x40000c00
 8000cfc:	40010400 	.word	0x40010400

08000d00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b0ae      	sub	sp, #184	@ 0xb8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d18:	f107 0320 	add.w	r3, r7, #32
 8000d1c:	2284      	movs	r2, #132	@ 0x84
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f006 fc2f 	bl	8007584 <memset>
  if(huart->Instance==USART1)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a53      	ldr	r2, [pc, #332]	@ (8000e78 <HAL_UART_MspInit+0x178>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d15d      	bne.n	8000dec <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d30:	2340      	movs	r3, #64	@ 0x40
 8000d32:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d34:	2300      	movs	r3, #0
 8000d36:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d38:	f107 0320 	add.w	r3, r7, #32
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f003 f9db 	bl	80040f8 <HAL_RCCEx_PeriphCLKConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d48:	f7ff ff3e 	bl	8000bc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d4c:	4b4b      	ldr	r3, [pc, #300]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d50:	4a4a      	ldr	r2, [pc, #296]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d52:	f043 0310 	orr.w	r3, r3, #16
 8000d56:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d58:	4b48      	ldr	r3, [pc, #288]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5c:	f003 0310 	and.w	r3, r3, #16
 8000d60:	61fb      	str	r3, [r7, #28]
 8000d62:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d64:	4b45      	ldr	r3, [pc, #276]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d68:	4a44      	ldr	r2, [pc, #272]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d6a:	f043 0302 	orr.w	r3, r3, #2
 8000d6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d70:	4b42      	ldr	r3, [pc, #264]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d74:	f003 0302 	and.w	r3, r3, #2
 8000d78:	61bb      	str	r3, [r7, #24]
 8000d7a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7c:	4b3f      	ldr	r3, [pc, #252]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d80:	4a3e      	ldr	r2, [pc, #248]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d88:	4b3c      	ldr	r3, [pc, #240]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000d94:	2380      	movs	r3, #128	@ 0x80
 8000d96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dac:	2307      	movs	r3, #7
 8000dae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000db6:	4619      	mov	r1, r3
 8000db8:	4831      	ldr	r0, [pc, #196]	@ (8000e80 <HAL_UART_MspInit+0x180>)
 8000dba:	f000 fc53 	bl	8001664 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000dbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dd8:	2307      	movs	r3, #7
 8000dda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000de2:	4619      	mov	r1, r3
 8000de4:	4827      	ldr	r0, [pc, #156]	@ (8000e84 <HAL_UART_MspInit+0x184>)
 8000de6:	f000 fc3d 	bl	8001664 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8000dea:	e040      	b.n	8000e6e <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a25      	ldr	r2, [pc, #148]	@ (8000e88 <HAL_UART_MspInit+0x188>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d13b      	bne.n	8000e6e <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000df6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dfa:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e00:	f107 0320 	add.w	r3, r7, #32
 8000e04:	4618      	mov	r0, r3
 8000e06:	f003 f977 	bl	80040f8 <HAL_RCCEx_PeriphCLKConfig>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8000e10:	f7ff feda 	bl	8000bc8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000e14:	4b19      	ldr	r3, [pc, #100]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e18:	4a18      	ldr	r2, [pc, #96]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000e1a:	f043 0320 	orr.w	r3, r3, #32
 8000e1e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e20:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e24:	f003 0320 	and.w	r3, r3, #32
 8000e28:	613b      	str	r3, [r7, #16]
 8000e2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2c:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e30:	4a12      	ldr	r2, [pc, #72]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000e32:	f043 0304 	orr.w	r3, r3, #4
 8000e36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e38:	4b10      	ldr	r3, [pc, #64]	@ (8000e7c <HAL_UART_MspInit+0x17c>)
 8000e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000e44:	23c0      	movs	r3, #192	@ 0xc0
 8000e46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e56:	2303      	movs	r3, #3
 8000e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000e5c:	2308      	movs	r3, #8
 8000e5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e62:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e66:	4619      	mov	r1, r3
 8000e68:	4808      	ldr	r0, [pc, #32]	@ (8000e8c <HAL_UART_MspInit+0x18c>)
 8000e6a:	f000 fbfb 	bl	8001664 <HAL_GPIO_Init>
}
 8000e6e:	bf00      	nop
 8000e70:	37b8      	adds	r7, #184	@ 0xb8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40011000 	.word	0x40011000
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	40020400 	.word	0x40020400
 8000e84:	40020000 	.word	0x40020000
 8000e88:	40011400 	.word	0x40011400
 8000e8c:	40020800 	.word	0x40020800

08000e90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08e      	sub	sp, #56	@ 0x38
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ea0:	4b33      	ldr	r3, [pc, #204]	@ (8000f70 <HAL_InitTick+0xe0>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea4:	4a32      	ldr	r2, [pc, #200]	@ (8000f70 <HAL_InitTick+0xe0>)
 8000ea6:	f043 0310 	orr.w	r3, r3, #16
 8000eaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eac:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <HAL_InitTick+0xe0>)
 8000eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb0:	f003 0310 	and.w	r3, r3, #16
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000eb8:	f107 0210 	add.w	r2, r7, #16
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f003 f8e6 	bl	8004094 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ec8:	6a3b      	ldr	r3, [r7, #32]
 8000eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d103      	bne.n	8000eda <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ed2:	f003 f8b7 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 8000ed6:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ed8:	e004      	b.n	8000ee4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000eda:	f003 f8b3 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ee6:	4a23      	ldr	r2, [pc, #140]	@ (8000f74 <HAL_InitTick+0xe4>)
 8000ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8000eec:	0c9b      	lsrs	r3, r3, #18
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ef2:	4b21      	ldr	r3, [pc, #132]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000ef4:	4a21      	ldr	r2, [pc, #132]	@ (8000f7c <HAL_InitTick+0xec>)
 8000ef6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000efa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000efe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000f00:	4a1d      	ldr	r2, [pc, #116]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f04:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f06:	4b1c      	ldr	r3, [pc, #112]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f12:	4b19      	ldr	r3, [pc, #100]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000f18:	4817      	ldr	r0, [pc, #92]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000f1a:	f003 fcdd 	bl	80048d8 <HAL_TIM_Base_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000f24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d11b      	bne.n	8000f64 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000f2c:	4812      	ldr	r0, [pc, #72]	@ (8000f78 <HAL_InitTick+0xe8>)
 8000f2e:	f003 fd2b 	bl	8004988 <HAL_TIM_Base_Start_IT>
 8000f32:	4603      	mov	r3, r0
 8000f34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000f38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d111      	bne.n	8000f64 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f40:	2036      	movs	r0, #54	@ 0x36
 8000f42:	f000 f9f9 	bl	8001338 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b0f      	cmp	r3, #15
 8000f4a:	d808      	bhi.n	8000f5e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	2036      	movs	r0, #54	@ 0x36
 8000f52:	f000 f9d5 	bl	8001300 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f56:	4a0a      	ldr	r2, [pc, #40]	@ (8000f80 <HAL_InitTick+0xf0>)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	e002      	b.n	8000f64 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f64:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3738      	adds	r7, #56	@ 0x38
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40023800 	.word	0x40023800
 8000f74:	431bde83 	.word	0x431bde83
 8000f78:	200001ec 	.word	0x200001ec
 8000f7c:	40001000 	.word	0x40001000
 8000f80:	20000004 	.word	0x20000004

08000f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <NMI_Handler+0x4>

08000f8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <HardFault_Handler+0x4>

08000f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <MemManage_Handler+0x4>

08000f9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <BusFault_Handler+0x4>

08000fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <UsageFault_Handler+0x4>

08000fac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
	...

08000fbc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000fc0:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <TIM6_DAC_IRQHandler+0x10>)
 8000fc2:	f003 fd59 	bl	8004a78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	200001ec 	.word	0x200001ec

08000fd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <OTG_FS_IRQHandler+0x10>)
 8000fd6:	f000 fd0a 	bl	80019ee <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	2000032c 	.word	0x2000032c

08000fe4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8000fe8:	4802      	ldr	r0, [pc, #8]	@ (8000ff4 <LTDC_IRQHandler+0x10>)
 8000fea:	f002 faa7 	bl	800353c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200000bc 	.word	0x200000bc

08000ff8 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <DMA2D_IRQHandler+0x10>)
 8000ffe:	f000 fa21 	bl	8001444 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	2000007c 	.word	0x2000007c

0800100c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001014:	4a14      	ldr	r2, [pc, #80]	@ (8001068 <_sbrk+0x5c>)
 8001016:	4b15      	ldr	r3, [pc, #84]	@ (800106c <_sbrk+0x60>)
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001020:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <_sbrk+0x64>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <_sbrk+0x64>)
 800102a:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <_sbrk+0x68>)
 800102c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <_sbrk+0x64>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	429a      	cmp	r2, r3
 800103a:	d207      	bcs.n	800104c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800103c:	f006 faba 	bl	80075b4 <__errno>
 8001040:	4603      	mov	r3, r0
 8001042:	220c      	movs	r2, #12
 8001044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	e009      	b.n	8001060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001052:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <_sbrk+0x64>)
 800105c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105e:	68fb      	ldr	r3, [r7, #12]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20050000 	.word	0x20050000
 800106c:	00000400 	.word	0x00000400
 8001070:	20000238 	.word	0x20000238
 8001074:	20000858 	.word	0x20000858

08001078 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800107c:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <SystemInit+0x20>)
 800107e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001082:	4a05      	ldr	r2, [pc, #20]	@ (8001098 <SystemInit+0x20>)
 8001084:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001088:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	e000ed00 	.word	0xe000ed00

0800109c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800109c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010a0:	f7ff ffea 	bl	8001078 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010a4:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010a6:	490d      	ldr	r1, [pc, #52]	@ (80010dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010a8:	4a0d      	ldr	r2, [pc, #52]	@ (80010e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010ac:	e002      	b.n	80010b4 <LoopCopyDataInit>

080010ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010b2:	3304      	adds	r3, #4

080010b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b8:	d3f9      	bcc.n	80010ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ba:	4a0a      	ldr	r2, [pc, #40]	@ (80010e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010bc:	4c0a      	ldr	r4, [pc, #40]	@ (80010e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010c0:	e001      	b.n	80010c6 <LoopFillZerobss>

080010c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c4:	3204      	adds	r2, #4

080010c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c8:	d3fb      	bcc.n	80010c2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80010ca:	f006 fa79 	bl	80075c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ce:	f7ff fb29 	bl	8000724 <main>
  bx  lr    
 80010d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010d4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80010d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010dc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80010e0:	08007dc8 	.word	0x08007dc8
  ldr r2, =_sbss
 80010e4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80010e8:	20000854 	.word	0x20000854

080010ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010ec:	e7fe      	b.n	80010ec <ADC_IRQHandler>

080010ee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010f2:	2003      	movs	r0, #3
 80010f4:	f000 f8f9 	bl	80012ea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff fec9 	bl	8000e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010fe:	f7ff fd69 	bl	8000bd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	bd80      	pop	{r7, pc}

08001108 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <HAL_IncTick+0x20>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_IncTick+0x24>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4413      	add	r3, r2
 8001118:	4a04      	ldr	r2, [pc, #16]	@ (800112c <HAL_IncTick+0x24>)
 800111a:	6013      	str	r3, [r2, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	20000008 	.word	0x20000008
 800112c:	2000023c 	.word	0x2000023c

08001130 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return uwTick;
 8001134:	4b03      	ldr	r3, [pc, #12]	@ (8001144 <HAL_GetTick+0x14>)
 8001136:	681b      	ldr	r3, [r3, #0]
}
 8001138:	4618      	mov	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	2000023c 	.word	0x2000023c

08001148 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001150:	f7ff ffee 	bl	8001130 <HAL_GetTick>
 8001154:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001160:	d005      	beq.n	800116e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <HAL_Delay+0x44>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	461a      	mov	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800116e:	bf00      	nop
 8001170:	f7ff ffde 	bl	8001130 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	429a      	cmp	r2, r3
 800117e:	d8f7      	bhi.n	8001170 <HAL_Delay+0x28>
  {
  }
}
 8001180:	bf00      	nop
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000008 	.word	0x20000008

08001190 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a0:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <__NVIC_SetPriorityGrouping+0x40>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011ac:	4013      	ands	r3, r2
 80011ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <__NVIC_SetPriorityGrouping+0x44>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011be:	4a04      	ldr	r2, [pc, #16]	@ (80011d0 <__NVIC_SetPriorityGrouping+0x40>)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	60d3      	str	r3, [r2, #12]
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00
 80011d4:	05fa0000 	.word	0x05fa0000

080011d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011dc:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <__NVIC_GetPriorityGrouping+0x18>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	f003 0307 	and.w	r3, r3, #7
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	2b00      	cmp	r3, #0
 8001204:	db0b      	blt.n	800121e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	f003 021f 	and.w	r2, r3, #31
 800120c:	4907      	ldr	r1, [pc, #28]	@ (800122c <__NVIC_EnableIRQ+0x38>)
 800120e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001212:	095b      	lsrs	r3, r3, #5
 8001214:	2001      	movs	r0, #1
 8001216:	fa00 f202 	lsl.w	r2, r0, r2
 800121a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e100 	.word	0xe000e100

08001230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800123c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	db0a      	blt.n	800125a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	490c      	ldr	r1, [pc, #48]	@ (800127c <__NVIC_SetPriority+0x4c>)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	0112      	lsls	r2, r2, #4
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	440b      	add	r3, r1
 8001254:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001258:	e00a      	b.n	8001270 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4908      	ldr	r1, [pc, #32]	@ (8001280 <__NVIC_SetPriority+0x50>)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f003 030f 	and.w	r3, r3, #15
 8001266:	3b04      	subs	r3, #4
 8001268:	0112      	lsls	r2, r2, #4
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	440b      	add	r3, r1
 800126e:	761a      	strb	r2, [r3, #24]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000e100 	.word	0xe000e100
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001284:	b480      	push	{r7}
 8001286:	b089      	sub	sp, #36	@ 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f1c3 0307 	rsb	r3, r3, #7
 800129e:	2b04      	cmp	r3, #4
 80012a0:	bf28      	it	cs
 80012a2:	2304      	movcs	r3, #4
 80012a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3304      	adds	r3, #4
 80012aa:	2b06      	cmp	r3, #6
 80012ac:	d902      	bls.n	80012b4 <NVIC_EncodePriority+0x30>
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3b03      	subs	r3, #3
 80012b2:	e000      	b.n	80012b6 <NVIC_EncodePriority+0x32>
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	f04f 32ff 	mov.w	r2, #4294967295
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43da      	mvns	r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	401a      	ands	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012cc:	f04f 31ff 	mov.w	r1, #4294967295
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	43d9      	mvns	r1, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	4313      	orrs	r3, r2
         );
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3724      	adds	r7, #36	@ 0x24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ff4c 	bl	8001190 <__NVIC_SetPriorityGrouping>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001312:	f7ff ff61 	bl	80011d8 <__NVIC_GetPriorityGrouping>
 8001316:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	6978      	ldr	r0, [r7, #20]
 800131e:	f7ff ffb1 	bl	8001284 <NVIC_EncodePriority>
 8001322:	4602      	mov	r2, r0
 8001324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001328:	4611      	mov	r1, r2
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff80 	bl	8001230 <__NVIC_SetPriority>
}
 8001330:	bf00      	nop
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff54 	bl	80011f4 <__NVIC_EnableIRQ>
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001358:	f3bf 8f5f 	dmb	sy
}
 800135c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <HAL_MPU_Disable+0x28>)
 8001360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001362:	4a06      	ldr	r2, [pc, #24]	@ (800137c <HAL_MPU_Disable+0x28>)
 8001364:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001368:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800136a:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <HAL_MPU_Disable+0x2c>)
 800136c:	2200      	movs	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00
 8001380:	e000ed90 	.word	0xe000ed90

08001384 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800138c:	4a0b      	ldr	r2, [pc, #44]	@ (80013bc <HAL_MPU_Enable+0x38>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <HAL_MPU_Enable+0x3c>)
 8001398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139a:	4a09      	ldr	r2, [pc, #36]	@ (80013c0 <HAL_MPU_Enable+0x3c>)
 800139c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013a0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80013a2:	f3bf 8f4f 	dsb	sy
}
 80013a6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013a8:	f3bf 8f6f 	isb	sy
}
 80013ac:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000ed90 	.word	0xe000ed90
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	785a      	ldrb	r2, [r3, #1]
 80013d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <HAL_MPU_ConfigRegion+0x7c>)
 80013d2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80013d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <HAL_MPU_ConfigRegion+0x7c>)
 80013d6:	691b      	ldr	r3, [r3, #16]
 80013d8:	4a19      	ldr	r2, [pc, #100]	@ (8001440 <HAL_MPU_ConfigRegion+0x7c>)
 80013da:	f023 0301 	bic.w	r3, r3, #1
 80013de:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80013e0:	4a17      	ldr	r2, [pc, #92]	@ (8001440 <HAL_MPU_ConfigRegion+0x7c>)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7b1b      	ldrb	r3, [r3, #12]
 80013ec:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	7adb      	ldrb	r3, [r3, #11]
 80013f2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	7a9b      	ldrb	r3, [r3, #10]
 80013fa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80013fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	7b5b      	ldrb	r3, [r3, #13]
 8001402:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001404:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7b9b      	ldrb	r3, [r3, #14]
 800140a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800140c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7bdb      	ldrb	r3, [r3, #15]
 8001412:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001414:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7a5b      	ldrb	r3, [r3, #9]
 800141a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800141c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	7a1b      	ldrb	r3, [r3, #8]
 8001422:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001424:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	7812      	ldrb	r2, [r2, #0]
 800142a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800142c:	4a04      	ldr	r2, [pc, #16]	@ (8001440 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800142e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001430:	6113      	str	r3, [r2, #16]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000ed90 	.word	0xe000ed90

08001444 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	d026      	beq.n	80014b4 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800146c:	2b00      	cmp	r3, #0
 800146e:	d021      	beq.n	80014b4 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800147e:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001484:	f043 0201 	orr.w	r2, r3, #1
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2201      	movs	r2, #1
 8001492:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2204      	movs	r2, #4
 8001498:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0320 	and.w	r3, r3, #32
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d026      	beq.n	800150c <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d021      	beq.n	800150c <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80014d6:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2220      	movs	r2, #32
 80014de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014e4:	f043 0202 	orr.w	r2, r3, #2
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2204      	movs	r2, #4
 80014f0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	695b      	ldr	r3, [r3, #20]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d003      	beq.n	800150c <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	2b00      	cmp	r3, #0
 8001514:	d026      	beq.n	8001564 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800151c:	2b00      	cmp	r3, #0
 800151e:	d021      	beq.n	8001564 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800152e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2208      	movs	r2, #8
 8001536:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800153c:	f043 0204 	orr.w	r2, r3, #4
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2204      	movs	r2, #4
 8001548:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	2b00      	cmp	r3, #0
 800156c:	d013      	beq.n	8001596 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001574:	2b00      	cmp	r3, #0
 8001576:	d00e      	beq.n	8001596 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001586:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2204      	movs	r2, #4
 800158e:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f000 f853 	bl	800163c <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	f003 0302 	and.w	r3, r3, #2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d024      	beq.n	80015ea <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d01f      	beq.n	80015ea <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80015b8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2202      	movs	r2, #2
 80015c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f003 0310 	and.w	r3, r3, #16
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d01f      	beq.n	8001634 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d01a      	beq.n	8001634 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800160c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2210      	movs	r2, #16
 8001614:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f80e 	bl	8001650 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8001634:	bf00      	nop
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	@ 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800167a:	2300      	movs	r3, #0
 800167c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	e175      	b.n	8001970 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001684:	2201      	movs	r2, #1
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	4013      	ands	r3, r2
 8001696:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	429a      	cmp	r2, r3
 800169e:	f040 8164 	bne.w	800196a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f003 0303 	and.w	r3, r3, #3
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d005      	beq.n	80016ba <HAL_GPIO_Init+0x56>
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d130      	bne.n	800171c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	2203      	movs	r2, #3
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4013      	ands	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	68da      	ldr	r2, [r3, #12]
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016f0:	2201      	movs	r2, #1
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	091b      	lsrs	r3, r3, #4
 8001706:	f003 0201 	and.w	r2, r3, #1
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	2b03      	cmp	r3, #3
 8001726:	d017      	beq.n	8001758 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	2203      	movs	r2, #3
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	689a      	ldr	r2, [r3, #8]
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4313      	orrs	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f003 0303 	and.w	r3, r3, #3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d123      	bne.n	80017ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	08da      	lsrs	r2, r3, #3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3208      	adds	r2, #8
 800176c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	f003 0307 	and.w	r3, r3, #7
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	220f      	movs	r2, #15
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	43db      	mvns	r3, r3
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	4013      	ands	r3, r2
 8001786:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	691a      	ldr	r2, [r3, #16]
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	4313      	orrs	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	08da      	lsrs	r2, r3, #3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3208      	adds	r2, #8
 80017a6:	69b9      	ldr	r1, [r7, #24]
 80017a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	2203      	movs	r2, #3
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	43db      	mvns	r3, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4013      	ands	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0203 	and.w	r2, r3, #3
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	f000 80be 	beq.w	800196a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ee:	4b66      	ldr	r3, [pc, #408]	@ (8001988 <HAL_GPIO_Init+0x324>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f2:	4a65      	ldr	r2, [pc, #404]	@ (8001988 <HAL_GPIO_Init+0x324>)
 80017f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017fa:	4b63      	ldr	r3, [pc, #396]	@ (8001988 <HAL_GPIO_Init+0x324>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001806:	4a61      	ldr	r2, [pc, #388]	@ (800198c <HAL_GPIO_Init+0x328>)
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3302      	adds	r3, #2
 800180e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a58      	ldr	r2, [pc, #352]	@ (8001990 <HAL_GPIO_Init+0x32c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d037      	beq.n	80018a2 <HAL_GPIO_Init+0x23e>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a57      	ldr	r2, [pc, #348]	@ (8001994 <HAL_GPIO_Init+0x330>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d031      	beq.n	800189e <HAL_GPIO_Init+0x23a>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a56      	ldr	r2, [pc, #344]	@ (8001998 <HAL_GPIO_Init+0x334>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d02b      	beq.n	800189a <HAL_GPIO_Init+0x236>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a55      	ldr	r2, [pc, #340]	@ (800199c <HAL_GPIO_Init+0x338>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d025      	beq.n	8001896 <HAL_GPIO_Init+0x232>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a54      	ldr	r2, [pc, #336]	@ (80019a0 <HAL_GPIO_Init+0x33c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d01f      	beq.n	8001892 <HAL_GPIO_Init+0x22e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a53      	ldr	r2, [pc, #332]	@ (80019a4 <HAL_GPIO_Init+0x340>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x22a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a52      	ldr	r2, [pc, #328]	@ (80019a8 <HAL_GPIO_Init+0x344>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x226>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a51      	ldr	r2, [pc, #324]	@ (80019ac <HAL_GPIO_Init+0x348>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x222>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a50      	ldr	r2, [pc, #320]	@ (80019b0 <HAL_GPIO_Init+0x34c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x21e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4f      	ldr	r2, [pc, #316]	@ (80019b4 <HAL_GPIO_Init+0x350>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x21a>
 800187a:	2309      	movs	r3, #9
 800187c:	e012      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800187e:	230a      	movs	r3, #10
 8001880:	e010      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001882:	2308      	movs	r3, #8
 8001884:	e00e      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001886:	2307      	movs	r3, #7
 8001888:	e00c      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800188a:	2306      	movs	r3, #6
 800188c:	e00a      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800188e:	2305      	movs	r3, #5
 8001890:	e008      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001892:	2304      	movs	r3, #4
 8001894:	e006      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001896:	2303      	movs	r3, #3
 8001898:	e004      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800189a:	2302      	movs	r3, #2
 800189c:	e002      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800189e:	2301      	movs	r3, #1
 80018a0:	e000      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 80018a2:	2300      	movs	r3, #0
 80018a4:	69fa      	ldr	r2, [r7, #28]
 80018a6:	f002 0203 	and.w	r2, r2, #3
 80018aa:	0092      	lsls	r2, r2, #2
 80018ac:	4093      	lsls	r3, r2
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80018b4:	4935      	ldr	r1, [pc, #212]	@ (800198c <HAL_GPIO_Init+0x328>)
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	089b      	lsrs	r3, r3, #2
 80018ba:	3302      	adds	r3, #2
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018c2:	4b3d      	ldr	r3, [pc, #244]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018e6:	4a34      	ldr	r2, [pc, #208]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018ec:	4b32      	ldr	r3, [pc, #200]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	43db      	mvns	r3, r3
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	4013      	ands	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4313      	orrs	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001910:	4a29      	ldr	r2, [pc, #164]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001916:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	43db      	mvns	r3, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4013      	ands	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	4313      	orrs	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800193a:	4a1f      	ldr	r2, [pc, #124]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001940:	4b1d      	ldr	r3, [pc, #116]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001964:	4a14      	ldr	r2, [pc, #80]	@ (80019b8 <HAL_GPIO_Init+0x354>)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3301      	adds	r3, #1
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	2b0f      	cmp	r3, #15
 8001974:	f67f ae86 	bls.w	8001684 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001978:	bf00      	nop
 800197a:	bf00      	nop
 800197c:	3724      	adds	r7, #36	@ 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800
 800198c:	40013800 	.word	0x40013800
 8001990:	40020000 	.word	0x40020000
 8001994:	40020400 	.word	0x40020400
 8001998:	40020800 	.word	0x40020800
 800199c:	40020c00 	.word	0x40020c00
 80019a0:	40021000 	.word	0x40021000
 80019a4:	40021400 	.word	0x40021400
 80019a8:	40021800 	.word	0x40021800
 80019ac:	40021c00 	.word	0x40021c00
 80019b0:	40022000 	.word	0x40022000
 80019b4:	40022400 	.word	0x40022400
 80019b8:	40013c00 	.word	0x40013c00

080019bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
 80019c8:	4613      	mov	r3, r2
 80019ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019cc:	787b      	ldrb	r3, [r7, #1]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d2:	887a      	ldrh	r2, [r7, #2]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80019d8:	e003      	b.n	80019e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	041a      	lsls	r2, r3, #16
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	619a      	str	r2, [r3, #24]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b086      	sub	sp, #24
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f004 f83f 	bl	8005a88 <USB_GetMode>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	f040 80fb 	bne.w	8001c08 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f004 f802 	bl	8005a20 <USB_ReadInterrupts>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f000 80f1 	beq.w	8001c06 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f003 fff9 	bl	8005a20 <USB_ReadInterrupts>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a38:	d104      	bne.n	8001a44 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001a42:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f003 ffe9 	bl	8005a20 <USB_ReadInterrupts>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001a58:	d104      	bne.n	8001a64 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001a62:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f003 ffd9 	bl	8005a20 <USB_ReadInterrupts>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001a78:	d104      	bne.n	8001a84 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a82:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f003 ffc9 	bl	8005a20 <USB_ReadInterrupts>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d103      	bne.n	8001aa0 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 ffbb 	bl	8005a20 <USB_ReadInterrupts>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ab0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ab4:	d120      	bne.n	8001af8 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001abe:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d113      	bne.n	8001af8 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001ad0:	2110      	movs	r1, #16
 8001ad2:	6938      	ldr	r0, [r7, #16]
 8001ad4:	f003 feec 	bl	80058b0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001ad8:	6938      	ldr	r0, [r7, #16]
 8001ada:	f003 ff1b 	bl	8005914 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	7a5b      	ldrb	r3, [r3, #9]
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d105      	bne.n	8001af2 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2101      	movs	r1, #1
 8001aec:	4618      	mov	r0, r3
 8001aee:	f003 ffd9 	bl	8005aa4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f005 fbde 	bl	80072b4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f003 ff8f 	bl	8005a20 <USB_ReadInterrupts>
 8001b02:	4603      	mov	r3, r0
 8001b04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b0c:	d102      	bne.n	8001b14 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f001 fca1 	bl	8003456 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f003 ff81 	bl	8005a20 <USB_ReadInterrupts>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d106      	bne.n	8001b36 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f005 fba7 	bl	800727c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2208      	movs	r2, #8
 8001b34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f003 ff70 	bl	8005a20 <USB_ReadInterrupts>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001b4a:	d139      	bne.n	8001bc0 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f003 ffe4 	bl	8005b1e <USB_HC_ReadInterrupt>
 8001b56:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	e025      	b.n	8001baa <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	f003 030f 	and.w	r3, r3, #15
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	fa22 f303 	lsr.w	r3, r2, r3
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d018      	beq.n	8001ba4 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	015a      	lsls	r2, r3, #5
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	4413      	add	r3, r2
 8001b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b88:	d106      	bne.n	8001b98 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	4619      	mov	r1, r3
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f000 f859 	bl	8001c48 <HCD_HC_IN_IRQHandler>
 8001b96:	e005      	b.n	8001ba4 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 febb 	bl	800291a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	795b      	ldrb	r3, [r3, #5]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d3d3      	bcc.n	8001b5e <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f003 ff2b 	bl	8005a20 <USB_ReadInterrupts>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	f003 0310 	and.w	r3, r3, #16
 8001bd0:	2b10      	cmp	r3, #16
 8001bd2:	d101      	bne.n	8001bd8 <HAL_HCD_IRQHandler+0x1ea>
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e000      	b.n	8001bda <HAL_HCD_IRQHandler+0x1ec>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d014      	beq.n	8001c08 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	699a      	ldr	r2, [r3, #24]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 0210 	bic.w	r2, r2, #16
 8001bec:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f001 fb52 	bl	8003298 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	699a      	ldr	r2, [r3, #24]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0210 	orr.w	r2, r2, #16
 8001c02:	619a      	str	r2, [r3, #24]
 8001c04:	e000      	b.n	8001c08 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001c06:	bf00      	nop
    }
  }
}
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d101      	bne.n	8001c24 <HAL_HCD_Stop+0x16>
 8001c20:	2302      	movs	r3, #2
 8001c22:	e00d      	b.n	8001c40 <HAL_HCD_Stop+0x32>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f004 f8a5 	bl	8005d80 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	78fa      	ldrb	r2, [r7, #3]
 8001c64:	4611      	mov	r1, r2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f003 feed 	bl	8005a46 <USB_ReadChInterrupts>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d11a      	bne.n	8001cac <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001c76:	78fb      	ldrb	r3, [r7, #3]
 8001c78:	015a      	lsls	r2, r3, #5
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c82:	461a      	mov	r2, r3
 8001c84:	2304      	movs	r3, #4
 8001c86:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001c88:	78fa      	ldrb	r2, [r7, #3]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	1a9b      	subs	r3, r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	440b      	add	r3, r1
 8001c96:	334d      	adds	r3, #77	@ 0x4d
 8001c98:	2207      	movs	r2, #7
 8001c9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f003 ff4b 	bl	8005b40 <USB_HC_Halt>
 8001caa:	e09e      	b.n	8001dea <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	78fa      	ldrb	r2, [r7, #3]
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f003 fec6 	bl	8005a46 <USB_ReadChInterrupts>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cc4:	d11b      	bne.n	8001cfe <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	015a      	lsls	r2, r3, #5
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	4413      	add	r3, r2
 8001cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cd8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001cda:	78fa      	ldrb	r2, [r7, #3]
 8001cdc:	6879      	ldr	r1, [r7, #4]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	1a9b      	subs	r3, r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	334d      	adds	r3, #77	@ 0x4d
 8001cea:	2208      	movs	r2, #8
 8001cec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	78fa      	ldrb	r2, [r7, #3]
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f003 ff22 	bl	8005b40 <USB_HC_Halt>
 8001cfc:	e075      	b.n	8001dea <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	78fa      	ldrb	r2, [r7, #3]
 8001d04:	4611      	mov	r1, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f003 fe9d 	bl	8005a46 <USB_ReadChInterrupts>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b08      	cmp	r3, #8
 8001d14:	d11a      	bne.n	8001d4c <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001d16:	78fb      	ldrb	r3, [r7, #3]
 8001d18:	015a      	lsls	r2, r3, #5
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d22:	461a      	mov	r2, r3
 8001d24:	2308      	movs	r3, #8
 8001d26:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001d28:	78fa      	ldrb	r2, [r7, #3]
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	011b      	lsls	r3, r3, #4
 8001d30:	1a9b      	subs	r3, r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	334d      	adds	r3, #77	@ 0x4d
 8001d38:	2206      	movs	r2, #6
 8001d3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	78fa      	ldrb	r2, [r7, #3]
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f003 fefb 	bl	8005b40 <USB_HC_Halt>
 8001d4a:	e04e      	b.n	8001dea <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	78fa      	ldrb	r2, [r7, #3]
 8001d52:	4611      	mov	r1, r2
 8001d54:	4618      	mov	r0, r3
 8001d56:	f003 fe76 	bl	8005a46 <USB_ReadChInterrupts>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d64:	d11b      	bne.n	8001d9e <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001d66:	78fb      	ldrb	r3, [r7, #3]
 8001d68:	015a      	lsls	r2, r3, #5
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d72:	461a      	mov	r2, r3
 8001d74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d78:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001d7a:	78fa      	ldrb	r2, [r7, #3]
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	1a9b      	subs	r3, r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	334d      	adds	r3, #77	@ 0x4d
 8001d8a:	2209      	movs	r2, #9
 8001d8c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	78fa      	ldrb	r2, [r7, #3]
 8001d94:	4611      	mov	r1, r2
 8001d96:	4618      	mov	r0, r3
 8001d98:	f003 fed2 	bl	8005b40 <USB_HC_Halt>
 8001d9c:	e025      	b.n	8001dea <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	78fa      	ldrb	r2, [r7, #3]
 8001da4:	4611      	mov	r1, r2
 8001da6:	4618      	mov	r0, r3
 8001da8:	f003 fe4d 	bl	8005a46 <USB_ReadChInterrupts>
 8001dac:	4603      	mov	r3, r0
 8001dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001db2:	2b80      	cmp	r3, #128	@ 0x80
 8001db4:	d119      	bne.n	8001dea <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001db6:	78fb      	ldrb	r3, [r7, #3]
 8001db8:	015a      	lsls	r2, r3, #5
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	2380      	movs	r3, #128	@ 0x80
 8001dc6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001dc8:	78fa      	ldrb	r2, [r7, #3]
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	1a9b      	subs	r3, r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	334d      	adds	r3, #77	@ 0x4d
 8001dd8:	2207      	movs	r2, #7
 8001dda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	78fa      	ldrb	r2, [r7, #3]
 8001de2:	4611      	mov	r1, r2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f003 feab 	bl	8005b40 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	78fa      	ldrb	r2, [r7, #3]
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fe27 	bl	8005a46 <USB_ReadChInterrupts>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e02:	d112      	bne.n	8001e2a <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	78fa      	ldrb	r2, [r7, #3]
 8001e0a:	4611      	mov	r1, r2
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f003 fe97 	bl	8005b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001e12:	78fb      	ldrb	r3, [r7, #3]
 8001e14:	015a      	lsls	r2, r3, #5
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4413      	add	r3, r2
 8001e1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e24:	6093      	str	r3, [r2, #8]
 8001e26:	f000 bd75 	b.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	78fa      	ldrb	r2, [r7, #3]
 8001e30:	4611      	mov	r1, r2
 8001e32:	4618      	mov	r0, r3
 8001e34:	f003 fe07 	bl	8005a46 <USB_ReadChInterrupts>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	f040 8128 	bne.w	8002094 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001e44:	78fb      	ldrb	r3, [r7, #3]
 8001e46:	015a      	lsls	r2, r3, #5
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e50:	461a      	mov	r2, r3
 8001e52:	2320      	movs	r3, #32
 8001e54:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001e56:	78fa      	ldrb	r2, [r7, #3]
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	011b      	lsls	r3, r3, #4
 8001e5e:	1a9b      	subs	r3, r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	440b      	add	r3, r1
 8001e64:	331b      	adds	r3, #27
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d119      	bne.n	8001ea0 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001e6c:	78fa      	ldrb	r2, [r7, #3]
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	4613      	mov	r3, r2
 8001e72:	011b      	lsls	r3, r3, #4
 8001e74:	1a9b      	subs	r3, r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	331b      	adds	r3, #27
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001e80:	78fb      	ldrb	r3, [r7, #3]
 8001e82:	015a      	lsls	r2, r3, #5
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	4413      	add	r3, r2
 8001e88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	78fa      	ldrb	r2, [r7, #3]
 8001e90:	0151      	lsls	r1, r2, #5
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	440a      	add	r2, r1
 8001e96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001e9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e9e:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	799b      	ldrb	r3, [r3, #6]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d01b      	beq.n	8001ee0 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001ea8:	78fa      	ldrb	r2, [r7, #3]
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4613      	mov	r3, r2
 8001eae:	011b      	lsls	r3, r3, #4
 8001eb0:	1a9b      	subs	r3, r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	3330      	adds	r3, #48	@ 0x30
 8001eb8:	6819      	ldr	r1, [r3, #0]
 8001eba:	78fb      	ldrb	r3, [r7, #3]
 8001ebc:	015a      	lsls	r2, r3, #5
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ecc:	78fa      	ldrb	r2, [r7, #3]
 8001ece:	1ac9      	subs	r1, r1, r3
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	011b      	lsls	r3, r3, #4
 8001ed6:	1a9b      	subs	r3, r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4403      	add	r3, r0
 8001edc:	3338      	adds	r3, #56	@ 0x38
 8001ede:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001ee0:	78fa      	ldrb	r2, [r7, #3]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	011b      	lsls	r3, r3, #4
 8001ee8:	1a9b      	subs	r3, r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	334d      	adds	r3, #77	@ 0x4d
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001ef4:	78fa      	ldrb	r2, [r7, #3]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	011b      	lsls	r3, r3, #4
 8001efc:	1a9b      	subs	r3, r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	3344      	adds	r3, #68	@ 0x44
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	015a      	lsls	r2, r3, #5
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	4413      	add	r3, r2
 8001f10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f14:	461a      	mov	r2, r3
 8001f16:	2301      	movs	r3, #1
 8001f18:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f1a:	78fa      	ldrb	r2, [r7, #3]
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	011b      	lsls	r3, r3, #4
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	440b      	add	r3, r1
 8001f28:	3326      	adds	r3, #38	@ 0x26
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d00a      	beq.n	8001f46 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	1a9b      	subs	r3, r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	3326      	adds	r3, #38	@ 0x26
 8001f40:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d110      	bne.n	8001f68 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	78fa      	ldrb	r2, [r7, #3]
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fdf6 	bl	8005b40 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	015a      	lsls	r2, r3, #5
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f60:	461a      	mov	r2, r3
 8001f62:	2310      	movs	r3, #16
 8001f64:	6093      	str	r3, [r2, #8]
 8001f66:	e03d      	b.n	8001fe4 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001f68:	78fa      	ldrb	r2, [r7, #3]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	011b      	lsls	r3, r3, #4
 8001f70:	1a9b      	subs	r3, r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	3326      	adds	r3, #38	@ 0x26
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d00a      	beq.n	8001f94 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001f7e:	78fa      	ldrb	r2, [r7, #3]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	011b      	lsls	r3, r3, #4
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3326      	adds	r3, #38	@ 0x26
 8001f8e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d127      	bne.n	8001fe4 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f94:	78fb      	ldrb	r3, [r7, #3]
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	78fa      	ldrb	r2, [r7, #3]
 8001fa4:	0151      	lsls	r1, r2, #5
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	440a      	add	r2, r1
 8001faa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001fae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001fb2:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	011b      	lsls	r3, r3, #4
 8001fbc:	1a9b      	subs	r3, r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	334c      	adds	r3, #76	@ 0x4c
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001fc8:	78fa      	ldrb	r2, [r7, #3]
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	1a9b      	subs	r3, r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	334c      	adds	r3, #76	@ 0x4c
 8001fd8:	781a      	ldrb	r2, [r3, #0]
 8001fda:	78fb      	ldrb	r3, [r7, #3]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f005 f976 	bl	80072d0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	799b      	ldrb	r3, [r3, #6]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d13b      	bne.n	8002064 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001fec:	78fa      	ldrb	r2, [r7, #3]
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	011b      	lsls	r3, r3, #4
 8001ff4:	1a9b      	subs	r3, r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	3338      	adds	r3, #56	@ 0x38
 8001ffc:	6819      	ldr	r1, [r3, #0]
 8001ffe:	78fa      	ldrb	r2, [r7, #3]
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	1a9b      	subs	r3, r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4403      	add	r3, r0
 800200c:	3328      	adds	r3, #40	@ 0x28
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	440b      	add	r3, r1
 8002012:	1e59      	subs	r1, r3, #1
 8002014:	78fa      	ldrb	r2, [r7, #3]
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	011b      	lsls	r3, r3, #4
 800201c:	1a9b      	subs	r3, r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4403      	add	r3, r0
 8002022:	3328      	adds	r3, #40	@ 0x28
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	fbb1 f3f3 	udiv	r3, r1, r3
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8470 	beq.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002034:	78fa      	ldrb	r2, [r7, #3]
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	4613      	mov	r3, r2
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	1a9b      	subs	r3, r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	333c      	adds	r3, #60	@ 0x3c
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	78fa      	ldrb	r2, [r7, #3]
 8002048:	f083 0301 	eor.w	r3, r3, #1
 800204c:	b2d8      	uxtb	r0, r3
 800204e:	6879      	ldr	r1, [r7, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	011b      	lsls	r3, r3, #4
 8002054:	1a9b      	subs	r3, r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	440b      	add	r3, r1
 800205a:	333c      	adds	r3, #60	@ 0x3c
 800205c:	4602      	mov	r2, r0
 800205e:	701a      	strb	r2, [r3, #0]
 8002060:	f000 bc58 	b.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	1a9b      	subs	r3, r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	333c      	adds	r3, #60	@ 0x3c
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	78fa      	ldrb	r2, [r7, #3]
 8002078:	f083 0301 	eor.w	r3, r3, #1
 800207c:	b2d8      	uxtb	r0, r3
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	333c      	adds	r3, #60	@ 0x3c
 800208c:	4602      	mov	r2, r0
 800208e:	701a      	strb	r2, [r3, #0]
 8002090:	f000 bc40 	b.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f003 fcd2 	bl	8005a46 <USB_ReadChInterrupts>
 80020a2:	4603      	mov	r3, r0
 80020a4:	f003 0320 	and.w	r3, r3, #32
 80020a8:	2b20      	cmp	r3, #32
 80020aa:	d131      	bne.n	8002110 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	015a      	lsls	r2, r3, #5
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4413      	add	r3, r2
 80020b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b8:	461a      	mov	r2, r3
 80020ba:	2320      	movs	r3, #32
 80020bc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80020be:	78fa      	ldrb	r2, [r7, #3]
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	4613      	mov	r3, r2
 80020c4:	011b      	lsls	r3, r3, #4
 80020c6:	1a9b      	subs	r3, r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	440b      	add	r3, r1
 80020cc:	331a      	adds	r3, #26
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	f040 841f 	bne.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	1a9b      	subs	r3, r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	440b      	add	r3, r1
 80020e4:	331b      	adds	r3, #27
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80020ea:	78fa      	ldrb	r2, [r7, #3]
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	4613      	mov	r3, r2
 80020f0:	011b      	lsls	r3, r3, #4
 80020f2:	1a9b      	subs	r3, r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	440b      	add	r3, r1
 80020f8:	334d      	adds	r3, #77	@ 0x4d
 80020fa:	2203      	movs	r2, #3
 80020fc:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	78fa      	ldrb	r2, [r7, #3]
 8002104:	4611      	mov	r1, r2
 8002106:	4618      	mov	r0, r3
 8002108:	f003 fd1a 	bl	8005b40 <USB_HC_Halt>
 800210c:	f000 bc02 	b.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	78fa      	ldrb	r2, [r7, #3]
 8002116:	4611      	mov	r1, r2
 8002118:	4618      	mov	r0, r3
 800211a:	f003 fc94 	bl	8005a46 <USB_ReadChInterrupts>
 800211e:	4603      	mov	r3, r0
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b02      	cmp	r3, #2
 8002126:	f040 8305 	bne.w	8002734 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800212a:	78fb      	ldrb	r3, [r7, #3]
 800212c:	015a      	lsls	r2, r3, #5
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4413      	add	r3, r2
 8002132:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002136:	461a      	mov	r2, r3
 8002138:	2302      	movs	r3, #2
 800213a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800213c:	78fa      	ldrb	r2, [r7, #3]
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	1a9b      	subs	r3, r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	334d      	adds	r3, #77	@ 0x4d
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d114      	bne.n	800217c <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002152:	78fa      	ldrb	r2, [r7, #3]
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	011b      	lsls	r3, r3, #4
 800215a:	1a9b      	subs	r3, r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	334d      	adds	r3, #77	@ 0x4d
 8002162:	2202      	movs	r2, #2
 8002164:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002166:	78fa      	ldrb	r2, [r7, #3]
 8002168:	6879      	ldr	r1, [r7, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	011b      	lsls	r3, r3, #4
 800216e:	1a9b      	subs	r3, r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	440b      	add	r3, r1
 8002174:	334c      	adds	r3, #76	@ 0x4c
 8002176:	2201      	movs	r2, #1
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	e2cc      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800217c:	78fa      	ldrb	r2, [r7, #3]
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	4613      	mov	r3, r2
 8002182:	011b      	lsls	r3, r3, #4
 8002184:	1a9b      	subs	r3, r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	440b      	add	r3, r1
 800218a:	334d      	adds	r3, #77	@ 0x4d
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b06      	cmp	r3, #6
 8002190:	d114      	bne.n	80021bc <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002192:	78fa      	ldrb	r2, [r7, #3]
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	4613      	mov	r3, r2
 8002198:	011b      	lsls	r3, r3, #4
 800219a:	1a9b      	subs	r3, r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	440b      	add	r3, r1
 80021a0:	334d      	adds	r3, #77	@ 0x4d
 80021a2:	2202      	movs	r2, #2
 80021a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80021a6:	78fa      	ldrb	r2, [r7, #3]
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	1a9b      	subs	r3, r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	334c      	adds	r3, #76	@ 0x4c
 80021b6:	2205      	movs	r2, #5
 80021b8:	701a      	strb	r2, [r3, #0]
 80021ba:	e2ac      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	011b      	lsls	r3, r3, #4
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	334d      	adds	r3, #77	@ 0x4d
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b07      	cmp	r3, #7
 80021d0:	d00b      	beq.n	80021ea <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80021d2:	78fa      	ldrb	r2, [r7, #3]
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	4613      	mov	r3, r2
 80021d8:	011b      	lsls	r3, r3, #4
 80021da:	1a9b      	subs	r3, r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	440b      	add	r3, r1
 80021e0:	334d      	adds	r3, #77	@ 0x4d
 80021e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80021e4:	2b09      	cmp	r3, #9
 80021e6:	f040 80a6 	bne.w	8002336 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021ea:	78fa      	ldrb	r2, [r7, #3]
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	4613      	mov	r3, r2
 80021f0:	011b      	lsls	r3, r3, #4
 80021f2:	1a9b      	subs	r3, r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	440b      	add	r3, r1
 80021f8:	334d      	adds	r3, #77	@ 0x4d
 80021fa:	2202      	movs	r2, #2
 80021fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80021fe:	78fa      	ldrb	r2, [r7, #3]
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	1a9b      	subs	r3, r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	3344      	adds	r3, #68	@ 0x44
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	1c59      	adds	r1, r3, #1
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	1a9b      	subs	r3, r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4403      	add	r3, r0
 800221e:	3344      	adds	r3, #68	@ 0x44
 8002220:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002222:	78fa      	ldrb	r2, [r7, #3]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	1a9b      	subs	r3, r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	3344      	adds	r3, #68	@ 0x44
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b02      	cmp	r3, #2
 8002236:	d943      	bls.n	80022c0 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	011b      	lsls	r3, r3, #4
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	3344      	adds	r3, #68	@ 0x44
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800224c:	78fa      	ldrb	r2, [r7, #3]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	440b      	add	r3, r1
 800225a:	331a      	adds	r3, #26
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d123      	bne.n	80022aa <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002262:	78fa      	ldrb	r2, [r7, #3]
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	1a9b      	subs	r3, r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	440b      	add	r3, r1
 8002270:	331b      	adds	r3, #27
 8002272:	2200      	movs	r2, #0
 8002274:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	331c      	adds	r3, #28
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800228a:	78fb      	ldrb	r3, [r7, #3]
 800228c:	015a      	lsls	r2, r3, #5
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4413      	add	r3, r2
 8002292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	78fa      	ldrb	r2, [r7, #3]
 800229a:	0151      	lsls	r1, r2, #5
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	440a      	add	r2, r1
 80022a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80022a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a8:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80022aa:	78fa      	ldrb	r2, [r7, #3]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	1a9b      	subs	r3, r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	440b      	add	r3, r1
 80022b8:	334c      	adds	r3, #76	@ 0x4c
 80022ba:	2204      	movs	r2, #4
 80022bc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80022be:	e229      	b.n	8002714 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	1a9b      	subs	r3, r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	334c      	adds	r3, #76	@ 0x4c
 80022d0:	2202      	movs	r2, #2
 80022d2:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022d4:	78fa      	ldrb	r2, [r7, #3]
 80022d6:	6879      	ldr	r1, [r7, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	011b      	lsls	r3, r3, #4
 80022dc:	1a9b      	subs	r3, r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	3326      	adds	r3, #38	@ 0x26
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00b      	beq.n	8002302 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	1a9b      	subs	r3, r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	3326      	adds	r3, #38	@ 0x26
 80022fa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	f040 8209 	bne.w	8002714 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002302:	78fb      	ldrb	r3, [r7, #3]
 8002304:	015a      	lsls	r2, r3, #5
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4413      	add	r3, r2
 800230a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002318:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002320:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002322:	78fb      	ldrb	r3, [r7, #3]
 8002324:	015a      	lsls	r2, r3, #5
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	4413      	add	r3, r2
 800232a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800232e:	461a      	mov	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002334:	e1ee      	b.n	8002714 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002336:	78fa      	ldrb	r2, [r7, #3]
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	011b      	lsls	r3, r3, #4
 800233e:	1a9b      	subs	r3, r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	334d      	adds	r3, #77	@ 0x4d
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b05      	cmp	r3, #5
 800234a:	f040 80c8 	bne.w	80024de <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	334d      	adds	r3, #77	@ 0x4d
 800235e:	2202      	movs	r2, #2
 8002360:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002362:	78fa      	ldrb	r2, [r7, #3]
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	1a9b      	subs	r3, r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	331b      	adds	r3, #27
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	f040 81ce 	bne.w	8002716 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	3326      	adds	r3, #38	@ 0x26
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b03      	cmp	r3, #3
 800238e:	d16b      	bne.n	8002468 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	3348      	adds	r3, #72	@ 0x48
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	1c59      	adds	r1, r3, #1
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4403      	add	r3, r0
 80023b0:	3348      	adds	r3, #72	@ 0x48
 80023b2:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	3348      	adds	r3, #72	@ 0x48
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d943      	bls.n	8002452 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	4613      	mov	r3, r2
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	440b      	add	r3, r1
 80023d8:	3348      	adds	r3, #72	@ 0x48
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	1a9b      	subs	r3, r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	440b      	add	r3, r1
 80023ec:	331b      	adds	r3, #27
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80023f2:	78fa      	ldrb	r2, [r7, #3]
 80023f4:	6879      	ldr	r1, [r7, #4]
 80023f6:	4613      	mov	r3, r2
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	1a9b      	subs	r3, r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	440b      	add	r3, r1
 8002400:	3344      	adds	r3, #68	@ 0x44
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b02      	cmp	r3, #2
 8002406:	d809      	bhi.n	800241c <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	1a9b      	subs	r3, r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	331c      	adds	r3, #28
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	015a      	lsls	r2, r3, #5
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4413      	add	r3, r2
 8002424:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	78fa      	ldrb	r2, [r7, #3]
 800242c:	0151      	lsls	r1, r2, #5
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	440a      	add	r2, r1
 8002432:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002436:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800243a:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800243c:	78fa      	ldrb	r2, [r7, #3]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	334c      	adds	r3, #76	@ 0x4c
 800244c:	2204      	movs	r2, #4
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	e014      	b.n	800247c <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	334c      	adds	r3, #76	@ 0x4c
 8002462:	2202      	movs	r2, #2
 8002464:	701a      	strb	r2, [r3, #0]
 8002466:	e009      	b.n	800247c <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002468:	78fa      	ldrb	r2, [r7, #3]
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	011b      	lsls	r3, r3, #4
 8002470:	1a9b      	subs	r3, r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	334c      	adds	r3, #76	@ 0x4c
 8002478:	2202      	movs	r2, #2
 800247a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800247c:	78fa      	ldrb	r2, [r7, #3]
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	011b      	lsls	r3, r3, #4
 8002484:	1a9b      	subs	r3, r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	440b      	add	r3, r1
 800248a:	3326      	adds	r3, #38	@ 0x26
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00b      	beq.n	80024aa <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002492:	78fa      	ldrb	r2, [r7, #3]
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	4613      	mov	r3, r2
 8002498:	011b      	lsls	r3, r3, #4
 800249a:	1a9b      	subs	r3, r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	440b      	add	r3, r1
 80024a0:	3326      	adds	r3, #38	@ 0x26
 80024a2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	f040 8136 	bne.w	8002716 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80024aa:	78fb      	ldrb	r3, [r7, #3]
 80024ac:	015a      	lsls	r2, r3, #5
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	4413      	add	r3, r2
 80024b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80024c0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80024c8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80024ca:	78fb      	ldrb	r3, [r7, #3]
 80024cc:	015a      	lsls	r2, r3, #5
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4413      	add	r3, r2
 80024d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024d6:	461a      	mov	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	e11b      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80024de:	78fa      	ldrb	r2, [r7, #3]
 80024e0:	6879      	ldr	r1, [r7, #4]
 80024e2:	4613      	mov	r3, r2
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	1a9b      	subs	r3, r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	440b      	add	r3, r1
 80024ec:	334d      	adds	r3, #77	@ 0x4d
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b03      	cmp	r3, #3
 80024f2:	f040 8081 	bne.w	80025f8 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024f6:	78fa      	ldrb	r2, [r7, #3]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	1a9b      	subs	r3, r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	334d      	adds	r3, #77	@ 0x4d
 8002506:	2202      	movs	r2, #2
 8002508:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800250a:	78fa      	ldrb	r2, [r7, #3]
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	4613      	mov	r3, r2
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	1a9b      	subs	r3, r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	440b      	add	r3, r1
 8002518:	331b      	adds	r3, #27
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b01      	cmp	r3, #1
 800251e:	f040 80fa 	bne.w	8002716 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002522:	78fa      	ldrb	r2, [r7, #3]
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	334c      	adds	r3, #76	@ 0x4c
 8002532:	2202      	movs	r2, #2
 8002534:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	015a      	lsls	r2, r3, #5
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4413      	add	r3, r2
 800253e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	78fa      	ldrb	r2, [r7, #3]
 8002546:	0151      	lsls	r1, r2, #5
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	440a      	add	r2, r1
 800254c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002554:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002556:	78fb      	ldrb	r3, [r7, #3]
 8002558:	015a      	lsls	r2, r3, #5
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	4413      	add	r3, r2
 800255e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	78fa      	ldrb	r2, [r7, #3]
 8002566:	0151      	lsls	r1, r2, #5
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	440a      	add	r2, r1
 800256c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002574:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	015a      	lsls	r2, r3, #5
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4413      	add	r3, r2
 800257e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	78fa      	ldrb	r2, [r7, #3]
 8002586:	0151      	lsls	r1, r2, #5
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	440a      	add	r2, r1
 800258c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002590:	f023 0320 	bic.w	r3, r3, #32
 8002594:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002596:	78fa      	ldrb	r2, [r7, #3]
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	440b      	add	r3, r1
 80025a4:	3326      	adds	r3, #38	@ 0x26
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00b      	beq.n	80025c4 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	3326      	adds	r3, #38	@ 0x26
 80025bc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025be:	2b02      	cmp	r3, #2
 80025c0:	f040 80a9 	bne.w	8002716 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	015a      	lsls	r2, r3, #5
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4413      	add	r3, r2
 80025cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025da:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025e2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80025e4:	78fb      	ldrb	r3, [r7, #3]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025f0:	461a      	mov	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	e08e      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	1a9b      	subs	r3, r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	334d      	adds	r3, #77	@ 0x4d
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b04      	cmp	r3, #4
 800260c:	d143      	bne.n	8002696 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800260e:	78fa      	ldrb	r2, [r7, #3]
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	1a9b      	subs	r3, r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	440b      	add	r3, r1
 800261c:	334d      	adds	r3, #77	@ 0x4d
 800261e:	2202      	movs	r2, #2
 8002620:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002622:	78fa      	ldrb	r2, [r7, #3]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	4613      	mov	r3, r2
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	1a9b      	subs	r3, r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	440b      	add	r3, r1
 8002630:	334c      	adds	r3, #76	@ 0x4c
 8002632:	2202      	movs	r2, #2
 8002634:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002636:	78fa      	ldrb	r2, [r7, #3]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	1a9b      	subs	r3, r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3326      	adds	r3, #38	@ 0x26
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00a      	beq.n	8002662 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800264c:	78fa      	ldrb	r2, [r7, #3]
 800264e:	6879      	ldr	r1, [r7, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	3326      	adds	r3, #38	@ 0x26
 800265c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800265e:	2b02      	cmp	r3, #2
 8002660:	d159      	bne.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002662:	78fb      	ldrb	r3, [r7, #3]
 8002664:	015a      	lsls	r2, r3, #5
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	4413      	add	r3, r2
 800266a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002678:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002680:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002682:	78fb      	ldrb	r3, [r7, #3]
 8002684:	015a      	lsls	r2, r3, #5
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4413      	add	r3, r2
 800268a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6013      	str	r3, [r2, #0]
 8002694:	e03f      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002696:	78fa      	ldrb	r2, [r7, #3]
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	011b      	lsls	r3, r3, #4
 800269e:	1a9b      	subs	r3, r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	440b      	add	r3, r1
 80026a4:	334d      	adds	r3, #77	@ 0x4d
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d126      	bne.n	80026fa <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026ac:	78fa      	ldrb	r2, [r7, #3]
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	4613      	mov	r3, r2
 80026b2:	011b      	lsls	r3, r3, #4
 80026b4:	1a9b      	subs	r3, r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	440b      	add	r3, r1
 80026ba:	334d      	adds	r3, #77	@ 0x4d
 80026bc:	2202      	movs	r2, #2
 80026be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	3344      	adds	r3, #68	@ 0x44
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	1c59      	adds	r1, r3, #1
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	4613      	mov	r3, r2
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	1a9b      	subs	r3, r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4403      	add	r3, r0
 80026e0:	3344      	adds	r3, #68	@ 0x44
 80026e2:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80026e4:	78fa      	ldrb	r2, [r7, #3]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	1a9b      	subs	r3, r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	334c      	adds	r3, #76	@ 0x4c
 80026f4:	2204      	movs	r2, #4
 80026f6:	701a      	strb	r2, [r3, #0]
 80026f8:	e00d      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80026fa:	78fa      	ldrb	r2, [r7, #3]
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	334d      	adds	r3, #77	@ 0x4d
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b02      	cmp	r3, #2
 800270e:	f000 8100 	beq.w	8002912 <HCD_HC_IN_IRQHandler+0xcca>
 8002712:	e000      	b.n	8002716 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002714:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002716:	78fa      	ldrb	r2, [r7, #3]
 8002718:	6879      	ldr	r1, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	011b      	lsls	r3, r3, #4
 800271e:	1a9b      	subs	r3, r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	440b      	add	r3, r1
 8002724:	334c      	adds	r3, #76	@ 0x4c
 8002726:	781a      	ldrb	r2, [r3, #0]
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	4619      	mov	r1, r3
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f004 fdcf 	bl	80072d0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002732:	e0ef      	b.n	8002914 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	78fa      	ldrb	r2, [r7, #3]
 800273a:	4611      	mov	r1, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f003 f982 	bl	8005a46 <USB_ReadChInterrupts>
 8002742:	4603      	mov	r3, r0
 8002744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002748:	2b40      	cmp	r3, #64	@ 0x40
 800274a:	d12f      	bne.n	80027ac <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	015a      	lsls	r2, r3, #5
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4413      	add	r3, r2
 8002754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002758:	461a      	mov	r2, r3
 800275a:	2340      	movs	r3, #64	@ 0x40
 800275c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800275e:	78fa      	ldrb	r2, [r7, #3]
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	4613      	mov	r3, r2
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	1a9b      	subs	r3, r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	334d      	adds	r3, #77	@ 0x4d
 800276e:	2205      	movs	r2, #5
 8002770:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002772:	78fa      	ldrb	r2, [r7, #3]
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	4613      	mov	r3, r2
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	1a9b      	subs	r3, r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	440b      	add	r3, r1
 8002780:	331a      	adds	r3, #26
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d109      	bne.n	800279c <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002788:	78fa      	ldrb	r2, [r7, #3]
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	1a9b      	subs	r3, r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	440b      	add	r3, r1
 8002796:	3344      	adds	r3, #68	@ 0x44
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	4611      	mov	r1, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f003 f9cb 	bl	8005b40 <USB_HC_Halt>
 80027aa:	e0b3      	b.n	8002914 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	4611      	mov	r1, r2
 80027b4:	4618      	mov	r0, r3
 80027b6:	f003 f946 	bl	8005a46 <USB_ReadChInterrupts>
 80027ba:	4603      	mov	r3, r0
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b10      	cmp	r3, #16
 80027c2:	f040 80a7 	bne.w	8002914 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80027c6:	78fa      	ldrb	r2, [r7, #3]
 80027c8:	6879      	ldr	r1, [r7, #4]
 80027ca:	4613      	mov	r3, r2
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	1a9b      	subs	r3, r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	3326      	adds	r3, #38	@ 0x26
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d11b      	bne.n	8002814 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	3344      	adds	r3, #68	@ 0x44
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	1a9b      	subs	r3, r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	334d      	adds	r3, #77	@ 0x4d
 8002800:	2204      	movs	r2, #4
 8002802:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	4611      	mov	r1, r2
 800280c:	4618      	mov	r0, r3
 800280e:	f003 f997 	bl	8005b40 <USB_HC_Halt>
 8002812:	e03f      	b.n	8002894 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002814:	78fa      	ldrb	r2, [r7, #3]
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	011b      	lsls	r3, r3, #4
 800281c:	1a9b      	subs	r3, r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	3326      	adds	r3, #38	@ 0x26
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00a      	beq.n	8002840 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800282a:	78fa      	ldrb	r2, [r7, #3]
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	011b      	lsls	r3, r3, #4
 8002832:	1a9b      	subs	r3, r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	3326      	adds	r3, #38	@ 0x26
 800283a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800283c:	2b02      	cmp	r3, #2
 800283e:	d129      	bne.n	8002894 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002840:	78fa      	ldrb	r2, [r7, #3]
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	011b      	lsls	r3, r3, #4
 8002848:	1a9b      	subs	r3, r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	3344      	adds	r3, #68	@ 0x44
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	799b      	ldrb	r3, [r3, #6]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00a      	beq.n	8002872 <HCD_HC_IN_IRQHandler+0xc2a>
 800285c:	78fa      	ldrb	r2, [r7, #3]
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	4613      	mov	r3, r2
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	331b      	adds	r3, #27
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d110      	bne.n	8002894 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002872:	78fa      	ldrb	r2, [r7, #3]
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	1a9b      	subs	r3, r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	440b      	add	r3, r1
 8002880:	334d      	adds	r3, #77	@ 0x4d
 8002882:	2204      	movs	r2, #4
 8002884:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	78fa      	ldrb	r2, [r7, #3]
 800288c:	4611      	mov	r1, r2
 800288e:	4618      	mov	r0, r3
 8002890:	f003 f956 	bl	8005b40 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002894:	78fa      	ldrb	r2, [r7, #3]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	1a9b      	subs	r3, r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	331b      	adds	r3, #27
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d129      	bne.n	80028fe <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	331b      	adds	r3, #27
 80028ba:	2200      	movs	r2, #0
 80028bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80028be:	78fb      	ldrb	r3, [r7, #3]
 80028c0:	015a      	lsls	r2, r3, #5
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	4413      	add	r3, r2
 80028c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	0151      	lsls	r1, r2, #5
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	440a      	add	r2, r1
 80028d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028dc:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80028de:	78fb      	ldrb	r3, [r7, #3]
 80028e0:	015a      	lsls	r2, r3, #5
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	4413      	add	r3, r2
 80028e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	78fa      	ldrb	r2, [r7, #3]
 80028ee:	0151      	lsls	r1, r2, #5
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	440a      	add	r2, r1
 80028f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028f8:	f043 0320 	orr.w	r3, r3, #32
 80028fc:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80028fe:	78fb      	ldrb	r3, [r7, #3]
 8002900:	015a      	lsls	r2, r3, #5
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4413      	add	r3, r2
 8002906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800290a:	461a      	mov	r2, r3
 800290c:	2310      	movs	r3, #16
 800290e:	6093      	str	r3, [r2, #8]
 8002910:	e000      	b.n	8002914 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002912:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b086      	sub	sp, #24
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	460b      	mov	r3, r1
 8002924:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	78fa      	ldrb	r2, [r7, #3]
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f003 f884 	bl	8005a46 <USB_ReadChInterrupts>
 800293e:	4603      	mov	r3, r0
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b04      	cmp	r3, #4
 8002946:	d11b      	bne.n	8002980 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002948:	78fb      	ldrb	r3, [r7, #3]
 800294a:	015a      	lsls	r2, r3, #5
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	4413      	add	r3, r2
 8002950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002954:	461a      	mov	r2, r3
 8002956:	2304      	movs	r3, #4
 8002958:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800295a:	78fa      	ldrb	r2, [r7, #3]
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	1a9b      	subs	r3, r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	334d      	adds	r3, #77	@ 0x4d
 800296a:	2207      	movs	r2, #7
 800296c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	78fa      	ldrb	r2, [r7, #3]
 8002974:	4611      	mov	r1, r2
 8002976:	4618      	mov	r0, r3
 8002978:	f003 f8e2 	bl	8005b40 <USB_HC_Halt>
 800297c:	f000 bc89 	b.w	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	78fa      	ldrb	r2, [r7, #3]
 8002986:	4611      	mov	r1, r2
 8002988:	4618      	mov	r0, r3
 800298a:	f003 f85c 	bl	8005a46 <USB_ReadChInterrupts>
 800298e:	4603      	mov	r3, r0
 8002990:	f003 0320 	and.w	r3, r3, #32
 8002994:	2b20      	cmp	r3, #32
 8002996:	f040 8082 	bne.w	8002a9e <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800299a:	78fb      	ldrb	r3, [r7, #3]
 800299c:	015a      	lsls	r2, r3, #5
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	4413      	add	r3, r2
 80029a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a6:	461a      	mov	r2, r3
 80029a8:	2320      	movs	r3, #32
 80029aa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	3319      	adds	r3, #25
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d124      	bne.n	8002a0c <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80029c2:	78fa      	ldrb	r2, [r7, #3]
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	4613      	mov	r3, r2
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	1a9b      	subs	r3, r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	440b      	add	r3, r1
 80029d0:	3319      	adds	r3, #25
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029d6:	78fa      	ldrb	r2, [r7, #3]
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	4613      	mov	r3, r2
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	1a9b      	subs	r3, r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	440b      	add	r3, r1
 80029e4:	334c      	adds	r3, #76	@ 0x4c
 80029e6:	2202      	movs	r2, #2
 80029e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80029ea:	78fa      	ldrb	r2, [r7, #3]
 80029ec:	6879      	ldr	r1, [r7, #4]
 80029ee:	4613      	mov	r3, r2
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	1a9b      	subs	r3, r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	440b      	add	r3, r1
 80029f8:	334d      	adds	r3, #77	@ 0x4d
 80029fa:	2203      	movs	r2, #3
 80029fc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	78fa      	ldrb	r2, [r7, #3]
 8002a04:	4611      	mov	r1, r2
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 f89a 	bl	8005b40 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	4613      	mov	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	331a      	adds	r3, #26
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	f040 8437 	bne.w	8003292 <HCD_HC_OUT_IRQHandler+0x978>
 8002a24:	78fa      	ldrb	r2, [r7, #3]
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	1a9b      	subs	r3, r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	331b      	adds	r3, #27
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f040 842b 	bne.w	8003292 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002a3c:	78fa      	ldrb	r2, [r7, #3]
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	1a9b      	subs	r3, r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	3326      	adds	r3, #38	@ 0x26
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d009      	beq.n	8002a66 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002a52:	78fa      	ldrb	r2, [r7, #3]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	331b      	adds	r3, #27
 8002a62:	2201      	movs	r2, #1
 8002a64:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	334d      	adds	r3, #77	@ 0x4d
 8002a76:	2203      	movs	r2, #3
 8002a78:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f003 f85c 	bl	8005b40 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	1a9b      	subs	r3, r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	3344      	adds	r3, #68	@ 0x44
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e3f9      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	78fa      	ldrb	r2, [r7, #3]
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f002 ffcd 	bl	8005a46 <USB_ReadChInterrupts>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ab2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ab6:	d111      	bne.n	8002adc <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002ab8:	78fb      	ldrb	r3, [r7, #3]
 8002aba:	015a      	lsls	r2, r3, #5
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4413      	add	r3, r2
 8002ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002aca:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f003 f833 	bl	8005b40 <USB_HC_Halt>
 8002ada:	e3da      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	78fa      	ldrb	r2, [r7, #3]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f002 ffae 	bl	8005a46 <USB_ReadChInterrupts>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d168      	bne.n	8002bc6 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002af4:	78fa      	ldrb	r2, [r7, #3]
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	011b      	lsls	r3, r3, #4
 8002afc:	1a9b      	subs	r3, r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	3344      	adds	r3, #68	@ 0x44
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f002 ff98 	bl	8005a46 <USB_ReadChInterrupts>
 8002b16:	4603      	mov	r3, r0
 8002b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b1c:	2b40      	cmp	r3, #64	@ 0x40
 8002b1e:	d112      	bne.n	8002b46 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	1a9b      	subs	r3, r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	3319      	adds	r3, #25
 8002b30:	2201      	movs	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	015a      	lsls	r2, r3, #5
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b40:	461a      	mov	r2, r3
 8002b42:	2340      	movs	r3, #64	@ 0x40
 8002b44:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	011b      	lsls	r3, r3, #4
 8002b4e:	1a9b      	subs	r3, r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	331b      	adds	r3, #27
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d019      	beq.n	8002b90 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	1a9b      	subs	r3, r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	331b      	adds	r3, #27
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b70:	78fb      	ldrb	r3, [r7, #3]
 8002b72:	015a      	lsls	r2, r3, #5
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	4413      	add	r3, r2
 8002b78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	0151      	lsls	r1, r2, #5
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	440a      	add	r2, r1
 8002b86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b8e:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	015a      	lsls	r2, r3, #5
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	4413      	add	r3, r2
 8002b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	1a9b      	subs	r3, r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	334d      	adds	r3, #77	@ 0x4d
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	78fa      	ldrb	r2, [r7, #3]
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f002 ffbe 	bl	8005b40 <USB_HC_Halt>
 8002bc4:	e365      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	78fa      	ldrb	r2, [r7, #3]
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f002 ff39 	bl	8005a46 <USB_ReadChInterrupts>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bda:	2b40      	cmp	r3, #64	@ 0x40
 8002bdc:	d139      	bne.n	8002c52 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002bde:	78fa      	ldrb	r2, [r7, #3]
 8002be0:	6879      	ldr	r1, [r7, #4]
 8002be2:	4613      	mov	r3, r2
 8002be4:	011b      	lsls	r3, r3, #4
 8002be6:	1a9b      	subs	r3, r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	440b      	add	r3, r1
 8002bec:	334d      	adds	r3, #77	@ 0x4d
 8002bee:	2205      	movs	r2, #5
 8002bf0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002bf2:	78fa      	ldrb	r2, [r7, #3]
 8002bf4:	6879      	ldr	r1, [r7, #4]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	1a9b      	subs	r3, r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	440b      	add	r3, r1
 8002c00:	331a      	adds	r3, #26
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d109      	bne.n	8002c1c <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002c08:	78fa      	ldrb	r2, [r7, #3]
 8002c0a:	6879      	ldr	r1, [r7, #4]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	011b      	lsls	r3, r3, #4
 8002c10:	1a9b      	subs	r3, r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	3319      	adds	r3, #25
 8002c18:	2201      	movs	r2, #1
 8002c1a:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	3344      	adds	r3, #68	@ 0x44
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	4611      	mov	r1, r2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f002 ff81 	bl	8005b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002c3e:	78fb      	ldrb	r3, [r7, #3]
 8002c40:	015a      	lsls	r2, r3, #5
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	4413      	add	r3, r2
 8002c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	2340      	movs	r3, #64	@ 0x40
 8002c4e:	6093      	str	r3, [r2, #8]
 8002c50:	e31f      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	4611      	mov	r1, r2
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f002 fef3 	bl	8005a46 <USB_ReadChInterrupts>
 8002c60:	4603      	mov	r3, r0
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d11a      	bne.n	8002ca0 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002c6a:	78fb      	ldrb	r3, [r7, #3]
 8002c6c:	015a      	lsls	r2, r3, #5
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	4413      	add	r3, r2
 8002c72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c76:	461a      	mov	r2, r3
 8002c78:	2308      	movs	r3, #8
 8002c7a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	334d      	adds	r3, #77	@ 0x4d
 8002c8c:	2206      	movs	r2, #6
 8002c8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	78fa      	ldrb	r2, [r7, #3]
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f002 ff51 	bl	8005b40 <USB_HC_Halt>
 8002c9e:	e2f8      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f002 fecc 	bl	8005a46 <USB_ReadChInterrupts>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	2b10      	cmp	r3, #16
 8002cb6:	d144      	bne.n	8002d42 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002cb8:	78fa      	ldrb	r2, [r7, #3]
 8002cba:	6879      	ldr	r1, [r7, #4]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	011b      	lsls	r3, r3, #4
 8002cc0:	1a9b      	subs	r3, r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	440b      	add	r3, r1
 8002cc6:	3344      	adds	r3, #68	@ 0x44
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002ccc:	78fa      	ldrb	r2, [r7, #3]
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	1a9b      	subs	r3, r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	334d      	adds	r3, #77	@ 0x4d
 8002cdc:	2204      	movs	r2, #4
 8002cde:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002ce0:	78fa      	ldrb	r2, [r7, #3]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	3319      	adds	r3, #25
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d114      	bne.n	8002d20 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	3318      	adds	r3, #24
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d109      	bne.n	8002d20 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002d0c:	78fa      	ldrb	r2, [r7, #3]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	1a9b      	subs	r3, r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	3319      	adds	r3, #25
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	4611      	mov	r1, r2
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f002 ff09 	bl	8005b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	015a      	lsls	r2, r3, #5
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4413      	add	r3, r2
 8002d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	2310      	movs	r3, #16
 8002d3e:	6093      	str	r3, [r2, #8]
 8002d40:	e2a7      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	4611      	mov	r1, r2
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f002 fe7b 	bl	8005a46 <USB_ReadChInterrupts>
 8002d50:	4603      	mov	r3, r0
 8002d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d56:	2b80      	cmp	r3, #128	@ 0x80
 8002d58:	f040 8083 	bne.w	8002e62 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	799b      	ldrb	r3, [r3, #6]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d111      	bne.n	8002d88 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	334d      	adds	r3, #77	@ 0x4d
 8002d74:	2207      	movs	r2, #7
 8002d76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4618      	mov	r0, r3
 8002d82:	f002 fedd 	bl	8005b40 <USB_HC_Halt>
 8002d86:	e062      	b.n	8002e4e <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	3344      	adds	r3, #68	@ 0x44
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	1c59      	adds	r1, r3, #1
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	1a9b      	subs	r3, r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4403      	add	r3, r0
 8002da8:	3344      	adds	r3, #68	@ 0x44
 8002daa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002dac:	78fa      	ldrb	r2, [r7, #3]
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	011b      	lsls	r3, r3, #4
 8002db4:	1a9b      	subs	r3, r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	3344      	adds	r3, #68	@ 0x44
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d922      	bls.n	8002e08 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	3344      	adds	r3, #68	@ 0x44
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	334c      	adds	r3, #76	@ 0x4c
 8002de6:	2204      	movs	r2, #4
 8002de8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002dea:	78fa      	ldrb	r2, [r7, #3]
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	4613      	mov	r3, r2
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	1a9b      	subs	r3, r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	334c      	adds	r3, #76	@ 0x4c
 8002dfa:	781a      	ldrb	r2, [r3, #0]
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	4619      	mov	r1, r3
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f004 fa65 	bl	80072d0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002e06:	e022      	b.n	8002e4e <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	334c      	adds	r3, #76	@ 0x4c
 8002e18:	2202      	movs	r2, #2
 8002e1a:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	015a      	lsls	r2, r3, #5
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	4413      	add	r3, r2
 8002e24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002e32:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e3a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	015a      	lsls	r2, r3, #5
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	4413      	add	r3, r2
 8002e44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e48:	461a      	mov	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002e4e:	78fb      	ldrb	r3, [r7, #3]
 8002e50:	015a      	lsls	r2, r3, #5
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	4413      	add	r3, r2
 8002e56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	2380      	movs	r3, #128	@ 0x80
 8002e5e:	6093      	str	r3, [r2, #8]
 8002e60:	e217      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	4611      	mov	r1, r2
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f002 fdeb 	bl	8005a46 <USB_ReadChInterrupts>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e7a:	d11b      	bne.n	8002eb4 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	1a9b      	subs	r3, r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	334d      	adds	r3, #77	@ 0x4d
 8002e8c:	2209      	movs	r2, #9
 8002e8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	78fa      	ldrb	r2, [r7, #3]
 8002e96:	4611      	mov	r1, r2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f002 fe51 	bl	8005b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002e9e:	78fb      	ldrb	r3, [r7, #3]
 8002ea0:	015a      	lsls	r2, r3, #5
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eaa:	461a      	mov	r2, r3
 8002eac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002eb0:	6093      	str	r3, [r2, #8]
 8002eb2:	e1ee      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	78fa      	ldrb	r2, [r7, #3]
 8002eba:	4611      	mov	r1, r2
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f002 fdc2 	bl	8005a46 <USB_ReadChInterrupts>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	f040 81df 	bne.w	800328c <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	015a      	lsls	r2, r3, #5
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eda:	461a      	mov	r2, r3
 8002edc:	2302      	movs	r3, #2
 8002ede:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334d      	adds	r3, #77	@ 0x4d
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	f040 8093 	bne.w	800301e <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	334d      	adds	r3, #77	@ 0x4d
 8002f08:	2202      	movs	r2, #2
 8002f0a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	334c      	adds	r3, #76	@ 0x4c
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002f20:	78fa      	ldrb	r2, [r7, #3]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3326      	adds	r3, #38	@ 0x26
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d00b      	beq.n	8002f4e <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002f36:	78fa      	ldrb	r2, [r7, #3]
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	1a9b      	subs	r3, r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	440b      	add	r3, r1
 8002f44:	3326      	adds	r3, #38	@ 0x26
 8002f46:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	f040 8190 	bne.w	800326e <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	799b      	ldrb	r3, [r3, #6]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d115      	bne.n	8002f82 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	333d      	adds	r3, #61	@ 0x3d
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	78fa      	ldrb	r2, [r7, #3]
 8002f6a:	f083 0301 	eor.w	r3, r3, #1
 8002f6e:	b2d8      	uxtb	r0, r3
 8002f70:	6879      	ldr	r1, [r7, #4]
 8002f72:	4613      	mov	r3, r2
 8002f74:	011b      	lsls	r3, r3, #4
 8002f76:	1a9b      	subs	r3, r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	440b      	add	r3, r1
 8002f7c:	333d      	adds	r3, #61	@ 0x3d
 8002f7e:	4602      	mov	r2, r0
 8002f80:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	799b      	ldrb	r3, [r3, #6]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	f040 8171 	bne.w	800326e <HCD_HC_OUT_IRQHandler+0x954>
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	3334      	adds	r3, #52	@ 0x34
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 8165 	beq.w	800326e <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	1a9b      	subs	r3, r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	3334      	adds	r3, #52	@ 0x34
 8002fb4:	6819      	ldr	r1, [r3, #0]
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4403      	add	r3, r0
 8002fc4:	3328      	adds	r3, #40	@ 0x28
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	440b      	add	r3, r1
 8002fca:	1e59      	subs	r1, r3, #1
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	1a9b      	subs	r3, r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4403      	add	r3, r0
 8002fda:	3328      	adds	r3, #40	@ 0x28
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe2:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 813f 	beq.w	800326e <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	333d      	adds	r3, #61	@ 0x3d
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	78fa      	ldrb	r2, [r7, #3]
 8003004:	f083 0301 	eor.w	r3, r3, #1
 8003008:	b2d8      	uxtb	r0, r3
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	333d      	adds	r3, #61	@ 0x3d
 8003018:	4602      	mov	r2, r0
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	e127      	b.n	800326e <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	4613      	mov	r3, r2
 8003024:	011b      	lsls	r3, r3, #4
 8003026:	1a9b      	subs	r3, r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	334d      	adds	r3, #77	@ 0x4d
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b03      	cmp	r3, #3
 8003032:	d120      	bne.n	8003076 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	334d      	adds	r3, #77	@ 0x4d
 8003044:	2202      	movs	r2, #2
 8003046:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003048:	78fa      	ldrb	r2, [r7, #3]
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	331b      	adds	r3, #27
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2b01      	cmp	r3, #1
 800305c:	f040 8107 	bne.w	800326e <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	334c      	adds	r3, #76	@ 0x4c
 8003070:	2202      	movs	r2, #2
 8003072:	701a      	strb	r2, [r3, #0]
 8003074:	e0fb      	b.n	800326e <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003076:	78fa      	ldrb	r2, [r7, #3]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	334d      	adds	r3, #77	@ 0x4d
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b04      	cmp	r3, #4
 800308a:	d13a      	bne.n	8003102 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800308c:	78fa      	ldrb	r2, [r7, #3]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	1a9b      	subs	r3, r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	334d      	adds	r3, #77	@ 0x4d
 800309c:	2202      	movs	r2, #2
 800309e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030a0:	78fa      	ldrb	r2, [r7, #3]
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	4613      	mov	r3, r2
 80030a6:	011b      	lsls	r3, r3, #4
 80030a8:	1a9b      	subs	r3, r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	334c      	adds	r3, #76	@ 0x4c
 80030b0:	2202      	movs	r2, #2
 80030b2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80030b4:	78fa      	ldrb	r2, [r7, #3]
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	4613      	mov	r3, r2
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	1a9b      	subs	r3, r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	440b      	add	r3, r1
 80030c2:	331b      	adds	r3, #27
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	f040 80d1 	bne.w	800326e <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	331b      	adds	r3, #27
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	015a      	lsls	r2, r3, #5
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4413      	add	r3, r2
 80030e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	78fa      	ldrb	r2, [r7, #3]
 80030f0:	0151      	lsls	r1, r2, #5
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	440a      	add	r2, r1
 80030f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80030fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030fe:	6053      	str	r3, [r2, #4]
 8003100:	e0b5      	b.n	800326e <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003102:	78fa      	ldrb	r2, [r7, #3]
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	4613      	mov	r3, r2
 8003108:	011b      	lsls	r3, r3, #4
 800310a:	1a9b      	subs	r3, r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	440b      	add	r3, r1
 8003110:	334d      	adds	r3, #77	@ 0x4d
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b05      	cmp	r3, #5
 8003116:	d114      	bne.n	8003142 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	1a9b      	subs	r3, r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	334d      	adds	r3, #77	@ 0x4d
 8003128:	2202      	movs	r2, #2
 800312a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	1a9b      	subs	r3, r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	334c      	adds	r3, #76	@ 0x4c
 800313c:	2202      	movs	r2, #2
 800313e:	701a      	strb	r2, [r3, #0]
 8003140:	e095      	b.n	800326e <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	334d      	adds	r3, #77	@ 0x4d
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b06      	cmp	r3, #6
 8003156:	d114      	bne.n	8003182 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003158:	78fa      	ldrb	r2, [r7, #3]
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	4613      	mov	r3, r2
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	440b      	add	r3, r1
 8003166:	334d      	adds	r3, #77	@ 0x4d
 8003168:	2202      	movs	r2, #2
 800316a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	334c      	adds	r3, #76	@ 0x4c
 800317c:	2205      	movs	r2, #5
 800317e:	701a      	strb	r2, [r3, #0]
 8003180:	e075      	b.n	800326e <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	334d      	adds	r3, #77	@ 0x4d
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b07      	cmp	r3, #7
 8003196:	d00a      	beq.n	80031ae <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	334d      	adds	r3, #77	@ 0x4d
 80031a8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80031aa:	2b09      	cmp	r3, #9
 80031ac:	d170      	bne.n	8003290 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	334d      	adds	r3, #77	@ 0x4d
 80031be:	2202      	movs	r2, #2
 80031c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	3344      	adds	r3, #68	@ 0x44
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	1c59      	adds	r1, r3, #1
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	1a9b      	subs	r3, r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4403      	add	r3, r0
 80031e2:	3344      	adds	r3, #68	@ 0x44
 80031e4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031e6:	78fa      	ldrb	r2, [r7, #3]
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	1a9b      	subs	r3, r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	3344      	adds	r3, #68	@ 0x44
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d914      	bls.n	8003226 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80031fc:	78fa      	ldrb	r2, [r7, #3]
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	4613      	mov	r3, r2
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	1a9b      	subs	r3, r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	3344      	adds	r3, #68	@ 0x44
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003210:	78fa      	ldrb	r2, [r7, #3]
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	1a9b      	subs	r3, r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	334c      	adds	r3, #76	@ 0x4c
 8003220:	2204      	movs	r2, #4
 8003222:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003224:	e022      	b.n	800326c <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003226:	78fa      	ldrb	r2, [r7, #3]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	334c      	adds	r3, #76	@ 0x4c
 8003236:	2202      	movs	r2, #2
 8003238:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800323a:	78fb      	ldrb	r3, [r7, #3]
 800323c:	015a      	lsls	r2, r3, #5
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	4413      	add	r3, r2
 8003242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003250:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003258:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800325a:	78fb      	ldrb	r3, [r7, #3]
 800325c:	015a      	lsls	r2, r3, #5
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4413      	add	r3, r2
 8003262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003266:	461a      	mov	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800326c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800326e:	78fa      	ldrb	r2, [r7, #3]
 8003270:	6879      	ldr	r1, [r7, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	011b      	lsls	r3, r3, #4
 8003276:	1a9b      	subs	r3, r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	440b      	add	r3, r1
 800327c:	334c      	adds	r3, #76	@ 0x4c
 800327e:	781a      	ldrb	r2, [r3, #0]
 8003280:	78fb      	ldrb	r3, [r7, #3]
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f004 f823 	bl	80072d0 <HAL_HCD_HC_NotifyURBChange_Callback>
 800328a:	e002      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800328c:	bf00      	nop
 800328e:	e000      	b.n	8003292 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003290:	bf00      	nop
  }
}
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b08a      	sub	sp, #40	@ 0x28
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	f003 030f 	and.w	r3, r3, #15
 80032b8:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	0c5b      	lsrs	r3, r3, #17
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	091b      	lsrs	r3, r3, #4
 80032c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032cc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d004      	beq.n	80032de <HCD_RXQLVL_IRQHandler+0x46>
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	2b05      	cmp	r3, #5
 80032d8:	f000 80b6 	beq.w	8003448 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80032dc:	e0b7      	b.n	800344e <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80b3 	beq.w	800344c <HCD_RXQLVL_IRQHandler+0x1b4>
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4613      	mov	r3, r2
 80032ec:	011b      	lsls	r3, r3, #4
 80032ee:	1a9b      	subs	r3, r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	440b      	add	r3, r1
 80032f4:	332c      	adds	r3, #44	@ 0x2c
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 80a7 	beq.w	800344c <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4613      	mov	r3, r2
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	1a9b      	subs	r3, r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	440b      	add	r3, r1
 800330c:	3338      	adds	r3, #56	@ 0x38
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	18d1      	adds	r1, r2, r3
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4613      	mov	r3, r2
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	1a9b      	subs	r3, r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4403      	add	r3, r0
 8003322:	3334      	adds	r3, #52	@ 0x34
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4299      	cmp	r1, r3
 8003328:	f200 8083 	bhi.w	8003432 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6818      	ldr	r0, [r3, #0]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4613      	mov	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	332c      	adds	r3, #44	@ 0x2c
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	b292      	uxth	r2, r2
 8003346:	4619      	mov	r1, r3
 8003348:	f002 fb12 	bl	8005970 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	4613      	mov	r3, r2
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	332c      	adds	r3, #44	@ 0x2c
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	18d1      	adds	r1, r2, r3
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4613      	mov	r3, r2
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	1a9b      	subs	r3, r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4403      	add	r3, r0
 8003370:	332c      	adds	r3, #44	@ 0x2c
 8003372:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	3338      	adds	r3, #56	@ 0x38
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	18d1      	adds	r1, r2, r3
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4403      	add	r3, r0
 8003398:	3338      	adds	r3, #56	@ 0x38
 800339a:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	015a      	lsls	r2, r3, #5
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	4413      	add	r3, r2
 80033a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	0cdb      	lsrs	r3, r3, #19
 80033ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033b0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4613      	mov	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	3328      	adds	r3, #40	@ 0x28
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	461a      	mov	r2, r3
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d13f      	bne.n	800344c <HCD_RXQLVL_IRQHandler+0x1b4>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d03c      	beq.n	800344c <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	015a      	lsls	r2, r3, #5
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	4413      	add	r3, r2
 80033da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80033e8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80033f0:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	015a      	lsls	r2, r3, #5
 80033f6:	6a3b      	ldr	r3, [r7, #32]
 80033f8:	4413      	add	r3, r2
 80033fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033fe:	461a      	mov	r2, r3
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	333c      	adds	r3, #60	@ 0x3c
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	f083 0301 	eor.w	r3, r3, #1
 800341a:	b2d8      	uxtb	r0, r3
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4613      	mov	r3, r2
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	333c      	adds	r3, #60	@ 0x3c
 800342c:	4602      	mov	r2, r0
 800342e:	701a      	strb	r2, [r3, #0]
      break;
 8003430:	e00c      	b.n	800344c <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4613      	mov	r3, r2
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	1a9b      	subs	r3, r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	334c      	adds	r3, #76	@ 0x4c
 8003442:	2204      	movs	r2, #4
 8003444:	701a      	strb	r2, [r3, #0]
      break;
 8003446:	e001      	b.n	800344c <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003448:	bf00      	nop
 800344a:	e000      	b.n	800344e <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800344c:	bf00      	nop
  }
}
 800344e:	bf00      	nop
 8003450:	3728      	adds	r7, #40	@ 0x28
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b086      	sub	sp, #24
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003482:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b02      	cmp	r3, #2
 800348c:	d10b      	bne.n	80034a6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d102      	bne.n	800349e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f003 fefd 	bl	8007298 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	f043 0302 	orr.w	r3, r3, #2
 80034a4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d132      	bne.n	8003516 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f043 0308 	orr.w	r3, r3, #8
 80034b6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f003 0304 	and.w	r3, r3, #4
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d126      	bne.n	8003510 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	7a5b      	ldrb	r3, [r3, #9]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d113      	bne.n	80034f2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80034d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034d4:	d106      	bne.n	80034e4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2102      	movs	r1, #2
 80034dc:	4618      	mov	r0, r3
 80034de:	f002 fae1 	bl	8005aa4 <USB_InitFSLSPClkSel>
 80034e2:	e011      	b.n	8003508 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2101      	movs	r1, #1
 80034ea:	4618      	mov	r0, r3
 80034ec:	f002 fada 	bl	8005aa4 <USB_InitFSLSPClkSel>
 80034f0:	e00a      	b.n	8003508 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	79db      	ldrb	r3, [r3, #7]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d106      	bne.n	8003508 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003500:	461a      	mov	r2, r3
 8003502:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003506:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f003 fef3 	bl	80072f4 <HAL_HCD_PortEnabled_Callback>
 800350e:	e002      	b.n	8003516 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f003 fefd 	bl	8007310 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f003 0320 	and.w	r3, r3, #32
 800351c:	2b20      	cmp	r3, #32
 800351e:	d103      	bne.n	8003528 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f043 0320 	orr.w	r3, r3, #32
 8003526:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800352e:	461a      	mov	r2, r3
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	6013      	str	r3, [r2, #0]
}
 8003534:	bf00      	nop
 8003536:	3718      	adds	r7, #24
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003552:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	d023      	beq.n	80035a6 <HAL_LTDC_IRQHandler+0x6a>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d01e      	beq.n	80035a6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0204 	bic.w	r2, r2, #4
 8003576:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2204      	movs	r2, #4
 800357e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003586:	f043 0201 	orr.w	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2204      	movs	r2, #4
 8003594:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f86f 	bl	8003684 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d023      	beq.n	80035f8 <HAL_LTDC_IRQHandler+0xbc>
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d01e      	beq.n	80035f8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0202 	bic.w	r2, r2, #2
 80035c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2202      	movs	r2, #2
 80035d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035d8:	f043 0202 	orr.w	r2, r3, #2
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2204      	movs	r2, #4
 80035e6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f846 	bl	8003684 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d01b      	beq.n	800363a <HAL_LTDC_IRQHandler+0xfe>
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d016      	beq.n	800363a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0201 	bic.w	r2, r2, #1
 800361a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2201      	movs	r2, #1
 8003622:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 f82f 	bl	8003698 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f003 0308 	and.w	r3, r3, #8
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01b      	beq.n	800367c <HAL_LTDC_IRQHandler+0x140>
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d016      	beq.n	800367c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0208 	bic.w	r2, r2, #8
 800365c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2208      	movs	r2, #8
 8003664:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f818 	bl	80036ac <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800367c:	bf00      	nop
 800367e:	3710      	adds	r7, #16
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036c4:	4b05      	ldr	r3, [pc, #20]	@ (80036dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a04      	ldr	r2, [pc, #16]	@ (80036dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80036ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ce:	6013      	str	r3, [r2, #0]
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	40007000 	.word	0x40007000

080036e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80036e6:	2300      	movs	r3, #0
 80036e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80036ea:	4b23      	ldr	r3, [pc, #140]	@ (8003778 <HAL_PWREx_EnableOverDrive+0x98>)
 80036ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ee:	4a22      	ldr	r2, [pc, #136]	@ (8003778 <HAL_PWREx_EnableOverDrive+0x98>)
 80036f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036f6:	4b20      	ldr	r3, [pc, #128]	@ (8003778 <HAL_PWREx_EnableOverDrive+0x98>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003702:	4b1e      	ldr	r3, [pc, #120]	@ (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1d      	ldr	r2, [pc, #116]	@ (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800370c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800370e:	f7fd fd0f 	bl	8001130 <HAL_GetTick>
 8003712:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003714:	e009      	b.n	800372a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003716:	f7fd fd0b 	bl	8001130 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003724:	d901      	bls.n	800372a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e022      	b.n	8003770 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800372a:	4b14      	ldr	r3, [pc, #80]	@ (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003736:	d1ee      	bne.n	8003716 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003738:	4b10      	ldr	r3, [pc, #64]	@ (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a0f      	ldr	r2, [pc, #60]	@ (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 800373e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003742:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003744:	f7fd fcf4 	bl	8001130 <HAL_GetTick>
 8003748:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800374a:	e009      	b.n	8003760 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800374c:	f7fd fcf0 	bl	8001130 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800375a:	d901      	bls.n	8003760 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e007      	b.n	8003770 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003760:	4b06      	ldr	r3, [pc, #24]	@ (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003768:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800376c:	d1ee      	bne.n	800374c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40023800 	.word	0x40023800
 800377c:	40007000 	.word	0x40007000

08003780 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003788:	2300      	movs	r3, #0
 800378a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e291      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 8087 	beq.w	80038b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037a4:	4b96      	ldr	r3, [pc, #600]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 030c 	and.w	r3, r3, #12
 80037ac:	2b04      	cmp	r3, #4
 80037ae:	d00c      	beq.n	80037ca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037b0:	4b93      	ldr	r3, [pc, #588]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f003 030c 	and.w	r3, r3, #12
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d112      	bne.n	80037e2 <HAL_RCC_OscConfig+0x62>
 80037bc:	4b90      	ldr	r3, [pc, #576]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037c8:	d10b      	bne.n	80037e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ca:	4b8d      	ldr	r3, [pc, #564]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d06c      	beq.n	80038b0 <HAL_RCC_OscConfig+0x130>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d168      	bne.n	80038b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e26b      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037ea:	d106      	bne.n	80037fa <HAL_RCC_OscConfig+0x7a>
 80037ec:	4b84      	ldr	r3, [pc, #528]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a83      	ldr	r2, [pc, #524]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80037f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	e02e      	b.n	8003858 <HAL_RCC_OscConfig+0xd8>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10c      	bne.n	800381c <HAL_RCC_OscConfig+0x9c>
 8003802:	4b7f      	ldr	r3, [pc, #508]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a7e      	ldr	r2, [pc, #504]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003808:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	4b7c      	ldr	r3, [pc, #496]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a7b      	ldr	r2, [pc, #492]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003814:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	e01d      	b.n	8003858 <HAL_RCC_OscConfig+0xd8>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003824:	d10c      	bne.n	8003840 <HAL_RCC_OscConfig+0xc0>
 8003826:	4b76      	ldr	r3, [pc, #472]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a75      	ldr	r2, [pc, #468]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800382c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	4b73      	ldr	r3, [pc, #460]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a72      	ldr	r2, [pc, #456]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800383c:	6013      	str	r3, [r2, #0]
 800383e:	e00b      	b.n	8003858 <HAL_RCC_OscConfig+0xd8>
 8003840:	4b6f      	ldr	r3, [pc, #444]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a6e      	ldr	r2, [pc, #440]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003846:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	4b6c      	ldr	r3, [pc, #432]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a6b      	ldr	r2, [pc, #428]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003852:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003856:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d013      	beq.n	8003888 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003860:	f7fd fc66 	bl	8001130 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003868:	f7fd fc62 	bl	8001130 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b64      	cmp	r3, #100	@ 0x64
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e21f      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800387a:	4b61      	ldr	r3, [pc, #388]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0xe8>
 8003886:	e014      	b.n	80038b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003888:	f7fd fc52 	bl	8001130 <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003890:	f7fd fc4e 	bl	8001130 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b64      	cmp	r3, #100	@ 0x64
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e20b      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038a2:	4b57      	ldr	r3, [pc, #348]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f0      	bne.n	8003890 <HAL_RCC_OscConfig+0x110>
 80038ae:	e000      	b.n	80038b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d069      	beq.n	8003992 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038be:	4b50      	ldr	r3, [pc, #320]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f003 030c 	and.w	r3, r3, #12
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00b      	beq.n	80038e2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
 80038d2:	2b08      	cmp	r3, #8
 80038d4:	d11c      	bne.n	8003910 <HAL_RCC_OscConfig+0x190>
 80038d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d116      	bne.n	8003910 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038e2:	4b47      	ldr	r3, [pc, #284]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d005      	beq.n	80038fa <HAL_RCC_OscConfig+0x17a>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d001      	beq.n	80038fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e1df      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038fa:	4b41      	ldr	r3, [pc, #260]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	493d      	ldr	r1, [pc, #244]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800390a:	4313      	orrs	r3, r2
 800390c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800390e:	e040      	b.n	8003992 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d023      	beq.n	8003960 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003918:	4b39      	ldr	r3, [pc, #228]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a38      	ldr	r2, [pc, #224]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003924:	f7fd fc04 	bl	8001130 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800392c:	f7fd fc00 	bl	8001130 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e1bd      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393e:	4b30      	ldr	r3, [pc, #192]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0f0      	beq.n	800392c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800394a:	4b2d      	ldr	r3, [pc, #180]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4929      	ldr	r1, [pc, #164]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 800395a:	4313      	orrs	r3, r2
 800395c:	600b      	str	r3, [r1, #0]
 800395e:	e018      	b.n	8003992 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003960:	4b27      	ldr	r3, [pc, #156]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a26      	ldr	r2, [pc, #152]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003966:	f023 0301 	bic.w	r3, r3, #1
 800396a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396c:	f7fd fbe0 	bl	8001130 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003974:	f7fd fbdc 	bl	8001130 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e199      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003986:	4b1e      	ldr	r3, [pc, #120]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0308 	and.w	r3, r3, #8
 800399a:	2b00      	cmp	r3, #0
 800399c:	d038      	beq.n	8003a10 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d019      	beq.n	80039da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039a6:	4b16      	ldr	r3, [pc, #88]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80039a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039aa:	4a15      	ldr	r2, [pc, #84]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80039ac:	f043 0301 	orr.w	r3, r3, #1
 80039b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b2:	f7fd fbbd 	bl	8001130 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ba:	f7fd fbb9 	bl	8001130 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e176      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80039ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x23a>
 80039d8:	e01a      	b.n	8003a10 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039da:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80039dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039de:	4a08      	ldr	r2, [pc, #32]	@ (8003a00 <HAL_RCC_OscConfig+0x280>)
 80039e0:	f023 0301 	bic.w	r3, r3, #1
 80039e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e6:	f7fd fba3 	bl	8001130 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039ec:	e00a      	b.n	8003a04 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ee:	f7fd fb9f 	bl	8001130 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d903      	bls.n	8003a04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e15c      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
 8003a00:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a04:	4b91      	ldr	r3, [pc, #580]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1ee      	bne.n	80039ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0304 	and.w	r3, r3, #4
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 80a4 	beq.w	8003b66 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a1e:	4b8b      	ldr	r3, [pc, #556]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10d      	bne.n	8003a46 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a2a:	4b88      	ldr	r3, [pc, #544]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2e:	4a87      	ldr	r2, [pc, #540]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a36:	4b85      	ldr	r3, [pc, #532]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a42:	2301      	movs	r3, #1
 8003a44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a46:	4b82      	ldr	r3, [pc, #520]	@ (8003c50 <HAL_RCC_OscConfig+0x4d0>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d118      	bne.n	8003a84 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a52:	4b7f      	ldr	r3, [pc, #508]	@ (8003c50 <HAL_RCC_OscConfig+0x4d0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a7e      	ldr	r2, [pc, #504]	@ (8003c50 <HAL_RCC_OscConfig+0x4d0>)
 8003a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a5e:	f7fd fb67 	bl	8001130 <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a66:	f7fd fb63 	bl	8001130 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b64      	cmp	r3, #100	@ 0x64
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e120      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a78:	4b75      	ldr	r3, [pc, #468]	@ (8003c50 <HAL_RCC_OscConfig+0x4d0>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0f0      	beq.n	8003a66 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d106      	bne.n	8003a9a <HAL_RCC_OscConfig+0x31a>
 8003a8c:	4b6f      	ldr	r3, [pc, #444]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a90:	4a6e      	ldr	r2, [pc, #440]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a98:	e02d      	b.n	8003af6 <HAL_RCC_OscConfig+0x376>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10c      	bne.n	8003abc <HAL_RCC_OscConfig+0x33c>
 8003aa2:	4b6a      	ldr	r3, [pc, #424]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa6:	4a69      	ldr	r2, [pc, #420]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003aa8:	f023 0301 	bic.w	r3, r3, #1
 8003aac:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aae:	4b67      	ldr	r3, [pc, #412]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab2:	4a66      	ldr	r2, [pc, #408]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ab4:	f023 0304 	bic.w	r3, r3, #4
 8003ab8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aba:	e01c      	b.n	8003af6 <HAL_RCC_OscConfig+0x376>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b05      	cmp	r3, #5
 8003ac2:	d10c      	bne.n	8003ade <HAL_RCC_OscConfig+0x35e>
 8003ac4:	4b61      	ldr	r3, [pc, #388]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac8:	4a60      	ldr	r2, [pc, #384]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003aca:	f043 0304 	orr.w	r3, r3, #4
 8003ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ad0:	4b5e      	ldr	r3, [pc, #376]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad4:	4a5d      	ldr	r2, [pc, #372]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ad6:	f043 0301 	orr.w	r3, r3, #1
 8003ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8003adc:	e00b      	b.n	8003af6 <HAL_RCC_OscConfig+0x376>
 8003ade:	4b5b      	ldr	r3, [pc, #364]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae2:	4a5a      	ldr	r2, [pc, #360]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003ae4:	f023 0301 	bic.w	r3, r3, #1
 8003ae8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aea:	4b58      	ldr	r3, [pc, #352]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aee:	4a57      	ldr	r2, [pc, #348]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003af0:	f023 0304 	bic.w	r3, r3, #4
 8003af4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d015      	beq.n	8003b2a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afe:	f7fd fb17 	bl	8001130 <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b04:	e00a      	b.n	8003b1c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b06:	f7fd fb13 	bl	8001130 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e0ce      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0ee      	beq.n	8003b06 <HAL_RCC_OscConfig+0x386>
 8003b28:	e014      	b.n	8003b54 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b2a:	f7fd fb01 	bl	8001130 <HAL_GetTick>
 8003b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b30:	e00a      	b.n	8003b48 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b32:	f7fd fafd 	bl	8001130 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e0b8      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b48:	4b40      	ldr	r3, [pc, #256]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1ee      	bne.n	8003b32 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b54:	7dfb      	ldrb	r3, [r7, #23]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d105      	bne.n	8003b66 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5e:	4a3b      	ldr	r2, [pc, #236]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b64:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 80a4 	beq.w	8003cb8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b70:	4b36      	ldr	r3, [pc, #216]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 030c 	and.w	r3, r3, #12
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d06b      	beq.n	8003c54 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d149      	bne.n	8003c18 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b84:	4b31      	ldr	r3, [pc, #196]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a30      	ldr	r2, [pc, #192]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003b8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b90:	f7fd face 	bl	8001130 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b98:	f7fd faca 	bl	8001130 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e087      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003baa:	4b28      	ldr	r3, [pc, #160]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1f0      	bne.n	8003b98 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	69da      	ldr	r2, [r3, #28]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	019b      	lsls	r3, r3, #6
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	085b      	lsrs	r3, r3, #1
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	041b      	lsls	r3, r3, #16
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	061b      	lsls	r3, r3, #24
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003bde:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003be2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003be4:	4b19      	ldr	r3, [pc, #100]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a18      	ldr	r2, [pc, #96]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf0:	f7fd fa9e 	bl	8001130 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf8:	f7fd fa9a 	bl	8001130 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e057      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c0a:	4b10      	ldr	r3, [pc, #64]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x478>
 8003c16:	e04f      	b.n	8003cb8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c18:	4b0c      	ldr	r3, [pc, #48]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003c1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c24:	f7fd fa84 	bl	8001130 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c2c:	f7fd fa80 	bl	8001130 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e03d      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3e:	4b03      	ldr	r3, [pc, #12]	@ (8003c4c <HAL_RCC_OscConfig+0x4cc>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0x4ac>
 8003c4a:	e035      	b.n	8003cb8 <HAL_RCC_OscConfig+0x538>
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c54:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc4 <HAL_RCC_OscConfig+0x544>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d028      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d121      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d11a      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c84:	4013      	ands	r3, r2
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c8a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d111      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	085b      	lsrs	r3, r3, #1
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d107      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d001      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e000      	b.n	8003cba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40023800 	.word	0x40023800

08003cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e0d0      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 030f 	and.w	r3, r3, #15
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d910      	bls.n	8003d10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cee:	4b67      	ldr	r3, [pc, #412]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f023 020f 	bic.w	r2, r3, #15
 8003cf6:	4965      	ldr	r1, [pc, #404]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cfe:	4b63      	ldr	r3, [pc, #396]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e0b8      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d020      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0304 	and.w	r3, r3, #4
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d28:	4b59      	ldr	r3, [pc, #356]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	4a58      	ldr	r2, [pc, #352]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0308 	and.w	r3, r3, #8
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d40:	4b53      	ldr	r3, [pc, #332]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	4a52      	ldr	r2, [pc, #328]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d4c:	4b50      	ldr	r3, [pc, #320]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	494d      	ldr	r1, [pc, #308]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d040      	beq.n	8003dec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d107      	bne.n	8003d82 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d72:	4b47      	ldr	r3, [pc, #284]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d115      	bne.n	8003daa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e07f      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d107      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d8a:	4b41      	ldr	r3, [pc, #260]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d109      	bne.n	8003daa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e073      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e06b      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003daa:	4b39      	ldr	r3, [pc, #228]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f023 0203 	bic.w	r2, r3, #3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	4936      	ldr	r1, [pc, #216]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dbc:	f7fd f9b8 	bl	8001130 <HAL_GetTick>
 8003dc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dc2:	e00a      	b.n	8003dda <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dc4:	f7fd f9b4 	bl	8001130 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e053      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dda:	4b2d      	ldr	r3, [pc, #180]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f003 020c 	and.w	r2, r3, #12
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d1eb      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dec:	4b27      	ldr	r3, [pc, #156]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 030f 	and.w	r3, r3, #15
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d210      	bcs.n	8003e1c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfa:	4b24      	ldr	r3, [pc, #144]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f023 020f 	bic.w	r2, r3, #15
 8003e02:	4922      	ldr	r1, [pc, #136]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e0a:	4b20      	ldr	r3, [pc, #128]	@ (8003e8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 030f 	and.w	r3, r3, #15
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d001      	beq.n	8003e1c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e032      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d008      	beq.n	8003e3a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e28:	4b19      	ldr	r3, [pc, #100]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	4916      	ldr	r1, [pc, #88]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d009      	beq.n	8003e5a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e46:	4b12      	ldr	r3, [pc, #72]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	490e      	ldr	r1, [pc, #56]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e5a:	f000 f821 	bl	8003ea0 <HAL_RCC_GetSysClockFreq>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	4b0b      	ldr	r3, [pc, #44]	@ (8003e90 <HAL_RCC_ClockConfig+0x1c8>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	091b      	lsrs	r3, r3, #4
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	490a      	ldr	r1, [pc, #40]	@ (8003e94 <HAL_RCC_ClockConfig+0x1cc>)
 8003e6c:	5ccb      	ldrb	r3, [r1, r3]
 8003e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e72:	4a09      	ldr	r2, [pc, #36]	@ (8003e98 <HAL_RCC_ClockConfig+0x1d0>)
 8003e74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e76:	4b09      	ldr	r3, [pc, #36]	@ (8003e9c <HAL_RCC_ClockConfig+0x1d4>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fd f808 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40023c00 	.word	0x40023c00
 8003e90:	40023800 	.word	0x40023800
 8003e94:	08007d6c 	.word	0x08007d6c
 8003e98:	20000000 	.word	0x20000000
 8003e9c:	20000004 	.word	0x20000004

08003ea0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ea4:	b090      	sub	sp, #64	@ 0x40
 8003ea6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eac:	2300      	movs	r3, #0
 8003eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003eb8:	4b59      	ldr	r3, [pc, #356]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x180>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d00d      	beq.n	8003ee0 <HAL_RCC_GetSysClockFreq+0x40>
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	f200 80a1 	bhi.w	800400c <HAL_RCC_GetSysClockFreq+0x16c>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x34>
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d003      	beq.n	8003eda <HAL_RCC_GetSysClockFreq+0x3a>
 8003ed2:	e09b      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ed4:	4b53      	ldr	r3, [pc, #332]	@ (8004024 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ed8:	e09b      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eda:	4b53      	ldr	r3, [pc, #332]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x188>)
 8003edc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ede:	e098      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ee0:	4b4f      	ldr	r3, [pc, #316]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ee8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003eea:	4b4d      	ldr	r3, [pc, #308]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x180>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d028      	beq.n	8003f48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	099b      	lsrs	r3, r3, #6
 8003efc:	2200      	movs	r2, #0
 8003efe:	623b      	str	r3, [r7, #32]
 8003f00:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f02:	6a3b      	ldr	r3, [r7, #32]
 8003f04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f08:	2100      	movs	r1, #0
 8003f0a:	4b47      	ldr	r3, [pc, #284]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f0c:	fb03 f201 	mul.w	r2, r3, r1
 8003f10:	2300      	movs	r3, #0
 8003f12:	fb00 f303 	mul.w	r3, r0, r3
 8003f16:	4413      	add	r3, r2
 8003f18:	4a43      	ldr	r2, [pc, #268]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f1a:	fba0 1202 	umull	r1, r2, r0, r2
 8003f1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f20:	460a      	mov	r2, r1
 8003f22:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f26:	4413      	add	r3, r2
 8003f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	61bb      	str	r3, [r7, #24]
 8003f30:	61fa      	str	r2, [r7, #28]
 8003f32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f3a:	f7fc f9c1 	bl	80002c0 <__aeabi_uldivmod>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4613      	mov	r3, r2
 8003f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f46:	e053      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f48:	4b35      	ldr	r3, [pc, #212]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	099b      	lsrs	r3, r3, #6
 8003f4e:	2200      	movs	r2, #0
 8003f50:	613b      	str	r3, [r7, #16]
 8003f52:	617a      	str	r2, [r7, #20]
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f5a:	f04f 0b00 	mov.w	fp, #0
 8003f5e:	4652      	mov	r2, sl
 8003f60:	465b      	mov	r3, fp
 8003f62:	f04f 0000 	mov.w	r0, #0
 8003f66:	f04f 0100 	mov.w	r1, #0
 8003f6a:	0159      	lsls	r1, r3, #5
 8003f6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f70:	0150      	lsls	r0, r2, #5
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	ebb2 080a 	subs.w	r8, r2, sl
 8003f7a:	eb63 090b 	sbc.w	r9, r3, fp
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	f04f 0300 	mov.w	r3, #0
 8003f86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f92:	ebb2 0408 	subs.w	r4, r2, r8
 8003f96:	eb63 0509 	sbc.w	r5, r3, r9
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	f04f 0300 	mov.w	r3, #0
 8003fa2:	00eb      	lsls	r3, r5, #3
 8003fa4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fa8:	00e2      	lsls	r2, r4, #3
 8003faa:	4614      	mov	r4, r2
 8003fac:	461d      	mov	r5, r3
 8003fae:	eb14 030a 	adds.w	r3, r4, sl
 8003fb2:	603b      	str	r3, [r7, #0]
 8003fb4:	eb45 030b 	adc.w	r3, r5, fp
 8003fb8:	607b      	str	r3, [r7, #4]
 8003fba:	f04f 0200 	mov.w	r2, #0
 8003fbe:	f04f 0300 	mov.w	r3, #0
 8003fc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	028b      	lsls	r3, r1, #10
 8003fca:	4621      	mov	r1, r4
 8003fcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	028a      	lsls	r2, r1, #10
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fda:	2200      	movs	r2, #0
 8003fdc:	60bb      	str	r3, [r7, #8]
 8003fde:	60fa      	str	r2, [r7, #12]
 8003fe0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fe4:	f7fc f96c 	bl	80002c0 <__aeabi_uldivmod>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	4613      	mov	r3, r2
 8003fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	0c1b      	lsrs	r3, r3, #16
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004000:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004004:	fbb2 f3f3 	udiv	r3, r2, r3
 8004008:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800400a:	e002      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800400c:	4b05      	ldr	r3, [pc, #20]	@ (8004024 <HAL_RCC_GetSysClockFreq+0x184>)
 800400e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004014:	4618      	mov	r0, r3
 8004016:	3740      	adds	r7, #64	@ 0x40
 8004018:	46bd      	mov	sp, r7
 800401a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800
 8004024:	00f42400 	.word	0x00f42400
 8004028:	017d7840 	.word	0x017d7840

0800402c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004030:	4b03      	ldr	r3, [pc, #12]	@ (8004040 <HAL_RCC_GetHCLKFreq+0x14>)
 8004032:	681b      	ldr	r3, [r3, #0]
}
 8004034:	4618      	mov	r0, r3
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	20000000 	.word	0x20000000

08004044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004048:	f7ff fff0 	bl	800402c <HAL_RCC_GetHCLKFreq>
 800404c:	4602      	mov	r2, r0
 800404e:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	0a9b      	lsrs	r3, r3, #10
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	4903      	ldr	r1, [pc, #12]	@ (8004068 <HAL_RCC_GetPCLK1Freq+0x24>)
 800405a:	5ccb      	ldrb	r3, [r1, r3]
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004060:	4618      	mov	r0, r3
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40023800 	.word	0x40023800
 8004068:	08007d7c 	.word	0x08007d7c

0800406c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004070:	f7ff ffdc 	bl	800402c <HAL_RCC_GetHCLKFreq>
 8004074:	4602      	mov	r2, r0
 8004076:	4b05      	ldr	r3, [pc, #20]	@ (800408c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	0b5b      	lsrs	r3, r3, #13
 800407c:	f003 0307 	and.w	r3, r3, #7
 8004080:	4903      	ldr	r1, [pc, #12]	@ (8004090 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004082:	5ccb      	ldrb	r3, [r1, r3]
 8004084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40023800 	.word	0x40023800
 8004090:	08007d7c 	.word	0x08007d7c

08004094 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	220f      	movs	r2, #15
 80040a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040a4:	4b12      	ldr	r3, [pc, #72]	@ (80040f0 <HAL_RCC_GetClockConfig+0x5c>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 0203 	and.w	r2, r3, #3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80040b0:	4b0f      	ldr	r3, [pc, #60]	@ (80040f0 <HAL_RCC_GetClockConfig+0x5c>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80040bc:	4b0c      	ldr	r3, [pc, #48]	@ (80040f0 <HAL_RCC_GetClockConfig+0x5c>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80040c8:	4b09      	ldr	r3, [pc, #36]	@ (80040f0 <HAL_RCC_GetClockConfig+0x5c>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	08db      	lsrs	r3, r3, #3
 80040ce:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80040d6:	4b07      	ldr	r3, [pc, #28]	@ (80040f4 <HAL_RCC_GetClockConfig+0x60>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 020f 	and.w	r2, r3, #15
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	601a      	str	r2, [r3, #0]
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40023800 	.word	0x40023800
 80040f4:	40023c00 	.word	0x40023c00

080040f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b088      	sub	sp, #32
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004104:	2300      	movs	r3, #0
 8004106:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004108:	2300      	movs	r3, #0
 800410a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004110:	2300      	movs	r3, #0
 8004112:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	d012      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004120:	4b69      	ldr	r3, [pc, #420]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	4a68      	ldr	r2, [pc, #416]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004126:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800412a:	6093      	str	r3, [r2, #8]
 800412c:	4b66      	ldr	r3, [pc, #408]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004134:	4964      	ldr	r1, [pc, #400]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004136:	4313      	orrs	r3, r2
 8004138:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004142:	2301      	movs	r3, #1
 8004144:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d017      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004152:	4b5d      	ldr	r3, [pc, #372]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004154:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004158:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004160:	4959      	ldr	r1, [pc, #356]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800416c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004170:	d101      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004172:	2301      	movs	r3, #1
 8004174:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800417e:	2301      	movs	r3, #1
 8004180:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d017      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800418e:	4b4e      	ldr	r3, [pc, #312]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004190:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004194:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419c:	494a      	ldr	r1, [pc, #296]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041ac:	d101      	bne.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80041ae:	2301      	movs	r3, #1
 80041b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80041ba:	2301      	movs	r3, #1
 80041bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80041ca:	2301      	movs	r3, #1
 80041cc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 808b 	beq.w	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80041dc:	4b3a      	ldr	r3, [pc, #232]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	4a39      	ldr	r2, [pc, #228]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80041e8:	4b37      	ldr	r3, [pc, #220]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041f4:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a34      	ldr	r2, [pc, #208]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004200:	f7fc ff96 	bl	8001130 <HAL_GetTick>
 8004204:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004206:	e008      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004208:	f7fc ff92 	bl	8001130 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b64      	cmp	r3, #100	@ 0x64
 8004214:	d901      	bls.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e357      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800421a:	4b2c      	ldr	r3, [pc, #176]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004226:	4b28      	ldr	r3, [pc, #160]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800422a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800422e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d035      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	429a      	cmp	r2, r3
 8004242:	d02e      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004244:	4b20      	ldr	r3, [pc, #128]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004248:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800424c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800424e:	4b1e      	ldr	r3, [pc, #120]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004252:	4a1d      	ldr	r2, [pc, #116]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004258:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800425a:	4b1b      	ldr	r3, [pc, #108]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800425c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800425e:	4a1a      	ldr	r2, [pc, #104]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004264:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004266:	4a18      	ldr	r2, [pc, #96]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800426c:	4b16      	ldr	r3, [pc, #88]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b01      	cmp	r3, #1
 8004276:	d114      	bne.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004278:	f7fc ff5a 	bl	8001130 <HAL_GetTick>
 800427c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427e:	e00a      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004280:	f7fc ff56 	bl	8001130 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800428e:	4293      	cmp	r3, r2
 8004290:	d901      	bls.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e319      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004296:	4b0c      	ldr	r3, [pc, #48]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0ee      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042ae:	d111      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80042b0:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80042bc:	4b04      	ldr	r3, [pc, #16]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80042be:	400b      	ands	r3, r1
 80042c0:	4901      	ldr	r1, [pc, #4]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	608b      	str	r3, [r1, #8]
 80042c6:	e00b      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40007000 	.word	0x40007000
 80042d0:	0ffffcff 	.word	0x0ffffcff
 80042d4:	4baa      	ldr	r3, [pc, #680]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	4aa9      	ldr	r2, [pc, #676]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042da:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80042de:	6093      	str	r3, [r2, #8]
 80042e0:	4ba7      	ldr	r3, [pc, #668]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ec:	49a4      	ldr	r1, [pc, #656]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d010      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042fe:	4ba0      	ldr	r3, [pc, #640]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004304:	4a9e      	ldr	r2, [pc, #632]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004306:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800430a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800430e:	4b9c      	ldr	r3, [pc, #624]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004310:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004318:	4999      	ldr	r1, [pc, #612]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800431a:	4313      	orrs	r3, r2
 800431c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00a      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800432c:	4b94      	ldr	r3, [pc, #592]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800432e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004332:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800433a:	4991      	ldr	r1, [pc, #580]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00a      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800434e:	4b8c      	ldr	r3, [pc, #560]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004354:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800435c:	4988      	ldr	r1, [pc, #544]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004370:	4b83      	ldr	r3, [pc, #524]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800437e:	4980      	ldr	r1, [pc, #512]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004380:	4313      	orrs	r3, r2
 8004382:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004392:	4b7b      	ldr	r3, [pc, #492]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004398:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a0:	4977      	ldr	r1, [pc, #476]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00a      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043b4:	4b72      	ldr	r3, [pc, #456]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ba:	f023 0203 	bic.w	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c2:	496f      	ldr	r1, [pc, #444]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00a      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043d6:	4b6a      	ldr	r3, [pc, #424]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043dc:	f023 020c 	bic.w	r2, r3, #12
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043e4:	4966      	ldr	r1, [pc, #408]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00a      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043f8:	4b61      	ldr	r3, [pc, #388]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004406:	495e      	ldr	r1, [pc, #376]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800441a:	4b59      	ldr	r3, [pc, #356]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800441c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004420:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004428:	4955      	ldr	r1, [pc, #340]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00a      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800443c:	4b50      	ldr	r3, [pc, #320]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800443e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004442:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444a:	494d      	ldr	r1, [pc, #308]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800445e:	4b48      	ldr	r3, [pc, #288]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004464:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446c:	4944      	ldr	r1, [pc, #272]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800446e:	4313      	orrs	r3, r2
 8004470:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004480:	4b3f      	ldr	r3, [pc, #252]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004486:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448e:	493c      	ldr	r1, [pc, #240]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004490:	4313      	orrs	r3, r2
 8004492:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80044a2:	4b37      	ldr	r3, [pc, #220]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044b0:	4933      	ldr	r1, [pc, #204]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00a      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80044c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ca:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044d2:	492b      	ldr	r1, [pc, #172]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d011      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80044e6:	4b26      	ldr	r3, [pc, #152]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ec:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044f4:	4922      	ldr	r1, [pc, #136]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004504:	d101      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004506:	2301      	movs	r3, #1
 8004508:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0308 	and.w	r3, r3, #8
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004516:	2301      	movs	r3, #1
 8004518:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004526:	4b16      	ldr	r3, [pc, #88]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004534:	4912      	ldr	r1, [pc, #72]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00b      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004548:	4b0d      	ldr	r3, [pc, #52]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800454a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800454e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004558:	4909      	ldr	r1, [pc, #36]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800455a:	4313      	orrs	r3, r2
 800455c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d006      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 80d9 	beq.w	8004726 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004574:	4b02      	ldr	r3, [pc, #8]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a01      	ldr	r2, [pc, #4]	@ (8004580 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800457a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800457e:	e001      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004580:	40023800 	.word	0x40023800
 8004584:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004586:	f7fc fdd3 	bl	8001130 <HAL_GetTick>
 800458a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800458c:	e008      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800458e:	f7fc fdcf 	bl	8001130 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b64      	cmp	r3, #100	@ 0x64
 800459a:	d901      	bls.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e194      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045a0:	4b6c      	ldr	r3, [pc, #432]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1f0      	bne.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d021      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x504>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d11d      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045c0:	4b64      	ldr	r3, [pc, #400]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c6:	0c1b      	lsrs	r3, r3, #16
 80045c8:	f003 0303 	and.w	r3, r3, #3
 80045cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80045ce:	4b61      	ldr	r3, [pc, #388]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045d4:	0e1b      	lsrs	r3, r3, #24
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	019a      	lsls	r2, r3, #6
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	041b      	lsls	r3, r3, #16
 80045e6:	431a      	orrs	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	061b      	lsls	r3, r3, #24
 80045ec:	431a      	orrs	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	071b      	lsls	r3, r3, #28
 80045f4:	4957      	ldr	r1, [pc, #348]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d004      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800460c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004610:	d00a      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800461a:	2b00      	cmp	r3, #0
 800461c:	d02e      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004622:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004626:	d129      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004628:	4b4a      	ldr	r3, [pc, #296]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800462a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800462e:	0c1b      	lsrs	r3, r3, #16
 8004630:	f003 0303 	and.w	r3, r3, #3
 8004634:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004636:	4b47      	ldr	r3, [pc, #284]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463c:	0f1b      	lsrs	r3, r3, #28
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	019a      	lsls	r2, r3, #6
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	041b      	lsls	r3, r3, #16
 800464e:	431a      	orrs	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	061b      	lsls	r3, r3, #24
 8004656:	431a      	orrs	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	071b      	lsls	r3, r3, #28
 800465c:	493d      	ldr	r1, [pc, #244]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800465e:	4313      	orrs	r3, r2
 8004660:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004664:	4b3b      	ldr	r3, [pc, #236]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004666:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800466a:	f023 021f 	bic.w	r2, r3, #31
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004672:	3b01      	subs	r3, #1
 8004674:	4937      	ldr	r1, [pc, #220]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d01d      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004688:	4b32      	ldr	r3, [pc, #200]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800468a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800468e:	0e1b      	lsrs	r3, r3, #24
 8004690:	f003 030f 	and.w	r3, r3, #15
 8004694:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004696:	4b2f      	ldr	r3, [pc, #188]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004698:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800469c:	0f1b      	lsrs	r3, r3, #28
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	019a      	lsls	r2, r3, #6
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	041b      	lsls	r3, r3, #16
 80046b0:	431a      	orrs	r2, r3
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	061b      	lsls	r3, r3, #24
 80046b6:	431a      	orrs	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	071b      	lsls	r3, r3, #28
 80046bc:	4925      	ldr	r1, [pc, #148]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d011      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	019a      	lsls	r2, r3, #6
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	041b      	lsls	r3, r3, #16
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	061b      	lsls	r3, r3, #24
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	071b      	lsls	r3, r3, #28
 80046ec:	4919      	ldr	r1, [pc, #100]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046f4:	4b17      	ldr	r3, [pc, #92]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a16      	ldr	r2, [pc, #88]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004700:	f7fc fd16 	bl	8001130 <HAL_GetTick>
 8004704:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004706:	e008      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004708:	f7fc fd12 	bl	8001130 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b64      	cmp	r3, #100	@ 0x64
 8004714:	d901      	bls.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e0d7      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800471a:	4b0e      	ldr	r3, [pc, #56]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f0      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	2b01      	cmp	r3, #1
 800472a:	f040 80cd 	bne.w	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800472e:	4b09      	ldr	r3, [pc, #36]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a08      	ldr	r2, [pc, #32]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004734:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004738:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800473a:	f7fc fcf9 	bl	8001130 <HAL_GetTick>
 800473e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004740:	e00a      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004742:	f7fc fcf5 	bl	8001130 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b64      	cmp	r3, #100	@ 0x64
 800474e:	d903      	bls.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e0ba      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004754:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004758:	4b5e      	ldr	r3, [pc, #376]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004760:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004764:	d0ed      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004776:	2b00      	cmp	r3, #0
 8004778:	d009      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004782:	2b00      	cmp	r3, #0
 8004784:	d02e      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478a:	2b00      	cmp	r3, #0
 800478c:	d12a      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800478e:	4b51      	ldr	r3, [pc, #324]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004794:	0c1b      	lsrs	r3, r3, #16
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800479c:	4b4d      	ldr	r3, [pc, #308]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a2:	0f1b      	lsrs	r3, r3, #28
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	019a      	lsls	r2, r3, #6
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	041b      	lsls	r3, r3, #16
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	061b      	lsls	r3, r3, #24
 80047bc:	431a      	orrs	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	071b      	lsls	r3, r3, #28
 80047c2:	4944      	ldr	r1, [pc, #272]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047ca:	4b42      	ldr	r3, [pc, #264]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047d0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d8:	3b01      	subs	r3, #1
 80047da:	021b      	lsls	r3, r3, #8
 80047dc:	493d      	ldr	r1, [pc, #244]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d022      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047f8:	d11d      	bne.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047fa:	4b36      	ldr	r3, [pc, #216]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004800:	0e1b      	lsrs	r3, r3, #24
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004808:	4b32      	ldr	r3, [pc, #200]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800480a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480e:	0f1b      	lsrs	r3, r3, #28
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	019a      	lsls	r2, r3, #6
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	041b      	lsls	r3, r3, #16
 8004822:	431a      	orrs	r2, r3
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	061b      	lsls	r3, r3, #24
 8004828:	431a      	orrs	r2, r3
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	071b      	lsls	r3, r3, #28
 800482e:	4929      	ldr	r1, [pc, #164]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004830:	4313      	orrs	r3, r2
 8004832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d028      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004842:	4b24      	ldr	r3, [pc, #144]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004848:	0e1b      	lsrs	r3, r3, #24
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004850:	4b20      	ldr	r3, [pc, #128]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004856:	0c1b      	lsrs	r3, r3, #16
 8004858:	f003 0303 	and.w	r3, r3, #3
 800485c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	019a      	lsls	r2, r3, #6
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	041b      	lsls	r3, r3, #16
 8004868:	431a      	orrs	r2, r3
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	061b      	lsls	r3, r3, #24
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	071b      	lsls	r3, r3, #28
 8004876:	4917      	ldr	r1, [pc, #92]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800487e:	4b15      	ldr	r3, [pc, #84]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004884:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	4911      	ldr	r1, [pc, #68]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800488e:	4313      	orrs	r3, r2
 8004890:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004894:	4b0f      	ldr	r3, [pc, #60]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a0e      	ldr	r2, [pc, #56]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800489a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800489e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a0:	f7fc fc46 	bl	8001130 <HAL_GetTick>
 80048a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048a8:	f7fc fc42 	bl	8001130 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b64      	cmp	r3, #100	@ 0x64
 80048b4:	d901      	bls.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e007      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048ba:	4b06      	ldr	r3, [pc, #24]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048c6:	d1ef      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3720      	adds	r7, #32
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	40023800 	.word	0x40023800

080048d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e049      	b.n	800497e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d106      	bne.n	8004904 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f7fc f990 	bl	8000c24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3304      	adds	r3, #4
 8004914:	4619      	mov	r1, r3
 8004916:	4610      	mov	r0, r2
 8004918:	f000 f9de 	bl	8004cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	d001      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e054      	b.n	8004a4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2202      	movs	r2, #2
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0201 	orr.w	r2, r2, #1
 80049b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a26      	ldr	r2, [pc, #152]	@ (8004a58 <HAL_TIM_Base_Start_IT+0xd0>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d022      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ca:	d01d      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a22      	ldr	r2, [pc, #136]	@ (8004a5c <HAL_TIM_Base_Start_IT+0xd4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d018      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a21      	ldr	r2, [pc, #132]	@ (8004a60 <HAL_TIM_Base_Start_IT+0xd8>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d013      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004a64 <HAL_TIM_Base_Start_IT+0xdc>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d00e      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004a68 <HAL_TIM_Base_Start_IT+0xe0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d009      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a1c      	ldr	r2, [pc, #112]	@ (8004a6c <HAL_TIM_Base_Start_IT+0xe4>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d004      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x80>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a1b      	ldr	r2, [pc, #108]	@ (8004a70 <HAL_TIM_Base_Start_IT+0xe8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d115      	bne.n	8004a34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689a      	ldr	r2, [r3, #8]
 8004a0e:	4b19      	ldr	r3, [pc, #100]	@ (8004a74 <HAL_TIM_Base_Start_IT+0xec>)
 8004a10:	4013      	ands	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2b06      	cmp	r3, #6
 8004a18:	d015      	beq.n	8004a46 <HAL_TIM_Base_Start_IT+0xbe>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a20:	d011      	beq.n	8004a46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f042 0201 	orr.w	r2, r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a32:	e008      	b.n	8004a46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]
 8004a44:	e000      	b.n	8004a48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40010000 	.word	0x40010000
 8004a5c:	40000400 	.word	0x40000400
 8004a60:	40000800 	.word	0x40000800
 8004a64:	40000c00 	.word	0x40000c00
 8004a68:	40010400 	.word	0x40010400
 8004a6c:	40014000 	.word	0x40014000
 8004a70:	40001800 	.word	0x40001800
 8004a74:	00010007 	.word	0x00010007

08004a78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d020      	beq.n	8004adc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01b      	beq.n	8004adc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0202 	mvn.w	r2, #2
 8004aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f8e9 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f8db 	bl	8004c86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8ec 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d020      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d01b      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0204 	mvn.w	r2, #4
 8004af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2202      	movs	r2, #2
 8004afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f8c3 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004b14:	e005      	b.n	8004b22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f8b5 	bl	8004c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f8c6 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d020      	beq.n	8004b74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01b      	beq.n	8004b74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0208 	mvn.w	r2, #8
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2204      	movs	r2, #4
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f89d 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f88f 	bl	8004c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f8a0 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f003 0310 	and.w	r3, r3, #16
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d020      	beq.n	8004bc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f003 0310 	and.w	r3, r3, #16
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01b      	beq.n	8004bc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f06f 0210 	mvn.w	r2, #16
 8004b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2208      	movs	r2, #8
 8004b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f877 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004bac:	e005      	b.n	8004bba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f869 	bl	8004c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 f87a 	bl	8004cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00c      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d007      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f06f 0201 	mvn.w	r2, #1
 8004bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7fb ffe0 	bl	8000ba4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d104      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00c      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d007      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 f913 	bl	8004e38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00c      	beq.n	8004c36 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d007      	beq.n	8004c36 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f90b 	bl	8004e4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00c      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 f834 	bl	8004cc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	f003 0320 	and.w	r3, r3, #32
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00c      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f003 0320 	and.w	r3, r3, #32
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d007      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f06f 0220 	mvn.w	r2, #32
 8004c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f8d3 	bl	8004e24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c7e:	bf00      	nop
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c86:	b480      	push	{r7}
 8004c88:	b083      	sub	sp, #12
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c8e:	bf00      	nop
 8004c90:	370c      	adds	r7, #12
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr

08004c9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b083      	sub	sp, #12
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ca2:	bf00      	nop
 8004ca4:	370c      	adds	r7, #12
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
	...

08004cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a43      	ldr	r2, [pc, #268]	@ (8004df8 <TIM_Base_SetConfig+0x120>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d013      	beq.n	8004d18 <TIM_Base_SetConfig+0x40>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cf6:	d00f      	beq.n	8004d18 <TIM_Base_SetConfig+0x40>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a40      	ldr	r2, [pc, #256]	@ (8004dfc <TIM_Base_SetConfig+0x124>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00b      	beq.n	8004d18 <TIM_Base_SetConfig+0x40>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a3f      	ldr	r2, [pc, #252]	@ (8004e00 <TIM_Base_SetConfig+0x128>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d007      	beq.n	8004d18 <TIM_Base_SetConfig+0x40>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004e04 <TIM_Base_SetConfig+0x12c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d003      	beq.n	8004d18 <TIM_Base_SetConfig+0x40>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a3d      	ldr	r2, [pc, #244]	@ (8004e08 <TIM_Base_SetConfig+0x130>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d108      	bne.n	8004d2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a32      	ldr	r2, [pc, #200]	@ (8004df8 <TIM_Base_SetConfig+0x120>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d02b      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d38:	d027      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a2f      	ldr	r2, [pc, #188]	@ (8004dfc <TIM_Base_SetConfig+0x124>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d023      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a2e      	ldr	r2, [pc, #184]	@ (8004e00 <TIM_Base_SetConfig+0x128>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d01f      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a2d      	ldr	r2, [pc, #180]	@ (8004e04 <TIM_Base_SetConfig+0x12c>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d01b      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a2c      	ldr	r2, [pc, #176]	@ (8004e08 <TIM_Base_SetConfig+0x130>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d017      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a2b      	ldr	r2, [pc, #172]	@ (8004e0c <TIM_Base_SetConfig+0x134>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d013      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a2a      	ldr	r2, [pc, #168]	@ (8004e10 <TIM_Base_SetConfig+0x138>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00f      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a29      	ldr	r2, [pc, #164]	@ (8004e14 <TIM_Base_SetConfig+0x13c>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d00b      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a28      	ldr	r2, [pc, #160]	@ (8004e18 <TIM_Base_SetConfig+0x140>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d007      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a27      	ldr	r2, [pc, #156]	@ (8004e1c <TIM_Base_SetConfig+0x144>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d003      	beq.n	8004d8a <TIM_Base_SetConfig+0xb2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a26      	ldr	r2, [pc, #152]	@ (8004e20 <TIM_Base_SetConfig+0x148>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d108      	bne.n	8004d9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a0e      	ldr	r2, [pc, #56]	@ (8004df8 <TIM_Base_SetConfig+0x120>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d003      	beq.n	8004dca <TIM_Base_SetConfig+0xf2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a10      	ldr	r2, [pc, #64]	@ (8004e08 <TIM_Base_SetConfig+0x130>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d103      	bne.n	8004dd2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f043 0204 	orr.w	r2, r3, #4
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	601a      	str	r2, [r3, #0]
}
 8004dea:	bf00      	nop
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40010000 	.word	0x40010000
 8004dfc:	40000400 	.word	0x40000400
 8004e00:	40000800 	.word	0x40000800
 8004e04:	40000c00 	.word	0x40000c00
 8004e08:	40010400 	.word	0x40010400
 8004e0c:	40014000 	.word	0x40014000
 8004e10:	40014400 	.word	0x40014400
 8004e14:	40014800 	.word	0x40014800
 8004e18:	40001800 	.word	0x40001800
 8004e1c:	40001c00 	.word	0x40001c00
 8004e20:	40002000 	.word	0x40002000

08004e24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e040      	b.n	8004ef4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fb ff3c 	bl	8000d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2224      	movs	r2, #36	@ 0x24
 8004e8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0201 	bic.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d002      	beq.n	8004eac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 fb16 	bl	80054d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 f8af 	bl	8005010 <UART_SetConfig>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d101      	bne.n	8004ebc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e01b      	b.n	8004ef4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004eda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fb95 	bl	800561c <UART_CheckIdleState>
 8004ef2:	4603      	mov	r3, r0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08a      	sub	sp, #40	@ 0x28
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	d177      	bne.n	8005004 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d002      	beq.n	8004f20 <HAL_UART_Transmit+0x24>
 8004f1a:	88fb      	ldrh	r3, [r7, #6]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e070      	b.n	8005006 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2221      	movs	r2, #33	@ 0x21
 8004f30:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f32:	f7fc f8fd 	bl	8001130 <HAL_GetTick>
 8004f36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	88fa      	ldrh	r2, [r7, #6]
 8004f3c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	88fa      	ldrh	r2, [r7, #6]
 8004f44:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f50:	d108      	bne.n	8004f64 <HAL_UART_Transmit+0x68>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d104      	bne.n	8004f64 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	61bb      	str	r3, [r7, #24]
 8004f62:	e003      	b.n	8004f6c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f6c:	e02f      	b.n	8004fce <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	2200      	movs	r2, #0
 8004f76:	2180      	movs	r1, #128	@ 0x80
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 fba6 	bl	80056ca <UART_WaitOnFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d004      	beq.n	8004f8e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2220      	movs	r2, #32
 8004f88:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e03b      	b.n	8005006 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10b      	bne.n	8004fac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	881b      	ldrh	r3, [r3, #0]
 8004f98:	461a      	mov	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fa2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	3302      	adds	r3, #2
 8004fa8:	61bb      	str	r3, [r7, #24]
 8004faa:	e007      	b.n	8004fbc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	781a      	ldrb	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1c9      	bne.n	8004f6e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	2140      	movs	r1, #64	@ 0x40
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 fb70 	bl	80056ca <UART_WaitOnFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d004      	beq.n	8004ffa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e005      	b.n	8005006 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005000:	2300      	movs	r3, #0
 8005002:	e000      	b.n	8005006 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005004:	2302      	movs	r3, #2
  }
}
 8005006:	4618      	mov	r0, r3
 8005008:	3720      	adds	r7, #32
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005018:	2300      	movs	r3, #0
 800501a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689a      	ldr	r2, [r3, #8]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	69db      	ldr	r3, [r3, #28]
 8005030:	4313      	orrs	r3, r2
 8005032:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	4ba6      	ldr	r3, [pc, #664]	@ (80052d4 <UART_SetConfig+0x2c4>)
 800503c:	4013      	ands	r3, r2
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	6812      	ldr	r2, [r2, #0]
 8005042:	6979      	ldr	r1, [r7, #20]
 8005044:	430b      	orrs	r3, r1
 8005046:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	4313      	orrs	r3, r2
 800506c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	430a      	orrs	r2, r1
 8005080:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a94      	ldr	r2, [pc, #592]	@ (80052d8 <UART_SetConfig+0x2c8>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d120      	bne.n	80050ce <UART_SetConfig+0xbe>
 800508c:	4b93      	ldr	r3, [pc, #588]	@ (80052dc <UART_SetConfig+0x2cc>)
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	2b03      	cmp	r3, #3
 8005098:	d816      	bhi.n	80050c8 <UART_SetConfig+0xb8>
 800509a:	a201      	add	r2, pc, #4	@ (adr r2, 80050a0 <UART_SetConfig+0x90>)
 800509c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a0:	080050b1 	.word	0x080050b1
 80050a4:	080050bd 	.word	0x080050bd
 80050a8:	080050b7 	.word	0x080050b7
 80050ac:	080050c3 	.word	0x080050c3
 80050b0:	2301      	movs	r3, #1
 80050b2:	77fb      	strb	r3, [r7, #31]
 80050b4:	e150      	b.n	8005358 <UART_SetConfig+0x348>
 80050b6:	2302      	movs	r3, #2
 80050b8:	77fb      	strb	r3, [r7, #31]
 80050ba:	e14d      	b.n	8005358 <UART_SetConfig+0x348>
 80050bc:	2304      	movs	r3, #4
 80050be:	77fb      	strb	r3, [r7, #31]
 80050c0:	e14a      	b.n	8005358 <UART_SetConfig+0x348>
 80050c2:	2308      	movs	r3, #8
 80050c4:	77fb      	strb	r3, [r7, #31]
 80050c6:	e147      	b.n	8005358 <UART_SetConfig+0x348>
 80050c8:	2310      	movs	r3, #16
 80050ca:	77fb      	strb	r3, [r7, #31]
 80050cc:	e144      	b.n	8005358 <UART_SetConfig+0x348>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a83      	ldr	r2, [pc, #524]	@ (80052e0 <UART_SetConfig+0x2d0>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d132      	bne.n	800513e <UART_SetConfig+0x12e>
 80050d8:	4b80      	ldr	r3, [pc, #512]	@ (80052dc <UART_SetConfig+0x2cc>)
 80050da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050de:	f003 030c 	and.w	r3, r3, #12
 80050e2:	2b0c      	cmp	r3, #12
 80050e4:	d828      	bhi.n	8005138 <UART_SetConfig+0x128>
 80050e6:	a201      	add	r2, pc, #4	@ (adr r2, 80050ec <UART_SetConfig+0xdc>)
 80050e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ec:	08005121 	.word	0x08005121
 80050f0:	08005139 	.word	0x08005139
 80050f4:	08005139 	.word	0x08005139
 80050f8:	08005139 	.word	0x08005139
 80050fc:	0800512d 	.word	0x0800512d
 8005100:	08005139 	.word	0x08005139
 8005104:	08005139 	.word	0x08005139
 8005108:	08005139 	.word	0x08005139
 800510c:	08005127 	.word	0x08005127
 8005110:	08005139 	.word	0x08005139
 8005114:	08005139 	.word	0x08005139
 8005118:	08005139 	.word	0x08005139
 800511c:	08005133 	.word	0x08005133
 8005120:	2300      	movs	r3, #0
 8005122:	77fb      	strb	r3, [r7, #31]
 8005124:	e118      	b.n	8005358 <UART_SetConfig+0x348>
 8005126:	2302      	movs	r3, #2
 8005128:	77fb      	strb	r3, [r7, #31]
 800512a:	e115      	b.n	8005358 <UART_SetConfig+0x348>
 800512c:	2304      	movs	r3, #4
 800512e:	77fb      	strb	r3, [r7, #31]
 8005130:	e112      	b.n	8005358 <UART_SetConfig+0x348>
 8005132:	2308      	movs	r3, #8
 8005134:	77fb      	strb	r3, [r7, #31]
 8005136:	e10f      	b.n	8005358 <UART_SetConfig+0x348>
 8005138:	2310      	movs	r3, #16
 800513a:	77fb      	strb	r3, [r7, #31]
 800513c:	e10c      	b.n	8005358 <UART_SetConfig+0x348>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a68      	ldr	r2, [pc, #416]	@ (80052e4 <UART_SetConfig+0x2d4>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d120      	bne.n	800518a <UART_SetConfig+0x17a>
 8005148:	4b64      	ldr	r3, [pc, #400]	@ (80052dc <UART_SetConfig+0x2cc>)
 800514a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800514e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005152:	2b30      	cmp	r3, #48	@ 0x30
 8005154:	d013      	beq.n	800517e <UART_SetConfig+0x16e>
 8005156:	2b30      	cmp	r3, #48	@ 0x30
 8005158:	d814      	bhi.n	8005184 <UART_SetConfig+0x174>
 800515a:	2b20      	cmp	r3, #32
 800515c:	d009      	beq.n	8005172 <UART_SetConfig+0x162>
 800515e:	2b20      	cmp	r3, #32
 8005160:	d810      	bhi.n	8005184 <UART_SetConfig+0x174>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <UART_SetConfig+0x15c>
 8005166:	2b10      	cmp	r3, #16
 8005168:	d006      	beq.n	8005178 <UART_SetConfig+0x168>
 800516a:	e00b      	b.n	8005184 <UART_SetConfig+0x174>
 800516c:	2300      	movs	r3, #0
 800516e:	77fb      	strb	r3, [r7, #31]
 8005170:	e0f2      	b.n	8005358 <UART_SetConfig+0x348>
 8005172:	2302      	movs	r3, #2
 8005174:	77fb      	strb	r3, [r7, #31]
 8005176:	e0ef      	b.n	8005358 <UART_SetConfig+0x348>
 8005178:	2304      	movs	r3, #4
 800517a:	77fb      	strb	r3, [r7, #31]
 800517c:	e0ec      	b.n	8005358 <UART_SetConfig+0x348>
 800517e:	2308      	movs	r3, #8
 8005180:	77fb      	strb	r3, [r7, #31]
 8005182:	e0e9      	b.n	8005358 <UART_SetConfig+0x348>
 8005184:	2310      	movs	r3, #16
 8005186:	77fb      	strb	r3, [r7, #31]
 8005188:	e0e6      	b.n	8005358 <UART_SetConfig+0x348>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a56      	ldr	r2, [pc, #344]	@ (80052e8 <UART_SetConfig+0x2d8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d120      	bne.n	80051d6 <UART_SetConfig+0x1c6>
 8005194:	4b51      	ldr	r3, [pc, #324]	@ (80052dc <UART_SetConfig+0x2cc>)
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800519e:	2bc0      	cmp	r3, #192	@ 0xc0
 80051a0:	d013      	beq.n	80051ca <UART_SetConfig+0x1ba>
 80051a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80051a4:	d814      	bhi.n	80051d0 <UART_SetConfig+0x1c0>
 80051a6:	2b80      	cmp	r3, #128	@ 0x80
 80051a8:	d009      	beq.n	80051be <UART_SetConfig+0x1ae>
 80051aa:	2b80      	cmp	r3, #128	@ 0x80
 80051ac:	d810      	bhi.n	80051d0 <UART_SetConfig+0x1c0>
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <UART_SetConfig+0x1a8>
 80051b2:	2b40      	cmp	r3, #64	@ 0x40
 80051b4:	d006      	beq.n	80051c4 <UART_SetConfig+0x1b4>
 80051b6:	e00b      	b.n	80051d0 <UART_SetConfig+0x1c0>
 80051b8:	2300      	movs	r3, #0
 80051ba:	77fb      	strb	r3, [r7, #31]
 80051bc:	e0cc      	b.n	8005358 <UART_SetConfig+0x348>
 80051be:	2302      	movs	r3, #2
 80051c0:	77fb      	strb	r3, [r7, #31]
 80051c2:	e0c9      	b.n	8005358 <UART_SetConfig+0x348>
 80051c4:	2304      	movs	r3, #4
 80051c6:	77fb      	strb	r3, [r7, #31]
 80051c8:	e0c6      	b.n	8005358 <UART_SetConfig+0x348>
 80051ca:	2308      	movs	r3, #8
 80051cc:	77fb      	strb	r3, [r7, #31]
 80051ce:	e0c3      	b.n	8005358 <UART_SetConfig+0x348>
 80051d0:	2310      	movs	r3, #16
 80051d2:	77fb      	strb	r3, [r7, #31]
 80051d4:	e0c0      	b.n	8005358 <UART_SetConfig+0x348>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a44      	ldr	r2, [pc, #272]	@ (80052ec <UART_SetConfig+0x2dc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d125      	bne.n	800522c <UART_SetConfig+0x21c>
 80051e0:	4b3e      	ldr	r3, [pc, #248]	@ (80052dc <UART_SetConfig+0x2cc>)
 80051e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ee:	d017      	beq.n	8005220 <UART_SetConfig+0x210>
 80051f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051f4:	d817      	bhi.n	8005226 <UART_SetConfig+0x216>
 80051f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051fa:	d00b      	beq.n	8005214 <UART_SetConfig+0x204>
 80051fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005200:	d811      	bhi.n	8005226 <UART_SetConfig+0x216>
 8005202:	2b00      	cmp	r3, #0
 8005204:	d003      	beq.n	800520e <UART_SetConfig+0x1fe>
 8005206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800520a:	d006      	beq.n	800521a <UART_SetConfig+0x20a>
 800520c:	e00b      	b.n	8005226 <UART_SetConfig+0x216>
 800520e:	2300      	movs	r3, #0
 8005210:	77fb      	strb	r3, [r7, #31]
 8005212:	e0a1      	b.n	8005358 <UART_SetConfig+0x348>
 8005214:	2302      	movs	r3, #2
 8005216:	77fb      	strb	r3, [r7, #31]
 8005218:	e09e      	b.n	8005358 <UART_SetConfig+0x348>
 800521a:	2304      	movs	r3, #4
 800521c:	77fb      	strb	r3, [r7, #31]
 800521e:	e09b      	b.n	8005358 <UART_SetConfig+0x348>
 8005220:	2308      	movs	r3, #8
 8005222:	77fb      	strb	r3, [r7, #31]
 8005224:	e098      	b.n	8005358 <UART_SetConfig+0x348>
 8005226:	2310      	movs	r3, #16
 8005228:	77fb      	strb	r3, [r7, #31]
 800522a:	e095      	b.n	8005358 <UART_SetConfig+0x348>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a2f      	ldr	r2, [pc, #188]	@ (80052f0 <UART_SetConfig+0x2e0>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d125      	bne.n	8005282 <UART_SetConfig+0x272>
 8005236:	4b29      	ldr	r3, [pc, #164]	@ (80052dc <UART_SetConfig+0x2cc>)
 8005238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005240:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005244:	d017      	beq.n	8005276 <UART_SetConfig+0x266>
 8005246:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800524a:	d817      	bhi.n	800527c <UART_SetConfig+0x26c>
 800524c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005250:	d00b      	beq.n	800526a <UART_SetConfig+0x25a>
 8005252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005256:	d811      	bhi.n	800527c <UART_SetConfig+0x26c>
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <UART_SetConfig+0x254>
 800525c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005260:	d006      	beq.n	8005270 <UART_SetConfig+0x260>
 8005262:	e00b      	b.n	800527c <UART_SetConfig+0x26c>
 8005264:	2301      	movs	r3, #1
 8005266:	77fb      	strb	r3, [r7, #31]
 8005268:	e076      	b.n	8005358 <UART_SetConfig+0x348>
 800526a:	2302      	movs	r3, #2
 800526c:	77fb      	strb	r3, [r7, #31]
 800526e:	e073      	b.n	8005358 <UART_SetConfig+0x348>
 8005270:	2304      	movs	r3, #4
 8005272:	77fb      	strb	r3, [r7, #31]
 8005274:	e070      	b.n	8005358 <UART_SetConfig+0x348>
 8005276:	2308      	movs	r3, #8
 8005278:	77fb      	strb	r3, [r7, #31]
 800527a:	e06d      	b.n	8005358 <UART_SetConfig+0x348>
 800527c:	2310      	movs	r3, #16
 800527e:	77fb      	strb	r3, [r7, #31]
 8005280:	e06a      	b.n	8005358 <UART_SetConfig+0x348>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a1b      	ldr	r2, [pc, #108]	@ (80052f4 <UART_SetConfig+0x2e4>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d138      	bne.n	80052fe <UART_SetConfig+0x2ee>
 800528c:	4b13      	ldr	r3, [pc, #76]	@ (80052dc <UART_SetConfig+0x2cc>)
 800528e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005292:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005296:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800529a:	d017      	beq.n	80052cc <UART_SetConfig+0x2bc>
 800529c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80052a0:	d82a      	bhi.n	80052f8 <UART_SetConfig+0x2e8>
 80052a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052a6:	d00b      	beq.n	80052c0 <UART_SetConfig+0x2b0>
 80052a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052ac:	d824      	bhi.n	80052f8 <UART_SetConfig+0x2e8>
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <UART_SetConfig+0x2aa>
 80052b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b6:	d006      	beq.n	80052c6 <UART_SetConfig+0x2b6>
 80052b8:	e01e      	b.n	80052f8 <UART_SetConfig+0x2e8>
 80052ba:	2300      	movs	r3, #0
 80052bc:	77fb      	strb	r3, [r7, #31]
 80052be:	e04b      	b.n	8005358 <UART_SetConfig+0x348>
 80052c0:	2302      	movs	r3, #2
 80052c2:	77fb      	strb	r3, [r7, #31]
 80052c4:	e048      	b.n	8005358 <UART_SetConfig+0x348>
 80052c6:	2304      	movs	r3, #4
 80052c8:	77fb      	strb	r3, [r7, #31]
 80052ca:	e045      	b.n	8005358 <UART_SetConfig+0x348>
 80052cc:	2308      	movs	r3, #8
 80052ce:	77fb      	strb	r3, [r7, #31]
 80052d0:	e042      	b.n	8005358 <UART_SetConfig+0x348>
 80052d2:	bf00      	nop
 80052d4:	efff69f3 	.word	0xefff69f3
 80052d8:	40011000 	.word	0x40011000
 80052dc:	40023800 	.word	0x40023800
 80052e0:	40004400 	.word	0x40004400
 80052e4:	40004800 	.word	0x40004800
 80052e8:	40004c00 	.word	0x40004c00
 80052ec:	40005000 	.word	0x40005000
 80052f0:	40011400 	.word	0x40011400
 80052f4:	40007800 	.word	0x40007800
 80052f8:	2310      	movs	r3, #16
 80052fa:	77fb      	strb	r3, [r7, #31]
 80052fc:	e02c      	b.n	8005358 <UART_SetConfig+0x348>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a72      	ldr	r2, [pc, #456]	@ (80054cc <UART_SetConfig+0x4bc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d125      	bne.n	8005354 <UART_SetConfig+0x344>
 8005308:	4b71      	ldr	r3, [pc, #452]	@ (80054d0 <UART_SetConfig+0x4c0>)
 800530a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800530e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005312:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005316:	d017      	beq.n	8005348 <UART_SetConfig+0x338>
 8005318:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800531c:	d817      	bhi.n	800534e <UART_SetConfig+0x33e>
 800531e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005322:	d00b      	beq.n	800533c <UART_SetConfig+0x32c>
 8005324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005328:	d811      	bhi.n	800534e <UART_SetConfig+0x33e>
 800532a:	2b00      	cmp	r3, #0
 800532c:	d003      	beq.n	8005336 <UART_SetConfig+0x326>
 800532e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005332:	d006      	beq.n	8005342 <UART_SetConfig+0x332>
 8005334:	e00b      	b.n	800534e <UART_SetConfig+0x33e>
 8005336:	2300      	movs	r3, #0
 8005338:	77fb      	strb	r3, [r7, #31]
 800533a:	e00d      	b.n	8005358 <UART_SetConfig+0x348>
 800533c:	2302      	movs	r3, #2
 800533e:	77fb      	strb	r3, [r7, #31]
 8005340:	e00a      	b.n	8005358 <UART_SetConfig+0x348>
 8005342:	2304      	movs	r3, #4
 8005344:	77fb      	strb	r3, [r7, #31]
 8005346:	e007      	b.n	8005358 <UART_SetConfig+0x348>
 8005348:	2308      	movs	r3, #8
 800534a:	77fb      	strb	r3, [r7, #31]
 800534c:	e004      	b.n	8005358 <UART_SetConfig+0x348>
 800534e:	2310      	movs	r3, #16
 8005350:	77fb      	strb	r3, [r7, #31]
 8005352:	e001      	b.n	8005358 <UART_SetConfig+0x348>
 8005354:	2310      	movs	r3, #16
 8005356:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005360:	d15b      	bne.n	800541a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005362:	7ffb      	ldrb	r3, [r7, #31]
 8005364:	2b08      	cmp	r3, #8
 8005366:	d828      	bhi.n	80053ba <UART_SetConfig+0x3aa>
 8005368:	a201      	add	r2, pc, #4	@ (adr r2, 8005370 <UART_SetConfig+0x360>)
 800536a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536e:	bf00      	nop
 8005370:	08005395 	.word	0x08005395
 8005374:	0800539d 	.word	0x0800539d
 8005378:	080053a5 	.word	0x080053a5
 800537c:	080053bb 	.word	0x080053bb
 8005380:	080053ab 	.word	0x080053ab
 8005384:	080053bb 	.word	0x080053bb
 8005388:	080053bb 	.word	0x080053bb
 800538c:	080053bb 	.word	0x080053bb
 8005390:	080053b3 	.word	0x080053b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005394:	f7fe fe56 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 8005398:	61b8      	str	r0, [r7, #24]
        break;
 800539a:	e013      	b.n	80053c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800539c:	f7fe fe66 	bl	800406c <HAL_RCC_GetPCLK2Freq>
 80053a0:	61b8      	str	r0, [r7, #24]
        break;
 80053a2:	e00f      	b.n	80053c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053a4:	4b4b      	ldr	r3, [pc, #300]	@ (80054d4 <UART_SetConfig+0x4c4>)
 80053a6:	61bb      	str	r3, [r7, #24]
        break;
 80053a8:	e00c      	b.n	80053c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053aa:	f7fe fd79 	bl	8003ea0 <HAL_RCC_GetSysClockFreq>
 80053ae:	61b8      	str	r0, [r7, #24]
        break;
 80053b0:	e008      	b.n	80053c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053b6:	61bb      	str	r3, [r7, #24]
        break;
 80053b8:	e004      	b.n	80053c4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	77bb      	strb	r3, [r7, #30]
        break;
 80053c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d074      	beq.n	80054b4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	005a      	lsls	r2, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	085b      	lsrs	r3, r3, #1
 80053d4:	441a      	add	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	fbb2 f3f3 	udiv	r3, r2, r3
 80053de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	2b0f      	cmp	r3, #15
 80053e4:	d916      	bls.n	8005414 <UART_SetConfig+0x404>
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ec:	d212      	bcs.n	8005414 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	f023 030f 	bic.w	r3, r3, #15
 80053f6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	085b      	lsrs	r3, r3, #1
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	b29a      	uxth	r2, r3
 8005404:	89fb      	ldrh	r3, [r7, #14]
 8005406:	4313      	orrs	r3, r2
 8005408:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	89fa      	ldrh	r2, [r7, #14]
 8005410:	60da      	str	r2, [r3, #12]
 8005412:	e04f      	b.n	80054b4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	77bb      	strb	r3, [r7, #30]
 8005418:	e04c      	b.n	80054b4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800541a:	7ffb      	ldrb	r3, [r7, #31]
 800541c:	2b08      	cmp	r3, #8
 800541e:	d828      	bhi.n	8005472 <UART_SetConfig+0x462>
 8005420:	a201      	add	r2, pc, #4	@ (adr r2, 8005428 <UART_SetConfig+0x418>)
 8005422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005426:	bf00      	nop
 8005428:	0800544d 	.word	0x0800544d
 800542c:	08005455 	.word	0x08005455
 8005430:	0800545d 	.word	0x0800545d
 8005434:	08005473 	.word	0x08005473
 8005438:	08005463 	.word	0x08005463
 800543c:	08005473 	.word	0x08005473
 8005440:	08005473 	.word	0x08005473
 8005444:	08005473 	.word	0x08005473
 8005448:	0800546b 	.word	0x0800546b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800544c:	f7fe fdfa 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 8005450:	61b8      	str	r0, [r7, #24]
        break;
 8005452:	e013      	b.n	800547c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005454:	f7fe fe0a 	bl	800406c <HAL_RCC_GetPCLK2Freq>
 8005458:	61b8      	str	r0, [r7, #24]
        break;
 800545a:	e00f      	b.n	800547c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800545c:	4b1d      	ldr	r3, [pc, #116]	@ (80054d4 <UART_SetConfig+0x4c4>)
 800545e:	61bb      	str	r3, [r7, #24]
        break;
 8005460:	e00c      	b.n	800547c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005462:	f7fe fd1d 	bl	8003ea0 <HAL_RCC_GetSysClockFreq>
 8005466:	61b8      	str	r0, [r7, #24]
        break;
 8005468:	e008      	b.n	800547c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800546a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800546e:	61bb      	str	r3, [r7, #24]
        break;
 8005470:	e004      	b.n	800547c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005472:	2300      	movs	r3, #0
 8005474:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	77bb      	strb	r3, [r7, #30]
        break;
 800547a:	bf00      	nop
    }

    if (pclk != 0U)
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d018      	beq.n	80054b4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	085a      	lsrs	r2, r3, #1
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	441a      	add	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	fbb2 f3f3 	udiv	r3, r2, r3
 8005494:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b0f      	cmp	r3, #15
 800549a:	d909      	bls.n	80054b0 <UART_SetConfig+0x4a0>
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054a2:	d205      	bcs.n	80054b0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	60da      	str	r2, [r3, #12]
 80054ae:	e001      	b.n	80054b4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80054c0:	7fbb      	ldrb	r3, [r7, #30]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3720      	adds	r7, #32
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	40007c00 	.word	0x40007c00
 80054d0:	40023800 	.word	0x40023800
 80054d4:	00f42400 	.word	0x00f42400

080054d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e4:	f003 0308 	and.w	r3, r3, #8
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00a      	beq.n	8005502 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005528:	f003 0302 	and.w	r3, r3, #2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00a      	beq.n	8005546 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	430a      	orrs	r2, r1
 8005544:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00a      	beq.n	8005568 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	f003 0310 	and.w	r3, r3, #16
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00a      	beq.n	800558a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558e:	f003 0320 	and.w	r3, r3, #32
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d01a      	beq.n	80055ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055d6:	d10a      	bne.n	80055ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00a      	beq.n	8005610 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	605a      	str	r2, [r3, #4]
  }
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b08c      	sub	sp, #48	@ 0x30
 8005620:	af02      	add	r7, sp, #8
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800562c:	f7fb fd80 	bl	8001130 <HAL_GetTick>
 8005630:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0308 	and.w	r3, r3, #8
 800563c:	2b08      	cmp	r3, #8
 800563e:	d12e      	bne.n	800569e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	2200      	movs	r2, #0
 800564a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f83b 	bl	80056ca <UART_WaitOnFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d021      	beq.n	800569e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	60fb      	str	r3, [r7, #12]
   return(result);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800566e:	623b      	str	r3, [r7, #32]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	461a      	mov	r2, r3
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	61fb      	str	r3, [r7, #28]
 800567a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	69b9      	ldr	r1, [r7, #24]
 800567e:	69fa      	ldr	r2, [r7, #28]
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	617b      	str	r3, [r7, #20]
   return(result);
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e6      	bne.n	800565a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2220      	movs	r2, #32
 8005690:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e011      	b.n	80056c2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2220      	movs	r2, #32
 80056a2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2220      	movs	r2, #32
 80056a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3728      	adds	r7, #40	@ 0x28
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b084      	sub	sp, #16
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	60b9      	str	r1, [r7, #8]
 80056d4:	603b      	str	r3, [r7, #0]
 80056d6:	4613      	mov	r3, r2
 80056d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056da:	e04f      	b.n	800577c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e2:	d04b      	beq.n	800577c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e4:	f7fb fd24 	bl	8001130 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d302      	bcc.n	80056fa <UART_WaitOnFlagUntilTimeout+0x30>
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e04e      	b.n	800579c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d037      	beq.n	800577c <UART_WaitOnFlagUntilTimeout+0xb2>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b80      	cmp	r3, #128	@ 0x80
 8005710:	d034      	beq.n	800577c <UART_WaitOnFlagUntilTimeout+0xb2>
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2b40      	cmp	r3, #64	@ 0x40
 8005716:	d031      	beq.n	800577c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b08      	cmp	r3, #8
 8005724:	d110      	bne.n	8005748 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2208      	movs	r2, #8
 800572c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f000 f838 	bl	80057a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2208      	movs	r2, #8
 8005738:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e029      	b.n	800579c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	69db      	ldr	r3, [r3, #28]
 800574e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005752:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005756:	d111      	bne.n	800577c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005760:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 f81e 	bl	80057a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e00f      	b.n	800579c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	69da      	ldr	r2, [r3, #28]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	4013      	ands	r3, r2
 8005786:	68ba      	ldr	r2, [r7, #8]
 8005788:	429a      	cmp	r2, r3
 800578a:	bf0c      	ite	eq
 800578c:	2301      	moveq	r3, #1
 800578e:	2300      	movne	r3, #0
 8005790:	b2db      	uxtb	r3, r3
 8005792:	461a      	mov	r2, r3
 8005794:	79fb      	ldrb	r3, [r7, #7]
 8005796:	429a      	cmp	r2, r3
 8005798:	d0a0      	beq.n	80056dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3710      	adds	r7, #16
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b095      	sub	sp, #84	@ 0x54
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057b4:	e853 3f00 	ldrex	r3, [r3]
 80057b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80057cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057d2:	e841 2300 	strex	r3, r2, [r1]
 80057d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1e6      	bne.n	80057ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	3308      	adds	r3, #8
 80057e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	e853 3f00 	ldrex	r3, [r3]
 80057ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	f023 0301 	bic.w	r3, r3, #1
 80057f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	3308      	adds	r3, #8
 80057fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005800:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e5      	bne.n	80057de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005816:	2b01      	cmp	r3, #1
 8005818:	d118      	bne.n	800584c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	e853 3f00 	ldrex	r3, [r3]
 8005826:	60bb      	str	r3, [r7, #8]
   return(result);
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f023 0310 	bic.w	r3, r3, #16
 800582e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	461a      	mov	r2, r3
 8005836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005838:	61bb      	str	r3, [r7, #24]
 800583a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583c:	6979      	ldr	r1, [r7, #20]
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	e841 2300 	strex	r3, r2, [r1]
 8005844:	613b      	str	r3, [r7, #16]
   return(result);
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1e6      	bne.n	800581a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2220      	movs	r2, #32
 8005850:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005860:	bf00      	nop
 8005862:	3754      	adds	r7, #84	@ 0x54
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f043 0201 	orr.w	r2, r3, #1
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f023 0201 	bic.w	r2, r3, #1
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	3301      	adds	r3, #1
 80058c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058ca:	d901      	bls.n	80058d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e01b      	b.n	8005908 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	daf2      	bge.n	80058be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80058d8:	2300      	movs	r3, #0
 80058da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	019b      	lsls	r3, r3, #6
 80058e0:	f043 0220 	orr.w	r2, r3, #32
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	3301      	adds	r3, #1
 80058ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058f4:	d901      	bls.n	80058fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e006      	b.n	8005908 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	f003 0320 	and.w	r3, r3, #32
 8005902:	2b20      	cmp	r3, #32
 8005904:	d0f0      	beq.n	80058e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3714      	adds	r7, #20
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	3301      	adds	r3, #1
 8005924:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800592c:	d901      	bls.n	8005932 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e018      	b.n	8005964 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	2b00      	cmp	r3, #0
 8005938:	daf2      	bge.n	8005920 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2210      	movs	r2, #16
 8005942:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	3301      	adds	r3, #1
 8005948:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005950:	d901      	bls.n	8005956 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e006      	b.n	8005964 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	f003 0310 	and.w	r3, r3, #16
 800595e:	2b10      	cmp	r3, #16
 8005960:	d0f0      	beq.n	8005944 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	3714      	adds	r7, #20
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005970:	b480      	push	{r7}
 8005972:	b08b      	sub	sp, #44	@ 0x2c
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	4613      	mov	r3, r2
 800597c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005986:	88fb      	ldrh	r3, [r7, #6]
 8005988:	089b      	lsrs	r3, r3, #2
 800598a:	b29b      	uxth	r3, r3
 800598c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800598e:	88fb      	ldrh	r3, [r7, #6]
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005996:	2300      	movs	r3, #0
 8005998:	623b      	str	r3, [r7, #32]
 800599a:	e014      	b.n	80059c6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	601a      	str	r2, [r3, #0]
    pDest++;
 80059a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059aa:	3301      	adds	r3, #1
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	3301      	adds	r3, #1
 80059b2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b6:	3301      	adds	r3, #1
 80059b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	3301      	adds	r3, #1
 80059be:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80059c0:	6a3b      	ldr	r3, [r7, #32]
 80059c2:	3301      	adds	r3, #1
 80059c4:	623b      	str	r3, [r7, #32]
 80059c6:	6a3a      	ldr	r2, [r7, #32]
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d3e6      	bcc.n	800599c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80059ce:	8bfb      	ldrh	r3, [r7, #30]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d01e      	beq.n	8005a12 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059de:	461a      	mov	r2, r3
 80059e0:	f107 0310 	add.w	r3, r7, #16
 80059e4:	6812      	ldr	r2, [r2, #0]
 80059e6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	00db      	lsls	r3, r3, #3
 80059f0:	fa22 f303 	lsr.w	r3, r2, r3
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f8:	701a      	strb	r2, [r3, #0]
      i++;
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	3301      	adds	r3, #1
 80059fe:	623b      	str	r3, [r7, #32]
      pDest++;
 8005a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a02:	3301      	adds	r3, #1
 8005a04:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005a06:	8bfb      	ldrh	r3, [r7, #30]
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005a0c:	8bfb      	ldrh	r3, [r7, #30]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1ea      	bne.n	80059e8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	372c      	adds	r7, #44	@ 0x2c
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4013      	ands	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005a38:	68fb      	ldr	r3, [r7, #12]
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b085      	sub	sp, #20
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	460b      	mov	r3, r1
 8005a50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005a56:	78fb      	ldrb	r3, [r7, #3]
 8005a58:	015a      	lsls	r2, r3, #5
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005a66:	78fb      	ldrb	r3, [r7, #3]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	4013      	ands	r3, r2
 8005a78:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005a7a:	68bb      	ldr	r3, [r7, #8]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3714      	adds	r7, #20
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f003 0301 	and.w	r3, r3, #1
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	460b      	mov	r3, r1
 8005aae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005ac2:	f023 0303 	bic.w	r3, r3, #3
 8005ac6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	78fb      	ldrb	r3, [r7, #3]
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	68f9      	ldr	r1, [r7, #12]
 8005ad8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005adc:	4313      	orrs	r3, r2
 8005ade:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005ae0:	78fb      	ldrb	r3, [r7, #3]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d107      	bne.n	8005af6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005aec:	461a      	mov	r2, r3
 8005aee:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005af2:	6053      	str	r3, [r2, #4]
 8005af4:	e00c      	b.n	8005b10 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005af6:	78fb      	ldrb	r3, [r7, #3]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d107      	bne.n	8005b0c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b02:	461a      	mov	r2, r3
 8005b04:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005b08:	6053      	str	r3, [r2, #4]
 8005b0a:	e001      	b.n	8005b10 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e000      	b.n	8005b12 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005b1e:	b480      	push	{r7}
 8005b20:	b085      	sub	sp, #20
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	b29b      	uxth	r3, r3
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b089      	sub	sp, #36	@ 0x24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005b50:	78fb      	ldrb	r3, [r7, #3]
 8005b52:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	015a      	lsls	r2, r3, #5
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	4413      	add	r3, r2
 8005b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	0c9b      	lsrs	r3, r3, #18
 8005b68:	f003 0303 	and.w	r3, r3, #3
 8005b6c:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	0fdb      	lsrs	r3, r3, #31
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	015a      	lsls	r2, r3, #5
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	0fdb      	lsrs	r3, r3, #31
 8005b94:	f003 0301 	and.w	r3, r3, #1
 8005b98:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f003 0320 	and.w	r3, r3, #32
 8005ba2:	2b20      	cmp	r3, #32
 8005ba4:	d10d      	bne.n	8005bc2 <USB_HC_Halt+0x82>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10a      	bne.n	8005bc2 <USB_HC_Halt+0x82>
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d005      	beq.n	8005bbe <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d002      	beq.n	8005bbe <USB_HC_Halt+0x7e>
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	2b03      	cmp	r3, #3
 8005bbc:	d101      	bne.n	8005bc2 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	e0d8      	b.n	8005d74 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <USB_HC_Halt+0x8e>
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d173      	bne.n	8005cb6 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	015a      	lsls	r2, r3, #5
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69ba      	ldr	r2, [r7, #24]
 8005bde:	0151      	lsls	r1, r2, #5
 8005be0:	69fa      	ldr	r2, [r7, #28]
 8005be2:	440a      	add	r2, r1
 8005be4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005be8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005bec:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f003 0320 	and.w	r3, r3, #32
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d14a      	bne.n	8005c90 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d133      	bne.n	8005c6e <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	015a      	lsls	r2, r3, #5
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	0151      	lsls	r1, r2, #5
 8005c18:	69fa      	ldr	r2, [r7, #28]
 8005c1a:	440a      	add	r2, r1
 8005c1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c24:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	0151      	lsls	r1, r2, #5
 8005c38:	69fa      	ldr	r2, [r7, #28]
 8005c3a:	440a      	add	r2, r1
 8005c3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c44:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	3301      	adds	r3, #1
 8005c4a:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c52:	d82e      	bhi.n	8005cb2 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c6a:	d0ec      	beq.n	8005c46 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005c6c:	e081      	b.n	8005d72 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	015a      	lsls	r2, r3, #5
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	4413      	add	r3, r2
 8005c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	69ba      	ldr	r2, [r7, #24]
 8005c7e:	0151      	lsls	r1, r2, #5
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	440a      	add	r2, r1
 8005c84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c8c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005c8e:	e070      	b.n	8005d72 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	015a      	lsls	r2, r3, #5
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4413      	add	r3, r2
 8005c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	0151      	lsls	r1, r2, #5
 8005ca2:	69fa      	ldr	r2, [r7, #28]
 8005ca4:	440a      	add	r2, r1
 8005ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005caa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005cae:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005cb0:	e05f      	b.n	8005d72 <USB_HC_Halt+0x232>
            break;
 8005cb2:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005cb4:	e05d      	b.n	8005d72 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	015a      	lsls	r2, r3, #5
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	0151      	lsls	r1, r2, #5
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	440a      	add	r2, r1
 8005ccc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005cd0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005cd4:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d133      	bne.n	8005d4e <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69ba      	ldr	r2, [r7, #24]
 8005cf6:	0151      	lsls	r1, r2, #5
 8005cf8:	69fa      	ldr	r2, [r7, #28]
 8005cfa:	440a      	add	r2, r1
 8005cfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d04:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005d06:	69bb      	ldr	r3, [r7, #24]
 8005d08:	015a      	lsls	r2, r3, #5
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	69ba      	ldr	r2, [r7, #24]
 8005d16:	0151      	lsls	r1, r2, #5
 8005d18:	69fa      	ldr	r2, [r7, #28]
 8005d1a:	440a      	add	r2, r1
 8005d1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d24:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d32:	d81d      	bhi.n	8005d70 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d4a:	d0ec      	beq.n	8005d26 <USB_HC_Halt+0x1e6>
 8005d4c:	e011      	b.n	8005d72 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	69ba      	ldr	r2, [r7, #24]
 8005d5e:	0151      	lsls	r1, r2, #5
 8005d60:	69fa      	ldr	r2, [r7, #28]
 8005d62:	440a      	add	r2, r1
 8005d64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d6c:	6013      	str	r3, [r2, #0]
 8005d6e:	e000      	b.n	8005d72 <USB_HC_Halt+0x232>
          break;
 8005d70:	bf00      	nop
    }
  }

  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3724      	adds	r7, #36	@ 0x24
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b088      	sub	sp, #32
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005d90:	2300      	movs	r3, #0
 8005d92:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7ff fd7a 	bl	800588e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005d9a:	2110      	movs	r1, #16
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7ff fd87 	bl	80058b0 <USB_FlushTxFifo>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d001      	beq.n	8005dac <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7ff fdb1 	bl	8005914 <USB_FlushRxFifo>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	61bb      	str	r3, [r7, #24]
 8005dc0:	e01f      	b.n	8005e02 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	015a      	lsls	r2, r3, #5
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	4413      	add	r3, r2
 8005dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005dd8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005de0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005de8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	015a      	lsls	r2, r3, #5
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005df6:	461a      	mov	r2, r3
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	61bb      	str	r3, [r7, #24]
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	2b0f      	cmp	r3, #15
 8005e06:	d9dc      	bls.n	8005dc2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005e08:	2300      	movs	r3, #0
 8005e0a:	61bb      	str	r3, [r7, #24]
 8005e0c:	e034      	b.n	8005e78 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	015a      	lsls	r2, r3, #5
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	4413      	add	r3, r2
 8005e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e24:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005e2c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e34:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	015a      	lsls	r2, r3, #5
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e42:	461a      	mov	r2, r3
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e54:	d80c      	bhi.n	8005e70 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	015a      	lsls	r2, r3, #5
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e6c:	d0ec      	beq.n	8005e48 <USB_StopHost+0xc8>
 8005e6e:	e000      	b.n	8005e72 <USB_StopHost+0xf2>
        break;
 8005e70:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	3301      	adds	r3, #1
 8005e76:	61bb      	str	r3, [r7, #24]
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	2b0f      	cmp	r3, #15
 8005e7c:	d9c7      	bls.n	8005e0e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e84:	461a      	mov	r2, r3
 8005e86:	f04f 33ff 	mov.w	r3, #4294967295
 8005e8a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e92:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff fce9 	bl	800586c <USB_EnableGlobalInt>

  return ret;
 8005e9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3720      	adds	r7, #32
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}

08005ea4 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8005eb2:	1c5a      	adds	r2, r3, #1
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f804 	bl	8005ec8 <USBH_HandleSof>
}
 8005ec0:	bf00      	nop
 8005ec2:	3708      	adds	r7, #8
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b0b      	cmp	r3, #11
 8005ed8:	d10a      	bne.n	8005ef0 <USBH_HandleSof+0x28>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d005      	beq.n	8005ef0 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	4798      	blx	r3
  }
}
 8005ef0:	bf00      	nop
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8005f08:	2300      	movs	r3, #0
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f85b 	bl	8005fca <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8005f14:	bf00      	nop
}
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8005f34:	bf00      	nop
}
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8005f60:	2300      	movs	r3, #0
 8005f62:	2200      	movs	r2, #0
 8005f64:	2101      	movs	r1, #1
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f82f 	bl	8005fca <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b082      	sub	sp, #8
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f001 f9c8 	bl	800732c <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	791b      	ldrb	r3, [r3, #4]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 f847 	bl	8006036 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	795b      	ldrb	r3, [r3, #5]
 8005fac:	4619      	mov	r1, r3
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f841 	bl	8006036 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	2101      	movs	r1, #1
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f805 	bl	8005fca <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3708      	adds	r7, #8
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b086      	sub	sp, #24
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	603b      	str	r3, [r7, #0]
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8005fda:	7afa      	ldrb	r2, [r7, #11]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 f895 	bl	8006118 <osMessageWaiting>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	f1c3 0310 	rsb	r3, r3, #16
 8005ff4:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d009      	beq.n	8006010 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	4619      	mov	r1, r3
 800600c:	f000 f844 	bl	8006098 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8006010:	bf00      	nop
 8006012:	3718      	adds	r7, #24
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8006020:	2300      	movs	r3, #0
 8006022:	2200      	movs	r2, #0
 8006024:	2101      	movs	r1, #1
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7ff ffcf 	bl	8005fca <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006036:	b480      	push	{r7}
 8006038:	b083      	sub	sp, #12
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	460b      	mov	r3, r1
 8006040:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8006042:	78fb      	ldrb	r3, [r7, #3]
 8006044:	2b0f      	cmp	r3, #15
 8006046:	d80d      	bhi.n	8006064 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8006048:	78fb      	ldrb	r3, [r7, #3]
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	33e0      	adds	r3, #224	@ 0xe0
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	78fb      	ldrb	r3, [r7, #3]
 8006056:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800605a:	6879      	ldr	r1, [r7, #4]
 800605c:	33e0      	adds	r3, #224	@ 0xe0
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	370c      	adds	r7, #12
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006078:	f3ef 8305 	mrs	r3, IPSR
 800607c:	607b      	str	r3, [r7, #4]
  return(result);
 800607e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006080:	2b00      	cmp	r3, #0
 8006082:	bf14      	ite	ne
 8006084:	2301      	movne	r3, #1
 8006086:	2300      	moveq	r3, #0
 8006088:	b2db      	uxtb	r3, r3
}
 800608a:	4618      	mov	r0, r3
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
	...

08006098 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80060a4:	2300      	movs	r3, #0
 80060a6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <osMessagePut+0x1e>
    ticks = 1;
 80060b2:	2301      	movs	r3, #1
 80060b4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80060b6:	f7ff ffdc 	bl	8006072 <inHandlerMode>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d018      	beq.n	80060f2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80060c0:	f107 0210 	add.w	r2, r7, #16
 80060c4:	f107 0108 	add.w	r1, r7, #8
 80060c8:	2300      	movs	r3, #0
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 f9cc 	bl	8006468 <xQueueGenericSendFromISR>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d001      	beq.n	80060da <osMessagePut+0x42>
      return osErrorOS;
 80060d6:	23ff      	movs	r3, #255	@ 0xff
 80060d8:	e018      	b.n	800610c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d014      	beq.n	800610a <osMessagePut+0x72>
 80060e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006114 <osMessagePut+0x7c>)
 80060e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	e00b      	b.n	800610a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80060f2:	f107 0108 	add.w	r1, r7, #8
 80060f6:	2300      	movs	r3, #0
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 f8aa 	bl	8006254 <xQueueGenericSend>
 8006100:	4603      	mov	r3, r0
 8006102:	2b01      	cmp	r3, #1
 8006104:	d001      	beq.n	800610a <osMessagePut+0x72>
      return osErrorOS;
 8006106:	23ff      	movs	r3, #255	@ 0xff
 8006108:	e000      	b.n	800610c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3718      	adds	r7, #24
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	e000ed04 	.word	0xe000ed04

08006118 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8006120:	f7ff ffa7 	bl	8006072 <inHandlerMode>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d004      	beq.n	8006134 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 fa60 	bl	80065f0 <uxQueueMessagesWaitingFromISR>
 8006130:	4603      	mov	r3, r0
 8006132:	e003      	b.n	800613c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 fa3a 	bl	80065ae <uxQueueMessagesWaiting>
 800613a:	4603      	mov	r3, r0
  }
}
 800613c:	4618      	mov	r0, r3
 800613e:	3708      	adds	r7, #8
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	689a      	ldr	r2, [r3, #8]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	1c5a      	adds	r2, r3, #1
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	601a      	str	r2, [r3, #0]
}
 8006180:	bf00      	nop
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a2:	d103      	bne.n	80061ac <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	e00c      	b.n	80061c6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	3308      	adds	r3, #8
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	e002      	b.n	80061ba <vListInsert+0x2e>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	60fb      	str	r3, [r7, #12]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d2f6      	bcs.n	80061b4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	683a      	ldr	r2, [r7, #0]
 80061e0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	1c5a      	adds	r2, r3, #1
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	601a      	str	r2, [r3, #0]
}
 80061f2:	bf00      	nop
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80061fe:	b480      	push	{r7}
 8006200:	b085      	sub	sp, #20
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	6892      	ldr	r2, [r2, #8]
 8006214:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	6852      	ldr	r2, [r2, #4]
 800621e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	429a      	cmp	r2, r3
 8006228:	d103      	bne.n	8006232 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	1e5a      	subs	r2, r3, #1
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
	...

08006254 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08e      	sub	sp, #56	@ 0x38
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
 8006260:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006262:	2300      	movs	r3, #0
 8006264:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800626a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10d      	bne.n	800628c <xQueueGenericSend+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006274:	b672      	cpsid	i
 8006276:	f383 8811 	msr	BASEPRI, r3
 800627a:	f3bf 8f6f 	isb	sy
 800627e:	f3bf 8f4f 	dsb	sy
 8006282:	b662      	cpsie	i
 8006284:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006286:	bf00      	nop
 8006288:	bf00      	nop
 800628a:	e7fd      	b.n	8006288 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d103      	bne.n	800629a <xQueueGenericSend+0x46>
 8006292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <xQueueGenericSend+0x4a>
 800629a:	2301      	movs	r3, #1
 800629c:	e000      	b.n	80062a0 <xQueueGenericSend+0x4c>
 800629e:	2300      	movs	r3, #0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10d      	bne.n	80062c0 <xQueueGenericSend+0x6c>
	__asm volatile
 80062a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a8:	b672      	cpsid	i
 80062aa:	f383 8811 	msr	BASEPRI, r3
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f3bf 8f4f 	dsb	sy
 80062b6:	b662      	cpsie	i
 80062b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062ba:	bf00      	nop
 80062bc:	bf00      	nop
 80062be:	e7fd      	b.n	80062bc <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d103      	bne.n	80062ce <xQueueGenericSend+0x7a>
 80062c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d101      	bne.n	80062d2 <xQueueGenericSend+0x7e>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <xQueueGenericSend+0x80>
 80062d2:	2300      	movs	r3, #0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10d      	bne.n	80062f4 <xQueueGenericSend+0xa0>
	__asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062dc:	b672      	cpsid	i
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	b662      	cpsie	i
 80062ec:	623b      	str	r3, [r7, #32]
}
 80062ee:	bf00      	nop
 80062f0:	bf00      	nop
 80062f2:	e7fd      	b.n	80062f0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062f4:	f000 fd98 	bl	8006e28 <xTaskGetSchedulerState>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d102      	bne.n	8006304 <xQueueGenericSend+0xb0>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <xQueueGenericSend+0xb4>
 8006304:	2301      	movs	r3, #1
 8006306:	e000      	b.n	800630a <xQueueGenericSend+0xb6>
 8006308:	2300      	movs	r3, #0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10d      	bne.n	800632a <xQueueGenericSend+0xd6>
	__asm volatile
 800630e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006312:	b672      	cpsid	i
 8006314:	f383 8811 	msr	BASEPRI, r3
 8006318:	f3bf 8f6f 	isb	sy
 800631c:	f3bf 8f4f 	dsb	sy
 8006320:	b662      	cpsie	i
 8006322:	61fb      	str	r3, [r7, #28]
}
 8006324:	bf00      	nop
 8006326:	bf00      	nop
 8006328:	e7fd      	b.n	8006326 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800632a:	f000 fea5 	bl	8007078 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006330:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006336:	429a      	cmp	r2, r3
 8006338:	d302      	bcc.n	8006340 <xQueueGenericSend+0xec>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b02      	cmp	r3, #2
 800633e:	d129      	bne.n	8006394 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006340:	683a      	ldr	r2, [r7, #0]
 8006342:	68b9      	ldr	r1, [r7, #8]
 8006344:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006346:	f000 f974 	bl	8006632 <prvCopyDataToQueue>
 800634a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800634c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006350:	2b00      	cmp	r3, #0
 8006352:	d010      	beq.n	8006376 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006356:	3324      	adds	r3, #36	@ 0x24
 8006358:	4618      	mov	r0, r3
 800635a:	f000 fc55 	bl	8006c08 <xTaskRemoveFromEventList>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d013      	beq.n	800638c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006364:	4b3f      	ldr	r3, [pc, #252]	@ (8006464 <xQueueGenericSend+0x210>)
 8006366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	f3bf 8f6f 	isb	sy
 8006374:	e00a      	b.n	800638c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006378:	2b00      	cmp	r3, #0
 800637a:	d007      	beq.n	800638c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800637c:	4b39      	ldr	r3, [pc, #228]	@ (8006464 <xQueueGenericSend+0x210>)
 800637e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800638c:	f000 feaa 	bl	80070e4 <vPortExitCritical>
				return pdPASS;
 8006390:	2301      	movs	r3, #1
 8006392:	e063      	b.n	800645c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d103      	bne.n	80063a2 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800639a:	f000 fea3 	bl	80070e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800639e:	2300      	movs	r3, #0
 80063a0:	e05c      	b.n	800645c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d106      	bne.n	80063b6 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063a8:	f107 0314 	add.w	r3, r7, #20
 80063ac:	4618      	mov	r0, r3
 80063ae:	f000 fc91 	bl	8006cd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063b2:	2301      	movs	r3, #1
 80063b4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063b6:	f000 fe95 	bl	80070e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063ba:	f000 fa0f 	bl	80067dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063be:	f000 fe5b 	bl	8007078 <vPortEnterCritical>
 80063c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063c8:	b25b      	sxtb	r3, r3
 80063ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ce:	d103      	bne.n	80063d8 <xQueueGenericSend+0x184>
 80063d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063de:	b25b      	sxtb	r3, r3
 80063e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e4:	d103      	bne.n	80063ee <xQueueGenericSend+0x19a>
 80063e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063ee:	f000 fe79 	bl	80070e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063f2:	1d3a      	adds	r2, r7, #4
 80063f4:	f107 0314 	add.w	r3, r7, #20
 80063f8:	4611      	mov	r1, r2
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 fc80 	bl	8006d00 <xTaskCheckForTimeOut>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d124      	bne.n	8006450 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006406:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006408:	f000 f9cf 	bl	80067aa <prvIsQueueFull>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d018      	beq.n	8006444 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006414:	3310      	adds	r3, #16
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	4611      	mov	r1, r2
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fbcc 	bl	8006bb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006420:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006422:	f000 f970 	bl	8006706 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006426:	f000 f9e7 	bl	80067f8 <xTaskResumeAll>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	f47f af7c 	bne.w	800632a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8006432:	4b0c      	ldr	r3, [pc, #48]	@ (8006464 <xQueueGenericSend+0x210>)
 8006434:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006438:	601a      	str	r2, [r3, #0]
 800643a:	f3bf 8f4f 	dsb	sy
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	e772      	b.n	800632a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006444:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006446:	f000 f95e 	bl	8006706 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800644a:	f000 f9d5 	bl	80067f8 <xTaskResumeAll>
 800644e:	e76c      	b.n	800632a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006450:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006452:	f000 f958 	bl	8006706 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006456:	f000 f9cf 	bl	80067f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800645a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800645c:	4618      	mov	r0, r3
 800645e:	3738      	adds	r7, #56	@ 0x38
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b08e      	sub	sp, #56	@ 0x38
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
 8006474:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800647a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10d      	bne.n	800649c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006484:	b672      	cpsid	i
 8006486:	f383 8811 	msr	BASEPRI, r3
 800648a:	f3bf 8f6f 	isb	sy
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	b662      	cpsie	i
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006496:	bf00      	nop
 8006498:	bf00      	nop
 800649a:	e7fd      	b.n	8006498 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d103      	bne.n	80064aa <xQueueGenericSendFromISR+0x42>
 80064a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <xQueueGenericSendFromISR+0x46>
 80064aa:	2301      	movs	r3, #1
 80064ac:	e000      	b.n	80064b0 <xQueueGenericSendFromISR+0x48>
 80064ae:	2300      	movs	r3, #0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10d      	bne.n	80064d0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b8:	b672      	cpsid	i
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	b662      	cpsie	i
 80064c8:	623b      	str	r3, [r7, #32]
}
 80064ca:	bf00      	nop
 80064cc:	bf00      	nop
 80064ce:	e7fd      	b.n	80064cc <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d103      	bne.n	80064de <xQueueGenericSendFromISR+0x76>
 80064d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d101      	bne.n	80064e2 <xQueueGenericSendFromISR+0x7a>
 80064de:	2301      	movs	r3, #1
 80064e0:	e000      	b.n	80064e4 <xQueueGenericSendFromISR+0x7c>
 80064e2:	2300      	movs	r3, #0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10d      	bne.n	8006504 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80064e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ec:	b672      	cpsid	i
 80064ee:	f383 8811 	msr	BASEPRI, r3
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	f3bf 8f4f 	dsb	sy
 80064fa:	b662      	cpsie	i
 80064fc:	61fb      	str	r3, [r7, #28]
}
 80064fe:	bf00      	nop
 8006500:	bf00      	nop
 8006502:	e7fd      	b.n	8006500 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006504:	f000 fe74 	bl	80071f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006508:	f3ef 8211 	mrs	r2, BASEPRI
 800650c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006510:	b672      	cpsid	i
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	b662      	cpsie	i
 8006520:	61ba      	str	r2, [r7, #24]
 8006522:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006524:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006526:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800652c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006530:	429a      	cmp	r2, r3
 8006532:	d302      	bcc.n	800653a <xQueueGenericSendFromISR+0xd2>
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	2b02      	cmp	r3, #2
 8006538:	d12c      	bne.n	8006594 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800653a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006540:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006544:	683a      	ldr	r2, [r7, #0]
 8006546:	68b9      	ldr	r1, [r7, #8]
 8006548:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800654a:	f000 f872 	bl	8006632 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800654e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006556:	d112      	bne.n	800657e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655c:	2b00      	cmp	r3, #0
 800655e:	d016      	beq.n	800658e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006562:	3324      	adds	r3, #36	@ 0x24
 8006564:	4618      	mov	r0, r3
 8006566:	f000 fb4f 	bl	8006c08 <xTaskRemoveFromEventList>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00e      	beq.n	800658e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	601a      	str	r2, [r3, #0]
 800657c:	e007      	b.n	800658e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800657e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006582:	3301      	adds	r3, #1
 8006584:	b2db      	uxtb	r3, r3
 8006586:	b25a      	sxtb	r2, r3
 8006588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800658e:	2301      	movs	r3, #1
 8006590:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8006592:	e001      	b.n	8006598 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006594:	2300      	movs	r3, #0
 8006596:	637b      	str	r3, [r7, #52]	@ 0x34
 8006598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80065a2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80065a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3738      	adds	r7, #56	@ 0x38
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b084      	sub	sp, #16
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10d      	bne.n	80065d8 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c0:	b672      	cpsid	i
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	b662      	cpsie	i
 80065d0:	60bb      	str	r3, [r7, #8]
}
 80065d2:	bf00      	nop
 80065d4:	bf00      	nop
 80065d6:	e7fd      	b.n	80065d4 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 80065d8:	f000 fd4e 	bl	8007078 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80065e2:	f000 fd7f 	bl	80070e4 <vPortExitCritical>

	return uxReturn;
 80065e6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80065e8:	4618      	mov	r0, r3
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10d      	bne.n	800661e <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8006602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006606:	b672      	cpsid	i
 8006608:	f383 8811 	msr	BASEPRI, r3
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	f3bf 8f4f 	dsb	sy
 8006614:	b662      	cpsie	i
 8006616:	60fb      	str	r3, [r7, #12]
}
 8006618:	bf00      	nop
 800661a:	bf00      	nop
 800661c:	e7fd      	b.n	800661a <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006622:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006624:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006626:	4618      	mov	r0, r3
 8006628:	371c      	adds	r7, #28
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b086      	sub	sp, #24
 8006636:	af00      	add	r7, sp, #0
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800663e:	2300      	movs	r3, #0
 8006640:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006646:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10d      	bne.n	800666c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d14d      	bne.n	80066f4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	4618      	mov	r0, r3
 800665e:	f000 fc01 	bl	8006e64 <xTaskPriorityDisinherit>
 8006662:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	609a      	str	r2, [r3, #8]
 800666a:	e043      	b.n	80066f4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d119      	bne.n	80066a6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6858      	ldr	r0, [r3, #4]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667a:	461a      	mov	r2, r3
 800667c:	68b9      	ldr	r1, [r7, #8]
 800667e:	f000 ffc5 	bl	800760c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668a:	441a      	add	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	429a      	cmp	r2, r3
 800669a:	d32b      	bcc.n	80066f4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	605a      	str	r2, [r3, #4]
 80066a4:	e026      	b.n	80066f4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	68d8      	ldr	r0, [r3, #12]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ae:	461a      	mov	r2, r3
 80066b0:	68b9      	ldr	r1, [r7, #8]
 80066b2:	f000 ffab 	bl	800760c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	68da      	ldr	r2, [r3, #12]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066be:	425b      	negs	r3, r3
 80066c0:	441a      	add	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d207      	bcs.n	80066e2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	689a      	ldr	r2, [r3, #8]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066da:	425b      	negs	r3, r3
 80066dc:	441a      	add	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d105      	bne.n	80066f4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d002      	beq.n	80066f4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	3b01      	subs	r3, #1
 80066f2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	1c5a      	adds	r2, r3, #1
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80066fc:	697b      	ldr	r3, [r7, #20]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b084      	sub	sp, #16
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800670e:	f000 fcb3 	bl	8007078 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006718:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800671a:	e011      	b.n	8006740 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	2b00      	cmp	r3, #0
 8006722:	d012      	beq.n	800674a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3324      	adds	r3, #36	@ 0x24
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fa6d 	bl	8006c08 <xTaskRemoveFromEventList>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006734:	f000 fb4c 	bl	8006dd0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006738:	7bfb      	ldrb	r3, [r7, #15]
 800673a:	3b01      	subs	r3, #1
 800673c:	b2db      	uxtb	r3, r3
 800673e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006744:	2b00      	cmp	r3, #0
 8006746:	dce9      	bgt.n	800671c <prvUnlockQueue+0x16>
 8006748:	e000      	b.n	800674c <prvUnlockQueue+0x46>
					break;
 800674a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	22ff      	movs	r2, #255	@ 0xff
 8006750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006754:	f000 fcc6 	bl	80070e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006758:	f000 fc8e 	bl	8007078 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006762:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006764:	e011      	b.n	800678a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d012      	beq.n	8006794 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3310      	adds	r3, #16
 8006772:	4618      	mov	r0, r3
 8006774:	f000 fa48 	bl	8006c08 <xTaskRemoveFromEventList>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800677e:	f000 fb27 	bl	8006dd0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006782:	7bbb      	ldrb	r3, [r7, #14]
 8006784:	3b01      	subs	r3, #1
 8006786:	b2db      	uxtb	r3, r3
 8006788:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800678a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800678e:	2b00      	cmp	r3, #0
 8006790:	dce9      	bgt.n	8006766 <prvUnlockQueue+0x60>
 8006792:	e000      	b.n	8006796 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006794:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	22ff      	movs	r2, #255	@ 0xff
 800679a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800679e:	f000 fca1 	bl	80070e4 <vPortExitCritical>
}
 80067a2:	bf00      	nop
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b084      	sub	sp, #16
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067b2:	f000 fc61 	bl	8007078 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067be:	429a      	cmp	r2, r3
 80067c0:	d102      	bne.n	80067c8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80067c2:	2301      	movs	r3, #1
 80067c4:	60fb      	str	r3, [r7, #12]
 80067c6:	e001      	b.n	80067cc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80067c8:	2300      	movs	r3, #0
 80067ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067cc:	f000 fc8a 	bl	80070e4 <vPortExitCritical>

	return xReturn;
 80067d0:	68fb      	ldr	r3, [r7, #12]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
	...

080067dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067dc:	b480      	push	{r7}
 80067de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80067e0:	4b04      	ldr	r3, [pc, #16]	@ (80067f4 <vTaskSuspendAll+0x18>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3301      	adds	r3, #1
 80067e6:	4a03      	ldr	r2, [pc, #12]	@ (80067f4 <vTaskSuspendAll+0x18>)
 80067e8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80067ea:	bf00      	nop
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr
 80067f4:	20000320 	.word	0x20000320

080067f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80067fe:	2300      	movs	r3, #0
 8006800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006802:	2300      	movs	r3, #0
 8006804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006806:	4b43      	ldr	r3, [pc, #268]	@ (8006914 <xTaskResumeAll+0x11c>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d10d      	bne.n	800682a <xTaskResumeAll+0x32>
	__asm volatile
 800680e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006812:	b672      	cpsid	i
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	b662      	cpsie	i
 8006822:	603b      	str	r3, [r7, #0]
}
 8006824:	bf00      	nop
 8006826:	bf00      	nop
 8006828:	e7fd      	b.n	8006826 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800682a:	f000 fc25 	bl	8007078 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800682e:	4b39      	ldr	r3, [pc, #228]	@ (8006914 <xTaskResumeAll+0x11c>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3b01      	subs	r3, #1
 8006834:	4a37      	ldr	r2, [pc, #220]	@ (8006914 <xTaskResumeAll+0x11c>)
 8006836:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006838:	4b36      	ldr	r3, [pc, #216]	@ (8006914 <xTaskResumeAll+0x11c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d161      	bne.n	8006904 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006840:	4b35      	ldr	r3, [pc, #212]	@ (8006918 <xTaskResumeAll+0x120>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d05d      	beq.n	8006904 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006848:	e02e      	b.n	80068a8 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800684a:	4b34      	ldr	r3, [pc, #208]	@ (800691c <xTaskResumeAll+0x124>)
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	3318      	adds	r3, #24
 8006856:	4618      	mov	r0, r3
 8006858:	f7ff fcd1 	bl	80061fe <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	3304      	adds	r3, #4
 8006860:	4618      	mov	r0, r3
 8006862:	f7ff fccc 	bl	80061fe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686a:	2201      	movs	r2, #1
 800686c:	409a      	lsls	r2, r3
 800686e:	4b2c      	ldr	r3, [pc, #176]	@ (8006920 <xTaskResumeAll+0x128>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4313      	orrs	r3, r2
 8006874:	4a2a      	ldr	r2, [pc, #168]	@ (8006920 <xTaskResumeAll+0x128>)
 8006876:	6013      	str	r3, [r2, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800687c:	4613      	mov	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	4a27      	ldr	r2, [pc, #156]	@ (8006924 <xTaskResumeAll+0x12c>)
 8006886:	441a      	add	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	3304      	adds	r3, #4
 800688c:	4619      	mov	r1, r3
 800688e:	4610      	mov	r0, r2
 8006890:	f7ff fc58 	bl	8006144 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006898:	4b23      	ldr	r3, [pc, #140]	@ (8006928 <xTaskResumeAll+0x130>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689e:	429a      	cmp	r2, r3
 80068a0:	d302      	bcc.n	80068a8 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80068a2:	4b22      	ldr	r3, [pc, #136]	@ (800692c <xTaskResumeAll+0x134>)
 80068a4:	2201      	movs	r2, #1
 80068a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068a8:	4b1c      	ldr	r3, [pc, #112]	@ (800691c <xTaskResumeAll+0x124>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1cc      	bne.n	800684a <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068b6:	f000 fa97 	bl	8006de8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80068ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006930 <xTaskResumeAll+0x138>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d010      	beq.n	80068e8 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068c6:	f000 f837 	bl	8006938 <xTaskIncrementTick>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80068d0:	4b16      	ldr	r3, [pc, #88]	@ (800692c <xTaskResumeAll+0x134>)
 80068d2:	2201      	movs	r2, #1
 80068d4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	3b01      	subs	r3, #1
 80068da:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1f1      	bne.n	80068c6 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80068e2:	4b13      	ldr	r3, [pc, #76]	@ (8006930 <xTaskResumeAll+0x138>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068e8:	4b10      	ldr	r3, [pc, #64]	@ (800692c <xTaskResumeAll+0x134>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d009      	beq.n	8006904 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80068f0:	2301      	movs	r3, #1
 80068f2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80068f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006934 <xTaskResumeAll+0x13c>)
 80068f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006904:	f000 fbee 	bl	80070e4 <vPortExitCritical>

	return xAlreadyYielded;
 8006908:	68bb      	ldr	r3, [r7, #8]
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	20000320 	.word	0x20000320
 8006918:	20000300 	.word	0x20000300
 800691c:	200002d8 	.word	0x200002d8
 8006920:	20000308 	.word	0x20000308
 8006924:	20000244 	.word	0x20000244
 8006928:	20000240 	.word	0x20000240
 800692c:	20000314 	.word	0x20000314
 8006930:	20000310 	.word	0x20000310
 8006934:	e000ed04 	.word	0xe000ed04

08006938 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b086      	sub	sp, #24
 800693c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800693e:	2300      	movs	r3, #0
 8006940:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006942:	4b50      	ldr	r3, [pc, #320]	@ (8006a84 <xTaskIncrementTick+0x14c>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	2b00      	cmp	r3, #0
 8006948:	f040 808b 	bne.w	8006a62 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800694c:	4b4e      	ldr	r3, [pc, #312]	@ (8006a88 <xTaskIncrementTick+0x150>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3301      	adds	r3, #1
 8006952:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006954:	4a4c      	ldr	r2, [pc, #304]	@ (8006a88 <xTaskIncrementTick+0x150>)
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d123      	bne.n	80069a8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8006960:	4b4a      	ldr	r3, [pc, #296]	@ (8006a8c <xTaskIncrementTick+0x154>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00d      	beq.n	8006986 <xTaskIncrementTick+0x4e>
	__asm volatile
 800696a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800696e:	b672      	cpsid	i
 8006970:	f383 8811 	msr	BASEPRI, r3
 8006974:	f3bf 8f6f 	isb	sy
 8006978:	f3bf 8f4f 	dsb	sy
 800697c:	b662      	cpsie	i
 800697e:	603b      	str	r3, [r7, #0]
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	e7fd      	b.n	8006982 <xTaskIncrementTick+0x4a>
 8006986:	4b41      	ldr	r3, [pc, #260]	@ (8006a8c <xTaskIncrementTick+0x154>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	60fb      	str	r3, [r7, #12]
 800698c:	4b40      	ldr	r3, [pc, #256]	@ (8006a90 <xTaskIncrementTick+0x158>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a3e      	ldr	r2, [pc, #248]	@ (8006a8c <xTaskIncrementTick+0x154>)
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	4a3e      	ldr	r2, [pc, #248]	@ (8006a90 <xTaskIncrementTick+0x158>)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a94 <xTaskIncrementTick+0x15c>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3301      	adds	r3, #1
 80069a0:	4a3c      	ldr	r2, [pc, #240]	@ (8006a94 <xTaskIncrementTick+0x15c>)
 80069a2:	6013      	str	r3, [r2, #0]
 80069a4:	f000 fa20 	bl	8006de8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80069a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006a98 <xTaskIncrementTick+0x160>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d348      	bcc.n	8006a44 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069b2:	4b36      	ldr	r3, [pc, #216]	@ (8006a8c <xTaskIncrementTick+0x154>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d104      	bne.n	80069c6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069bc:	4b36      	ldr	r3, [pc, #216]	@ (8006a98 <xTaskIncrementTick+0x160>)
 80069be:	f04f 32ff 	mov.w	r2, #4294967295
 80069c2:	601a      	str	r2, [r3, #0]
					break;
 80069c4:	e03e      	b.n	8006a44 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069c6:	4b31      	ldr	r3, [pc, #196]	@ (8006a8c <xTaskIncrementTick+0x154>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d203      	bcs.n	80069e6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80069de:	4a2e      	ldr	r2, [pc, #184]	@ (8006a98 <xTaskIncrementTick+0x160>)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069e4:	e02e      	b.n	8006a44 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	3304      	adds	r3, #4
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7ff fc07 	bl	80061fe <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d004      	beq.n	8006a02 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	3318      	adds	r3, #24
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff fbfe 	bl	80061fe <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a06:	2201      	movs	r2, #1
 8006a08:	409a      	lsls	r2, r3
 8006a0a:	4b24      	ldr	r3, [pc, #144]	@ (8006a9c <xTaskIncrementTick+0x164>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	4a22      	ldr	r2, [pc, #136]	@ (8006a9c <xTaskIncrementTick+0x164>)
 8006a12:	6013      	str	r3, [r2, #0]
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a18:	4613      	mov	r3, r2
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	4413      	add	r3, r2
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4a1f      	ldr	r2, [pc, #124]	@ (8006aa0 <xTaskIncrementTick+0x168>)
 8006a22:	441a      	add	r2, r3
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	3304      	adds	r3, #4
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4610      	mov	r0, r2
 8006a2c:	f7ff fb8a 	bl	8006144 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a34:	4b1b      	ldr	r3, [pc, #108]	@ (8006aa4 <xTaskIncrementTick+0x16c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d3b9      	bcc.n	80069b2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a42:	e7b6      	b.n	80069b2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a44:	4b17      	ldr	r3, [pc, #92]	@ (8006aa4 <xTaskIncrementTick+0x16c>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a4a:	4915      	ldr	r1, [pc, #84]	@ (8006aa0 <xTaskIncrementTick+0x168>)
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4413      	add	r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	440b      	add	r3, r1
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d907      	bls.n	8006a6c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	617b      	str	r3, [r7, #20]
 8006a60:	e004      	b.n	8006a6c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006a62:	4b11      	ldr	r3, [pc, #68]	@ (8006aa8 <xTaskIncrementTick+0x170>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3301      	adds	r3, #1
 8006a68:	4a0f      	ldr	r2, [pc, #60]	@ (8006aa8 <xTaskIncrementTick+0x170>)
 8006a6a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8006aac <xTaskIncrementTick+0x174>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d001      	beq.n	8006a78 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8006a74:	2301      	movs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006a78:	697b      	ldr	r3, [r7, #20]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3718      	adds	r7, #24
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	20000320 	.word	0x20000320
 8006a88:	20000304 	.word	0x20000304
 8006a8c:	200002d0 	.word	0x200002d0
 8006a90:	200002d4 	.word	0x200002d4
 8006a94:	20000318 	.word	0x20000318
 8006a98:	2000031c 	.word	0x2000031c
 8006a9c:	20000308 	.word	0x20000308
 8006aa0:	20000244 	.word	0x20000244
 8006aa4:	20000240 	.word	0x20000240
 8006aa8:	20000310 	.word	0x20000310
 8006aac:	20000314 	.word	0x20000314

08006ab0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b088      	sub	sp, #32
 8006ab4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ab6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ba4 <vTaskSwitchContext+0xf4>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006abe:	4b3a      	ldr	r3, [pc, #232]	@ (8006ba8 <vTaskSwitchContext+0xf8>)
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ac4:	e069      	b.n	8006b9a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8006ac6:	4b38      	ldr	r3, [pc, #224]	@ (8006ba8 <vTaskSwitchContext+0xf8>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006acc:	4b37      	ldr	r3, [pc, #220]	@ (8006bac <vTaskSwitchContext+0xfc>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad2:	61fb      	str	r3, [r7, #28]
 8006ad4:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8006ad8:	61bb      	str	r3, [r7, #24]
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	69ba      	ldr	r2, [r7, #24]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d111      	bne.n	8006b08 <vTaskSwitchContext+0x58>
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	3304      	adds	r3, #4
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	69ba      	ldr	r2, [r7, #24]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d10b      	bne.n	8006b08 <vTaskSwitchContext+0x58>
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	3308      	adds	r3, #8
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	69ba      	ldr	r2, [r7, #24]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d105      	bne.n	8006b08 <vTaskSwitchContext+0x58>
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	330c      	adds	r3, #12
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69ba      	ldr	r2, [r7, #24]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d008      	beq.n	8006b1a <vTaskSwitchContext+0x6a>
 8006b08:	4b28      	ldr	r3, [pc, #160]	@ (8006bac <vTaskSwitchContext+0xfc>)
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	4b27      	ldr	r3, [pc, #156]	@ (8006bac <vTaskSwitchContext+0xfc>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3334      	adds	r3, #52	@ 0x34
 8006b12:	4619      	mov	r1, r3
 8006b14:	4610      	mov	r0, r2
 8006b16:	f7f9 fd69 	bl	80005ec <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b1a:	4b25      	ldr	r3, [pc, #148]	@ (8006bb0 <vTaskSwitchContext+0x100>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	fab3 f383 	clz	r3, r3
 8006b26:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006b28:	7afb      	ldrb	r3, [r7, #11]
 8006b2a:	f1c3 031f 	rsb	r3, r3, #31
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	4920      	ldr	r1, [pc, #128]	@ (8006bb4 <vTaskSwitchContext+0x104>)
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	440b      	add	r3, r1
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10d      	bne.n	8006b60 <vTaskSwitchContext+0xb0>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b48:	b672      	cpsid	i
 8006b4a:	f383 8811 	msr	BASEPRI, r3
 8006b4e:	f3bf 8f6f 	isb	sy
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	b662      	cpsie	i
 8006b58:	607b      	str	r3, [r7, #4]
}
 8006b5a:	bf00      	nop
 8006b5c:	bf00      	nop
 8006b5e:	e7fd      	b.n	8006b5c <vTaskSwitchContext+0xac>
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	4613      	mov	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4a12      	ldr	r2, [pc, #72]	@ (8006bb4 <vTaskSwitchContext+0x104>)
 8006b6c:	4413      	add	r3, r2
 8006b6e:	613b      	str	r3, [r7, #16]
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	605a      	str	r2, [r3, #4]
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	685a      	ldr	r2, [r3, #4]
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	3308      	adds	r3, #8
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d104      	bne.n	8006b90 <vTaskSwitchContext+0xe0>
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	605a      	str	r2, [r3, #4]
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	4a05      	ldr	r2, [pc, #20]	@ (8006bac <vTaskSwitchContext+0xfc>)
 8006b98:	6013      	str	r3, [r2, #0]
}
 8006b9a:	bf00      	nop
 8006b9c:	3720      	adds	r7, #32
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000320 	.word	0x20000320
 8006ba8:	20000314 	.word	0x20000314
 8006bac:	20000240 	.word	0x20000240
 8006bb0:	20000308 	.word	0x20000308
 8006bb4:	20000244 	.word	0x20000244

08006bb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10d      	bne.n	8006be4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8006bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bcc:	b672      	cpsid	i
 8006bce:	f383 8811 	msr	BASEPRI, r3
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
 8006bda:	b662      	cpsie	i
 8006bdc:	60fb      	str	r3, [r7, #12]
}
 8006bde:	bf00      	nop
 8006be0:	bf00      	nop
 8006be2:	e7fd      	b.n	8006be0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006be4:	4b07      	ldr	r3, [pc, #28]	@ (8006c04 <vTaskPlaceOnEventList+0x4c>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	3318      	adds	r3, #24
 8006bea:	4619      	mov	r1, r3
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f7ff facd 	bl	800618c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	6838      	ldr	r0, [r7, #0]
 8006bf6:	f000 f9c1 	bl	8006f7c <prvAddCurrentTaskToDelayedList>
}
 8006bfa:	bf00      	nop
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	20000240 	.word	0x20000240

08006c08 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b086      	sub	sp, #24
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10d      	bne.n	8006c3a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	b672      	cpsid	i
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	b662      	cpsie	i
 8006c32:	60fb      	str	r3, [r7, #12]
}
 8006c34:	bf00      	nop
 8006c36:	bf00      	nop
 8006c38:	e7fd      	b.n	8006c36 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	3318      	adds	r3, #24
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7ff fadd 	bl	80061fe <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c44:	4b1d      	ldr	r3, [pc, #116]	@ (8006cbc <xTaskRemoveFromEventList+0xb4>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d11c      	bne.n	8006c86 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	3304      	adds	r3, #4
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7ff fad4 	bl	80061fe <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	409a      	lsls	r2, r3
 8006c5e:	4b18      	ldr	r3, [pc, #96]	@ (8006cc0 <xTaskRemoveFromEventList+0xb8>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	4a16      	ldr	r2, [pc, #88]	@ (8006cc0 <xTaskRemoveFromEventList+0xb8>)
 8006c66:	6013      	str	r3, [r2, #0]
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	4413      	add	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4a13      	ldr	r2, [pc, #76]	@ (8006cc4 <xTaskRemoveFromEventList+0xbc>)
 8006c76:	441a      	add	r2, r3
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	4610      	mov	r0, r2
 8006c80:	f7ff fa60 	bl	8006144 <vListInsertEnd>
 8006c84:	e005      	b.n	8006c92 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	3318      	adds	r3, #24
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	480e      	ldr	r0, [pc, #56]	@ (8006cc8 <xTaskRemoveFromEventList+0xc0>)
 8006c8e:	f7ff fa59 	bl	8006144 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c96:	4b0d      	ldr	r3, [pc, #52]	@ (8006ccc <xTaskRemoveFromEventList+0xc4>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d905      	bls.n	8006cac <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd0 <xTaskRemoveFromEventList+0xc8>)
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	601a      	str	r2, [r3, #0]
 8006caa:	e001      	b.n	8006cb0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8006cac:	2300      	movs	r3, #0
 8006cae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006cb0:	697b      	ldr	r3, [r7, #20]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000320 	.word	0x20000320
 8006cc0:	20000308 	.word	0x20000308
 8006cc4:	20000244 	.word	0x20000244
 8006cc8:	200002d8 	.word	0x200002d8
 8006ccc:	20000240 	.word	0x20000240
 8006cd0:	20000314 	.word	0x20000314

08006cd4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <vTaskInternalSetTimeOutState+0x24>)
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ce4:	4b05      	ldr	r3, [pc, #20]	@ (8006cfc <vTaskInternalSetTimeOutState+0x28>)
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	605a      	str	r2, [r3, #4]
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	20000318 	.word	0x20000318
 8006cfc:	20000304 	.word	0x20000304

08006d00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b088      	sub	sp, #32
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d10d      	bne.n	8006d2c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8006d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d14:	b672      	cpsid	i
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	b662      	cpsie	i
 8006d24:	613b      	str	r3, [r7, #16]
}
 8006d26:	bf00      	nop
 8006d28:	bf00      	nop
 8006d2a:	e7fd      	b.n	8006d28 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10d      	bne.n	8006d4e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8006d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d36:	b672      	cpsid	i
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	b662      	cpsie	i
 8006d46:	60fb      	str	r3, [r7, #12]
}
 8006d48:	bf00      	nop
 8006d4a:	bf00      	nop
 8006d4c:	e7fd      	b.n	8006d4a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8006d4e:	f000 f993 	bl	8007078 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006d52:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc8 <xTaskCheckForTimeOut+0xc8>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	69ba      	ldr	r2, [r7, #24]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d6a:	d102      	bne.n	8006d72 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	61fb      	str	r3, [r7, #28]
 8006d70:	e023      	b.n	8006dba <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	4b15      	ldr	r3, [pc, #84]	@ (8006dcc <xTaskCheckForTimeOut+0xcc>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d007      	beq.n	8006d8e <xTaskCheckForTimeOut+0x8e>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	69ba      	ldr	r2, [r7, #24]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d302      	bcc.n	8006d8e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	61fb      	str	r3, [r7, #28]
 8006d8c:	e015      	b.n	8006dba <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d20b      	bcs.n	8006db0 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	1ad2      	subs	r2, r2, r3
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7ff ff95 	bl	8006cd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006daa:	2300      	movs	r3, #0
 8006dac:	61fb      	str	r3, [r7, #28]
 8006dae:	e004      	b.n	8006dba <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	2200      	movs	r2, #0
 8006db4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006db6:	2301      	movs	r3, #1
 8006db8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006dba:	f000 f993 	bl	80070e4 <vPortExitCritical>

	return xReturn;
 8006dbe:	69fb      	ldr	r3, [r7, #28]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3720      	adds	r7, #32
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	20000304 	.word	0x20000304
 8006dcc:	20000318 	.word	0x20000318

08006dd0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006dd4:	4b03      	ldr	r3, [pc, #12]	@ (8006de4 <vTaskMissedYield+0x14>)
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	601a      	str	r2, [r3, #0]
}
 8006dda:	bf00      	nop
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	20000314 	.word	0x20000314

08006de8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dee:	4b0c      	ldr	r3, [pc, #48]	@ (8006e20 <prvResetNextTaskUnblockTime+0x38>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d104      	bne.n	8006e02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006df8:	4b0a      	ldr	r3, [pc, #40]	@ (8006e24 <prvResetNextTaskUnblockTime+0x3c>)
 8006dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8006dfe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e00:	e008      	b.n	8006e14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e02:	4b07      	ldr	r3, [pc, #28]	@ (8006e20 <prvResetNextTaskUnblockTime+0x38>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	4a04      	ldr	r2, [pc, #16]	@ (8006e24 <prvResetNextTaskUnblockTime+0x3c>)
 8006e12:	6013      	str	r3, [r2, #0]
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	200002d0 	.word	0x200002d0
 8006e24:	2000031c 	.word	0x2000031c

08006e28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e5c <xTaskGetSchedulerState+0x34>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d102      	bne.n	8006e3c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e36:	2301      	movs	r3, #1
 8006e38:	607b      	str	r3, [r7, #4]
 8006e3a:	e008      	b.n	8006e4e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e3c:	4b08      	ldr	r3, [pc, #32]	@ (8006e60 <xTaskGetSchedulerState+0x38>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d102      	bne.n	8006e4a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e44:	2302      	movs	r3, #2
 8006e46:	607b      	str	r3, [r7, #4]
 8006e48:	e001      	b.n	8006e4e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e4e:	687b      	ldr	r3, [r7, #4]
	}
 8006e50:	4618      	mov	r0, r3
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	2000030c 	.word	0x2000030c
 8006e60:	20000320 	.word	0x20000320

08006e64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006e70:	2300      	movs	r3, #0
 8006e72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d074      	beq.n	8006f64 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006e7a:	4b3d      	ldr	r3, [pc, #244]	@ (8006f70 <xTaskPriorityDisinherit+0x10c>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d00d      	beq.n	8006ea0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e88:	b672      	cpsid	i
 8006e8a:	f383 8811 	msr	BASEPRI, r3
 8006e8e:	f3bf 8f6f 	isb	sy
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	b662      	cpsie	i
 8006e98:	60fb      	str	r3, [r7, #12]
}
 8006e9a:	bf00      	nop
 8006e9c:	bf00      	nop
 8006e9e:	e7fd      	b.n	8006e9c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10d      	bne.n	8006ec4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8006ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eac:	b672      	cpsid	i
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	b662      	cpsie	i
 8006ebc:	60bb      	str	r3, [r7, #8]
}
 8006ebe:	bf00      	nop
 8006ec0:	bf00      	nop
 8006ec2:	e7fd      	b.n	8006ec0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ec8:	1e5a      	subs	r2, r3, #1
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d044      	beq.n	8006f64 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d140      	bne.n	8006f64 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f7ff f989 	bl	80061fe <uxListRemove>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d115      	bne.n	8006f1e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ef6:	491f      	ldr	r1, [pc, #124]	@ (8006f74 <xTaskPriorityDisinherit+0x110>)
 8006ef8:	4613      	mov	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	4413      	add	r3, r2
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	440b      	add	r3, r1
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10a      	bne.n	8006f1e <xTaskPriorityDisinherit+0xba>
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f12:	43da      	mvns	r2, r3
 8006f14:	4b18      	ldr	r3, [pc, #96]	@ (8006f78 <xTaskPriorityDisinherit+0x114>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4013      	ands	r3, r2
 8006f1a:	4a17      	ldr	r2, [pc, #92]	@ (8006f78 <xTaskPriorityDisinherit+0x114>)
 8006f1c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2a:	f1c3 0207 	rsb	r2, r3, #7
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f36:	2201      	movs	r2, #1
 8006f38:	409a      	lsls	r2, r3
 8006f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8006f78 <xTaskPriorityDisinherit+0x114>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	4a0d      	ldr	r2, [pc, #52]	@ (8006f78 <xTaskPriorityDisinherit+0x114>)
 8006f42:	6013      	str	r3, [r2, #0]
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f48:	4613      	mov	r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	4413      	add	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4a08      	ldr	r2, [pc, #32]	@ (8006f74 <xTaskPriorityDisinherit+0x110>)
 8006f52:	441a      	add	r2, r3
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	3304      	adds	r3, #4
 8006f58:	4619      	mov	r1, r3
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	f7ff f8f2 	bl	8006144 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006f60:	2301      	movs	r3, #1
 8006f62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f64:	697b      	ldr	r3, [r7, #20]
	}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3718      	adds	r7, #24
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	20000240 	.word	0x20000240
 8006f74:	20000244 	.word	0x20000244
 8006f78:	20000308 	.word	0x20000308

08006f7c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f86:	4b29      	ldr	r3, [pc, #164]	@ (800702c <prvAddCurrentTaskToDelayedList+0xb0>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f8c:	4b28      	ldr	r3, [pc, #160]	@ (8007030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	3304      	adds	r3, #4
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7ff f933 	bl	80061fe <uxListRemove>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10b      	bne.n	8006fb6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006f9e:	4b24      	ldr	r3, [pc, #144]	@ (8007030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006faa:	43da      	mvns	r2, r3
 8006fac:	4b21      	ldr	r3, [pc, #132]	@ (8007034 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	4a20      	ldr	r2, [pc, #128]	@ (8007034 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006fb4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fbc:	d10a      	bne.n	8006fd4 <prvAddCurrentTaskToDelayedList+0x58>
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d007      	beq.n	8006fd4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8007030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	3304      	adds	r3, #4
 8006fca:	4619      	mov	r1, r3
 8006fcc:	481a      	ldr	r0, [pc, #104]	@ (8007038 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006fce:	f7ff f8b9 	bl	8006144 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006fd2:	e026      	b.n	8007022 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006fd4:	68fa      	ldr	r2, [r7, #12]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4413      	add	r3, r2
 8006fda:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006fdc:	4b14      	ldr	r3, [pc, #80]	@ (8007030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68ba      	ldr	r2, [r7, #8]
 8006fe2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d209      	bcs.n	8007000 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fec:	4b13      	ldr	r3, [pc, #76]	@ (800703c <prvAddCurrentTaskToDelayedList+0xc0>)
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8007030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	3304      	adds	r3, #4
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	4610      	mov	r0, r2
 8006ffa:	f7ff f8c7 	bl	800618c <vListInsert>
}
 8006ffe:	e010      	b.n	8007022 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007000:	4b0f      	ldr	r3, [pc, #60]	@ (8007040 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	4b0a      	ldr	r3, [pc, #40]	@ (8007030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3304      	adds	r3, #4
 800700a:	4619      	mov	r1, r3
 800700c:	4610      	mov	r0, r2
 800700e:	f7ff f8bd 	bl	800618c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007012:	4b0c      	ldr	r3, [pc, #48]	@ (8007044 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68ba      	ldr	r2, [r7, #8]
 8007018:	429a      	cmp	r2, r3
 800701a:	d202      	bcs.n	8007022 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800701c:	4a09      	ldr	r2, [pc, #36]	@ (8007044 <prvAddCurrentTaskToDelayedList+0xc8>)
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	6013      	str	r3, [r2, #0]
}
 8007022:	bf00      	nop
 8007024:	3710      	adds	r7, #16
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	20000304 	.word	0x20000304
 8007030:	20000240 	.word	0x20000240
 8007034:	20000308 	.word	0x20000308
 8007038:	200002ec 	.word	0x200002ec
 800703c:	200002d4 	.word	0x200002d4
 8007040:	200002d0 	.word	0x200002d0
 8007044:	2000031c 	.word	0x2000031c
	...

08007050 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007050:	4b07      	ldr	r3, [pc, #28]	@ (8007070 <pxCurrentTCBConst2>)
 8007052:	6819      	ldr	r1, [r3, #0]
 8007054:	6808      	ldr	r0, [r1, #0]
 8007056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705a:	f380 8809 	msr	PSP, r0
 800705e:	f3bf 8f6f 	isb	sy
 8007062:	f04f 0000 	mov.w	r0, #0
 8007066:	f380 8811 	msr	BASEPRI, r0
 800706a:	4770      	bx	lr
 800706c:	f3af 8000 	nop.w

08007070 <pxCurrentTCBConst2>:
 8007070:	20000240 	.word	0x20000240
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007074:	bf00      	nop
 8007076:	bf00      	nop

08007078 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
	__asm volatile
 800707e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007082:	b672      	cpsid	i
 8007084:	f383 8811 	msr	BASEPRI, r3
 8007088:	f3bf 8f6f 	isb	sy
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	b662      	cpsie	i
 8007092:	607b      	str	r3, [r7, #4]
}
 8007094:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007096:	4b11      	ldr	r3, [pc, #68]	@ (80070dc <vPortEnterCritical+0x64>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3301      	adds	r3, #1
 800709c:	4a0f      	ldr	r2, [pc, #60]	@ (80070dc <vPortEnterCritical+0x64>)
 800709e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80070a0:	4b0e      	ldr	r3, [pc, #56]	@ (80070dc <vPortEnterCritical+0x64>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d112      	bne.n	80070ce <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80070a8:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <vPortEnterCritical+0x68>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00d      	beq.n	80070ce <vPortEnterCritical+0x56>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	b672      	cpsid	i
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	b662      	cpsie	i
 80070c6:	603b      	str	r3, [r7, #0]
}
 80070c8:	bf00      	nop
 80070ca:	bf00      	nop
 80070cc:	e7fd      	b.n	80070ca <vPortEnterCritical+0x52>
	}
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	2000000c 	.word	0x2000000c
 80070e0:	e000ed04 	.word	0xe000ed04

080070e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070ea:	4b13      	ldr	r3, [pc, #76]	@ (8007138 <vPortExitCritical+0x54>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10d      	bne.n	800710e <vPortExitCritical+0x2a>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	b672      	cpsid	i
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	b662      	cpsie	i
 8007106:	607b      	str	r3, [r7, #4]
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	e7fd      	b.n	800710a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800710e:	4b0a      	ldr	r3, [pc, #40]	@ (8007138 <vPortExitCritical+0x54>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3b01      	subs	r3, #1
 8007114:	4a08      	ldr	r2, [pc, #32]	@ (8007138 <vPortExitCritical+0x54>)
 8007116:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007118:	4b07      	ldr	r3, [pc, #28]	@ (8007138 <vPortExitCritical+0x54>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d105      	bne.n	800712c <vPortExitCritical+0x48>
 8007120:	2300      	movs	r3, #0
 8007122:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	f383 8811 	msr	BASEPRI, r3
}
 800712a:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800712c:	bf00      	nop
 800712e:	370c      	adds	r7, #12
 8007130:	46bd      	mov	sp, r7
 8007132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007136:	4770      	bx	lr
 8007138:	2000000c 	.word	0x2000000c
 800713c:	00000000 	.word	0x00000000

08007140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007140:	f3ef 8009 	mrs	r0, PSP
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	4b15      	ldr	r3, [pc, #84]	@ (80071a0 <pxCurrentTCBConst>)
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	f01e 0f10 	tst.w	lr, #16
 8007150:	bf08      	it	eq
 8007152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800715a:	6010      	str	r0, [r2, #0]
 800715c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007164:	b672      	cpsid	i
 8007166:	f380 8811 	msr	BASEPRI, r0
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	f3bf 8f6f 	isb	sy
 8007172:	b662      	cpsie	i
 8007174:	f7ff fc9c 	bl	8006ab0 <vTaskSwitchContext>
 8007178:	f04f 0000 	mov.w	r0, #0
 800717c:	f380 8811 	msr	BASEPRI, r0
 8007180:	bc09      	pop	{r0, r3}
 8007182:	6819      	ldr	r1, [r3, #0]
 8007184:	6808      	ldr	r0, [r1, #0]
 8007186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800718a:	f01e 0f10 	tst.w	lr, #16
 800718e:	bf08      	it	eq
 8007190:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007194:	f380 8809 	msr	PSP, r0
 8007198:	f3bf 8f6f 	isb	sy
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop

080071a0 <pxCurrentTCBConst>:
 80071a0:	20000240 	.word	0x20000240
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop

080071a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b2:	b672      	cpsid	i
 80071b4:	f383 8811 	msr	BASEPRI, r3
 80071b8:	f3bf 8f6f 	isb	sy
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	b662      	cpsie	i
 80071c2:	607b      	str	r3, [r7, #4]
}
 80071c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071c6:	f7ff fbb7 	bl	8006938 <xTaskIncrementTick>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071d0:	4b06      	ldr	r3, [pc, #24]	@ (80071ec <SysTick_Handler+0x44>)
 80071d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071d6:	601a      	str	r2, [r3, #0]
 80071d8:	2300      	movs	r3, #0
 80071da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	f383 8811 	msr	BASEPRI, r3
}
 80071e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80071e4:	bf00      	nop
 80071e6:	3708      	adds	r7, #8
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	e000ed04 	.word	0xe000ed04

080071f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80071f0:	b480      	push	{r7}
 80071f2:	b085      	sub	sp, #20
 80071f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80071f6:	f3ef 8305 	mrs	r3, IPSR
 80071fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2b0f      	cmp	r3, #15
 8007200:	d917      	bls.n	8007232 <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007202:	4a1a      	ldr	r2, [pc, #104]	@ (800726c <vPortValidateInterruptPriority+0x7c>)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	4413      	add	r3, r2
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800720c:	4b18      	ldr	r3, [pc, #96]	@ (8007270 <vPortValidateInterruptPriority+0x80>)
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	7afa      	ldrb	r2, [r7, #11]
 8007212:	429a      	cmp	r2, r3
 8007214:	d20d      	bcs.n	8007232 <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721a:	b672      	cpsid	i
 800721c:	f383 8811 	msr	BASEPRI, r3
 8007220:	f3bf 8f6f 	isb	sy
 8007224:	f3bf 8f4f 	dsb	sy
 8007228:	b662      	cpsie	i
 800722a:	607b      	str	r3, [r7, #4]
}
 800722c:	bf00      	nop
 800722e:	bf00      	nop
 8007230:	e7fd      	b.n	800722e <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007232:	4b10      	ldr	r3, [pc, #64]	@ (8007274 <vPortValidateInterruptPriority+0x84>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800723a:	4b0f      	ldr	r3, [pc, #60]	@ (8007278 <vPortValidateInterruptPriority+0x88>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	429a      	cmp	r2, r3
 8007240:	d90d      	bls.n	800725e <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	b672      	cpsid	i
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	b662      	cpsie	i
 8007256:	603b      	str	r3, [r7, #0]
}
 8007258:	bf00      	nop
 800725a:	bf00      	nop
 800725c:	e7fd      	b.n	800725a <vPortValidateInterruptPriority+0x6a>
	}
 800725e:	bf00      	nop
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	e000e3f0 	.word	0xe000e3f0
 8007270:	20000324 	.word	0x20000324
 8007274:	e000ed0c 	.word	0xe000ed0c
 8007278:	20000328 	.word	0x20000328

0800727c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800728a:	4618      	mov	r0, r3
 800728c:	f7fe fe0a 	bl	8005ea4 <USBH_LL_IncTimer>
}
 8007290:	bf00      	nop
 8007292:	3708      	adds	r7, #8
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7fe fe4a 	bl	8005f40 <USBH_LL_Connect>
}
 80072ac:	bf00      	nop
 80072ae:	3708      	adds	r7, #8
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7fe fe57 	bl	8005f76 <USBH_LL_Disconnect>
}
 80072c8:	bf00      	nop
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	70fb      	strb	r3, [r7, #3]
 80072dc:	4613      	mov	r3, r2
 80072de:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7fe fe96 	bl	8006018 <USBH_LL_NotifyURBChange>
#endif
}
 80072ec:	bf00      	nop
 80072ee:	3708      	adds	r7, #8
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b082      	sub	sp, #8
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007302:	4618      	mov	r0, r3
 8007304:	f7fe fdf8 	bl	8005ef8 <USBH_LL_PortEnabled>
}
 8007308:	bf00      	nop
 800730a:	3708      	adds	r7, #8
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800731e:	4618      	mov	r0, r3
 8007320:	f7fe fdfc 	bl	8005f1c <USBH_LL_PortDisabled>
}
 8007324:	bf00      	nop
 8007326:	3708      	adds	r7, #8
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007338:	2300      	movs	r3, #0
 800733a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007342:	4618      	mov	r0, r3
 8007344:	f7fa fc63 	bl	8001c0e <HAL_HCD_Stop>
 8007348:	4603      	mov	r3, r0
 800734a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800734c:	7bfb      	ldrb	r3, [r7, #15]
 800734e:	4618      	mov	r0, r3
 8007350:	f000 f808 	bl	8007364 <USBH_Get_USB_Status>
 8007354:	4603      	mov	r3, r0
 8007356:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007358:	7bbb      	ldrb	r3, [r7, #14]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
	...

08007364 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	4603      	mov	r3, r0
 800736c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800736e:	2300      	movs	r3, #0
 8007370:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007372:	79fb      	ldrb	r3, [r7, #7]
 8007374:	2b03      	cmp	r3, #3
 8007376:	d817      	bhi.n	80073a8 <USBH_Get_USB_Status+0x44>
 8007378:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <USBH_Get_USB_Status+0x1c>)
 800737a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737e:	bf00      	nop
 8007380:	08007391 	.word	0x08007391
 8007384:	08007397 	.word	0x08007397
 8007388:	0800739d 	.word	0x0800739d
 800738c:	080073a3 	.word	0x080073a3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	73fb      	strb	r3, [r7, #15]
    break;
 8007394:	e00b      	b.n	80073ae <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007396:	2302      	movs	r3, #2
 8007398:	73fb      	strb	r3, [r7, #15]
    break;
 800739a:	e008      	b.n	80073ae <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800739c:	2301      	movs	r3, #1
 800739e:	73fb      	strb	r3, [r7, #15]
    break;
 80073a0:	e005      	b.n	80073ae <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80073a2:	2302      	movs	r3, #2
 80073a4:	73fb      	strb	r3, [r7, #15]
    break;
 80073a6:	e002      	b.n	80073ae <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80073a8:	2302      	movs	r3, #2
 80073aa:	73fb      	strb	r3, [r7, #15]
    break;
 80073ac:	bf00      	nop
  }
  return usb_status;
 80073ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3714      	adds	r7, #20
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <sbrk_aligned>:
 80073bc:	b570      	push	{r4, r5, r6, lr}
 80073be:	4e0f      	ldr	r6, [pc, #60]	@ (80073fc <sbrk_aligned+0x40>)
 80073c0:	460c      	mov	r4, r1
 80073c2:	6831      	ldr	r1, [r6, #0]
 80073c4:	4605      	mov	r5, r0
 80073c6:	b911      	cbnz	r1, 80073ce <sbrk_aligned+0x12>
 80073c8:	f000 f8e4 	bl	8007594 <_sbrk_r>
 80073cc:	6030      	str	r0, [r6, #0]
 80073ce:	4621      	mov	r1, r4
 80073d0:	4628      	mov	r0, r5
 80073d2:	f000 f8df 	bl	8007594 <_sbrk_r>
 80073d6:	1c43      	adds	r3, r0, #1
 80073d8:	d103      	bne.n	80073e2 <sbrk_aligned+0x26>
 80073da:	f04f 34ff 	mov.w	r4, #4294967295
 80073de:	4620      	mov	r0, r4
 80073e0:	bd70      	pop	{r4, r5, r6, pc}
 80073e2:	1cc4      	adds	r4, r0, #3
 80073e4:	f024 0403 	bic.w	r4, r4, #3
 80073e8:	42a0      	cmp	r0, r4
 80073ea:	d0f8      	beq.n	80073de <sbrk_aligned+0x22>
 80073ec:	1a21      	subs	r1, r4, r0
 80073ee:	4628      	mov	r0, r5
 80073f0:	f000 f8d0 	bl	8007594 <_sbrk_r>
 80073f4:	3001      	adds	r0, #1
 80073f6:	d1f2      	bne.n	80073de <sbrk_aligned+0x22>
 80073f8:	e7ef      	b.n	80073da <sbrk_aligned+0x1e>
 80073fa:	bf00      	nop
 80073fc:	2000070c 	.word	0x2000070c

08007400 <_malloc_r>:
 8007400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007404:	1ccd      	adds	r5, r1, #3
 8007406:	f025 0503 	bic.w	r5, r5, #3
 800740a:	3508      	adds	r5, #8
 800740c:	2d0c      	cmp	r5, #12
 800740e:	bf38      	it	cc
 8007410:	250c      	movcc	r5, #12
 8007412:	2d00      	cmp	r5, #0
 8007414:	4606      	mov	r6, r0
 8007416:	db01      	blt.n	800741c <_malloc_r+0x1c>
 8007418:	42a9      	cmp	r1, r5
 800741a:	d904      	bls.n	8007426 <_malloc_r+0x26>
 800741c:	230c      	movs	r3, #12
 800741e:	6033      	str	r3, [r6, #0]
 8007420:	2000      	movs	r0, #0
 8007422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007426:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074fc <_malloc_r+0xfc>
 800742a:	f000 f869 	bl	8007500 <__malloc_lock>
 800742e:	f8d8 3000 	ldr.w	r3, [r8]
 8007432:	461c      	mov	r4, r3
 8007434:	bb44      	cbnz	r4, 8007488 <_malloc_r+0x88>
 8007436:	4629      	mov	r1, r5
 8007438:	4630      	mov	r0, r6
 800743a:	f7ff ffbf 	bl	80073bc <sbrk_aligned>
 800743e:	1c43      	adds	r3, r0, #1
 8007440:	4604      	mov	r4, r0
 8007442:	d158      	bne.n	80074f6 <_malloc_r+0xf6>
 8007444:	f8d8 4000 	ldr.w	r4, [r8]
 8007448:	4627      	mov	r7, r4
 800744a:	2f00      	cmp	r7, #0
 800744c:	d143      	bne.n	80074d6 <_malloc_r+0xd6>
 800744e:	2c00      	cmp	r4, #0
 8007450:	d04b      	beq.n	80074ea <_malloc_r+0xea>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	4639      	mov	r1, r7
 8007456:	4630      	mov	r0, r6
 8007458:	eb04 0903 	add.w	r9, r4, r3
 800745c:	f000 f89a 	bl	8007594 <_sbrk_r>
 8007460:	4581      	cmp	r9, r0
 8007462:	d142      	bne.n	80074ea <_malloc_r+0xea>
 8007464:	6821      	ldr	r1, [r4, #0]
 8007466:	1a6d      	subs	r5, r5, r1
 8007468:	4629      	mov	r1, r5
 800746a:	4630      	mov	r0, r6
 800746c:	f7ff ffa6 	bl	80073bc <sbrk_aligned>
 8007470:	3001      	adds	r0, #1
 8007472:	d03a      	beq.n	80074ea <_malloc_r+0xea>
 8007474:	6823      	ldr	r3, [r4, #0]
 8007476:	442b      	add	r3, r5
 8007478:	6023      	str	r3, [r4, #0]
 800747a:	f8d8 3000 	ldr.w	r3, [r8]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	bb62      	cbnz	r2, 80074dc <_malloc_r+0xdc>
 8007482:	f8c8 7000 	str.w	r7, [r8]
 8007486:	e00f      	b.n	80074a8 <_malloc_r+0xa8>
 8007488:	6822      	ldr	r2, [r4, #0]
 800748a:	1b52      	subs	r2, r2, r5
 800748c:	d420      	bmi.n	80074d0 <_malloc_r+0xd0>
 800748e:	2a0b      	cmp	r2, #11
 8007490:	d917      	bls.n	80074c2 <_malloc_r+0xc2>
 8007492:	1961      	adds	r1, r4, r5
 8007494:	42a3      	cmp	r3, r4
 8007496:	6025      	str	r5, [r4, #0]
 8007498:	bf18      	it	ne
 800749a:	6059      	strne	r1, [r3, #4]
 800749c:	6863      	ldr	r3, [r4, #4]
 800749e:	bf08      	it	eq
 80074a0:	f8c8 1000 	streq.w	r1, [r8]
 80074a4:	5162      	str	r2, [r4, r5]
 80074a6:	604b      	str	r3, [r1, #4]
 80074a8:	4630      	mov	r0, r6
 80074aa:	f000 f82f 	bl	800750c <__malloc_unlock>
 80074ae:	f104 000b 	add.w	r0, r4, #11
 80074b2:	1d23      	adds	r3, r4, #4
 80074b4:	f020 0007 	bic.w	r0, r0, #7
 80074b8:	1ac2      	subs	r2, r0, r3
 80074ba:	bf1c      	itt	ne
 80074bc:	1a1b      	subne	r3, r3, r0
 80074be:	50a3      	strne	r3, [r4, r2]
 80074c0:	e7af      	b.n	8007422 <_malloc_r+0x22>
 80074c2:	6862      	ldr	r2, [r4, #4]
 80074c4:	42a3      	cmp	r3, r4
 80074c6:	bf0c      	ite	eq
 80074c8:	f8c8 2000 	streq.w	r2, [r8]
 80074cc:	605a      	strne	r2, [r3, #4]
 80074ce:	e7eb      	b.n	80074a8 <_malloc_r+0xa8>
 80074d0:	4623      	mov	r3, r4
 80074d2:	6864      	ldr	r4, [r4, #4]
 80074d4:	e7ae      	b.n	8007434 <_malloc_r+0x34>
 80074d6:	463c      	mov	r4, r7
 80074d8:	687f      	ldr	r7, [r7, #4]
 80074da:	e7b6      	b.n	800744a <_malloc_r+0x4a>
 80074dc:	461a      	mov	r2, r3
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	42a3      	cmp	r3, r4
 80074e2:	d1fb      	bne.n	80074dc <_malloc_r+0xdc>
 80074e4:	2300      	movs	r3, #0
 80074e6:	6053      	str	r3, [r2, #4]
 80074e8:	e7de      	b.n	80074a8 <_malloc_r+0xa8>
 80074ea:	230c      	movs	r3, #12
 80074ec:	6033      	str	r3, [r6, #0]
 80074ee:	4630      	mov	r0, r6
 80074f0:	f000 f80c 	bl	800750c <__malloc_unlock>
 80074f4:	e794      	b.n	8007420 <_malloc_r+0x20>
 80074f6:	6005      	str	r5, [r0, #0]
 80074f8:	e7d6      	b.n	80074a8 <_malloc_r+0xa8>
 80074fa:	bf00      	nop
 80074fc:	20000710 	.word	0x20000710

08007500 <__malloc_lock>:
 8007500:	4801      	ldr	r0, [pc, #4]	@ (8007508 <__malloc_lock+0x8>)
 8007502:	f000 b881 	b.w	8007608 <__retarget_lock_acquire_recursive>
 8007506:	bf00      	nop
 8007508:	20000850 	.word	0x20000850

0800750c <__malloc_unlock>:
 800750c:	4801      	ldr	r0, [pc, #4]	@ (8007514 <__malloc_unlock+0x8>)
 800750e:	f000 b87c 	b.w	800760a <__retarget_lock_release_recursive>
 8007512:	bf00      	nop
 8007514:	20000850 	.word	0x20000850

08007518 <sniprintf>:
 8007518:	b40c      	push	{r2, r3}
 800751a:	b530      	push	{r4, r5, lr}
 800751c:	4b18      	ldr	r3, [pc, #96]	@ (8007580 <sniprintf+0x68>)
 800751e:	1e0c      	subs	r4, r1, #0
 8007520:	681d      	ldr	r5, [r3, #0]
 8007522:	b09d      	sub	sp, #116	@ 0x74
 8007524:	da08      	bge.n	8007538 <sniprintf+0x20>
 8007526:	238b      	movs	r3, #139	@ 0x8b
 8007528:	602b      	str	r3, [r5, #0]
 800752a:	f04f 30ff 	mov.w	r0, #4294967295
 800752e:	b01d      	add	sp, #116	@ 0x74
 8007530:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007534:	b002      	add	sp, #8
 8007536:	4770      	bx	lr
 8007538:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800753c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007540:	f04f 0300 	mov.w	r3, #0
 8007544:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007546:	bf14      	ite	ne
 8007548:	f104 33ff 	addne.w	r3, r4, #4294967295
 800754c:	4623      	moveq	r3, r4
 800754e:	9304      	str	r3, [sp, #16]
 8007550:	9307      	str	r3, [sp, #28]
 8007552:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007556:	9002      	str	r0, [sp, #8]
 8007558:	9006      	str	r0, [sp, #24]
 800755a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800755e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007560:	ab21      	add	r3, sp, #132	@ 0x84
 8007562:	a902      	add	r1, sp, #8
 8007564:	4628      	mov	r0, r5
 8007566:	9301      	str	r3, [sp, #4]
 8007568:	f000 f904 	bl	8007774 <_svfiprintf_r>
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	bfbc      	itt	lt
 8007570:	238b      	movlt	r3, #139	@ 0x8b
 8007572:	602b      	strlt	r3, [r5, #0]
 8007574:	2c00      	cmp	r4, #0
 8007576:	d0da      	beq.n	800752e <sniprintf+0x16>
 8007578:	9b02      	ldr	r3, [sp, #8]
 800757a:	2200      	movs	r2, #0
 800757c:	701a      	strb	r2, [r3, #0]
 800757e:	e7d6      	b.n	800752e <sniprintf+0x16>
 8007580:	20000010 	.word	0x20000010

08007584 <memset>:
 8007584:	4402      	add	r2, r0
 8007586:	4603      	mov	r3, r0
 8007588:	4293      	cmp	r3, r2
 800758a:	d100      	bne.n	800758e <memset+0xa>
 800758c:	4770      	bx	lr
 800758e:	f803 1b01 	strb.w	r1, [r3], #1
 8007592:	e7f9      	b.n	8007588 <memset+0x4>

08007594 <_sbrk_r>:
 8007594:	b538      	push	{r3, r4, r5, lr}
 8007596:	4d06      	ldr	r5, [pc, #24]	@ (80075b0 <_sbrk_r+0x1c>)
 8007598:	2300      	movs	r3, #0
 800759a:	4604      	mov	r4, r0
 800759c:	4608      	mov	r0, r1
 800759e:	602b      	str	r3, [r5, #0]
 80075a0:	f7f9 fd34 	bl	800100c <_sbrk>
 80075a4:	1c43      	adds	r3, r0, #1
 80075a6:	d102      	bne.n	80075ae <_sbrk_r+0x1a>
 80075a8:	682b      	ldr	r3, [r5, #0]
 80075aa:	b103      	cbz	r3, 80075ae <_sbrk_r+0x1a>
 80075ac:	6023      	str	r3, [r4, #0]
 80075ae:	bd38      	pop	{r3, r4, r5, pc}
 80075b0:	2000084c 	.word	0x2000084c

080075b4 <__errno>:
 80075b4:	4b01      	ldr	r3, [pc, #4]	@ (80075bc <__errno+0x8>)
 80075b6:	6818      	ldr	r0, [r3, #0]
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	20000010 	.word	0x20000010

080075c0 <__libc_init_array>:
 80075c0:	b570      	push	{r4, r5, r6, lr}
 80075c2:	4d0d      	ldr	r5, [pc, #52]	@ (80075f8 <__libc_init_array+0x38>)
 80075c4:	4c0d      	ldr	r4, [pc, #52]	@ (80075fc <__libc_init_array+0x3c>)
 80075c6:	1b64      	subs	r4, r4, r5
 80075c8:	10a4      	asrs	r4, r4, #2
 80075ca:	2600      	movs	r6, #0
 80075cc:	42a6      	cmp	r6, r4
 80075ce:	d109      	bne.n	80075e4 <__libc_init_array+0x24>
 80075d0:	4d0b      	ldr	r5, [pc, #44]	@ (8007600 <__libc_init_array+0x40>)
 80075d2:	4c0c      	ldr	r4, [pc, #48]	@ (8007604 <__libc_init_array+0x44>)
 80075d4:	f000 fba6 	bl	8007d24 <_init>
 80075d8:	1b64      	subs	r4, r4, r5
 80075da:	10a4      	asrs	r4, r4, #2
 80075dc:	2600      	movs	r6, #0
 80075de:	42a6      	cmp	r6, r4
 80075e0:	d105      	bne.n	80075ee <__libc_init_array+0x2e>
 80075e2:	bd70      	pop	{r4, r5, r6, pc}
 80075e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e8:	4798      	blx	r3
 80075ea:	3601      	adds	r6, #1
 80075ec:	e7ee      	b.n	80075cc <__libc_init_array+0xc>
 80075ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80075f2:	4798      	blx	r3
 80075f4:	3601      	adds	r6, #1
 80075f6:	e7f2      	b.n	80075de <__libc_init_array+0x1e>
 80075f8:	08007dc0 	.word	0x08007dc0
 80075fc:	08007dc0 	.word	0x08007dc0
 8007600:	08007dc0 	.word	0x08007dc0
 8007604:	08007dc4 	.word	0x08007dc4

08007608 <__retarget_lock_acquire_recursive>:
 8007608:	4770      	bx	lr

0800760a <__retarget_lock_release_recursive>:
 800760a:	4770      	bx	lr

0800760c <memcpy>:
 800760c:	440a      	add	r2, r1
 800760e:	4291      	cmp	r1, r2
 8007610:	f100 33ff 	add.w	r3, r0, #4294967295
 8007614:	d100      	bne.n	8007618 <memcpy+0xc>
 8007616:	4770      	bx	lr
 8007618:	b510      	push	{r4, lr}
 800761a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800761e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007622:	4291      	cmp	r1, r2
 8007624:	d1f9      	bne.n	800761a <memcpy+0xe>
 8007626:	bd10      	pop	{r4, pc}

08007628 <_free_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	4605      	mov	r5, r0
 800762c:	2900      	cmp	r1, #0
 800762e:	d041      	beq.n	80076b4 <_free_r+0x8c>
 8007630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007634:	1f0c      	subs	r4, r1, #4
 8007636:	2b00      	cmp	r3, #0
 8007638:	bfb8      	it	lt
 800763a:	18e4      	addlt	r4, r4, r3
 800763c:	f7ff ff60 	bl	8007500 <__malloc_lock>
 8007640:	4a1d      	ldr	r2, [pc, #116]	@ (80076b8 <_free_r+0x90>)
 8007642:	6813      	ldr	r3, [r2, #0]
 8007644:	b933      	cbnz	r3, 8007654 <_free_r+0x2c>
 8007646:	6063      	str	r3, [r4, #4]
 8007648:	6014      	str	r4, [r2, #0]
 800764a:	4628      	mov	r0, r5
 800764c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007650:	f7ff bf5c 	b.w	800750c <__malloc_unlock>
 8007654:	42a3      	cmp	r3, r4
 8007656:	d908      	bls.n	800766a <_free_r+0x42>
 8007658:	6820      	ldr	r0, [r4, #0]
 800765a:	1821      	adds	r1, r4, r0
 800765c:	428b      	cmp	r3, r1
 800765e:	bf01      	itttt	eq
 8007660:	6819      	ldreq	r1, [r3, #0]
 8007662:	685b      	ldreq	r3, [r3, #4]
 8007664:	1809      	addeq	r1, r1, r0
 8007666:	6021      	streq	r1, [r4, #0]
 8007668:	e7ed      	b.n	8007646 <_free_r+0x1e>
 800766a:	461a      	mov	r2, r3
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	b10b      	cbz	r3, 8007674 <_free_r+0x4c>
 8007670:	42a3      	cmp	r3, r4
 8007672:	d9fa      	bls.n	800766a <_free_r+0x42>
 8007674:	6811      	ldr	r1, [r2, #0]
 8007676:	1850      	adds	r0, r2, r1
 8007678:	42a0      	cmp	r0, r4
 800767a:	d10b      	bne.n	8007694 <_free_r+0x6c>
 800767c:	6820      	ldr	r0, [r4, #0]
 800767e:	4401      	add	r1, r0
 8007680:	1850      	adds	r0, r2, r1
 8007682:	4283      	cmp	r3, r0
 8007684:	6011      	str	r1, [r2, #0]
 8007686:	d1e0      	bne.n	800764a <_free_r+0x22>
 8007688:	6818      	ldr	r0, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	6053      	str	r3, [r2, #4]
 800768e:	4408      	add	r0, r1
 8007690:	6010      	str	r0, [r2, #0]
 8007692:	e7da      	b.n	800764a <_free_r+0x22>
 8007694:	d902      	bls.n	800769c <_free_r+0x74>
 8007696:	230c      	movs	r3, #12
 8007698:	602b      	str	r3, [r5, #0]
 800769a:	e7d6      	b.n	800764a <_free_r+0x22>
 800769c:	6820      	ldr	r0, [r4, #0]
 800769e:	1821      	adds	r1, r4, r0
 80076a0:	428b      	cmp	r3, r1
 80076a2:	bf04      	itt	eq
 80076a4:	6819      	ldreq	r1, [r3, #0]
 80076a6:	685b      	ldreq	r3, [r3, #4]
 80076a8:	6063      	str	r3, [r4, #4]
 80076aa:	bf04      	itt	eq
 80076ac:	1809      	addeq	r1, r1, r0
 80076ae:	6021      	streq	r1, [r4, #0]
 80076b0:	6054      	str	r4, [r2, #4]
 80076b2:	e7ca      	b.n	800764a <_free_r+0x22>
 80076b4:	bd38      	pop	{r3, r4, r5, pc}
 80076b6:	bf00      	nop
 80076b8:	20000710 	.word	0x20000710

080076bc <__ssputs_r>:
 80076bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076c0:	688e      	ldr	r6, [r1, #8]
 80076c2:	461f      	mov	r7, r3
 80076c4:	42be      	cmp	r6, r7
 80076c6:	680b      	ldr	r3, [r1, #0]
 80076c8:	4682      	mov	sl, r0
 80076ca:	460c      	mov	r4, r1
 80076cc:	4690      	mov	r8, r2
 80076ce:	d82d      	bhi.n	800772c <__ssputs_r+0x70>
 80076d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80076d8:	d026      	beq.n	8007728 <__ssputs_r+0x6c>
 80076da:	6965      	ldr	r5, [r4, #20]
 80076dc:	6909      	ldr	r1, [r1, #16]
 80076de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076e2:	eba3 0901 	sub.w	r9, r3, r1
 80076e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076ea:	1c7b      	adds	r3, r7, #1
 80076ec:	444b      	add	r3, r9
 80076ee:	106d      	asrs	r5, r5, #1
 80076f0:	429d      	cmp	r5, r3
 80076f2:	bf38      	it	cc
 80076f4:	461d      	movcc	r5, r3
 80076f6:	0553      	lsls	r3, r2, #21
 80076f8:	d527      	bpl.n	800774a <__ssputs_r+0x8e>
 80076fa:	4629      	mov	r1, r5
 80076fc:	f7ff fe80 	bl	8007400 <_malloc_r>
 8007700:	4606      	mov	r6, r0
 8007702:	b360      	cbz	r0, 800775e <__ssputs_r+0xa2>
 8007704:	6921      	ldr	r1, [r4, #16]
 8007706:	464a      	mov	r2, r9
 8007708:	f7ff ff80 	bl	800760c <memcpy>
 800770c:	89a3      	ldrh	r3, [r4, #12]
 800770e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007716:	81a3      	strh	r3, [r4, #12]
 8007718:	6126      	str	r6, [r4, #16]
 800771a:	6165      	str	r5, [r4, #20]
 800771c:	444e      	add	r6, r9
 800771e:	eba5 0509 	sub.w	r5, r5, r9
 8007722:	6026      	str	r6, [r4, #0]
 8007724:	60a5      	str	r5, [r4, #8]
 8007726:	463e      	mov	r6, r7
 8007728:	42be      	cmp	r6, r7
 800772a:	d900      	bls.n	800772e <__ssputs_r+0x72>
 800772c:	463e      	mov	r6, r7
 800772e:	6820      	ldr	r0, [r4, #0]
 8007730:	4632      	mov	r2, r6
 8007732:	4641      	mov	r1, r8
 8007734:	f000 faa6 	bl	8007c84 <memmove>
 8007738:	68a3      	ldr	r3, [r4, #8]
 800773a:	1b9b      	subs	r3, r3, r6
 800773c:	60a3      	str	r3, [r4, #8]
 800773e:	6823      	ldr	r3, [r4, #0]
 8007740:	4433      	add	r3, r6
 8007742:	6023      	str	r3, [r4, #0]
 8007744:	2000      	movs	r0, #0
 8007746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800774a:	462a      	mov	r2, r5
 800774c:	f000 fab4 	bl	8007cb8 <_realloc_r>
 8007750:	4606      	mov	r6, r0
 8007752:	2800      	cmp	r0, #0
 8007754:	d1e0      	bne.n	8007718 <__ssputs_r+0x5c>
 8007756:	6921      	ldr	r1, [r4, #16]
 8007758:	4650      	mov	r0, sl
 800775a:	f7ff ff65 	bl	8007628 <_free_r>
 800775e:	230c      	movs	r3, #12
 8007760:	f8ca 3000 	str.w	r3, [sl]
 8007764:	89a3      	ldrh	r3, [r4, #12]
 8007766:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800776a:	81a3      	strh	r3, [r4, #12]
 800776c:	f04f 30ff 	mov.w	r0, #4294967295
 8007770:	e7e9      	b.n	8007746 <__ssputs_r+0x8a>
	...

08007774 <_svfiprintf_r>:
 8007774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007778:	4698      	mov	r8, r3
 800777a:	898b      	ldrh	r3, [r1, #12]
 800777c:	061b      	lsls	r3, r3, #24
 800777e:	b09d      	sub	sp, #116	@ 0x74
 8007780:	4607      	mov	r7, r0
 8007782:	460d      	mov	r5, r1
 8007784:	4614      	mov	r4, r2
 8007786:	d510      	bpl.n	80077aa <_svfiprintf_r+0x36>
 8007788:	690b      	ldr	r3, [r1, #16]
 800778a:	b973      	cbnz	r3, 80077aa <_svfiprintf_r+0x36>
 800778c:	2140      	movs	r1, #64	@ 0x40
 800778e:	f7ff fe37 	bl	8007400 <_malloc_r>
 8007792:	6028      	str	r0, [r5, #0]
 8007794:	6128      	str	r0, [r5, #16]
 8007796:	b930      	cbnz	r0, 80077a6 <_svfiprintf_r+0x32>
 8007798:	230c      	movs	r3, #12
 800779a:	603b      	str	r3, [r7, #0]
 800779c:	f04f 30ff 	mov.w	r0, #4294967295
 80077a0:	b01d      	add	sp, #116	@ 0x74
 80077a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a6:	2340      	movs	r3, #64	@ 0x40
 80077a8:	616b      	str	r3, [r5, #20]
 80077aa:	2300      	movs	r3, #0
 80077ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80077ae:	2320      	movs	r3, #32
 80077b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80077b8:	2330      	movs	r3, #48	@ 0x30
 80077ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007958 <_svfiprintf_r+0x1e4>
 80077be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077c2:	f04f 0901 	mov.w	r9, #1
 80077c6:	4623      	mov	r3, r4
 80077c8:	469a      	mov	sl, r3
 80077ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077ce:	b10a      	cbz	r2, 80077d4 <_svfiprintf_r+0x60>
 80077d0:	2a25      	cmp	r2, #37	@ 0x25
 80077d2:	d1f9      	bne.n	80077c8 <_svfiprintf_r+0x54>
 80077d4:	ebba 0b04 	subs.w	fp, sl, r4
 80077d8:	d00b      	beq.n	80077f2 <_svfiprintf_r+0x7e>
 80077da:	465b      	mov	r3, fp
 80077dc:	4622      	mov	r2, r4
 80077de:	4629      	mov	r1, r5
 80077e0:	4638      	mov	r0, r7
 80077e2:	f7ff ff6b 	bl	80076bc <__ssputs_r>
 80077e6:	3001      	adds	r0, #1
 80077e8:	f000 80a7 	beq.w	800793a <_svfiprintf_r+0x1c6>
 80077ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077ee:	445a      	add	r2, fp
 80077f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80077f2:	f89a 3000 	ldrb.w	r3, [sl]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f000 809f 	beq.w	800793a <_svfiprintf_r+0x1c6>
 80077fc:	2300      	movs	r3, #0
 80077fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007802:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007806:	f10a 0a01 	add.w	sl, sl, #1
 800780a:	9304      	str	r3, [sp, #16]
 800780c:	9307      	str	r3, [sp, #28]
 800780e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007812:	931a      	str	r3, [sp, #104]	@ 0x68
 8007814:	4654      	mov	r4, sl
 8007816:	2205      	movs	r2, #5
 8007818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800781c:	484e      	ldr	r0, [pc, #312]	@ (8007958 <_svfiprintf_r+0x1e4>)
 800781e:	f7f8 fcff 	bl	8000220 <memchr>
 8007822:	9a04      	ldr	r2, [sp, #16]
 8007824:	b9d8      	cbnz	r0, 800785e <_svfiprintf_r+0xea>
 8007826:	06d0      	lsls	r0, r2, #27
 8007828:	bf44      	itt	mi
 800782a:	2320      	movmi	r3, #32
 800782c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007830:	0711      	lsls	r1, r2, #28
 8007832:	bf44      	itt	mi
 8007834:	232b      	movmi	r3, #43	@ 0x2b
 8007836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800783a:	f89a 3000 	ldrb.w	r3, [sl]
 800783e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007840:	d015      	beq.n	800786e <_svfiprintf_r+0xfa>
 8007842:	9a07      	ldr	r2, [sp, #28]
 8007844:	4654      	mov	r4, sl
 8007846:	2000      	movs	r0, #0
 8007848:	f04f 0c0a 	mov.w	ip, #10
 800784c:	4621      	mov	r1, r4
 800784e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007852:	3b30      	subs	r3, #48	@ 0x30
 8007854:	2b09      	cmp	r3, #9
 8007856:	d94b      	bls.n	80078f0 <_svfiprintf_r+0x17c>
 8007858:	b1b0      	cbz	r0, 8007888 <_svfiprintf_r+0x114>
 800785a:	9207      	str	r2, [sp, #28]
 800785c:	e014      	b.n	8007888 <_svfiprintf_r+0x114>
 800785e:	eba0 0308 	sub.w	r3, r0, r8
 8007862:	fa09 f303 	lsl.w	r3, r9, r3
 8007866:	4313      	orrs	r3, r2
 8007868:	9304      	str	r3, [sp, #16]
 800786a:	46a2      	mov	sl, r4
 800786c:	e7d2      	b.n	8007814 <_svfiprintf_r+0xa0>
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	1d19      	adds	r1, r3, #4
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	9103      	str	r1, [sp, #12]
 8007876:	2b00      	cmp	r3, #0
 8007878:	bfbb      	ittet	lt
 800787a:	425b      	neglt	r3, r3
 800787c:	f042 0202 	orrlt.w	r2, r2, #2
 8007880:	9307      	strge	r3, [sp, #28]
 8007882:	9307      	strlt	r3, [sp, #28]
 8007884:	bfb8      	it	lt
 8007886:	9204      	strlt	r2, [sp, #16]
 8007888:	7823      	ldrb	r3, [r4, #0]
 800788a:	2b2e      	cmp	r3, #46	@ 0x2e
 800788c:	d10a      	bne.n	80078a4 <_svfiprintf_r+0x130>
 800788e:	7863      	ldrb	r3, [r4, #1]
 8007890:	2b2a      	cmp	r3, #42	@ 0x2a
 8007892:	d132      	bne.n	80078fa <_svfiprintf_r+0x186>
 8007894:	9b03      	ldr	r3, [sp, #12]
 8007896:	1d1a      	adds	r2, r3, #4
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	9203      	str	r2, [sp, #12]
 800789c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078a0:	3402      	adds	r4, #2
 80078a2:	9305      	str	r3, [sp, #20]
 80078a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007968 <_svfiprintf_r+0x1f4>
 80078a8:	7821      	ldrb	r1, [r4, #0]
 80078aa:	2203      	movs	r2, #3
 80078ac:	4650      	mov	r0, sl
 80078ae:	f7f8 fcb7 	bl	8000220 <memchr>
 80078b2:	b138      	cbz	r0, 80078c4 <_svfiprintf_r+0x150>
 80078b4:	9b04      	ldr	r3, [sp, #16]
 80078b6:	eba0 000a 	sub.w	r0, r0, sl
 80078ba:	2240      	movs	r2, #64	@ 0x40
 80078bc:	4082      	lsls	r2, r0
 80078be:	4313      	orrs	r3, r2
 80078c0:	3401      	adds	r4, #1
 80078c2:	9304      	str	r3, [sp, #16]
 80078c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c8:	4824      	ldr	r0, [pc, #144]	@ (800795c <_svfiprintf_r+0x1e8>)
 80078ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80078ce:	2206      	movs	r2, #6
 80078d0:	f7f8 fca6 	bl	8000220 <memchr>
 80078d4:	2800      	cmp	r0, #0
 80078d6:	d036      	beq.n	8007946 <_svfiprintf_r+0x1d2>
 80078d8:	4b21      	ldr	r3, [pc, #132]	@ (8007960 <_svfiprintf_r+0x1ec>)
 80078da:	bb1b      	cbnz	r3, 8007924 <_svfiprintf_r+0x1b0>
 80078dc:	9b03      	ldr	r3, [sp, #12]
 80078de:	3307      	adds	r3, #7
 80078e0:	f023 0307 	bic.w	r3, r3, #7
 80078e4:	3308      	adds	r3, #8
 80078e6:	9303      	str	r3, [sp, #12]
 80078e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ea:	4433      	add	r3, r6
 80078ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80078ee:	e76a      	b.n	80077c6 <_svfiprintf_r+0x52>
 80078f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80078f4:	460c      	mov	r4, r1
 80078f6:	2001      	movs	r0, #1
 80078f8:	e7a8      	b.n	800784c <_svfiprintf_r+0xd8>
 80078fa:	2300      	movs	r3, #0
 80078fc:	3401      	adds	r4, #1
 80078fe:	9305      	str	r3, [sp, #20]
 8007900:	4619      	mov	r1, r3
 8007902:	f04f 0c0a 	mov.w	ip, #10
 8007906:	4620      	mov	r0, r4
 8007908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800790c:	3a30      	subs	r2, #48	@ 0x30
 800790e:	2a09      	cmp	r2, #9
 8007910:	d903      	bls.n	800791a <_svfiprintf_r+0x1a6>
 8007912:	2b00      	cmp	r3, #0
 8007914:	d0c6      	beq.n	80078a4 <_svfiprintf_r+0x130>
 8007916:	9105      	str	r1, [sp, #20]
 8007918:	e7c4      	b.n	80078a4 <_svfiprintf_r+0x130>
 800791a:	fb0c 2101 	mla	r1, ip, r1, r2
 800791e:	4604      	mov	r4, r0
 8007920:	2301      	movs	r3, #1
 8007922:	e7f0      	b.n	8007906 <_svfiprintf_r+0x192>
 8007924:	ab03      	add	r3, sp, #12
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	462a      	mov	r2, r5
 800792a:	4b0e      	ldr	r3, [pc, #56]	@ (8007964 <_svfiprintf_r+0x1f0>)
 800792c:	a904      	add	r1, sp, #16
 800792e:	4638      	mov	r0, r7
 8007930:	f3af 8000 	nop.w
 8007934:	1c42      	adds	r2, r0, #1
 8007936:	4606      	mov	r6, r0
 8007938:	d1d6      	bne.n	80078e8 <_svfiprintf_r+0x174>
 800793a:	89ab      	ldrh	r3, [r5, #12]
 800793c:	065b      	lsls	r3, r3, #25
 800793e:	f53f af2d 	bmi.w	800779c <_svfiprintf_r+0x28>
 8007942:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007944:	e72c      	b.n	80077a0 <_svfiprintf_r+0x2c>
 8007946:	ab03      	add	r3, sp, #12
 8007948:	9300      	str	r3, [sp, #0]
 800794a:	462a      	mov	r2, r5
 800794c:	4b05      	ldr	r3, [pc, #20]	@ (8007964 <_svfiprintf_r+0x1f0>)
 800794e:	a904      	add	r1, sp, #16
 8007950:	4638      	mov	r0, r7
 8007952:	f000 f879 	bl	8007a48 <_printf_i>
 8007956:	e7ed      	b.n	8007934 <_svfiprintf_r+0x1c0>
 8007958:	08007d84 	.word	0x08007d84
 800795c:	08007d8e 	.word	0x08007d8e
 8007960:	00000000 	.word	0x00000000
 8007964:	080076bd 	.word	0x080076bd
 8007968:	08007d8a 	.word	0x08007d8a

0800796c <_printf_common>:
 800796c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007970:	4616      	mov	r6, r2
 8007972:	4698      	mov	r8, r3
 8007974:	688a      	ldr	r2, [r1, #8]
 8007976:	690b      	ldr	r3, [r1, #16]
 8007978:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800797c:	4293      	cmp	r3, r2
 800797e:	bfb8      	it	lt
 8007980:	4613      	movlt	r3, r2
 8007982:	6033      	str	r3, [r6, #0]
 8007984:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007988:	4607      	mov	r7, r0
 800798a:	460c      	mov	r4, r1
 800798c:	b10a      	cbz	r2, 8007992 <_printf_common+0x26>
 800798e:	3301      	adds	r3, #1
 8007990:	6033      	str	r3, [r6, #0]
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	0699      	lsls	r1, r3, #26
 8007996:	bf42      	ittt	mi
 8007998:	6833      	ldrmi	r3, [r6, #0]
 800799a:	3302      	addmi	r3, #2
 800799c:	6033      	strmi	r3, [r6, #0]
 800799e:	6825      	ldr	r5, [r4, #0]
 80079a0:	f015 0506 	ands.w	r5, r5, #6
 80079a4:	d106      	bne.n	80079b4 <_printf_common+0x48>
 80079a6:	f104 0a19 	add.w	sl, r4, #25
 80079aa:	68e3      	ldr	r3, [r4, #12]
 80079ac:	6832      	ldr	r2, [r6, #0]
 80079ae:	1a9b      	subs	r3, r3, r2
 80079b0:	42ab      	cmp	r3, r5
 80079b2:	dc26      	bgt.n	8007a02 <_printf_common+0x96>
 80079b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80079b8:	6822      	ldr	r2, [r4, #0]
 80079ba:	3b00      	subs	r3, #0
 80079bc:	bf18      	it	ne
 80079be:	2301      	movne	r3, #1
 80079c0:	0692      	lsls	r2, r2, #26
 80079c2:	d42b      	bmi.n	8007a1c <_printf_common+0xb0>
 80079c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80079c8:	4641      	mov	r1, r8
 80079ca:	4638      	mov	r0, r7
 80079cc:	47c8      	blx	r9
 80079ce:	3001      	adds	r0, #1
 80079d0:	d01e      	beq.n	8007a10 <_printf_common+0xa4>
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	6922      	ldr	r2, [r4, #16]
 80079d6:	f003 0306 	and.w	r3, r3, #6
 80079da:	2b04      	cmp	r3, #4
 80079dc:	bf02      	ittt	eq
 80079de:	68e5      	ldreq	r5, [r4, #12]
 80079e0:	6833      	ldreq	r3, [r6, #0]
 80079e2:	1aed      	subeq	r5, r5, r3
 80079e4:	68a3      	ldr	r3, [r4, #8]
 80079e6:	bf0c      	ite	eq
 80079e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079ec:	2500      	movne	r5, #0
 80079ee:	4293      	cmp	r3, r2
 80079f0:	bfc4      	itt	gt
 80079f2:	1a9b      	subgt	r3, r3, r2
 80079f4:	18ed      	addgt	r5, r5, r3
 80079f6:	2600      	movs	r6, #0
 80079f8:	341a      	adds	r4, #26
 80079fa:	42b5      	cmp	r5, r6
 80079fc:	d11a      	bne.n	8007a34 <_printf_common+0xc8>
 80079fe:	2000      	movs	r0, #0
 8007a00:	e008      	b.n	8007a14 <_printf_common+0xa8>
 8007a02:	2301      	movs	r3, #1
 8007a04:	4652      	mov	r2, sl
 8007a06:	4641      	mov	r1, r8
 8007a08:	4638      	mov	r0, r7
 8007a0a:	47c8      	blx	r9
 8007a0c:	3001      	adds	r0, #1
 8007a0e:	d103      	bne.n	8007a18 <_printf_common+0xac>
 8007a10:	f04f 30ff 	mov.w	r0, #4294967295
 8007a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a18:	3501      	adds	r5, #1
 8007a1a:	e7c6      	b.n	80079aa <_printf_common+0x3e>
 8007a1c:	18e1      	adds	r1, r4, r3
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	2030      	movs	r0, #48	@ 0x30
 8007a22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a26:	4422      	add	r2, r4
 8007a28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a30:	3302      	adds	r3, #2
 8007a32:	e7c7      	b.n	80079c4 <_printf_common+0x58>
 8007a34:	2301      	movs	r3, #1
 8007a36:	4622      	mov	r2, r4
 8007a38:	4641      	mov	r1, r8
 8007a3a:	4638      	mov	r0, r7
 8007a3c:	47c8      	blx	r9
 8007a3e:	3001      	adds	r0, #1
 8007a40:	d0e6      	beq.n	8007a10 <_printf_common+0xa4>
 8007a42:	3601      	adds	r6, #1
 8007a44:	e7d9      	b.n	80079fa <_printf_common+0x8e>
	...

08007a48 <_printf_i>:
 8007a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a4c:	7e0f      	ldrb	r7, [r1, #24]
 8007a4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a50:	2f78      	cmp	r7, #120	@ 0x78
 8007a52:	4691      	mov	r9, r2
 8007a54:	4680      	mov	r8, r0
 8007a56:	460c      	mov	r4, r1
 8007a58:	469a      	mov	sl, r3
 8007a5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a5e:	d807      	bhi.n	8007a70 <_printf_i+0x28>
 8007a60:	2f62      	cmp	r7, #98	@ 0x62
 8007a62:	d80a      	bhi.n	8007a7a <_printf_i+0x32>
 8007a64:	2f00      	cmp	r7, #0
 8007a66:	f000 80d1 	beq.w	8007c0c <_printf_i+0x1c4>
 8007a6a:	2f58      	cmp	r7, #88	@ 0x58
 8007a6c:	f000 80b8 	beq.w	8007be0 <_printf_i+0x198>
 8007a70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a78:	e03a      	b.n	8007af0 <_printf_i+0xa8>
 8007a7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a7e:	2b15      	cmp	r3, #21
 8007a80:	d8f6      	bhi.n	8007a70 <_printf_i+0x28>
 8007a82:	a101      	add	r1, pc, #4	@ (adr r1, 8007a88 <_printf_i+0x40>)
 8007a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a88:	08007ae1 	.word	0x08007ae1
 8007a8c:	08007af5 	.word	0x08007af5
 8007a90:	08007a71 	.word	0x08007a71
 8007a94:	08007a71 	.word	0x08007a71
 8007a98:	08007a71 	.word	0x08007a71
 8007a9c:	08007a71 	.word	0x08007a71
 8007aa0:	08007af5 	.word	0x08007af5
 8007aa4:	08007a71 	.word	0x08007a71
 8007aa8:	08007a71 	.word	0x08007a71
 8007aac:	08007a71 	.word	0x08007a71
 8007ab0:	08007a71 	.word	0x08007a71
 8007ab4:	08007bf3 	.word	0x08007bf3
 8007ab8:	08007b1f 	.word	0x08007b1f
 8007abc:	08007bad 	.word	0x08007bad
 8007ac0:	08007a71 	.word	0x08007a71
 8007ac4:	08007a71 	.word	0x08007a71
 8007ac8:	08007c15 	.word	0x08007c15
 8007acc:	08007a71 	.word	0x08007a71
 8007ad0:	08007b1f 	.word	0x08007b1f
 8007ad4:	08007a71 	.word	0x08007a71
 8007ad8:	08007a71 	.word	0x08007a71
 8007adc:	08007bb5 	.word	0x08007bb5
 8007ae0:	6833      	ldr	r3, [r6, #0]
 8007ae2:	1d1a      	adds	r2, r3, #4
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	6032      	str	r2, [r6, #0]
 8007ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007aec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007af0:	2301      	movs	r3, #1
 8007af2:	e09c      	b.n	8007c2e <_printf_i+0x1e6>
 8007af4:	6833      	ldr	r3, [r6, #0]
 8007af6:	6820      	ldr	r0, [r4, #0]
 8007af8:	1d19      	adds	r1, r3, #4
 8007afa:	6031      	str	r1, [r6, #0]
 8007afc:	0606      	lsls	r6, r0, #24
 8007afe:	d501      	bpl.n	8007b04 <_printf_i+0xbc>
 8007b00:	681d      	ldr	r5, [r3, #0]
 8007b02:	e003      	b.n	8007b0c <_printf_i+0xc4>
 8007b04:	0645      	lsls	r5, r0, #25
 8007b06:	d5fb      	bpl.n	8007b00 <_printf_i+0xb8>
 8007b08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b0c:	2d00      	cmp	r5, #0
 8007b0e:	da03      	bge.n	8007b18 <_printf_i+0xd0>
 8007b10:	232d      	movs	r3, #45	@ 0x2d
 8007b12:	426d      	negs	r5, r5
 8007b14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b18:	4858      	ldr	r0, [pc, #352]	@ (8007c7c <_printf_i+0x234>)
 8007b1a:	230a      	movs	r3, #10
 8007b1c:	e011      	b.n	8007b42 <_printf_i+0xfa>
 8007b1e:	6821      	ldr	r1, [r4, #0]
 8007b20:	6833      	ldr	r3, [r6, #0]
 8007b22:	0608      	lsls	r0, r1, #24
 8007b24:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b28:	d402      	bmi.n	8007b30 <_printf_i+0xe8>
 8007b2a:	0649      	lsls	r1, r1, #25
 8007b2c:	bf48      	it	mi
 8007b2e:	b2ad      	uxthmi	r5, r5
 8007b30:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b32:	4852      	ldr	r0, [pc, #328]	@ (8007c7c <_printf_i+0x234>)
 8007b34:	6033      	str	r3, [r6, #0]
 8007b36:	bf14      	ite	ne
 8007b38:	230a      	movne	r3, #10
 8007b3a:	2308      	moveq	r3, #8
 8007b3c:	2100      	movs	r1, #0
 8007b3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b42:	6866      	ldr	r6, [r4, #4]
 8007b44:	60a6      	str	r6, [r4, #8]
 8007b46:	2e00      	cmp	r6, #0
 8007b48:	db05      	blt.n	8007b56 <_printf_i+0x10e>
 8007b4a:	6821      	ldr	r1, [r4, #0]
 8007b4c:	432e      	orrs	r6, r5
 8007b4e:	f021 0104 	bic.w	r1, r1, #4
 8007b52:	6021      	str	r1, [r4, #0]
 8007b54:	d04b      	beq.n	8007bee <_printf_i+0x1a6>
 8007b56:	4616      	mov	r6, r2
 8007b58:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b5c:	fb03 5711 	mls	r7, r3, r1, r5
 8007b60:	5dc7      	ldrb	r7, [r0, r7]
 8007b62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b66:	462f      	mov	r7, r5
 8007b68:	42bb      	cmp	r3, r7
 8007b6a:	460d      	mov	r5, r1
 8007b6c:	d9f4      	bls.n	8007b58 <_printf_i+0x110>
 8007b6e:	2b08      	cmp	r3, #8
 8007b70:	d10b      	bne.n	8007b8a <_printf_i+0x142>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	07df      	lsls	r7, r3, #31
 8007b76:	d508      	bpl.n	8007b8a <_printf_i+0x142>
 8007b78:	6923      	ldr	r3, [r4, #16]
 8007b7a:	6861      	ldr	r1, [r4, #4]
 8007b7c:	4299      	cmp	r1, r3
 8007b7e:	bfde      	ittt	le
 8007b80:	2330      	movle	r3, #48	@ 0x30
 8007b82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b8a:	1b92      	subs	r2, r2, r6
 8007b8c:	6122      	str	r2, [r4, #16]
 8007b8e:	f8cd a000 	str.w	sl, [sp]
 8007b92:	464b      	mov	r3, r9
 8007b94:	aa03      	add	r2, sp, #12
 8007b96:	4621      	mov	r1, r4
 8007b98:	4640      	mov	r0, r8
 8007b9a:	f7ff fee7 	bl	800796c <_printf_common>
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	d14a      	bne.n	8007c38 <_printf_i+0x1f0>
 8007ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba6:	b004      	add	sp, #16
 8007ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bac:	6823      	ldr	r3, [r4, #0]
 8007bae:	f043 0320 	orr.w	r3, r3, #32
 8007bb2:	6023      	str	r3, [r4, #0]
 8007bb4:	4832      	ldr	r0, [pc, #200]	@ (8007c80 <_printf_i+0x238>)
 8007bb6:	2778      	movs	r7, #120	@ 0x78
 8007bb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	6831      	ldr	r1, [r6, #0]
 8007bc0:	061f      	lsls	r7, r3, #24
 8007bc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bc6:	d402      	bmi.n	8007bce <_printf_i+0x186>
 8007bc8:	065f      	lsls	r7, r3, #25
 8007bca:	bf48      	it	mi
 8007bcc:	b2ad      	uxthmi	r5, r5
 8007bce:	6031      	str	r1, [r6, #0]
 8007bd0:	07d9      	lsls	r1, r3, #31
 8007bd2:	bf44      	itt	mi
 8007bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8007bd8:	6023      	strmi	r3, [r4, #0]
 8007bda:	b11d      	cbz	r5, 8007be4 <_printf_i+0x19c>
 8007bdc:	2310      	movs	r3, #16
 8007bde:	e7ad      	b.n	8007b3c <_printf_i+0xf4>
 8007be0:	4826      	ldr	r0, [pc, #152]	@ (8007c7c <_printf_i+0x234>)
 8007be2:	e7e9      	b.n	8007bb8 <_printf_i+0x170>
 8007be4:	6823      	ldr	r3, [r4, #0]
 8007be6:	f023 0320 	bic.w	r3, r3, #32
 8007bea:	6023      	str	r3, [r4, #0]
 8007bec:	e7f6      	b.n	8007bdc <_printf_i+0x194>
 8007bee:	4616      	mov	r6, r2
 8007bf0:	e7bd      	b.n	8007b6e <_printf_i+0x126>
 8007bf2:	6833      	ldr	r3, [r6, #0]
 8007bf4:	6825      	ldr	r5, [r4, #0]
 8007bf6:	6961      	ldr	r1, [r4, #20]
 8007bf8:	1d18      	adds	r0, r3, #4
 8007bfa:	6030      	str	r0, [r6, #0]
 8007bfc:	062e      	lsls	r6, r5, #24
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	d501      	bpl.n	8007c06 <_printf_i+0x1be>
 8007c02:	6019      	str	r1, [r3, #0]
 8007c04:	e002      	b.n	8007c0c <_printf_i+0x1c4>
 8007c06:	0668      	lsls	r0, r5, #25
 8007c08:	d5fb      	bpl.n	8007c02 <_printf_i+0x1ba>
 8007c0a:	8019      	strh	r1, [r3, #0]
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	6123      	str	r3, [r4, #16]
 8007c10:	4616      	mov	r6, r2
 8007c12:	e7bc      	b.n	8007b8e <_printf_i+0x146>
 8007c14:	6833      	ldr	r3, [r6, #0]
 8007c16:	1d1a      	adds	r2, r3, #4
 8007c18:	6032      	str	r2, [r6, #0]
 8007c1a:	681e      	ldr	r6, [r3, #0]
 8007c1c:	6862      	ldr	r2, [r4, #4]
 8007c1e:	2100      	movs	r1, #0
 8007c20:	4630      	mov	r0, r6
 8007c22:	f7f8 fafd 	bl	8000220 <memchr>
 8007c26:	b108      	cbz	r0, 8007c2c <_printf_i+0x1e4>
 8007c28:	1b80      	subs	r0, r0, r6
 8007c2a:	6060      	str	r0, [r4, #4]
 8007c2c:	6863      	ldr	r3, [r4, #4]
 8007c2e:	6123      	str	r3, [r4, #16]
 8007c30:	2300      	movs	r3, #0
 8007c32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c36:	e7aa      	b.n	8007b8e <_printf_i+0x146>
 8007c38:	6923      	ldr	r3, [r4, #16]
 8007c3a:	4632      	mov	r2, r6
 8007c3c:	4649      	mov	r1, r9
 8007c3e:	4640      	mov	r0, r8
 8007c40:	47d0      	blx	sl
 8007c42:	3001      	adds	r0, #1
 8007c44:	d0ad      	beq.n	8007ba2 <_printf_i+0x15a>
 8007c46:	6823      	ldr	r3, [r4, #0]
 8007c48:	079b      	lsls	r3, r3, #30
 8007c4a:	d413      	bmi.n	8007c74 <_printf_i+0x22c>
 8007c4c:	68e0      	ldr	r0, [r4, #12]
 8007c4e:	9b03      	ldr	r3, [sp, #12]
 8007c50:	4298      	cmp	r0, r3
 8007c52:	bfb8      	it	lt
 8007c54:	4618      	movlt	r0, r3
 8007c56:	e7a6      	b.n	8007ba6 <_printf_i+0x15e>
 8007c58:	2301      	movs	r3, #1
 8007c5a:	4632      	mov	r2, r6
 8007c5c:	4649      	mov	r1, r9
 8007c5e:	4640      	mov	r0, r8
 8007c60:	47d0      	blx	sl
 8007c62:	3001      	adds	r0, #1
 8007c64:	d09d      	beq.n	8007ba2 <_printf_i+0x15a>
 8007c66:	3501      	adds	r5, #1
 8007c68:	68e3      	ldr	r3, [r4, #12]
 8007c6a:	9903      	ldr	r1, [sp, #12]
 8007c6c:	1a5b      	subs	r3, r3, r1
 8007c6e:	42ab      	cmp	r3, r5
 8007c70:	dcf2      	bgt.n	8007c58 <_printf_i+0x210>
 8007c72:	e7eb      	b.n	8007c4c <_printf_i+0x204>
 8007c74:	2500      	movs	r5, #0
 8007c76:	f104 0619 	add.w	r6, r4, #25
 8007c7a:	e7f5      	b.n	8007c68 <_printf_i+0x220>
 8007c7c:	08007d95 	.word	0x08007d95
 8007c80:	08007da6 	.word	0x08007da6

08007c84 <memmove>:
 8007c84:	4288      	cmp	r0, r1
 8007c86:	b510      	push	{r4, lr}
 8007c88:	eb01 0402 	add.w	r4, r1, r2
 8007c8c:	d902      	bls.n	8007c94 <memmove+0x10>
 8007c8e:	4284      	cmp	r4, r0
 8007c90:	4623      	mov	r3, r4
 8007c92:	d807      	bhi.n	8007ca4 <memmove+0x20>
 8007c94:	1e43      	subs	r3, r0, #1
 8007c96:	42a1      	cmp	r1, r4
 8007c98:	d008      	beq.n	8007cac <memmove+0x28>
 8007c9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ca2:	e7f8      	b.n	8007c96 <memmove+0x12>
 8007ca4:	4402      	add	r2, r0
 8007ca6:	4601      	mov	r1, r0
 8007ca8:	428a      	cmp	r2, r1
 8007caa:	d100      	bne.n	8007cae <memmove+0x2a>
 8007cac:	bd10      	pop	{r4, pc}
 8007cae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cb6:	e7f7      	b.n	8007ca8 <memmove+0x24>

08007cb8 <_realloc_r>:
 8007cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	4614      	mov	r4, r2
 8007cc0:	460d      	mov	r5, r1
 8007cc2:	b921      	cbnz	r1, 8007cce <_realloc_r+0x16>
 8007cc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc8:	4611      	mov	r1, r2
 8007cca:	f7ff bb99 	b.w	8007400 <_malloc_r>
 8007cce:	b92a      	cbnz	r2, 8007cdc <_realloc_r+0x24>
 8007cd0:	f7ff fcaa 	bl	8007628 <_free_r>
 8007cd4:	4625      	mov	r5, r4
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cdc:	f000 f81a 	bl	8007d14 <_malloc_usable_size_r>
 8007ce0:	4284      	cmp	r4, r0
 8007ce2:	4606      	mov	r6, r0
 8007ce4:	d802      	bhi.n	8007cec <_realloc_r+0x34>
 8007ce6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cea:	d8f4      	bhi.n	8007cd6 <_realloc_r+0x1e>
 8007cec:	4621      	mov	r1, r4
 8007cee:	4638      	mov	r0, r7
 8007cf0:	f7ff fb86 	bl	8007400 <_malloc_r>
 8007cf4:	4680      	mov	r8, r0
 8007cf6:	b908      	cbnz	r0, 8007cfc <_realloc_r+0x44>
 8007cf8:	4645      	mov	r5, r8
 8007cfa:	e7ec      	b.n	8007cd6 <_realloc_r+0x1e>
 8007cfc:	42b4      	cmp	r4, r6
 8007cfe:	4622      	mov	r2, r4
 8007d00:	4629      	mov	r1, r5
 8007d02:	bf28      	it	cs
 8007d04:	4632      	movcs	r2, r6
 8007d06:	f7ff fc81 	bl	800760c <memcpy>
 8007d0a:	4629      	mov	r1, r5
 8007d0c:	4638      	mov	r0, r7
 8007d0e:	f7ff fc8b 	bl	8007628 <_free_r>
 8007d12:	e7f1      	b.n	8007cf8 <_realloc_r+0x40>

08007d14 <_malloc_usable_size_r>:
 8007d14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d18:	1f18      	subs	r0, r3, #4
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	bfbc      	itt	lt
 8007d1e:	580b      	ldrlt	r3, [r1, r0]
 8007d20:	18c0      	addlt	r0, r0, r3
 8007d22:	4770      	bx	lr

08007d24 <_init>:
 8007d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d26:	bf00      	nop
 8007d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d2a:	bc08      	pop	{r3}
 8007d2c:	469e      	mov	lr, r3
 8007d2e:	4770      	bx	lr

08007d30 <_fini>:
 8007d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d32:	bf00      	nop
 8007d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d36:	bc08      	pop	{r3}
 8007d38:	469e      	mov	lr, r3
 8007d3a:	4770      	bx	lr
