****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:04:06 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1983 nets, 0 global routed, 9 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.990683 ohm/um, via_r = 1.815407 ohm/cut, c = 0.179831 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.870959 ohm/um, via_r = 1.815407 ohm/cut, c = 0.169863 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1981, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1981, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 2.71e+05 nW ( 67.6%)
  Net Switching Power    = 1.30e+05 nW ( 32.4%)
Total Dynamic Power      = 4.01e+05 nW (100.0%)

Cell Leakage Power       = 1.75e+05 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               3.08e+01               3.08e+01    (  0.0%)         
clock_network             2.14e+05               6.69e+04               4.53e+03               2.85e+05    ( 49.5%)        i
register                  2.59e+04               9.78e+03               5.86e+04               9.43e+04    ( 16.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.13e+04               5.33e+04               1.11e+05               1.96e+05    ( 34.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.71e+05 nW            1.30e+05 nW            1.75e+05 nW            5.76e+05 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.57e+05 nW ( 64.1%)
  Net Switching Power    = 8.78e+04 nW ( 35.9%)
Total Dynamic Power      = 2.44e+05 nW (100.0%)

Cell Leakage Power       = 1.94e+03 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               1.73e+00               1.73e+00    (  0.0%)         
clock_network             1.24e+05               4.58e+04               6.28e+01               1.70e+05    ( 69.2%)        i
register                  1.50e+04               6.45e+03               6.62e+02               2.21e+04    (  9.0%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.71e+04               3.55e+04               1.21e+03               5.39e+04    ( 21.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.57e+05 nW            8.78e+04 nW            1.94e+03 nW            2.46e+05 nW
1
