{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 19:26:31 2018 " "Info: Processing started: Wed Feb 21 19:26:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project_4.v(238) " "Warning (10268): Verilog HDL information at Project_4.v(238): always construct contains both blocking and non-blocking assignments" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 238 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_4.v 13 13 " "Info: Found 13 design units, including 13 entities, in source file project_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4 " "Info: Found entity 1: Project_4" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LEDlit " "Info: Found entity 2: LEDlit" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 frameStatus " "Info: Found entity 3: frameStatus" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 previousFrame " "Info: Found entity 4: previousFrame" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 record " "Info: Found entity 5: record" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 holdData " "Info: Found entity 6: holdData" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Info: Found entity 7: counter" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 inputBuffer " "Info: Found entity 8: inputBuffer" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 163 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 decoder " "Info: Found entity 9: decoder" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 173 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Dflip " "Info: Found entity 10: Dflip" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 190 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 DflipR " "Info: Found entity 11: DflipR" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 198 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ALU " "Info: Found entity 12: ALU" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 212 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 clkScale " "Info: Found entity 13: clkScale" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_4 " "Info: Elaborating entity \"Project_4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkScale clkScale:C1 " "Info: Elaborating entity \"clkScale\" for hierarchy \"clkScale:C1\"" {  } { { "Project_4.v" "C1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputBuffer inputBuffer:I1 " "Info: Elaborating entity \"inputBuffer\" for hierarchy \"inputBuffer:I1\"" {  } { { "Project_4.v" "I1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflip inputBuffer:I1\|Dflip:D1 " "Info: Elaborating entity \"Dflip\" for hierarchy \"inputBuffer:I1\|Dflip:D1\"" {  } { { "Project_4.v" "D1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:D1 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:D1\"" {  } { { "Project_4.v" "D1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "record record:R1 " "Info: Elaborating entity \"record\" for hierarchy \"record:R1\"" {  } { { "Project_4.v" "R1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter record:R1\|counter:C1 " "Info: Elaborating entity \"counter\" for hierarchy \"record:R1\|counter:C1\"" {  } { { "Project_4.v" "C1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holdData record:R1\|holdData:H1 " "Info: Elaborating entity \"holdData\" for hierarchy \"record:R1\|holdData:H1\"" {  } { { "Project_4.v" "H1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameStatus frameStatus:F1 " "Info: Elaborating entity \"frameStatus\" for hierarchy \"frameStatus:F1\"" {  } { { "Project_4.v" "F1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "previousFrame frameStatus:F1\|previousFrame:P1 " "Info: Elaborating entity \"previousFrame\" for hierarchy \"frameStatus:F1\|previousFrame:P1\"" {  } { { "Project_4.v" "P1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDlit LEDlit:L1 " "Info: Elaborating entity \"LEDlit\" for hierarchy \"LEDlit:L1\"" {  } { { "Project_4.v" "L1" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "record:R1\|counter:C1\|cnt\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"record:R1\|counter:C1\|cnt\[0\]~0\"" {  } { { "Project_4.v" "cnt\[0\]~0" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 153 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clkScale:C1\|cnt\[0\]~0 7 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: \"clkScale:C1\|cnt\[0\]~0\"" {  } { { "Project_4.v" "cnt\[0\]~0" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 238 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "record:R1\|counter:C1\|lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"record:R1\|counter:C1\|lpm_counter:cnt_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "record:R1\|counter:C1\|lpm_counter:cnt_rtl_0 " "Info: Instantiated megafunction \"record:R1\|counter:C1\|lpm_counter:cnt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clkScale:C1\|lpm_counter:cnt_rtl_1 " "Info: Elaborated megafunction instantiation \"clkScale:C1\|lpm_counter:cnt_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkScale:C1\|lpm_counter:cnt_rtl_1 " "Info: Instantiated megafunction \"clkScale:C1\|lpm_counter:cnt_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clkin " "Info: Promoted clock signal driven by pin \"clkin\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "47 " "Info: Implemented 47 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "8 " "Info: Implemented 8 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.map.smsg " "Info: Generated suppressed messages file C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 19:26:36 2018 " "Info: Processing ended: Wed Feb 21 19:26:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 19:26:37 2018 " "Info: Processing started: Wed Feb 21 19:26:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project_4 -c Project_4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project_4 EPM7064SLC44-10 " "Info: Selected device EPM7064SLC44-10 for design \"Project_4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 19:26:38 2018 " "Info: Processing ended: Wed Feb 21 19:26:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 19:26:40 2018 " "Info: Processing started: Wed Feb 21 19:26:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project_4 -c Project_4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 19:26:41 2018 " "Info: Processing ended: Wed Feb 21 19:26:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 19:26:43 2018 " "Info: Processing started: Wed Feb 21 19:26:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project_4 -c Project_4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkScale:C1\|clkout " "Info: Detected ripple clock \"clkScale:C1\|clkout\" as buffer" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 230 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkScale:C1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register decoder:D1\|Dflip:D1\|q register record:R1\|holdData:H1\|stored\[2\] 33.33 MHz 30.0 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 33.33 MHz between source register \"decoder:D1\|Dflip:D1\|q\" and destination register \"record:R1\|holdData:H1\|stored\[2\]\" (period= 30.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns + Longest register register " "Info: + Longest register to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder:D1\|Dflip:D1\|q 1 REG LC28 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC28; Fanout = 13; REG Node = 'decoder:D1\|Dflip:D1\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder:D1|Dflip:D1|q } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.000 ns record:R1\|holdData:H1\|stored\[2\]~25 2 COMB SEXP56 1 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.000 ns; Loc. = SEXP56; Fanout = 1; COMB Node = 'record:R1\|holdData:H1\|stored\[2\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { decoder:D1|Dflip:D1|q record:R1|holdData:H1|stored[2]~25 } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.000 ns) 11.000 ns record:R1\|holdData:H1\|stored\[2\] 3 REG LC52 5 " "Info: 3: + IC(0.000 ns) + CELL(5.000 ns) = 11.000 ns; Loc. = LC52; Fanout = 5; REG Node = 'record:R1\|holdData:H1\|stored\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { record:R1|holdData:H1|stored[2]~25 record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.000 ns ( 90.91 % ) " "Info: Total cell delay = 10.000 ns ( 90.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 9.09 % ) " "Info: Total interconnect delay = 1.000 ns ( 9.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { decoder:D1|Dflip:D1|q record:R1|holdData:H1|stored[2]~25 record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { decoder:D1|Dflip:D1|q {} record:R1|holdData:H1|stored[2]~25 {} record:R1|holdData:H1|stored[2] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 5.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clkin 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clkin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns clkScale:C1\|clkout 2 REG LC33 38 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC33; Fanout = 38; REG Node = 'clkScale:C1\|clkout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clkin clkScale:C1|clkout } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns record:R1\|holdData:H1\|stored\[2\] 3 REG LC52 5 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = LC52; Fanout = 5; REG Node = 'record:R1\|holdData:H1\|stored\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { clkScale:C1|clkout record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 89.47 % ) " "Info: Total cell delay = 8.500 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} record:R1|holdData:H1|stored[2] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 9.500 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clkin 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clkin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns clkScale:C1\|clkout 2 REG LC33 38 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC33; Fanout = 38; REG Node = 'clkScale:C1\|clkout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clkin clkScale:C1|clkout } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns decoder:D1\|Dflip:D1\|q 3 REG LC28 13 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = LC28; Fanout = 13; REG Node = 'decoder:D1\|Dflip:D1\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { clkScale:C1|clkout decoder:D1|Dflip:D1|q } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 89.47 % ) " "Info: Total cell delay = 8.500 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout decoder:D1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} decoder:D1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} record:R1|holdData:H1|stored[2] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout decoder:D1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} decoder:D1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 136 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { decoder:D1|Dflip:D1|q record:R1|holdData:H1|stored[2]~25 record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { decoder:D1|Dflip:D1|q {} record:R1|holdData:H1|stored[2]~25 {} record:R1|holdData:H1|stored[2] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 5.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout record:R1|holdData:H1|stored[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} record:R1|holdData:H1|stored[2] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout decoder:D1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} decoder:D1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inputBuffer:I1\|Dflip:D1\|q MIDI clkin -1.000 ns register " "Info: tsu for register \"inputBuffer:I1\|Dflip:D1\|q\" (data pin = \"MIDI\", clock pin = \"clkin\") is -1.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns + Longest pin register " "Info: + Longest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns MIDI 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'MIDI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIDI } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns inputBuffer:I1\|Dflip:D1\|q 2 REG LC22 1 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC22; Fanout = 1; REG Node = 'inputBuffer:I1\|Dflip:D1\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { MIDI inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MIDI inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MIDI {} MIDI~out {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clkin 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clkin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns clkScale:C1\|clkout 2 REG LC33 38 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC33; Fanout = 38; REG Node = 'clkScale:C1\|clkout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clkin clkScale:C1|clkout } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns inputBuffer:I1\|Dflip:D1\|q 3 REG LC22 1 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = LC22; Fanout = 1; REG Node = 'inputBuffer:I1\|Dflip:D1\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { clkScale:C1|clkout inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 89.47 % ) " "Info: Total cell delay = 8.500 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MIDI inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MIDI {} MIDI~out {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin LED\[7\] LEDlit:L1\|LED\[7\] 13.000 ns register " "Info: tco from clock \"clkin\" to destination pin \"LED\[7\]\" through register \"LEDlit:L1\|LED\[7\]\" is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 9.500 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clkin 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clkin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns clkScale:C1\|clkout 2 REG LC33 38 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC33; Fanout = 38; REG Node = 'clkScale:C1\|clkout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clkin clkScale:C1|clkout } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns LEDlit:L1\|LED\[7\] 3 REG LC17 5 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = LC17; Fanout = 5; REG Node = 'LEDlit:L1\|LED\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { clkScale:C1|clkout LEDlit:L1|LED[7] } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 89.47 % ) " "Info: Total cell delay = 8.500 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout LEDlit:L1|LED[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} LEDlit:L1|LED[7] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register pin " "Info: + Longest register to pin delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDlit:L1\|LED\[7\] 1 REG LC17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 5; REG Node = 'LEDlit:L1\|LED\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDlit:L1|LED[7] } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns LED\[7\] 2 PIN PIN_21 0 " "Info: 2: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'LED\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LEDlit:L1|LED[7] LED[7] } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LEDlit:L1|LED[7] LED[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { LEDlit:L1|LED[7] {} LED[7] {} } { 0.000ns 0.000ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout LEDlit:L1|LED[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} LEDlit:L1|LED[7] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LEDlit:L1|LED[7] LED[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { LEDlit:L1|LED[7] {} LED[7] {} } { 0.000ns 0.000ns } { 0.000ns 1.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inputBuffer:I1\|Dflip:D1\|q MIDI clkin 6.000 ns register " "Info: th for register \"inputBuffer:I1\|Dflip:D1\|q\" (data pin = \"MIDI\", clock pin = \"clkin\") is 6.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.500 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clkin 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clkin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns clkScale:C1\|clkout 2 REG LC33 38 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC33; Fanout = 38; REG Node = 'clkScale:C1\|clkout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clkin clkScale:C1|clkout } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns inputBuffer:I1\|Dflip:D1\|q 3 REG LC22 1 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = LC22; Fanout = 1; REG Node = 'inputBuffer:I1\|Dflip:D1\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { clkScale:C1|clkout inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 89.47 % ) " "Info: Total cell delay = 8.500 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.000 ns + " "Info: + Micro hold delay of destination is 3.000 ns" {  } { { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns MIDI 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'MIDI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIDI } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns inputBuffer:I1\|Dflip:D1\|q 2 REG LC22 1 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC22; Fanout = 1; REG Node = 'inputBuffer:I1\|Dflip:D1\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { MIDI inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "Project_4.v" "" { Text "C:/Users/Richard/Desktop/School/First Semester/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MIDI inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MIDI {} MIDI~out {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clkin clkScale:C1|clkout inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clkin {} clkin~out {} clkScale:C1|clkout {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MIDI inputBuffer:I1|Dflip:D1|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MIDI {} MIDI~out {} inputBuffer:I1|Dflip:D1|q {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 19:26:43 2018 " "Info: Processing ended: Wed Feb 21 19:26:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
