{"pubDate": "2024-06-02T02:00:24", "original_title": "Use That One Port For High-Speed FPGA Data Export", "link": "https://hackaday.com/2024/06/01/use-that-one-port-for-high-speed-fpga-data-export/", "source": "https://hackaday.com/blog/feed/", "thumbnail": "https://hackaday.com/wp-content/uploads/2024/06/hsdaoh_feat.jpg", "original_content": "Theres a good few options for exporting data out of FPGAs, like Ethernet, USB2, or USB3. Many FPGAs have a HDMI (or rather, sparkling DVI) port as well, and [Steve Markgraf] brings us the hsdaoh project  High-Speed Data Acquisition Over HDMI, using USB3 capture cards based on the Macrosilicon MS2130 chipset to get the data from the FPGA right to your PC.\nCurrent FPGA-side implementation is designed for Sipeed Tang chips and the GOWIN toolchain, but it should be portable to an open-source toolchain in the future. Make sure youre using a USB3 capture card with a MS2130 chipset, load the test code into your FPGA, run the userspace capture side, and youre ready to add this interface to your FPGA project! Its well worth it, too  during testing, [Steve] has got data transfer speeds up to 180 MB/s, without the USB3 complexity.\nAs a test, [Steve] shows us an RX-only SDR project using this interface, with respectable amounts of bandwidth. The presentation goes a fair bit into the low-level details of the protocol, from HDMI fundamentals, to manipulating the MS2130 registers in a way that disables all video conversion; do watch the recording, or at least skim the slides! Oh, and if you dont own a capture card yet, you really should, as it makes for a wonderful Raspberry Pi hacking companion in times of need.", "title": "FPGA\u304b\u3089PC\u3078\u306e\u9ad8\u901f\u30c7\u30fc\u30bf\u53d6\u5f97\u65b9\u6cd5\u3092\u89e3\u8aac", "body": "FPGA\u304b\u3089\u30c7\u30fc\u30bf\u3092\u30a8\u30af\u30b9\u30dd\u30fc\u30c8\u3059\u308b\u65b9\u6cd5\u306f\u3044\u304f\u3064\u304b\u3042\u308a\u3001Ethernet\u3001USB2\u3001\u307e\u305f\u306fUSB3\u306a\u3069\u304c\u3042\u308b\u3002\u4e00\u90e8\u306eFPGA\u306fHDMI\uff08\u307e\u305f\u306fDVI\uff09\u30dd\u30fc\u30c8\u3082\u6301\u3063\u3066\u304a\u308a\u3001Steve Markgraf\u6c0f\u306fUSB3\u30ad\u30e3\u30d7\u30c1\u30e3\u30ab\u30fc\u30c9\u3092\u4f7f\u7528\u3057\u3066FPGA\u304b\u3089\u30c7\u30fc\u30bf\u3092PC\u306b\u53d6\u5f97\u3059\u308b\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u7d39\u4ecb\u3057\u3066\u3044\u308b\u3002", "titles": ["FPGA\u304b\u3089PC\u3078\u306e\u9ad8\u901f\u30c7\u30fc\u30bf\u53d6\u5f97\u65b9\u6cd5\u3092\u89e3\u8aac", "HDMI\u3092\u5229\u7528\u3057\u305fFPGA\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u30c7\u30fc\u30bf\u8ee2\u9001", "USB3\u30ad\u30e3\u30d7\u30c1\u30e3\u30fc\u30ab\u30fc\u30c9\u3092\u4f7f\u7528\u3057\u305fFPGA\u5411\u3051\u30c7\u30fc\u30bf\u8ee2\u9001", "SDR\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3067\u306eFPGA\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9\u6d3b\u7528", "FPGA\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306b\u304a\u3051\u308bUSB3\u30ad\u30e3\u30d7\u30c1\u30e3\u30fc\u30ab\u30fc\u30c9\u306e\u6d3b\u7528"]}