Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 21:47:29 2024
| Host         : Lenovo16plus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.875ns  (logic 5.386ns (54.544%)  route 4.489ns (45.456%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  swt[1] (IN)
                         net (fo=0)                   0.000     0.000    swt[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  swt_IBUF[1]_inst/O
                         net (fo=2, routed)           1.816     3.295    swt_IBUF[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.152     3.447 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.673     6.120    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755     9.875 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.875    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 5.144ns (59.663%)  route 3.478ns (40.337%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  swt_IBUF[2]_inst/O
                         net (fo=3, routed)           1.571     3.056    swt_IBUF[2]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.124     3.180 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.907     5.087    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.622 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.622    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 5.122ns (61.032%)  route 3.270ns (38.968%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  swt_IBUF[0]_inst/O
                         net (fo=1, routed)           1.408     2.886    swt_IBUF[0]
    SLICE_X0Y109         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.872    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.392 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.392    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 5.152ns (62.225%)  route 3.127ns (37.775%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  swt_IBUF[3]_inst/O
                         net (fo=2, routed)           1.403     2.880    swt_IBUF[3]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.124     3.004 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.729    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.279 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.279    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 5.063ns (64.156%)  route 2.829ns (35.844%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  swt[7] (IN)
                         net (fo=0)                   0.000     0.000    swt[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  swt_IBUF[7]_inst/O
                         net (fo=1, routed)           2.829     4.337    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.892 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.892    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 5.049ns (64.454%)  route 2.785ns (35.546%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  swt[5] (IN)
                         net (fo=0)                   0.000     0.000    swt[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  swt_IBUF[5]_inst/O
                         net (fo=1, routed)           2.785     4.282    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.834 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.834    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 5.044ns (69.787%)  route 2.184ns (30.213%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  swt[4] (IN)
                         net (fo=0)                   0.000     0.000    swt[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  swt_IBUF[4]_inst/O
                         net (fo=1, routed)           2.184     3.676    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.228 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.228    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 5.049ns (72.328%)  route 1.932ns (27.672%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  swt[6] (IN)
                         net (fo=0)                   0.000     0.000    swt[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  swt_IBUF[6]_inst/O
                         net (fo=1, routed)           1.932     3.426    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.981 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.981    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.517ns (80.665%)  route 0.364ns (19.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  swt[6] (IN)
                         net (fo=0)                   0.000     0.000    swt[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  swt_IBUF[6]_inst/O
                         net (fo=1, routed)           0.364     0.626    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.881 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.881    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.513ns (75.958%)  route 0.479ns (24.042%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  swt[4] (IN)
                         net (fo=0)                   0.000     0.000    swt[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  swt_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.739    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.991 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.991    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.531ns (67.310%)  route 0.744ns (32.690%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  swt[7] (IN)
                         net (fo=0)                   0.000     0.000    swt[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  swt_IBUF[7]_inst/O
                         net (fo=1, routed)           0.744     1.019    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.275 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.275    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.529ns (65.878%)  route 0.792ns (34.122%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  swt[1] (IN)
                         net (fo=0)                   0.000     0.000    swt[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  swt_IBUF[1]_inst/O
                         net (fo=2, routed)           0.356     0.603    swt_IBUF[1]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.648 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.436     1.084    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.320 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.320    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.549ns (66.661%)  route 0.775ns (33.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  swt_IBUF[2]_inst/O
                         net (fo=3, routed)           0.423     0.676    swt_IBUF[2]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.721 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.073    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.324 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.324    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.518ns (64.655%)  route 0.830ns (35.345%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  swt[5] (IN)
                         net (fo=0)                   0.000     0.000    swt[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  swt_IBUF[5]_inst/O
                         net (fo=1, routed)           0.830     1.095    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.347 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.347    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.512ns (61.402%)  route 0.950ns (38.598%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  swt_IBUF[0]_inst/O
                         net (fo=1, routed)           0.550     0.796    swt_IBUF[0]
    SLICE_X0Y109         LUT1 (Prop_lut1_I0_O)        0.045     0.841 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.241    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.462 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.462    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.610ns (57.762%)  route 1.177ns (42.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  swt_IBUF[2]_inst/O
                         net (fo=3, routed)           0.423     0.676    swt_IBUF[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.042     0.718 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.754     1.472    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.315     2.788 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.788    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





