Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 11 15:08:49 2022
| Host         : mohSin-Predator-PH315-53 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab3_4verilog_timing_summary_routed.rpt -pb Lab3_4verilog_timing_summary_routed.pb -rpx Lab3_4verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab3_4verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: e_in (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v[7] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v[4]
                            (input port)
  Destination:            e_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 5.765ns (51.610%)  route 5.405ns (48.390%))
  Logic Levels:           5  (IBUF=1 LDPE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  v[4] (IN)
                         net (fo=0)                   0.000     0.000    v[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  v_IBUF[4]_inst/O
                         net (fo=3, routed)           1.814     3.306    v_IBUF[4]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     3.430 r  y_reg[2]_i_4/O
                         net (fo=5, routed)           0.730     4.160    y_reg[2]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.124     4.284 r  y_reg[2]_i_2/O
                         net (fo=4, routed)           0.786     5.071    y_reg[2]_i_2_n_0
    SLICE_X0Y74          LDPE (DToQ_ldpe_D_Q)         0.469     5.540 r  e_out_reg/Q
                         net (fo=1, routed)           2.075     7.615    e_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.170 r  e_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.170    e_out
    U16                                                               r  e_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 4.112ns (60.657%)  route 2.667ns (39.343%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDPE                         0.000     0.000 r  y_reg[2]/G
    SLICE_X1Y85          LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  y_reg[2]/Q
                         net (fo=1, routed)           2.667     3.226    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.778 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.778    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.079ns (62.740%)  route 2.423ns (37.260%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDPE                         0.000     0.000 r  y_reg[0]/G
    SLICE_X1Y85          LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  y_reg[0]/Q
                         net (fo=1, routed)           2.423     2.982    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.502 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.502    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gs_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            gs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 4.180ns (64.308%)  route 2.320ns (35.692%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          LDCE                         0.000     0.000 r  gs_reg/L7/G
    SLICE_X2Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  gs_reg/L7/Q
                         net (fo=1, routed)           2.320     2.945    gs_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.500 r  gs_OBUF_inst/O
                         net (fo=0)                   0.000     6.500    gs
    U17                                                               r  gs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.212ns  (logic 4.094ns (65.911%)  route 2.118ns (34.089%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDPE                         0.000     0.000 r  y_reg[1]/G
    SLICE_X1Y85          LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  y_reg[1]/Q
                         net (fo=1, routed)           2.118     2.677    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.212 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.212    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[4]
                            (input port)
  Destination:            gs_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.150ns  (logic 1.865ns (36.203%)  route 3.286ns (63.797%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  v[4] (IN)
                         net (fo=0)                   0.000     0.000    v[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  v_IBUF[4]_inst/O
                         net (fo=3, routed)           1.814     3.306    v_IBUF[4]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     3.430 f  y_reg[2]_i_4/O
                         net (fo=5, routed)           0.651     4.081    y_reg[2]_i_4_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124     4.205 f  gs_reg_i_2/O
                         net (fo=2, routed)           0.821     5.026    gs_reg/CLR
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.124     5.150 r  gs_reg/L3_1/O
                         net (fo=1, routed)           0.000     5.150    gs_reg/D0
    SLICE_X2Y85          LDCE                                         r  gs_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[6]
                            (input port)
  Destination:            y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.069ns  (logic 1.742ns (34.371%)  route 3.326ns (65.629%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  v[6] (IN)
                         net (fo=0)                   0.000     0.000    v[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  v_IBUF[6]_inst/O
                         net (fo=3, routed)           2.123     3.617    v_IBUF[6]
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.741 f  y_reg[1]_i_3/O
                         net (fo=1, routed)           0.635     4.376    y_reg[1]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.124     4.500 r  y_reg[1]_i_1/O
                         net (fo=1, routed)           0.569     5.069    y_reg[1]_i_1_n_0
    SLICE_X1Y85          LDPE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[3]
                            (input port)
  Destination:            y_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.779ns  (logic 1.753ns (36.687%)  route 3.026ns (63.313%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  v[3] (IN)
                         net (fo=0)                   0.000     0.000    v[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  v_IBUF[3]_inst/O
                         net (fo=7, routed)           1.710     3.187    v_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.124     3.311 r  y_reg[0]_i_2/O
                         net (fo=1, routed)           0.667     3.978    y_reg[0]_i_2_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.152     4.130 r  y_reg[0]_i_1/O
                         net (fo=1, routed)           0.648     4.779    y_reg[0]_i_1_n_0
    SLICE_X1Y85          LDPE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[4]
                            (input port)
  Destination:            y_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.721ns  (logic 1.741ns (36.866%)  route 2.981ns (63.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  v[4] (IN)
                         net (fo=0)                   0.000     0.000    v[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  v_IBUF[4]_inst/O
                         net (fo=3, routed)           1.814     3.306    v_IBUF[4]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     3.430 r  y_reg[2]_i_4/O
                         net (fo=5, routed)           0.489     3.919    y_reg[2]_i_4_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     4.043 f  y_reg[2]_i_3/O
                         net (fo=5, routed)           0.678     4.721    y_reg[2]_i_3_n_0
    SLICE_X1Y85          LDPE                                         f  y_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[4]
                            (input port)
  Destination:            y_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.721ns  (logic 1.741ns (36.866%)  route 2.981ns (63.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  v[4] (IN)
                         net (fo=0)                   0.000     0.000    v[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  v_IBUF[4]_inst/O
                         net (fo=3, routed)           1.814     3.306    v_IBUF[4]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     3.430 r  y_reg[2]_i_4/O
                         net (fo=5, routed)           0.489     3.919    y_reg[2]_i_4_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     4.043 f  y_reg[2]_i_3/O
                         net (fo=5, routed)           0.678     4.721    y_reg[2]_i_3_n_0
    SLICE_X1Y85          LDPE                                         f  y_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v[2]
                            (input port)
  Destination:            y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.298ns (30.942%)  route 0.665ns (69.058%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  v[2] (IN)
                         net (fo=0)                   0.000     0.000    v[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  v_IBUF[2]_inst/O
                         net (fo=7, routed)           0.550     0.802    v_IBUF[2]
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.847 r  y_reg[2]_i_1/O
                         net (fo=1, routed)           0.115     0.963    y_reg[2]_i_1_n_0
    SLICE_X1Y85          LDPE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[5]
                            (input port)
  Destination:            y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.310ns (32.196%)  route 0.653ns (67.804%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  v[5] (IN)
                         net (fo=0)                   0.000     0.000    v[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  v_IBUF[5]_inst/O
                         net (fo=3, routed)           0.476     0.741    v_IBUF[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.786 r  y_reg[1]_i_1/O
                         net (fo=1, routed)           0.177     0.963    y_reg[1]_i_1_n_0
    SLICE_X1Y85          LDPE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[2]
                            (input port)
  Destination:            gs_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.343ns (33.041%)  route 0.695ns (66.959%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  v[2] (IN)
                         net (fo=0)                   0.000     0.000    v[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  v_IBUF[2]_inst/O
                         net (fo=7, routed)           0.411     0.663    v_IBUF[2]
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.708 f  gs_reg_i_2/O
                         net (fo=2, routed)           0.284     0.993    gs_reg/CLR
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.045     1.038 r  gs_reg/L3_1/O
                         net (fo=1, routed)           0.000     1.038    gs_reg/D0
    SLICE_X2Y85          LDCE                                         r  gs_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[5]
                            (input port)
  Destination:            y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.308ns (29.649%)  route 0.731ns (70.351%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  v[5] (IN)
                         net (fo=0)                   0.000     0.000    v[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  v_IBUF[5]_inst/O
                         net (fo=3, routed)           0.409     0.674    v_IBUF[5]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.043     0.717 r  y_reg[0]_i_1/O
                         net (fo=1, routed)           0.322     1.039    y_reg[0]_i_1_n_0
    SLICE_X1Y85          LDPE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[1]
                            (input port)
  Destination:            y_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.292ns (24.768%)  route 0.888ns (75.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  v[1] (IN)
                         net (fo=0)                   0.000     0.000    v[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  v_IBUF[1]_inst/O
                         net (fo=7, routed)           0.544     0.792    v_IBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  y_reg[2]_i_3/O
                         net (fo=5, routed)           0.344     1.181    y_reg[2]_i_3_n_0
    SLICE_X1Y85          LDPE                                         f  y_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[1]
                            (input port)
  Destination:            y_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.292ns (24.768%)  route 0.888ns (75.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  v[1] (IN)
                         net (fo=0)                   0.000     0.000    v[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  v_IBUF[1]_inst/O
                         net (fo=7, routed)           0.544     0.792    v_IBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  y_reg[2]_i_3/O
                         net (fo=5, routed)           0.344     1.181    y_reg[2]_i_3_n_0
    SLICE_X1Y85          LDPE                                         f  y_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v[1]
                            (input port)
  Destination:            y_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.292ns (24.768%)  route 0.888ns (75.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  v[1] (IN)
                         net (fo=0)                   0.000     0.000    v[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  v_IBUF[1]_inst/O
                         net (fo=7, routed)           0.544     0.792    v_IBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  y_reg[2]_i_3/O
                         net (fo=5, routed)           0.344     1.181    y_reg[2]_i_3_n_0
    SLICE_X1Y85          LDPE                                         f  y_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.394ns (72.890%)  route 0.519ns (27.110%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDPE                         0.000     0.000 r  y_reg[1]/G
    SLICE_X1Y85          LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  y_reg[1]/Q
                         net (fo=1, routed)           0.519     0.677    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.913 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.913    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.379ns (68.626%)  route 0.631ns (31.374%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          LDPE                         0.000     0.000 r  y_reg[0]/G
    SLICE_X1Y85          LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  y_reg[0]/Q
                         net (fo=1, routed)           0.631     0.789    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.010 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.010    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gs_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            gs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.434ns (70.082%)  route 0.612ns (29.918%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          LDCE                         0.000     0.000 r  gs_reg/L7/G
    SLICE_X2Y85          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  gs_reg/L7/Q
                         net (fo=1, routed)           0.612     0.790    gs_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.046 r  gs_OBUF_inst/O
                         net (fo=0)                   0.000     2.046    gs
    U17                                                               r  gs (OUT)
  -------------------------------------------------------------------    -------------------





