==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'floatDiv3.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 4682 ; free virtual = 14441
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 4669 ; free virtual = 14442
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 351.961 ; gain = 0.473 ; free physical = 4644 ; free virtual = 14427
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'LUT_r' into 'LUT_div3' (floatDiv3.cpp:782) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q' into 'LUT_div3' (floatDiv3.cpp:783) automatically.
INFO: [XFORM 203-602] Inlining function 'decomposeFloat' into 'floatDiv3' (floatDiv3.cpp:856) automatically.
INFO: [XFORM 203-602] Inlining function 'intDiv3' into 'floatDiv3' (floatDiv3.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'recomposeFloat' into 'floatDiv3' (floatDiv3.cpp:897) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4637 ; free virtual = 14420
INFO: [XFORM 203-602] Inlining function 'LUT_r1' into 'LUT_r' (floatDiv3.cpp:757) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_r2' into 'LUT_r' (floatDiv3.cpp:758) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q1' into 'LUT_q' (floatDiv3.cpp:766) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q2' into 'LUT_q' (floatDiv3.cpp:767) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q3' into 'LUT_q' (floatDiv3.cpp:768) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q4' into 'LUT_q' (floatDiv3.cpp:769) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_r' into 'LUT_div3' (floatDiv3.cpp:782) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q' into 'LUT_div3' (floatDiv3.cpp:783) automatically.
INFO: [XFORM 203-602] Inlining function 'decomposeFloat' into 'floatDiv3' (floatDiv3.cpp:856) automatically.
INFO: [XFORM 203-602] Inlining function 'intDiv3' into 'floatDiv3' (floatDiv3.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'recomposeFloat' into 'floatDiv3' (floatDiv3.cpp:897) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (floatDiv3.cpp:877:8) in function 'floatDiv3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (floatDiv3.cpp:879:12) to (floatDiv3.cpp:895:5) in function 'floatDiv3'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'LUT_div3' into 'floatDiv3' (floatDiv3.cpp:794->floatDiv3.cpp:894) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4601 ; free virtual = 14393
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4597 ; free virtual = 14390
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'floatDiv3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floatDiv3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.53 seconds; current allocated memory: 92.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 94.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floatDiv3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'floatDiv3/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'floatDiv3/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'floatDiv3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'floatDiv3_mux_646_1_1_1' to 'floatDiv3_mux_646bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'floatDiv3_mux_646bkb': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'floatDiv3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 105.272 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4573 ; free virtual = 14371
INFO: [SYSC 207-301] Generating SystemC RTL for floatDiv3.
INFO: [VHDL 208-304] Generating VHDL RTL for floatDiv3.
INFO: [VLOG 209-307] Generating Verilog RTL for floatDiv3.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 55.98 seconds; peak allocated memory: 105.272 MB.
