Return-Path: <linux-scsi+bounces-18208-lists+linux-scsi=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-scsi@lfdr.de
Delivered-To: lists+linux-scsi@lfdr.de
Received: from dfw.mirrors.kernel.org (dfw.mirrors.kernel.org [IPv6:2605:f480:58:1:0:1994:3:14])
	by mail.lfdr.de (Postfix) with ESMTPS id C2F7FBEB538
	for <lists+linux-scsi@lfdr.de>; Fri, 17 Oct 2025 21:03:01 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by dfw.mirrors.kernel.org (Postfix) with ESMTPS id A1E0D4EEE67
	for <lists+linux-scsi@lfdr.de>; Fri, 17 Oct 2025 19:03:00 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id B79B833F8AF;
	Fri, 17 Oct 2025 19:02:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=collabora.com header.i=nicolas.frattaroli@collabora.com header.b="f8QiIqff"
X-Original-To: linux-scsi@vger.kernel.org
Received: from sender4-pp-f112.zoho.com (sender4-pp-f112.zoho.com [136.143.188.112])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57E2533F8A2;
	Fri, 17 Oct 2025 19:02:55 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.112
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1760727777; cv=pass; b=HFmLW4pYq9Nvq6CKSYe7zF7HcuPuEJX3WEZMkoqMmqkk7X+RdpW1iCqkX/fj5Y2fvP62wEge4dIGReYPGd2DSiSVCpEtYbHFEVaCcFv41prkTzpTDVxgnRqGCKgRakEBcnprXwkfskbLxkLgtZKIGsxOSNWVKNpu/+6ed9YL/44=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1760727777; c=relaxed/simple;
	bh=nYwNjnIFBw+6g8KI0p46qoXPBv00x9F7JoOmOgmgymQ=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=ZVGHsZzwyjP9d/IdglyGOvsrW1O2wR1/fPTRRbguzuMbMbdnsrlb7ieCWQY9SXIH07p7N0TNl3wyVeYqA2/L2936fmwTNP229ZEQi4yWhUTiKJhJSOKqRq+EcPEBTXdTrDA26HPNonZ7Ml7aVVYFYcomUuPqZJdD4Pj7ZqRv1OI=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com; spf=pass smtp.mailfrom=collabora.com; dkim=pass (1024-bit key) header.d=collabora.com header.i=nicolas.frattaroli@collabora.com header.b=f8QiIqff; arc=pass smtp.client-ip=136.143.188.112
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=collabora.com
ARC-Seal: i=1; a=rsa-sha256; t=1760727740; cv=none; 
	d=zohomail.com; s=zohoarc; 
	b=oBzZujGEfz/36BUCO5k0Vk0gBs7ivkJzG1iD+qJlFvWPchXD5P274B1Gv51umCAosEqCVYH1k4+F5NimZqWb58ESc5PdhIG4DemdZxyT2TO0BweLfJdj9tEgRGLo5YdvtB1ieT77O+UjBDqMxrjF+A7UNLWiKSUTSAgz3qV1MU0=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; 
	t=1760727740; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To; 
	bh=EqJERoKDtQ2/EivMKK+7UeqDptyRbVbvPDNzAF9ePGk=; 
	b=hCKlprW1dItfHcwJyUB0CAE+pls9Lk24Pno+XzLk9ZBbOVqgJoQuebQyVZ9pIBBD9ty7MF9QNYn1/sgxL/aKk9Dv8msl7+zPUJNZ8D6XHItbbvyu4q6WOi58ZILJ6QdEAw72SDqvArbuk+IpQNUrBfoSJ34VfFT7+UmQCajE75Y=
ARC-Authentication-Results: i=1; mx.zohomail.com;
	dkim=pass  header.i=collabora.com;
	spf=pass  smtp.mailfrom=nicolas.frattaroli@collabora.com;
	dmarc=pass header.from=<nicolas.frattaroli@collabora.com>
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1760727740;
	s=zohomail; d=collabora.com; i=nicolas.frattaroli@collabora.com;
	h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-ID:In-Reply-To:References:MIME-Version:Content-Transfer-Encoding:Content-Type:Message-Id:Reply-To;
	bh=EqJERoKDtQ2/EivMKK+7UeqDptyRbVbvPDNzAF9ePGk=;
	b=f8QiIqffKxHZG0sdWWmbDfhmBEaiijpfjlWJKVLnMLZ1zSW4mdTX8J3nKhheJkfo
	IvBSOJlqoz6q6ue2AwBdWZ9ft+E+A0O9xjjv1jwqWQvqtUayt/TS8eyQakJB22ETTnk
	H/dIY4+rEI98JJXAeVxu2w7KIBVkYtUcQEqWmj/k=
Received: by mx.zohomail.com with SMTPS id 17607277394726.848386170638378;
	Fri, 17 Oct 2025 12:02:19 -0700 (PDT)
From: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
To: Conor Dooley <conor@kernel.org>
Cc: Alim Akhtar <alim.akhtar@samsung.com>, Avri Altman <avri.altman@wdc.com>,
 Bart Van Assche <bvanassche@acm.org>, Rob Herring <robh@kernel.org>,
 Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>,
 Matthias Brugger <matthias.bgg@gmail.com>,
 AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>,
 Chunfeng Yun <chunfeng.yun@mediatek.com>, Vinod Koul <vkoul@kernel.org>,
 Kishon Vijay Abraham I <kishon@kernel.org>,
 Peter Wang <peter.wang@mediatek.com>, Stanley Jhu <chu.stanley@gmail.com>,
 "James E.J. Bottomley" <James.Bottomley@hansenpartnership.com>,
 "Martin K. Petersen" <martin.petersen@oracle.com>,
 Philipp Zabel <p.zabel@pengutronix.de>,
 Louis-Alexis Eyraud <louisalexis.eyraud@collabora.com>, kernel@collabora.com,
 linux-scsi@vger.kernel.org, devicetree@vger.kernel.org,
 linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
 linux-mediatek@lists.infradead.org, linux-phy@lists.infradead.org
Subject:
 Re: [PATCH v2 1/5] dt-bindings: ufs: mediatek,ufs: Add mt8196-ufshci variant
Date: Fri, 17 Oct 2025 21:02:07 +0200
Message-ID: <118487283.nniJfEyVGO@workhorse>
In-Reply-To: <20251017-remnant-spud-a2a21c2385e6@spud>
References:
 <20251016-mt8196-ufs-v2-0-c373834c4e7a@collabora.com>
 <20251016-mt8196-ufs-v2-1-c373834c4e7a@collabora.com>
 <20251017-remnant-spud-a2a21c2385e6@spud>
Precedence: bulk
X-Mailing-List: linux-scsi@vger.kernel.org
List-Id: <linux-scsi.vger.kernel.org>
List-Subscribe: <mailto:linux-scsi+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-scsi+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="utf-8"

On Friday, 17 October 2025 17:42:10 Central European Summer Time Conor Dooley wrote:
> On Thu, Oct 16, 2025 at 02:06:43PM +0200, Nicolas Frattaroli wrote:
> > The MediaTek MT8196 SoC contains the same UFS host controller interface
> > hardware as the MT8195 SoC. Add it as a variant of MT8195, and extend
> > its list of allowed clocks, as well as give it the previously absent
> > resets property.
> > 
> > Also add examples for both MT8195 and the new MT8196, so that the
> > binding can be verified against examples for these two variants.
> > 
> > Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
> > Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
> 
> I provided a review on v1 of this series yesterday, although I think
> after this v2 was posted.
> https://lore.kernel.org/all/20251016-kettle-clobber-2558d9c709de@spud/
> I believe all of my comments still apply.

Hi Conor,

thanks for your review, I'll respond to the comments of those here
to avoid needlessly bumping the v1 thread.

On Thursday, 16 October 2025 18:53:01 Central European Summer Time Conor Dooley wrote:
> Hey,
> 
> On Tue, Oct 14, 2025 at 05:10:05PM +0200, Nicolas Frattaroli wrote:
> > The MediaTek MT8196 SoC contains the same UFS host controller interface
> > hardware as the MT8195 SoC. Add it as a variant of MT8195, and extend
> > its list of allowed clocks, as well as give it the previously absent
> > resets property.
> > 
> > Also add examples for both MT8195 and the new MT8196, so that the
> > binding can be verified against examples for these two variants.
> > 
> > Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
> > ---
> >  .../devicetree/bindings/ufs/mediatek,ufs.yaml      | 134 +++++++++++++++++++--
> >  1 file changed, 123 insertions(+), 11 deletions(-)
> > 
> > diff --git a/Documentation/devicetree/bindings/ufs/mediatek,ufs.yaml b/Documentation/devicetree/bindings/ufs/mediatek,ufs.yaml
> > index 1dec54fb00f3..070ae0982591 100644
> > --- a/Documentation/devicetree/bindings/ufs/mediatek,ufs.yaml
> > +++ b/Documentation/devicetree/bindings/ufs/mediatek,ufs.yaml
> > @@ -11,18 +11,30 @@ maintainers:
> >  
> >  properties:
> >    compatible:
> > -    enum:
> > -      - mediatek,mt8183-ufshci
> > -      - mediatek,mt8192-ufshci
> > -      - mediatek,mt8195-ufshci
> > +    oneOf:
> > +      - enum:
> > +          - mediatek,mt8183-ufshci
> > +          - mediatek,mt8195-ufshci
> > +      - items:
> > +          - enum:
> > +              - mediatek,mt8192-ufshci
> > +          - const: mediatek,mt8183-ufshci
> 
> It's hard to follow what's going on in this commit.
> Firstly, this seems to be some sort of unrelated change that isn't
> mentioned in the commit message.

Sorry about that. Basically, the binding is currently wildly
incomplete, and this was my attempt at making it at least partly
useful for mainline DTs. You'll note that currently, no complete
(i.e. not just SoC dtsi) device tree uses it, and if they did,
all would most definitely generate warnings if they used it in a way
that actually worked, or silently relied on incomplete descriptions
that just happened to work out in practice.

So I'm being a bit heavy-handed here at untangling things. The
compatible changes here are to stop pretending that the mt8195
can use the mt8183 as a fallback, as the binding itself would
not really agree with that AFAIU. The mt8183 sets the maximum
number of clocks to 1, whereas mt8195 sets the minimum to 8.

> > +      - items:
> > +          - enum:
> > +              - mediatek,mt8196-ufshci
> > +          - const: mediatek,mt8195-ufshci
> >  
> >    clocks:
> >      minItems: 1
> > -    maxItems: 8
> > +    maxItems: 16
> >  
> >    clock-names:
> >      minItems: 1
> > -    maxItems: 8
> > +    maxItems: 16
> 
> Then all devices grow 8 more permitted clocks, despite the wording in
> the commit message being 8195 specific. (Hint: you missed maxItems: 8 in
> the else)

Right, thanks, I'll add maxItems to the clock-names property in the else.
Though that's already missing.

> > +
> > +  freq-table-hz: true
> 
> Then you add this deprecated property, which isn't mentioned in the
> commit message and I don't see why a deprecated property is needed.

I'll rework it to use operating-points-v2 instead. It needs one of
the two, or else on mt8196 at least, the hardware locks up.

I'll still add operating-points-v2 for all SoCs though, if that's
okay with you.

> > +
> > +  interrupts: true
> >  
> >    phys:
> >      maxItems: 1
> > @@ -30,7 +42,15 @@ properties:
> >    reg:
> >      maxItems: 1
> >  
> > +  resets:
> > +    maxItems: 3
> > +
> > +  reset-names:
> > +    maxItems: 3
> 
> You cannot use reset-names if you don't define what the names are.
> Please provide a items list with descriptions in resets and some
> names in reset-names.

Will do.

> 
> >    vcc-supply: true
> > +  vccq-supply: true
> > +  vccq2-supply: true
> 
> And then two new supplies that are not mentioned in the commit message,
> and again are allowed for all variants. The commit message talks about
> extended 8195 features, so this is starting to look like there was some
> sort of squashing accident.

No squashing accident, just me trying to get around having to justify
things I cannot justify. I've just checked the MT8195 and MT8196
datasheets for their pins, and see that MT8195 has a 1.8V and two 1.2V
supplies.

MT8196 on the other hand has seemingly no 1.8V UFS supply, but two
1.2V supplies and two 0.9V supplies.

I think MT8195 can use vcc-supply for 1.8V (with the vcc-supply-1p8
flag) and vccq-supply/vccq2-supply for 1.2V.

I suppose MT8196 then gets two 0.9v supply properties to play with in
its driver, I'm open to name suqqestions. Vendor uses va09-supply, but
that only covers one of the two possible supplies.

Interestingly, MT8183 has all of 1.8V, 1.2V and 0.9V supplies as
well. No duplicates though.

MT8192 has 1.8V, and two different 1.2V supplies for UFS.

It's also entirely possible that some other supply rail is used
as well for 1.8V operation on MT8196, but I'm not privy to this
kind of information.

So yeah, I'll fix the supply situation, maybe by splitting
this into a few separate commits.
 
> >  
> >    mediatek,ufs-disable-mcq:
> >      $ref: /schemas/types.yaml#/definitions/flag
> > @@ -44,22 +64,19 @@ required:
> >    - reg
> >    - vcc-supply
> >  
> > -unevaluatedProperties: false
> > -
> >  allOf:
> >    - $ref: ufs-common.yaml
> > -
> >    - if:
> >        properties:
> >          compatible:
> >            contains:
> > -            enum:
> > -              - mediatek,mt8195-ufshci
> > +            const: mediatek,mt8195-ufshci
> 
> The commit message says:
> | hardware as the MT8195 SoC. Add it as a variant of MT8195, and extend
> | its list of allowed clocks, as well as give it the previously absent
> | resets property.
> 
> I don't know if that's meant to mean that only the new device has 16 and
> the 8195 only has 8, or if the 8195 should have had 16 possible clocks
> too.

It looks like MT8195 has crypt_mux, crypt_lp, crypt_perf and ufs_rx_symbol0
and ufs_rx_symbol1. I haven't found any of ufs_sel/ufs_sel_min_src/
ufs_sel_max_src analogues yet.

Should I in this case order those three last, and then set the minimum
number of clocks to 13? Should I not make mt8195 a fallback for mt8196
at all?

> >      then:
> >        properties:
> >          clocks:
> >            minItems: 8
> >          clock-names:
> > +          minItems: 8
> >            items:
> >              - const: ufs
> >              - const: ufs_aes
> > @@ -69,6 +86,19 @@ allOf:
> >              - const: unipro_mp_bclk
> >              - const: ufs_tx_symbol
> >              - const: ufs_mem_sub
> > +            - const: crypt_mux
> > +            - const: crypt_lp
> > +            - const: crypt_perf
> > +            - const: ufs_sel
> > +            - const: ufs_sel_min_src
> > +            - const: ufs_sel_max_src
> > +            - const: ufs_rx_symbol0
> > +            - const: ufs_rx_symbol1
> > +        reset-names:
> > +          items:
> > +            - const: unipro_rst
> > +            - const: crypto_rst
> > +            - const: hci_rst
> >      else:
> >        properties:
> >          clocks:
> > @@ -76,6 +106,10 @@ allOf:
> >          clock-names:
> >            items:
> >              - const: ufs
> > +        resets: false
> > +        reset-names: false
> > +
> > +unevaluatedProperties: false
> >  
> >  examples:
> >    - |
> > @@ -99,3 +133,81 @@ examples:
> >              vcc-supply = <&mt_pmic_vemc_ldo_reg>;
> >          };
> >      };
> > +  - |
> > +    ufshci@11270000 {
> > +        compatible = "mediatek,mt8195-ufshci";
> > +        reg = <0x11270000 0x2300>;
> > +        interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
> > +        phys = <&ufsphy>;
> > +        clocks = <&infracfg_ao 63>, <&infracfg_ao 64>, <&infracfg_ao 65>,
> > +                 <&infracfg_ao 54>, <&infracfg_ao 55>,
> > +                 <&infracfg_ao 56>, <&infracfg_ao 90>,
> > +                 <&infracfg_ao 93>;
> > +        clock-names = "ufs", "ufs_aes", "ufs_tick",
> > +                      "unipro_sysclk", "unipro_tick",
> > +                      "unipro_mp_bclk", "ufs_tx_symbol",
> > +                      "ufs_mem_sub";
> > +        freq-table-hz = <0 0>, <0 0>, <0 0>,
> > +                        <0 0>, <0 0>, <0 0>,
> > +                        <0 0>, <0 0>;
> > +        vcc-supply = <&mt6359_vemc_1_ldo_reg>;
> > +        mediatek,ufs-disable-mcq;
> > +    };
> > +  - |
> > +    #include <dt-bindings/reset/mediatek,mt8196-resets.h>
> > +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> > +
> > +    ufshci@16810000 {
> > +        compatible = "mediatek,mt8196-ufshci", "mediatek,mt8195-ufshci";
> > +        reg = <0x16810000 0x2a00>;
> > +        interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>;
> > +
> > +        clocks = <&ufs_ao_clk 6>,
> > +                 <&ufs_ao_clk 7>,
> > +                 <&clk26m>,
> > +                 <&ufs_ao_clk 3>,
> > +                 <&clk26m>,
> > +                 <&ufs_ao_clk 4>,
> > +                 <&ufs_ao_clk 0>,
> > +                 <&topckgen 7>,
> > +                 <&topckgen 41>,
> > +                 <&topckgen 105>,
> > +                 <&topckgen 83>,
> > +                 <&topckgen 42>,
> > +                 <&topckgen 84>,
> > +                 <&topckgen 102>,
> > +                 <&ufs_ao_clk 1>,
> > +                 <&ufs_ao_clk 2>;
> > +        clock-names = "ufs",
> > +                      "ufs_aes",
> > +                      "ufs_tick",
> > +                      "unipro_sysclk",
> > +                      "unipro_tick",
> > +                      "unipro_mp_bclk",
> > +                      "ufs_tx_symbol",
> > +                      "ufs_mem_sub",
> > +                      "crypt_mux",
> > +                      "crypt_lp",
> > +                      "crypt_perf",
> > +                      "ufs_sel",
> > +                      "ufs_sel_min_src",
> > +                      "ufs_sel_max_src",
> > +                      "ufs_rx_symbol0",
> > +                      "ufs_rx_symbol1";
> > +
> > +        freq-table-hz = <273000000 499200000>, <0 0>, <0 0>, <0 0>, <0 0>,
> > +                        <0 0>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>,
> > +                        <0 0>;
> > +
> > +        phys = <&ufsphy>;
> > +
> > +        vcc-supply = <&mt6363_vemc>;
> > +        vccq-supply = <&mt6363_vufs12>;
> > +        vccq2-supply = <&mt6363_vufs18>;
> > +
> > +        resets = <&ufs_ao_clk MT8196_UFSAO_RST1_UFS_UNIPRO>,
> > +                 <&ufs_ao_clk MT8196_UFSAO_RST1_UFS_CRYPTO>,
> > +                 <&ufs_ao_clk MT8196_UFSAO_RST1_UFSHCI>;
> > +        reset-names = "unipro_rst", "crypto_rst", "hci_rst";
> 
> Putting _rst in the name of a reset is redundant.
> 
> pw-bot: changes-requested
> 
> Thanks,
> Conor.
> > +        mediatek,ufs-disable-mcq;
> > +    };
> > 
> 

Thanks for the review, I'll try to get a v3 out next week that
addresses these issues and also makes the required adjustments
to the drivers.

Kind regards,
Nicolas Frattaroli



