Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 20:53:15 2024
| Host         : supercomputerjr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_main_timing_summary_routed.rpt -pb stopwatch_main_timing_summary_routed.pb -rpx stopwatch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: c1/divider_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.200        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.200        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  c1/divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    c1/divider_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  c1/divider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    c1/divider_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.946 r  c1/divider_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.946    c1/divider_reg[24]_i_1_n_6
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.146    c1/divider_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  c1/divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    c1/divider_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  c1/divider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    c1/divider_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.835 r  c1/divider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.835    c1/divider_reg[24]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.146    c1/divider_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  c1/divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    c1/divider_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  c1/divider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    c1/divider_reg[20]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[21]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  c1/divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    c1/divider_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.811 r  c1/divider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.811    c1/divider_reg[20]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[23]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  c1/divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    c1/divider_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.737 r  c1/divider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.737    c1/divider_reg[20]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[22]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[22]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  c1/divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    c1/divider_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.721 r  c1/divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    c1/divider_reg[20]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    c1/divider_reg[20]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  c1/divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    c1/divider_reg[16]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  c1/divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.697    c1/divider_reg[16]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[19]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.623 r  c1/divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.623    c1/divider_reg[16]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.150    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    c1/divider_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    c1/divider_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    c1/divider_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    c1/divider_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.607 r  c1/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.607    c1/divider_reg[16]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    c1/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.472    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  c1/divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.786    c1/divider_reg_n_0_[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  c1/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.831    c1/divider[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  c1/divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    c1/divider_reg[0]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    c1/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[16]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[16]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  c1/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    c1/divider_reg[16]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[20]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[20]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  c1/divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    c1/divider_reg[20]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c1/divider_reg[24]/Q
                         net (fo=1, routed)           0.176     1.784    c1/divider_reg_n_0_[24]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  c1/divider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    c1/divider_reg[24]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    c1/divider_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  c1/divider_reg[8]/Q
                         net (fo=1, routed)           0.176     1.788    c1/divider_reg_n_0_[8]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  c1/divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    c1/divider_reg[8]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    c1/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c1/divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.787    c1/divider_reg_n_0_[12]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  c1/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    c1/divider_reg[12]_i_1_n_7
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    c1/clk
    SLICE_X0Y20          FDRE                                         r  c1/divider_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    c1/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c1/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.472    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  c1/divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.786    c1/divider_reg_n_0_[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  c1/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.831    c1/divider[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.937 r  c1/divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    c1/divider_reg[0]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    c1/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[16]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[16]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  c1/divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    c1/divider_reg[16]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[17]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c1/divider_reg[20]/Q
                         net (fo=1, routed)           0.176     1.786    c1/divider_reg_n_0_[20]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  c1/divider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    c1/divider_reg[20]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[21]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    c1/divider_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c1/divider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c1/divider_reg[24]/Q
                         net (fo=1, routed)           0.176     1.784    c1/divider_reg_n_0_[24]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.935 r  c1/divider_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.935    c1/divider_reg[24]_i_1_n_6
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[25]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    c1/divider_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    c1/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    c1/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    c1/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    c1/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    c1/divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    c1/divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    c1/divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    c1/divider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    c1/divider_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    c1/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    c1/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    c1/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    c1/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    c1/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    c1/divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 4.348ns (48.656%)  route 4.588ns (51.344%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.558     2.014    c6/state[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.138 f  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.511     2.649    c6/an_OBUF[3]
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.773 r  c6/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.810     3.583    c6/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.707 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709     5.416    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.936 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.936    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.652ns  (logic 4.235ns (48.951%)  route 4.417ns (51.049%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.548     2.004    c6/state[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     2.128 r  c6/sseg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.817     2.945    c6/sseg_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.069 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.052     5.121    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.652 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.652    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.506ns  (logic 4.208ns (49.475%)  route 4.298ns (50.525%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.558     2.014    c6/state[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.138 f  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.835     2.973    c6/an_OBUF[3]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.905     5.002    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.506 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.506    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.469ns (52.791%)  route 3.997ns (47.209%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.558     2.014    c6/state[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I1_O)        0.150     2.164 r  c6/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.645     2.810    c6/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.328     3.138 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.793     4.931    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.466 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.466    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 4.419ns (53.069%)  route 3.908ns (46.931%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  c6/counter_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/counter_reg[1]/Q
                         net (fo=10, routed)          1.185     1.703    c6/counter_reg_n_0_[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.827 r  c6/sseg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.279    c6/sseg_OBUF[5]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.403 r  c6/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.608     3.011    c6/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.798    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.327 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.327    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.277ns (52.091%)  route 3.933ns (47.909%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  c6/counter_reg[12]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/counter_reg[12]/Q
                         net (fo=10, routed)          1.312     1.830    c6/time3[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.954 r  c6/sseg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.822     2.776    c6/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     2.900 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.799     4.699    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.210 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.210    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.302ns (53.543%)  route 3.732ns (46.457%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  c6/counter_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/counter_reg[1]/Q
                         net (fo=10, routed)          1.351     1.869    c6/counter_reg_n_0_[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.993 r  c6/sseg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.856     2.849    c6/sseg_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.973 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.498    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.034 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.034    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.090ns (52.071%)  route 3.765ns (47.929%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.558     2.014    c6/state[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.138 r  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.207     4.345    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.855 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.855    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 4.471ns (60.222%)  route 2.953ns (39.778%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.024     1.443    c6/state[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.327     1.770 r  c6/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.929     3.699    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.424 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.424    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 4.449ns (61.650%)  route 2.767ns (38.350%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.819     1.238    c6/state[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.325     1.563 r  c6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.949     3.511    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.216 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.216    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  c6/counter_reg[0]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c6/counter_reg[0]/Q
                         net (fo=10, routed)          0.161     0.325    c6/counter_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  c6/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    c6/p_0_in[0]
    SLICE_X64Y20         FDRE                                         r  c6/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.183ns (46.125%)  route 0.214ns (53.875%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.214     0.355    c6/state[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.042     0.397 r  c6/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    c6/next_state[1]
    SLICE_X65Y21         FDRE                                         r  c6/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.529%)  route 0.214ns (53.471%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.214     0.355    c6/state[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.400 r  c6/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    c6/next_state[0]
    SLICE_X65Y21         FDRE                                         r  c6/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.382ns (52.693%)  route 0.343ns (47.307%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  c6/counter_reg[12]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/counter_reg[12]/Q
                         net (fo=10, routed)          0.129     0.293    c6/time3[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.401 r  c6/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.214     0.615    c6/counter0[12]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.110     0.725 r  c6/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.725    c6/p_0_in[12]
    SLICE_X64Y20         FDRE                                         r  c6/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.381ns (52.166%)  route 0.349ns (47.834%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  c6/counter_reg[6]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c6/counter_reg[6]/Q
                         net (fo=10, routed)          0.161     0.325    c6/time1[2]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  c6/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.370    c6/c3/x_not
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.435 r  c6/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.188     0.623    c6/counter0_carry__0_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.107     0.730 r  c6/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.730    c6/p_0_in[6]
    SLICE_X64Y19         FDRE                                         r  c6/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.421ns (56.202%)  route 0.328ns (43.798%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  c6/counter_reg[6]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/counter_reg[6]/Q
                         net (fo=10, routed)          0.134     0.298    c6/time1[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.444 r  c6/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.194     0.638    c6/counter0_carry__0_n_5
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.111     0.749 r  c6/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.749    c6/p_0_in[7]
    SLICE_X64Y19         FDRE                                         r  c6/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.476ns (63.538%)  route 0.273ns (36.462%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  c6/counter_reg[6]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/counter_reg[6]/Q
                         net (fo=10, routed)          0.134     0.298    c6/time1[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.445 r  c6/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.445    c6/counter0_carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.499 r  c6/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.139     0.638    c6/counter0_carry__1_n_7
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.111     0.749 r  c6/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.749    c6/p_0_in[9]
    SLICE_X64Y20         FDRE                                         r  c6/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.433ns (57.237%)  route 0.323ns (42.763%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  c6/counter_reg[13]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  c6/counter_reg[13]/Q
                         net (fo=10, routed)          0.121     0.269    c6/time3[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.178     0.447 r  c6/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.202     0.649    c6/counter0_carry__2_n_6
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.107     0.756 r  c6/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.756    c6/p_0_in[14]
    SLICE_X61Y21         FDRE                                         r  c6/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.423ns (55.737%)  route 0.336ns (44.263%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  c6/counter_reg[3]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  c6/counter_reg[3]/Q
                         net (fo=8, routed)           0.146     0.294    c6/counter_reg_n_0_[3]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     0.458 r  c6/counter_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.190     0.648    c6/counter0[3]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.111     0.759 r  c6/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.759    c6/p_0_in[3]
    SLICE_X64Y18         FDRE                                         r  c6/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.392ns (51.594%)  route 0.368ns (48.406%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  c6/counter_reg[14]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[14]/Q
                         net (fo=10, routed)          0.149     0.290    c6/time3[2]
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.436 r  c6/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.219     0.655    c6/counter0_carry__2_n_5
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.105     0.760 r  c6/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.760    c6/p_0_in[15]
    SLICE_X61Y21         FDRE                                         r  c6/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.441ns (41.889%)  route 1.999ns (58.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.999     3.441    c1/clear
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504     4.845    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.441ns (41.889%)  route 1.999ns (58.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.999     3.441    c1/clear
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504     4.845    c1/clk
    SLICE_X0Y23          FDRE                                         r  c1/divider_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.441ns (45.752%)  route 1.709ns (54.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.709     3.150    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.441ns (45.752%)  route 1.709ns (54.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.709     3.150    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.441ns (45.752%)  route 1.709ns (54.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.709     3.150    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.441ns (45.752%)  route 1.709ns (54.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.709     3.150    c1/clear
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505     4.846    c1/clk
    SLICE_X0Y22          FDRE                                         r  c1/divider_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.441ns (48.013%)  route 1.561ns (51.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.561     3.002    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.441ns (48.013%)  route 1.561ns (51.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.561     3.002    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.441ns (48.013%)  route 1.561ns (51.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.561     3.002    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.441ns (48.013%)  route 1.561ns (51.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=26, routed)          1.561     3.002    c1/clear
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    c1/clk
    SLICE_X0Y21          FDRE                                         r  c1/divider_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.456     0.666    c1/clear
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.456     0.666    c1/clear
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.456     0.666    c1/clear
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.456     0.666    c1/clear
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    c1/clk
    SLICE_X0Y17          FDRE                                         r  c1/divider_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.210ns (29.073%)  route 0.511ns (70.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.511     0.721    c1/clear
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    c1/clk
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.210ns (29.073%)  route 0.511ns (70.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.511     0.721    c1/clear
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    c1/clk
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.210ns (29.073%)  route 0.511ns (70.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.511     0.721    c1/clear
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    c1/clk
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.210ns (29.073%)  route 0.511ns (70.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.511     0.721    c1/clear
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    c1/clk
    SLICE_X0Y18          FDRE                                         r  c1/divider_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.210ns (28.917%)  route 0.515ns (71.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.515     0.725    c1/clear
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c1/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.210ns (28.917%)  route 0.515ns (71.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=26, routed)          0.515     0.725    c1/clear
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.983    c1/clk
    SLICE_X0Y19          FDRE                                         r  c1/divider_reg[11]/C





