$date
	Wed Aug 16 23:12:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module dff_arst_tb $end
$var wire 1 ! Q_out $end
$var reg 1 " D_in $end
$var reg 1 # clk_in $end
$var reg 1 $ rst_in $end
$scope module DUT1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#1000
0#
#2000
1#
#3000
0#
#4000
1#
#5000
0#
#6000
1#
#7000
0#
#8000
1#
#9000
0#
#10000
1#
1$
#11000
0#
#12000
1#
#13000
0#
#14000
1#
#15000
0#
#15500
1"
#16000
1!
1#
#16700
0!
0$
#17000
0#
#18000
1#
#19000
0#
1$
#20000
1!
1#
#21000
0#
#22000
1#
#23000
0#
#24000
0!
1#
0"
