set moduleName write_outputs
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {write_outputs}
set C_modelType { void 0 }
set C_modelArgList {
	{ stream_compute_to_write int 128 regular {fifo 0 volatile }  }
	{ dout_data_0 int 32 regular {axi_s 1 volatile  { dout_data_0 Data } }  }
	{ dout_data_1 int 32 regular {axi_s 1 volatile  { dout_data_1 Data } }  }
	{ dout_data_2 int 32 regular {axi_s 1 volatile  { dout_data_2 Data } }  }
	{ dout_data_3 int 32 regular {axi_s 1 volatile  { dout_data_3 Data } }  }
}
set hasAXIMCache 0
set AXIMCacheInstList { }
set C_modelArgMapList {[ 
	{ "Name" : "stream_compute_to_write", "interface" : "fifo", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "dout_data_0", "interface" : "axis", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "dout_data_1", "interface" : "axis", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "dout_data_2", "interface" : "axis", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "dout_data_3", "interface" : "axis", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 24
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ stream_compute_to_write_dout sc_in sc_lv 128 signal 0 } 
	{ stream_compute_to_write_num_data_valid sc_in sc_lv 5 signal 0 } 
	{ stream_compute_to_write_fifo_cap sc_in sc_lv 5 signal 0 } 
	{ stream_compute_to_write_empty_n sc_in sc_logic 1 signal 0 } 
	{ stream_compute_to_write_read sc_out sc_logic 1 signal 0 } 
	{ dout_data_0_TDATA sc_out sc_lv 32 signal 1 } 
	{ dout_data_0_TVALID sc_out sc_logic 1 outvld 1 } 
	{ dout_data_0_TREADY sc_in sc_logic 1 outacc 1 } 
	{ dout_data_1_TDATA sc_out sc_lv 32 signal 2 } 
	{ dout_data_1_TVALID sc_out sc_logic 1 outvld 2 } 
	{ dout_data_1_TREADY sc_in sc_logic 1 outacc 2 } 
	{ dout_data_2_TDATA sc_out sc_lv 32 signal 3 } 
	{ dout_data_2_TVALID sc_out sc_logic 1 outvld 3 } 
	{ dout_data_2_TREADY sc_in sc_logic 1 outacc 3 } 
	{ dout_data_3_TDATA sc_out sc_lv 32 signal 4 } 
	{ dout_data_3_TVALID sc_out sc_logic 1 outvld 4 } 
	{ dout_data_3_TREADY sc_in sc_logic 1 outacc 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "stream_compute_to_write_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "stream_compute_to_write", "role": "dout" }} , 
 	{ "name": "stream_compute_to_write_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "stream_compute_to_write", "role": "num_data_valid" }} , 
 	{ "name": "stream_compute_to_write_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "stream_compute_to_write", "role": "fifo_cap" }} , 
 	{ "name": "stream_compute_to_write_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_compute_to_write", "role": "empty_n" }} , 
 	{ "name": "stream_compute_to_write_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_compute_to_write", "role": "read" }} , 
 	{ "name": "dout_data_0_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "dout_data_0", "role": "TDATA" }} , 
 	{ "name": "dout_data_0_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "dout_data_0", "role": "TVALID" }} , 
 	{ "name": "dout_data_0_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "dout_data_0", "role": "TREADY" }} , 
 	{ "name": "dout_data_1_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "dout_data_1", "role": "TDATA" }} , 
 	{ "name": "dout_data_1_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "dout_data_1", "role": "TVALID" }} , 
 	{ "name": "dout_data_1_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "dout_data_1", "role": "TREADY" }} , 
 	{ "name": "dout_data_2_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "dout_data_2", "role": "TDATA" }} , 
 	{ "name": "dout_data_2_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "dout_data_2", "role": "TVALID" }} , 
 	{ "name": "dout_data_2_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "dout_data_2", "role": "TREADY" }} , 
 	{ "name": "dout_data_3_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "dout_data_3", "role": "TDATA" }} , 
 	{ "name": "dout_data_3_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "dout_data_3", "role": "TVALID" }} , 
 	{ "name": "dout_data_3_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "dout_data_3", "role": "TREADY" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "write_outputs",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "1027", "EstimateLatencyMax" : "1027",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "stream_compute_to_write", "Type" : "Fifo", "Direction" : "I", "DependentProc" : ["0"], "DependentChan" : "0", "DependentChanDepth" : "16", "DependentChanType" : "0",
				"BlockSignal" : [
					{"Name" : "stream_compute_to_write_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "dout_data_0", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "dout_data_0_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "dout_data_1", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "dout_data_1_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "dout_data_2", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "dout_data_2_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "dout_data_3", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "dout_data_3_TDATA_blk_n", "Type" : "RtlSignal"}]}],
		"Loop" : [
			{"Name" : "write_loop", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "3", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "PreState" : ["ap_ST_fsm_state1"], "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter2", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "PostState" : ["ap_ST_fsm_state5"]}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_dout_data_0_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_dout_data_1_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_dout_data_2_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_dout_data_3_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	write_outputs {
		stream_compute_to_write {Type I LastRead 2 FirstWrite -1}
		dout_data_0 {Type O LastRead -1 FirstWrite 2}
		dout_data_1 {Type O LastRead -1 FirstWrite 2}
		dout_data_2 {Type O LastRead -1 FirstWrite 2}
		dout_data_3 {Type O LastRead -1 FirstWrite 2}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "1027", "Max" : "1027"}
	, {"Name" : "Interval", "Min" : "1027", "Max" : "1027"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	stream_compute_to_write { ap_fifo {  { stream_compute_to_write_dout fifo_data_in 0 128 }  { stream_compute_to_write_num_data_valid fifo_status_num_data_valid 0 5 }  { stream_compute_to_write_fifo_cap fifo_update 0 5 }  { stream_compute_to_write_empty_n fifo_status 0 1 }  { stream_compute_to_write_read fifo_port_we 1 1 } } }
	dout_data_0 { axis {  { dout_data_0_TDATA out_data 1 32 }  { dout_data_0_TVALID out_vld 1 1 }  { dout_data_0_TREADY out_acc 0 1 } } }
	dout_data_1 { axis {  { dout_data_1_TDATA out_data 1 32 }  { dout_data_1_TVALID out_vld 1 1 }  { dout_data_1_TREADY out_acc 0 1 } } }
	dout_data_2 { axis {  { dout_data_2_TDATA out_data 1 32 }  { dout_data_2_TVALID out_vld 1 1 }  { dout_data_2_TREADY out_acc 0 1 } } }
	dout_data_3 { axis {  { dout_data_3_TDATA out_data 1 32 }  { dout_data_3_TVALID out_vld 1 1 }  { dout_data_3_TREADY out_acc 0 1 } } }
}
