"use strict";(self.webpackChunkfreewili_docs=self.webpackChunkfreewili_docs||[]).push([[387],{5700:(e,t,s)=>{s.r(t),s.d(t,{assets:()=>d,contentTitle:()=>o,default:()=>h,frontMatter:()=>r,metadata:()=>c,toc:()=>a});var n=s(4848),i=s(8453);const r={sidebar_position:4},o="FPGA Settings",c={id:"io-app/settings-menu/fpga-settings",title:"FPGA Settings",description:"The FPGA settings are shown below:",source:"@site/docs/io-app/settings-menu/fpga-settings.md",sourceDirName:"io-app/settings-menu",slug:"/io-app/settings-menu/fpga-settings",permalink:"/io-app/settings-menu/fpga-settings",draft:!1,unlisted:!1,editUrl:"https://github.com/freewili/FreeWili_WebDocs/blob/main/docs/io-app/settings-menu/fpga-settings.md",tags:[],version:"current",lastUpdatedAt:1719580056e3,sidebarPosition:4,frontMatter:{sidebar_position:4},sidebar:"tutorialSidebar",previous:{title:"UART Settings",permalink:"/io-app/settings-menu/uart-settings"},next:{title:"GPIO Settings",permalink:"/io-app/settings-menu/gpio-settings"}},d={},a=[];function l(e){const t={h1:"h1",header:"header",img:"img",p:"p",strong:"strong",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",...(0,i.R)(),...e.components};return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(t.header,{children:(0,n.jsx)(t.h1,{id:"fpga-settings",children:"FPGA Settings"})}),"\n",(0,n.jsx)(t.p,{children:"The FPGA settings are shown below:"}),"\n",(0,n.jsxs)(t.table,{children:[(0,n.jsx)(t.thead,{children:(0,n.jsxs)(t.tr,{children:[(0,n.jsx)(t.th,{children:(0,n.jsx)(t.strong,{children:"Name"})}),(0,n.jsx)(t.th,{children:(0,n.jsx)(t.strong,{children:"Description"})}),(0,n.jsx)(t.th,{children:(0,n.jsx)(t.strong,{children:"Notes"})})]})}),(0,n.jsxs)(t.tbody,{children:[(0,n.jsxs)(t.tr,{children:[(0,n.jsx)(t.td,{children:"Clock Source"}),(0,n.jsx)(t.td,{children:"This is the internal clock used to generate the FPGA Clock"}),(0,n.jsx)(t.td,{children:"There are 4 options: the main PLL generated clock 125 Mhz, the 12 Mhz source oscillator, the 48 Mhz USB clock, and the internal 48khz RC analog clock"})]}),(0,n.jsxs)(t.tr,{children:[(0,n.jsx)(t.td,{children:"Clock divider (int)"}),(0,n.jsx)(t.td,{children:"The integer part of the divider applied to the clock source"}),(0,n.jsx)(t.td,{})]}),(0,n.jsxs)(t.tr,{children:[(0,n.jsx)(t.td,{children:"Clock divider (frac)"}),(0,n.jsx)(t.td,{children:"The fractional part of clock divider"}),(0,n.jsx)(t.td,{})]})]})]}),"\n",(0,n.jsx)("div",{class:"text--center",children:(0,n.jsx)("figure",{children:(0,n.jsxs)(t.p,{children:[(0,n.jsx)(t.img,{alt:"The FPGA settings.",src:s(2219).A+"",title:"The FPGA settings.",width:"528",height:"555"}),"\r\n",(0,n.jsx)("figcaption",{children:"The FPGA settings."})]})})})]})}function h(e={}){const{wrapper:t}={...(0,i.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(l,{...e})}):l(e)}},2219:(e,t,s)=>{s.d(t,{A:()=>n});const n=s.p+"assets/images/fpga-settings-d0b6f5e0978157d7e9f39d7130b7e46e.png"},8453:(e,t,s)=>{s.d(t,{R:()=>o,x:()=>c});var n=s(6540);const i={},r=n.createContext(i);function o(e){const t=n.useContext(r);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:o(e.components),n.createElement(r.Provider,{value:t},e.children)}}}]);