{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.579676,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.134581,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.190324,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.192715,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.134732,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.192715,
	"finish__timing__setup__tns": -29.7871,
	"finish__timing__setup__ws": -21.4914,
	"finish__clock__skew__setup": 149.753,
	"finish__clock__skew__hold": 146.8,
	"finish__timing__drv__max_slew_limit": 0.0265172,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0891463,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 2,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0115141,
	"finish__power__switching__total": 0.0128818,
	"finish__power__leakage__total": 2.02428e-06,
	"finish__power__total": 0.0243979,
	"finish__design__io": 264,
	"finish__design__die__area": 6321.52,
	"finish__design__core__area": 5682.74,
	"finish__design__instance__count": 20221,
	"finish__design__instance__area": 2530.97,
	"finish__design__instance__count__stdcell": 20221,
	"finish__design__instance__area__stdcell": 2530.97,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.445378,
	"finish__design__instance__utilization__stdcell": 0.445378
}