// Seed: 3119873760
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wand id_7
    , id_12,
    input supply1 id_8,
    input wire id_9,
    output wand id_10
);
  always @(posedge id_8) force id_7 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3
);
  logic id_5;
  xor primCall (id_3, id_1, id_0, id_2);
  wire id_6;
  initial assume (1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3
  );
endmodule
