#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x61be3c2a1de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61be3c2a4720 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x61be3c2df770 .functor NOT 1, L_0x61be3c31aaf0, C4<0>, C4<0>, C4<0>;
L_0x61be3c2cdc50 .functor XOR 8, L_0x61be3c31a680, L_0x61be3c31a840, C4<00000000>, C4<00000000>;
L_0x61be3c2bc7a0 .functor XOR 8, L_0x61be3c2cdc50, L_0x61be3c31a980, C4<00000000>, C4<00000000>;
v0x61be3c318260_0 .net *"_ivl_10", 7 0, L_0x61be3c31a980;  1 drivers
v0x61be3c318360_0 .net *"_ivl_12", 7 0, L_0x61be3c2bc7a0;  1 drivers
v0x61be3c318440_0 .net *"_ivl_2", 7 0, L_0x61be3c31a5e0;  1 drivers
v0x61be3c318500_0 .net *"_ivl_4", 7 0, L_0x61be3c31a680;  1 drivers
v0x61be3c3185e0_0 .net *"_ivl_6", 7 0, L_0x61be3c31a840;  1 drivers
v0x61be3c318710_0 .net *"_ivl_8", 7 0, L_0x61be3c2cdc50;  1 drivers
v0x61be3c3187f0_0 .net "areset", 0 0, L_0x61be3c2a0c90;  1 drivers
v0x61be3c318890_0 .var "clk", 0 0;
v0x61be3c318930_0 .net "predict_history_dut", 6 0, v0x61be3c317640_0;  1 drivers
v0x61be3c318a80_0 .net "predict_history_ref", 6 0, L_0x61be3c31a450;  1 drivers
v0x61be3c318b20_0 .net "predict_pc", 6 0, L_0x61be3c3196e0;  1 drivers
v0x61be3c318bc0_0 .net "predict_taken_dut", 0 0, v0x61be3c317830_0;  1 drivers
v0x61be3c318c60_0 .net "predict_taken_ref", 0 0, L_0x61be3c31a290;  1 drivers
v0x61be3c318d00_0 .net "predict_valid", 0 0, v0x61be3c314b80_0;  1 drivers
v0x61be3c318da0_0 .var/2u "stats1", 223 0;
v0x61be3c318e40_0 .var/2u "strobe", 0 0;
v0x61be3c318f00_0 .net "tb_match", 0 0, L_0x61be3c31aaf0;  1 drivers
v0x61be3c3190b0_0 .net "tb_mismatch", 0 0, L_0x61be3c2df770;  1 drivers
v0x61be3c319150_0 .net "train_history", 6 0, L_0x61be3c319c90;  1 drivers
v0x61be3c319210_0 .net "train_mispredicted", 0 0, L_0x61be3c319b30;  1 drivers
v0x61be3c3192b0_0 .net "train_pc", 6 0, L_0x61be3c319e20;  1 drivers
v0x61be3c319370_0 .net "train_taken", 0 0, L_0x61be3c319910;  1 drivers
v0x61be3c319410_0 .net "train_valid", 0 0, v0x61be3c315500_0;  1 drivers
v0x61be3c3194b0_0 .net "wavedrom_enable", 0 0, v0x61be3c3155d0_0;  1 drivers
v0x61be3c319550_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x61be3c315670_0;  1 drivers
v0x61be3c3195f0_0 .net "wavedrom_title", 511 0, v0x61be3c315750_0;  1 drivers
L_0x61be3c31a5e0 .concat [ 7 1 0 0], L_0x61be3c31a450, L_0x61be3c31a290;
L_0x61be3c31a680 .concat [ 7 1 0 0], L_0x61be3c31a450, L_0x61be3c31a290;
L_0x61be3c31a840 .concat [ 7 1 0 0], v0x61be3c317640_0, v0x61be3c317830_0;
L_0x61be3c31a980 .concat [ 7 1 0 0], L_0x61be3c31a450, L_0x61be3c31a290;
L_0x61be3c31aaf0 .cmp/eeq 8, L_0x61be3c31a5e0, L_0x61be3c2bc7a0;
S_0x61be3c2a61b0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x61be3c2a4720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x61be3c29fe20 .param/l "LNT" 0 3 22, C4<01>;
P_0x61be3c29fe60 .param/l "LT" 0 3 22, C4<10>;
P_0x61be3c29fea0 .param/l "SNT" 0 3 22, C4<00>;
P_0x61be3c29fee0 .param/l "ST" 0 3 22, C4<11>;
P_0x61be3c29ff20 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x61be3c2a0e60 .functor XOR 7, v0x61be3c312b30_0, L_0x61be3c3196e0, C4<0000000>, C4<0000000>;
L_0x61be3c2a13e0 .functor XOR 7, L_0x61be3c319c90, L_0x61be3c319e20, C4<0000000>, C4<0000000>;
v0x61be3c2df600_0 .net *"_ivl_11", 0 0, L_0x61be3c31a1a0;  1 drivers
L_0x70397aca71c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x61be3c2df8d0_0 .net *"_ivl_12", 0 0, L_0x70397aca71c8;  1 drivers
L_0x70397aca7210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61be3c2a0b10_0 .net *"_ivl_16", 6 0, L_0x70397aca7210;  1 drivers
v0x61be3c2a0d50_0 .net *"_ivl_4", 1 0, L_0x61be3c319fb0;  1 drivers
v0x61be3c2a0f20_0 .net *"_ivl_6", 8 0, L_0x61be3c31a0b0;  1 drivers
L_0x70397aca7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61be3c2a14a0_0 .net *"_ivl_9", 1 0, L_0x70397aca7180;  1 drivers
v0x61be3c312810_0 .net "areset", 0 0, L_0x61be3c2a0c90;  alias, 1 drivers
v0x61be3c3128d0_0 .net "clk", 0 0, v0x61be3c318890_0;  1 drivers
v0x61be3c312990 .array "pht", 0 127, 1 0;
v0x61be3c312a50_0 .net "predict_history", 6 0, L_0x61be3c31a450;  alias, 1 drivers
v0x61be3c312b30_0 .var "predict_history_r", 6 0;
v0x61be3c312c10_0 .net "predict_index", 6 0, L_0x61be3c2a0e60;  1 drivers
v0x61be3c312cf0_0 .net "predict_pc", 6 0, L_0x61be3c3196e0;  alias, 1 drivers
v0x61be3c312dd0_0 .net "predict_taken", 0 0, L_0x61be3c31a290;  alias, 1 drivers
v0x61be3c312e90_0 .net "predict_valid", 0 0, v0x61be3c314b80_0;  alias, 1 drivers
v0x61be3c312f50_0 .net "train_history", 6 0, L_0x61be3c319c90;  alias, 1 drivers
v0x61be3c313030_0 .net "train_index", 6 0, L_0x61be3c2a13e0;  1 drivers
v0x61be3c313220_0 .net "train_mispredicted", 0 0, L_0x61be3c319b30;  alias, 1 drivers
v0x61be3c3132e0_0 .net "train_pc", 6 0, L_0x61be3c319e20;  alias, 1 drivers
v0x61be3c3133c0_0 .net "train_taken", 0 0, L_0x61be3c319910;  alias, 1 drivers
v0x61be3c313480_0 .net "train_valid", 0 0, v0x61be3c315500_0;  alias, 1 drivers
E_0x61be3c2b33c0 .event posedge, v0x61be3c312810_0, v0x61be3c3128d0_0;
L_0x61be3c319fb0 .array/port v0x61be3c312990, L_0x61be3c31a0b0;
L_0x61be3c31a0b0 .concat [ 7 2 0 0], L_0x61be3c2a0e60, L_0x70397aca7180;
L_0x61be3c31a1a0 .part L_0x61be3c319fb0, 1, 1;
L_0x61be3c31a290 .functor MUXZ 1, L_0x70397aca71c8, L_0x61be3c31a1a0, v0x61be3c314b80_0, C4<>;
L_0x61be3c31a450 .functor MUXZ 7, L_0x70397aca7210, v0x61be3c312b30_0, v0x61be3c314b80_0, C4<>;
S_0x61be3c2b9570 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x61be3c2a61b0;
 .timescale -12 -12;
v0x61be3c2df1e0_0 .var/i "i", 31 0;
S_0x61be3c3136a0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x61be3c2a4720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x61be3c313850 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x61be3c2a0c90 .functor BUFZ 1, v0x61be3c314c50_0, C4<0>, C4<0>, C4<0>;
L_0x70397aca70a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x61be3c314470_0 .net *"_ivl_10", 0 0, L_0x70397aca70a8;  1 drivers
L_0x70397aca70f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61be3c314550_0 .net *"_ivl_14", 6 0, L_0x70397aca70f0;  1 drivers
L_0x70397aca7138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61be3c314630_0 .net *"_ivl_18", 6 0, L_0x70397aca7138;  1 drivers
L_0x70397aca7018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61be3c3146f0_0 .net *"_ivl_2", 6 0, L_0x70397aca7018;  1 drivers
L_0x70397aca7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x61be3c3147d0_0 .net *"_ivl_6", 0 0, L_0x70397aca7060;  1 drivers
v0x61be3c314900_0 .net "areset", 0 0, L_0x61be3c2a0c90;  alias, 1 drivers
v0x61be3c3149a0_0 .net "clk", 0 0, v0x61be3c318890_0;  alias, 1 drivers
v0x61be3c314a40_0 .net "predict_pc", 6 0, L_0x61be3c3196e0;  alias, 1 drivers
v0x61be3c314ae0_0 .var "predict_pc_r", 6 0;
v0x61be3c314b80_0 .var "predict_valid", 0 0;
v0x61be3c314c50_0 .var "reset", 0 0;
v0x61be3c314cf0_0 .net "tb_match", 0 0, L_0x61be3c31aaf0;  alias, 1 drivers
v0x61be3c314db0_0 .net "train_history", 6 0, L_0x61be3c319c90;  alias, 1 drivers
v0x61be3c314ea0_0 .var "train_history_r", 6 0;
v0x61be3c314f60_0 .net "train_mispredicted", 0 0, L_0x61be3c319b30;  alias, 1 drivers
v0x61be3c315030_0 .var "train_mispredicted_r", 0 0;
v0x61be3c3150d0_0 .net "train_pc", 6 0, L_0x61be3c319e20;  alias, 1 drivers
v0x61be3c3152d0_0 .var "train_pc_r", 6 0;
v0x61be3c315390_0 .net "train_taken", 0 0, L_0x61be3c319910;  alias, 1 drivers
v0x61be3c315460_0 .var "train_taken_r", 0 0;
v0x61be3c315500_0 .var "train_valid", 0 0;
v0x61be3c3155d0_0 .var "wavedrom_enable", 0 0;
v0x61be3c315670_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x61be3c315750_0 .var "wavedrom_title", 511 0;
E_0x61be3c2b2860/0 .event negedge, v0x61be3c3128d0_0;
E_0x61be3c2b2860/1 .event posedge, v0x61be3c3128d0_0;
E_0x61be3c2b2860 .event/or E_0x61be3c2b2860/0, E_0x61be3c2b2860/1;
L_0x61be3c3196e0 .functor MUXZ 7, L_0x70397aca7018, v0x61be3c314ae0_0, v0x61be3c314b80_0, C4<>;
L_0x61be3c319910 .functor MUXZ 1, L_0x70397aca7060, v0x61be3c315460_0, v0x61be3c315500_0, C4<>;
L_0x61be3c319b30 .functor MUXZ 1, L_0x70397aca70a8, v0x61be3c315030_0, v0x61be3c315500_0, C4<>;
L_0x61be3c319c90 .functor MUXZ 7, L_0x70397aca70f0, v0x61be3c314ea0_0, v0x61be3c315500_0, C4<>;
L_0x61be3c319e20 .functor MUXZ 7, L_0x70397aca7138, v0x61be3c3152d0_0, v0x61be3c315500_0, C4<>;
S_0x61be3c313a50 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x61be3c3136a0;
 .timescale -12 -12;
v0x61be3c313cb0_0 .var/2u "arfail", 0 0;
v0x61be3c313d90_0 .var "async", 0 0;
v0x61be3c313e50_0 .var/2u "datafail", 0 0;
v0x61be3c313ef0_0 .var/2u "srfail", 0 0;
E_0x61be3c2b2610 .event posedge, v0x61be3c3128d0_0;
E_0x61be3c293820 .event negedge, v0x61be3c3128d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x61be3c2b2610;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61be3c2b2610;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x61be3c293820;
    %load/vec4 v0x61be3c314cf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x61be3c313e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %wait E_0x61be3c2b2610;
    %load/vec4 v0x61be3c314cf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x61be3c313cb0_0, 0, 1;
    %wait E_0x61be3c2b2610;
    %load/vec4 v0x61be3c314cf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x61be3c313ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %load/vec4 v0x61be3c313ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x61be3c313cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x61be3c313d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x61be3c313e50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x61be3c313d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x61be3c313fb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x61be3c3136a0;
 .timescale -12 -12;
v0x61be3c3141b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x61be3c314290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x61be3c3136a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x61be3c3159d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x61be3c2a4720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x61be3c315b90 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x61be3c316190_0 .net "areset", 0 0, L_0x61be3c2a0c90;  alias, 1 drivers
v0x61be3c3162a0_0 .net "clk", 0 0, v0x61be3c318890_0;  alias, 1 drivers
v0x61be3c3163b0_0 .var "global_history", 6 0;
v0x61be3c316450_0 .var/i "i", 31 0;
v0x61be3c316530 .array "pht", 0 127, 1 0;
v0x61be3c317640_0 .var "predict_history", 6 0;
v0x61be3c317720_0 .net "predict_pc", 6 0, L_0x61be3c3196e0;  alias, 1 drivers
v0x61be3c317830_0 .var "predict_taken", 0 0;
v0x61be3c3178f0_0 .net "predict_valid", 0 0, v0x61be3c314b80_0;  alias, 1 drivers
v0x61be3c317990_0 .net "train_history", 6 0, L_0x61be3c319c90;  alias, 1 drivers
v0x61be3c317aa0_0 .net "train_mispredicted", 0 0, L_0x61be3c319b30;  alias, 1 drivers
v0x61be3c317b90_0 .net "train_pc", 6 0, L_0x61be3c319e20;  alias, 1 drivers
v0x61be3c317ca0_0 .net "train_taken", 0 0, L_0x61be3c319910;  alias, 1 drivers
v0x61be3c317d90_0 .net "train_valid", 0 0, v0x61be3c315500_0;  alias, 1 drivers
v0x61be3c316530_0 .array/port v0x61be3c316530, 0;
E_0x61be3c2f84e0/0 .event anyedge, v0x61be3c312e90_0, v0x61be3c312cf0_0, v0x61be3c3163b0_0, v0x61be3c316530_0;
v0x61be3c316530_1 .array/port v0x61be3c316530, 1;
v0x61be3c316530_2 .array/port v0x61be3c316530, 2;
v0x61be3c316530_3 .array/port v0x61be3c316530, 3;
v0x61be3c316530_4 .array/port v0x61be3c316530, 4;
E_0x61be3c2f84e0/1 .event anyedge, v0x61be3c316530_1, v0x61be3c316530_2, v0x61be3c316530_3, v0x61be3c316530_4;
v0x61be3c316530_5 .array/port v0x61be3c316530, 5;
v0x61be3c316530_6 .array/port v0x61be3c316530, 6;
v0x61be3c316530_7 .array/port v0x61be3c316530, 7;
v0x61be3c316530_8 .array/port v0x61be3c316530, 8;
E_0x61be3c2f84e0/2 .event anyedge, v0x61be3c316530_5, v0x61be3c316530_6, v0x61be3c316530_7, v0x61be3c316530_8;
v0x61be3c316530_9 .array/port v0x61be3c316530, 9;
v0x61be3c316530_10 .array/port v0x61be3c316530, 10;
v0x61be3c316530_11 .array/port v0x61be3c316530, 11;
v0x61be3c316530_12 .array/port v0x61be3c316530, 12;
E_0x61be3c2f84e0/3 .event anyedge, v0x61be3c316530_9, v0x61be3c316530_10, v0x61be3c316530_11, v0x61be3c316530_12;
v0x61be3c316530_13 .array/port v0x61be3c316530, 13;
v0x61be3c316530_14 .array/port v0x61be3c316530, 14;
v0x61be3c316530_15 .array/port v0x61be3c316530, 15;
v0x61be3c316530_16 .array/port v0x61be3c316530, 16;
E_0x61be3c2f84e0/4 .event anyedge, v0x61be3c316530_13, v0x61be3c316530_14, v0x61be3c316530_15, v0x61be3c316530_16;
v0x61be3c316530_17 .array/port v0x61be3c316530, 17;
v0x61be3c316530_18 .array/port v0x61be3c316530, 18;
v0x61be3c316530_19 .array/port v0x61be3c316530, 19;
v0x61be3c316530_20 .array/port v0x61be3c316530, 20;
E_0x61be3c2f84e0/5 .event anyedge, v0x61be3c316530_17, v0x61be3c316530_18, v0x61be3c316530_19, v0x61be3c316530_20;
v0x61be3c316530_21 .array/port v0x61be3c316530, 21;
v0x61be3c316530_22 .array/port v0x61be3c316530, 22;
v0x61be3c316530_23 .array/port v0x61be3c316530, 23;
v0x61be3c316530_24 .array/port v0x61be3c316530, 24;
E_0x61be3c2f84e0/6 .event anyedge, v0x61be3c316530_21, v0x61be3c316530_22, v0x61be3c316530_23, v0x61be3c316530_24;
v0x61be3c316530_25 .array/port v0x61be3c316530, 25;
v0x61be3c316530_26 .array/port v0x61be3c316530, 26;
v0x61be3c316530_27 .array/port v0x61be3c316530, 27;
v0x61be3c316530_28 .array/port v0x61be3c316530, 28;
E_0x61be3c2f84e0/7 .event anyedge, v0x61be3c316530_25, v0x61be3c316530_26, v0x61be3c316530_27, v0x61be3c316530_28;
v0x61be3c316530_29 .array/port v0x61be3c316530, 29;
v0x61be3c316530_30 .array/port v0x61be3c316530, 30;
v0x61be3c316530_31 .array/port v0x61be3c316530, 31;
v0x61be3c316530_32 .array/port v0x61be3c316530, 32;
E_0x61be3c2f84e0/8 .event anyedge, v0x61be3c316530_29, v0x61be3c316530_30, v0x61be3c316530_31, v0x61be3c316530_32;
v0x61be3c316530_33 .array/port v0x61be3c316530, 33;
v0x61be3c316530_34 .array/port v0x61be3c316530, 34;
v0x61be3c316530_35 .array/port v0x61be3c316530, 35;
v0x61be3c316530_36 .array/port v0x61be3c316530, 36;
E_0x61be3c2f84e0/9 .event anyedge, v0x61be3c316530_33, v0x61be3c316530_34, v0x61be3c316530_35, v0x61be3c316530_36;
v0x61be3c316530_37 .array/port v0x61be3c316530, 37;
v0x61be3c316530_38 .array/port v0x61be3c316530, 38;
v0x61be3c316530_39 .array/port v0x61be3c316530, 39;
v0x61be3c316530_40 .array/port v0x61be3c316530, 40;
E_0x61be3c2f84e0/10 .event anyedge, v0x61be3c316530_37, v0x61be3c316530_38, v0x61be3c316530_39, v0x61be3c316530_40;
v0x61be3c316530_41 .array/port v0x61be3c316530, 41;
v0x61be3c316530_42 .array/port v0x61be3c316530, 42;
v0x61be3c316530_43 .array/port v0x61be3c316530, 43;
v0x61be3c316530_44 .array/port v0x61be3c316530, 44;
E_0x61be3c2f84e0/11 .event anyedge, v0x61be3c316530_41, v0x61be3c316530_42, v0x61be3c316530_43, v0x61be3c316530_44;
v0x61be3c316530_45 .array/port v0x61be3c316530, 45;
v0x61be3c316530_46 .array/port v0x61be3c316530, 46;
v0x61be3c316530_47 .array/port v0x61be3c316530, 47;
v0x61be3c316530_48 .array/port v0x61be3c316530, 48;
E_0x61be3c2f84e0/12 .event anyedge, v0x61be3c316530_45, v0x61be3c316530_46, v0x61be3c316530_47, v0x61be3c316530_48;
v0x61be3c316530_49 .array/port v0x61be3c316530, 49;
v0x61be3c316530_50 .array/port v0x61be3c316530, 50;
v0x61be3c316530_51 .array/port v0x61be3c316530, 51;
v0x61be3c316530_52 .array/port v0x61be3c316530, 52;
E_0x61be3c2f84e0/13 .event anyedge, v0x61be3c316530_49, v0x61be3c316530_50, v0x61be3c316530_51, v0x61be3c316530_52;
v0x61be3c316530_53 .array/port v0x61be3c316530, 53;
v0x61be3c316530_54 .array/port v0x61be3c316530, 54;
v0x61be3c316530_55 .array/port v0x61be3c316530, 55;
v0x61be3c316530_56 .array/port v0x61be3c316530, 56;
E_0x61be3c2f84e0/14 .event anyedge, v0x61be3c316530_53, v0x61be3c316530_54, v0x61be3c316530_55, v0x61be3c316530_56;
v0x61be3c316530_57 .array/port v0x61be3c316530, 57;
v0x61be3c316530_58 .array/port v0x61be3c316530, 58;
v0x61be3c316530_59 .array/port v0x61be3c316530, 59;
v0x61be3c316530_60 .array/port v0x61be3c316530, 60;
E_0x61be3c2f84e0/15 .event anyedge, v0x61be3c316530_57, v0x61be3c316530_58, v0x61be3c316530_59, v0x61be3c316530_60;
v0x61be3c316530_61 .array/port v0x61be3c316530, 61;
v0x61be3c316530_62 .array/port v0x61be3c316530, 62;
v0x61be3c316530_63 .array/port v0x61be3c316530, 63;
v0x61be3c316530_64 .array/port v0x61be3c316530, 64;
E_0x61be3c2f84e0/16 .event anyedge, v0x61be3c316530_61, v0x61be3c316530_62, v0x61be3c316530_63, v0x61be3c316530_64;
v0x61be3c316530_65 .array/port v0x61be3c316530, 65;
v0x61be3c316530_66 .array/port v0x61be3c316530, 66;
v0x61be3c316530_67 .array/port v0x61be3c316530, 67;
v0x61be3c316530_68 .array/port v0x61be3c316530, 68;
E_0x61be3c2f84e0/17 .event anyedge, v0x61be3c316530_65, v0x61be3c316530_66, v0x61be3c316530_67, v0x61be3c316530_68;
v0x61be3c316530_69 .array/port v0x61be3c316530, 69;
v0x61be3c316530_70 .array/port v0x61be3c316530, 70;
v0x61be3c316530_71 .array/port v0x61be3c316530, 71;
v0x61be3c316530_72 .array/port v0x61be3c316530, 72;
E_0x61be3c2f84e0/18 .event anyedge, v0x61be3c316530_69, v0x61be3c316530_70, v0x61be3c316530_71, v0x61be3c316530_72;
v0x61be3c316530_73 .array/port v0x61be3c316530, 73;
v0x61be3c316530_74 .array/port v0x61be3c316530, 74;
v0x61be3c316530_75 .array/port v0x61be3c316530, 75;
v0x61be3c316530_76 .array/port v0x61be3c316530, 76;
E_0x61be3c2f84e0/19 .event anyedge, v0x61be3c316530_73, v0x61be3c316530_74, v0x61be3c316530_75, v0x61be3c316530_76;
v0x61be3c316530_77 .array/port v0x61be3c316530, 77;
v0x61be3c316530_78 .array/port v0x61be3c316530, 78;
v0x61be3c316530_79 .array/port v0x61be3c316530, 79;
v0x61be3c316530_80 .array/port v0x61be3c316530, 80;
E_0x61be3c2f84e0/20 .event anyedge, v0x61be3c316530_77, v0x61be3c316530_78, v0x61be3c316530_79, v0x61be3c316530_80;
v0x61be3c316530_81 .array/port v0x61be3c316530, 81;
v0x61be3c316530_82 .array/port v0x61be3c316530, 82;
v0x61be3c316530_83 .array/port v0x61be3c316530, 83;
v0x61be3c316530_84 .array/port v0x61be3c316530, 84;
E_0x61be3c2f84e0/21 .event anyedge, v0x61be3c316530_81, v0x61be3c316530_82, v0x61be3c316530_83, v0x61be3c316530_84;
v0x61be3c316530_85 .array/port v0x61be3c316530, 85;
v0x61be3c316530_86 .array/port v0x61be3c316530, 86;
v0x61be3c316530_87 .array/port v0x61be3c316530, 87;
v0x61be3c316530_88 .array/port v0x61be3c316530, 88;
E_0x61be3c2f84e0/22 .event anyedge, v0x61be3c316530_85, v0x61be3c316530_86, v0x61be3c316530_87, v0x61be3c316530_88;
v0x61be3c316530_89 .array/port v0x61be3c316530, 89;
v0x61be3c316530_90 .array/port v0x61be3c316530, 90;
v0x61be3c316530_91 .array/port v0x61be3c316530, 91;
v0x61be3c316530_92 .array/port v0x61be3c316530, 92;
E_0x61be3c2f84e0/23 .event anyedge, v0x61be3c316530_89, v0x61be3c316530_90, v0x61be3c316530_91, v0x61be3c316530_92;
v0x61be3c316530_93 .array/port v0x61be3c316530, 93;
v0x61be3c316530_94 .array/port v0x61be3c316530, 94;
v0x61be3c316530_95 .array/port v0x61be3c316530, 95;
v0x61be3c316530_96 .array/port v0x61be3c316530, 96;
E_0x61be3c2f84e0/24 .event anyedge, v0x61be3c316530_93, v0x61be3c316530_94, v0x61be3c316530_95, v0x61be3c316530_96;
v0x61be3c316530_97 .array/port v0x61be3c316530, 97;
v0x61be3c316530_98 .array/port v0x61be3c316530, 98;
v0x61be3c316530_99 .array/port v0x61be3c316530, 99;
v0x61be3c316530_100 .array/port v0x61be3c316530, 100;
E_0x61be3c2f84e0/25 .event anyedge, v0x61be3c316530_97, v0x61be3c316530_98, v0x61be3c316530_99, v0x61be3c316530_100;
v0x61be3c316530_101 .array/port v0x61be3c316530, 101;
v0x61be3c316530_102 .array/port v0x61be3c316530, 102;
v0x61be3c316530_103 .array/port v0x61be3c316530, 103;
v0x61be3c316530_104 .array/port v0x61be3c316530, 104;
E_0x61be3c2f84e0/26 .event anyedge, v0x61be3c316530_101, v0x61be3c316530_102, v0x61be3c316530_103, v0x61be3c316530_104;
v0x61be3c316530_105 .array/port v0x61be3c316530, 105;
v0x61be3c316530_106 .array/port v0x61be3c316530, 106;
v0x61be3c316530_107 .array/port v0x61be3c316530, 107;
v0x61be3c316530_108 .array/port v0x61be3c316530, 108;
E_0x61be3c2f84e0/27 .event anyedge, v0x61be3c316530_105, v0x61be3c316530_106, v0x61be3c316530_107, v0x61be3c316530_108;
v0x61be3c316530_109 .array/port v0x61be3c316530, 109;
v0x61be3c316530_110 .array/port v0x61be3c316530, 110;
v0x61be3c316530_111 .array/port v0x61be3c316530, 111;
v0x61be3c316530_112 .array/port v0x61be3c316530, 112;
E_0x61be3c2f84e0/28 .event anyedge, v0x61be3c316530_109, v0x61be3c316530_110, v0x61be3c316530_111, v0x61be3c316530_112;
v0x61be3c316530_113 .array/port v0x61be3c316530, 113;
v0x61be3c316530_114 .array/port v0x61be3c316530, 114;
v0x61be3c316530_115 .array/port v0x61be3c316530, 115;
v0x61be3c316530_116 .array/port v0x61be3c316530, 116;
E_0x61be3c2f84e0/29 .event anyedge, v0x61be3c316530_113, v0x61be3c316530_114, v0x61be3c316530_115, v0x61be3c316530_116;
v0x61be3c316530_117 .array/port v0x61be3c316530, 117;
v0x61be3c316530_118 .array/port v0x61be3c316530, 118;
v0x61be3c316530_119 .array/port v0x61be3c316530, 119;
v0x61be3c316530_120 .array/port v0x61be3c316530, 120;
E_0x61be3c2f84e0/30 .event anyedge, v0x61be3c316530_117, v0x61be3c316530_118, v0x61be3c316530_119, v0x61be3c316530_120;
v0x61be3c316530_121 .array/port v0x61be3c316530, 121;
v0x61be3c316530_122 .array/port v0x61be3c316530, 122;
v0x61be3c316530_123 .array/port v0x61be3c316530, 123;
v0x61be3c316530_124 .array/port v0x61be3c316530, 124;
E_0x61be3c2f84e0/31 .event anyedge, v0x61be3c316530_121, v0x61be3c316530_122, v0x61be3c316530_123, v0x61be3c316530_124;
v0x61be3c316530_125 .array/port v0x61be3c316530, 125;
v0x61be3c316530_126 .array/port v0x61be3c316530, 126;
v0x61be3c316530_127 .array/port v0x61be3c316530, 127;
E_0x61be3c2f84e0/32 .event anyedge, v0x61be3c316530_125, v0x61be3c316530_126, v0x61be3c316530_127;
E_0x61be3c2f84e0 .event/or E_0x61be3c2f84e0/0, E_0x61be3c2f84e0/1, E_0x61be3c2f84e0/2, E_0x61be3c2f84e0/3, E_0x61be3c2f84e0/4, E_0x61be3c2f84e0/5, E_0x61be3c2f84e0/6, E_0x61be3c2f84e0/7, E_0x61be3c2f84e0/8, E_0x61be3c2f84e0/9, E_0x61be3c2f84e0/10, E_0x61be3c2f84e0/11, E_0x61be3c2f84e0/12, E_0x61be3c2f84e0/13, E_0x61be3c2f84e0/14, E_0x61be3c2f84e0/15, E_0x61be3c2f84e0/16, E_0x61be3c2f84e0/17, E_0x61be3c2f84e0/18, E_0x61be3c2f84e0/19, E_0x61be3c2f84e0/20, E_0x61be3c2f84e0/21, E_0x61be3c2f84e0/22, E_0x61be3c2f84e0/23, E_0x61be3c2f84e0/24, E_0x61be3c2f84e0/25, E_0x61be3c2f84e0/26, E_0x61be3c2f84e0/27, E_0x61be3c2f84e0/28, E_0x61be3c2f84e0/29, E_0x61be3c2f84e0/30, E_0x61be3c2f84e0/31, E_0x61be3c2f84e0/32;
S_0x61be3c318040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x61be3c2a4720;
 .timescale -12 -12;
E_0x61be3c2f8520 .event anyedge, v0x61be3c318e40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x61be3c318e40_0;
    %nor/r;
    %assign/vec4 v0x61be3c318e40_0, 0;
    %wait E_0x61be3c2f8520;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61be3c3136a0;
T_4 ;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315030_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x61be3c3152d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314b80_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x61be3c314ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61be3c313d90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x61be3c313a50;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61be3c314290;
    %join;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c314b80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61be3c314ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314b80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61be3c3152d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315030_0, 0;
    %wait E_0x61be3c293820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61be3c2b2610;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61be3c2b2610;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61be3c314290;
    %join;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61be3c314ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c314b80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61be3c3152d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315030_0, 0;
    %wait E_0x61be3c293820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c314c50_0, 0;
    %wait E_0x61be3c2b2610;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61be3c2b2610;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %wait E_0x61be3c2b2610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61be3c2b2610;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61be3c314290;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61be3c2b2860;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x61be3c315500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61be3c315460_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x61be3c3152d0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x61be3c314ae0_0, 0;
    %assign/vec4 v0x61be3c314b80_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x61be3c314ea0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x61be3c315030_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x61be3c2a61b0;
T_5 ;
    %wait E_0x61be3c2b33c0;
    %load/vec4 v0x61be3c312810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x61be3c2b9570;
    %jmp t_0;
    .scope S_0x61be3c2b9570;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61be3c2df1e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x61be3c2df1e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x61be3c2df1e0_0;
    %store/vec4a v0x61be3c312990, 4, 0;
    %load/vec4 v0x61be3c2df1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61be3c2df1e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x61be3c2a61b0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x61be3c312b30_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x61be3c312e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x61be3c312b30_0;
    %load/vec4 v0x61be3c312dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x61be3c312b30_0, 0;
T_5.4 ;
    %load/vec4 v0x61be3c313480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x61be3c313030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c312990, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.10, 5;
    %load/vec4 v0x61be3c3133c0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x61be3c313030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c312990, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x61be3c313030_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61be3c312990, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x61be3c313030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c312990, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.13, 5;
    %load/vec4 v0x61be3c3133c0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x61be3c313030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c312990, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x61be3c313030_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61be3c312990, 0, 4;
T_5.11 ;
T_5.9 ;
    %load/vec4 v0x61be3c313220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x61be3c312f50_0;
    %load/vec4 v0x61be3c3133c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x61be3c312b30_0, 0;
T_5.14 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61be3c3159d0;
T_6 ;
    %wait E_0x61be3c2b33c0;
    %load/vec4 v0x61be3c316190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61be3c3163b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61be3c316450_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x61be3c316450_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x61be3c316450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61be3c316530, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61be3c316450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61be3c316450_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61be3c317d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x61be3c317aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x61be3c317990_0;
    %assign/vec4 v0x61be3c3163b0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x61be3c3163b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x61be3c317ca0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x61be3c3163b0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x61be3c3178f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x61be3c3163b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x61be3c317830_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x61be3c3163b0_0, 0;
T_6.8 ;
T_6.5 ;
    %load/vec4 v0x61be3c317d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x61be3c317ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v0x61be3c317b90_0;
    %load/vec4 v0x61be3c3163b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c316530, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_6.15, 9;
T_6.14 ; End of true expr.
    %load/vec4 v0x61be3c317b90_0;
    %load/vec4 v0x61be3c3163b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c316530, 4;
    %addi 1, 0, 2;
    %jmp/0 T_6.15, 9;
 ; End of false expr.
    %blend;
T_6.15;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x61be3c317b90_0;
    %load/vec4 v0x61be3c3163b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c316530, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %load/vec4 v0x61be3c317b90_0;
    %load/vec4 v0x61be3c3163b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c316530, 4;
    %subi 1, 0, 2;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %load/vec4 v0x61be3c317b90_0;
    %load/vec4 v0x61be3c3163b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61be3c316530, 0, 4;
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61be3c3159d0;
T_7 ;
    %wait E_0x61be3c2f84e0;
    %load/vec4 v0x61be3c3178f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x61be3c317720_0;
    %load/vec4 v0x61be3c3163b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61be3c316530, 4;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x61be3c317830_0, 0;
    %load/vec4 v0x61be3c3163b0_0;
    %assign/vec4 v0x61be3c317640_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61be3c317830_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61be3c317640_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61be3c2a4720;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61be3c318890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61be3c318e40_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x61be3c2a4720;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x61be3c318890_0;
    %inv;
    %store/vec4 v0x61be3c318890_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x61be3c2a4720;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x61be3c3149a0_0, v0x61be3c3190b0_0, v0x61be3c318890_0, v0x61be3c3187f0_0, v0x61be3c318d00_0, v0x61be3c318b20_0, v0x61be3c319410_0, v0x61be3c319370_0, v0x61be3c319210_0, v0x61be3c319150_0, v0x61be3c3192b0_0, v0x61be3c318c60_0, v0x61be3c318bc0_0, v0x61be3c318a80_0, v0x61be3c318930_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x61be3c2a4720;
T_11 ;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x61be3c2a4720;
T_12 ;
    %wait E_0x61be3c2b2860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61be3c318da0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
    %load/vec4 v0x61be3c318f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61be3c318da0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x61be3c318c60_0;
    %load/vec4 v0x61be3c318c60_0;
    %load/vec4 v0x61be3c318bc0_0;
    %xor;
    %load/vec4 v0x61be3c318c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x61be3c318a80_0;
    %load/vec4 v0x61be3c318a80_0;
    %load/vec4 v0x61be3c318930_0;
    %xor;
    %load/vec4 v0x61be3c318a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x61be3c318da0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61be3c318da0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku/gshare/gshare_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/claude-3-haiku-20240307_RERUNS/gshare/iter8/response3/top_module.sv";
