Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3581202 heartbeat IPC: 2.79236 cumulative IPC: 2.79236 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7170036 heartbeat IPC: 2.78642 cumulative IPC: 2.78939 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10710777 heartbeat IPC: 2.82427 cumulative IPC: 2.80092 (Simulation time: 0 hr 3 min 48 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14261022 heartbeat IPC: 2.81671 cumulative IPC: 2.80485 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17808793 heartbeat IPC: 2.81867 cumulative IPC: 2.8076 (Simulation time: 0 hr 6 min 34 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17808793 (Simulation time: 0 hr 6 min 34 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24247811 heartbeat IPC: 1.55303 cumulative IPC: 1.55303 (Simulation time: 0 hr 8 min 8 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 30681206 heartbeat IPC: 1.55439 cumulative IPC: 1.55371 (Simulation time: 0 hr 9 min 43 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37117302 heartbeat IPC: 1.55374 cumulative IPC: 1.55372 (Simulation time: 0 hr 11 min 15 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 43550676 heartbeat IPC: 1.55439 cumulative IPC: 1.55389 (Simulation time: 0 hr 12 min 30 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 49983963 heartbeat IPC: 1.55442 cumulative IPC: 1.55399 (Simulation time: 0 hr 13 min 2 sec) 
Finished CPU 0 instructions: 50000002 cycles: 32175170 cumulative IPC: 1.55399 (Simulation time: 0 hr 13 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.55399 instructions: 50000002 cycles: 32175170
L1D TOTAL     ACCESS:   21520335  HIT:   21519525  MISS:        810
L1D LOAD      ACCESS:    6599786  HIT:    6599408  MISS:        378
L1D RFO       ACCESS:    8433015  HIT:    8432903  MISS:        112
L1D PREFETCH  ACCESS:    6487534  HIT:    6487214  MISS:        320
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6599838  ISSUED:    6494911  USEFUL:         90  USELESS:        231
L1D AVERAGE MISS LATENCY: 34.1506 cycles
L1I TOTAL     ACCESS:   19360908  HIT:   15382501  MISS:    3978407
L1I LOAD      ACCESS:    9923826  HIT:    9907755  MISS:      16071
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9437082  HIT:    5474746  MISS:    3962336
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9951333  ISSUED:    9617532  USEFUL:    2474030  USELESS:    1488296
L1I AVERAGE MISS LATENCY: 14.4084 cycles
L2C TOTAL     ACCESS:    5401355  HIT:    5401003  MISS:        352
L2C LOAD      ACCESS:      16411  HIT:      16343  MISS:         68
L2C RFO       ACCESS:        112  HIT:        109  MISS:          3
L2C PREFETCH  ACCESS:    5384496  HIT:    5384216  MISS:        280
L2C WRITEBACK ACCESS:        336  HIT:        335  MISS:          1
L2C PREFETCH  REQUESTED:    3235736  ISSUED:    3235356  USEFUL:        118  USELESS:        139
L2C AVERAGE MISS LATENCY: 97.4886 cycles
LLC TOTAL     ACCESS:     613100  HIT:     612391  MISS:        709
LLC LOAD      ACCESS:         68  HIT:         52  MISS:         16
LLC RFO       ACCESS:          3  HIT:          2  MISS:          1
LLC PREFETCH  ACCESS:     612902  HIT:     612212  MISS:        690
LLC WRITEBACK ACCESS:        127  HIT:        125  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         11  USELESS:        204
LLC AVERAGE MISS LATENCY: 294.866 cycles
Major fault: 0 Minor fault: 1873
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        122  ROW_BUFFER_MISS:        585
 DBUS_CONGESTED:        366
 WQ ROW_BUFFER_HIT:         69  ROW_BUFFER_MISS:        369  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8789% MPKI: 0.20388 Average ROB Occupancy at Mispredict: 274.241

Branch types
NOT_BRANCH: 41580695 83.1614%
BRANCH_DIRECT_JUMP: 461630 0.92326%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5376437 10.7529%
BRANCH_DIRECT_CALL: 1175775 2.35155%
BRANCH_INDIRECT_CALL: 114840 0.22968%
BRANCH_RETURN: 1290625 2.58125%
BRANCH_OTHER: 0 0%

