(S (NP (NN Graph) (NNS algorithms)) (VP (VBP are) (ADVP (RB increasingly)) (VP (VBN used) (PP (IN in) (NP (NP (NNS applications)) (SBAR (WHNP (WDT that)) (S (VP (VBP exploit) (NP (JJ large) (NNS databases))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (JJ conventional) (NN processor) (NNS architectures)) (VP (VBP are) (ADJP (JJ inadequate) (PP (IN for) (S (VP (VBG handling) (NP (NP (DT the) (NML (NN throughput) (CC and) (NN memory)) (NNS requirements)) (PP (IN of) (NP (NN graph) (NN computation))))))))) (. .))
(S (NP (NP (NNP Lincoln) (NNP Laboratory) (POS 's)) (NN graph) (HYPH -) (NN processor) (NN architecture)) (VP (VBZ represents) (NP (NP (DT a) (VBG rethinking)) (PP (IN of) (NP (NP (JJ parallel) (NNS architectures)) (PP (IN for) (NP (NN graph) (NNS problems))))))) (. .))
(S (NP (PRP$ Our) (NN processor)) (VP (VBZ utilizes) (NP (NP (NNS innovations)) (SBAR (WHNP (WDT that)) (S (VP (VBP include) (NP (NP (DT a) (JJ sparse) (ADJP (NN matrix) (HYPH -) (VBN based)) (NN graph) (NN instruction)) (NP (NP (NN set)) (, ,) (NP (DT a) (JJ cacheless) (NN memory) (NN system)) (, ,) (NP (ADJP (NN accelerator) (HYPH -) (VBN based)) (NN architecture)) (, ,) (NP (DT a) (JJ systolic) (NN sorter)) (, ,) (NP (NML (JJ high) (HYPH -) (NN bandwidth)) (JJ multi-dimensional) (JJ toroidal) (NN communication) (NN network)) (, ,) (CC and) (NP (VBN randomized) (NNS communications))))))))) (. .))
(S (NP (NP (DT A) (NP (NP (NN field) (HYPH -) (JJ programmable) (NN gate) (NN array)) (-LRB- -LRB-) (NP (NN FPGA)) (-RRB- -RRB-)) (NN prototype)) (PP (IN of) (NP (DT the) (JJ new) (NN graph) (NN processor)))) (VP (VBZ has) (VP (VBN been) (VP (VBN developed) (PP (IN with) (NP (NP (JJ significant) (NN performance) (NN enhancement)) (PP (IN over) (NP (NP (JJ conventional) (NNS processors)) (PP (IN in) (NP (NN graph) (NML (JJ computational) (NN throughput))))))))))) (. .))
