[INF:CM0023] Creating log file ../../build/regression/ClockingSntx/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<232> s<231> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<229> c<2> s<49> l<1:1> el<1:12>
n<mem> u<5> t<StringConst> p<45> s<11> l<2:11> el<2:14>
n<clock> u<6> t<StringConst> p<7> l<2:17> el<2:22>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:17> el<2:22>
n<> u<8> t<Primary> p<9> c<7> l<2:17> el<2:22>
n<> u<9> t<Expression> p<10> c<8> l<2:17> el<2:22>
n<> u<10> t<Event_expression> p<11> c<9> l<2:17> el<2:22>
n<> u<11> t<Clocking_event> p<45> c<10> s<43> l<2:15> el<2:23>
n<> u<12> t<ClockingDir_Input> p<43> s<42> l<3:2> el<3:7>
n<instruction> u<13> t<StringConst> p<41> s<40> l<3:8> el<3:19>
n<opcode> u<14> t<StringConst> p<15> l<3:24> el<3:30>
n<> u<15> t<Primary_literal> p<16> c<14> l<3:24> el<3:30>
n<> u<16> t<Primary> p<17> c<15> l<3:24> el<3:30>
n<> u<17> t<Expression> p<38> c<16> s<21> l<3:24> el<3:30>
n<regA> u<18> t<StringConst> p<19> l<3:32> el<3:36>
n<> u<19> t<Primary_literal> p<20> c<18> l<3:32> el<3:36>
n<> u<20> t<Primary> p<21> c<19> l<3:32> el<3:36>
n<> u<21> t<Expression> p<38> c<20> s<37> l<3:32> el<3:36>
n<regB> u<22> t<StringConst> p<35> s<34> l<3:38> el<3:42>
n<> u<23> t<Bit_select> p<34> s<33> l<3:42> el<3:42>
n<3> u<24> t<IntConst> p<25> l<3:43> el<3:44>
n<> u<25> t<Primary_literal> p<26> c<24> l<3:43> el<3:44>
n<> u<26> t<Constant_primary> p<27> c<25> l<3:43> el<3:44>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<3:43> el<3:44>
n<1> u<28> t<IntConst> p<29> l<3:45> el<3:46>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:45> el<3:46>
n<> u<30> t<Constant_primary> p<31> c<29> l<3:45> el<3:46>
n<> u<31> t<Constant_expression> p<32> c<30> l<3:45> el<3:46>
n<> u<32> t<Constant_range> p<33> c<27> l<3:43> el<3:46>
n<> u<33> t<Part_select_range> p<34> c<32> l<3:43> el<3:46>
n<> u<34> t<Select> p<35> c<23> l<3:42> el<3:47>
n<> u<35> t<Complex_func_call> p<36> c<22> l<3:38> el<3:47>
n<> u<36> t<Primary> p<37> c<35> l<3:38> el<3:47>
n<> u<37> t<Expression> p<38> c<36> l<3:38> el<3:47>
n<> u<38> t<Concatenation> p<39> c<17> l<3:22> el<3:49>
n<> u<39> t<Primary> p<40> c<38> l<3:22> el<3:49>
n<> u<40> t<Expression> p<41> c<39> l<3:22> el<3:49>
n<> u<41> t<Clocking_decl_assign> p<42> c<13> l<3:8> el<3:49>
n<> u<42> t<List_of_clocking_decl_assign> p<43> c<41> l<3:8> el<3:49>
n<> u<43> t<Clocking_item> p<45> c<12> s<44> l<3:2> el<3:50>
n<> u<44> t<Endclocking> p<45> l<4:2> el<4:13>
n<> u<45> t<Clocking_declaration> p<46> c<5> l<2:2> el<4:13>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<2:2> el<4:13>
n<> u<47> t<Module_common_item> p<48> c<46> l<2:2> el<4:13>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:2> el<4:13>
n<> u<49> t<Non_port_module_item> p<229> c<48> s<228> l<2:2> el<4:13>
n<> u<50> t<Program> p<111> s<51> l<7:2> el<7:9>
n<test> u<51> t<StringConst> p<111> s<110> l<7:10> el<7:14>
n<> u<52> t<PortDir_Inp> p<55> s<54> l<8:3> el<8:8>
n<> u<53> t<Data_type_or_implicit> p<54> l<8:9> el<8:9>
n<> u<54> t<Net_port_type> p<55> c<53> l<8:9> el<8:9>
n<> u<55> t<Net_port_header> p<57> c<52> s<56> l<8:3> el<8:8>
n<phi1> u<56> t<StringConst> p<57> l<8:9> el<8:13>
n<> u<57> t<Ansi_port_declaration> p<110> c<55> s<73> l<8:3> el<8:13>
n<> u<58> t<PortDir_Inp> p<71> s<70> l<8:15> el<8:20>
n<15> u<59> t<IntConst> p<60> l<8:22> el<8:24>
n<> u<60> t<Primary_literal> p<61> c<59> l<8:22> el<8:24>
n<> u<61> t<Constant_primary> p<62> c<60> l<8:22> el<8:24>
n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<8:22> el<8:24>
n<0> u<63> t<IntConst> p<64> l<8:25> el<8:26>
n<> u<64> t<Primary_literal> p<65> c<63> l<8:25> el<8:26>
n<> u<65> t<Constant_primary> p<66> c<64> l<8:25> el<8:26>
n<> u<66> t<Constant_expression> p<67> c<65> l<8:25> el<8:26>
n<> u<67> t<Constant_range> p<68> c<62> l<8:22> el<8:26>
n<> u<68> t<Packed_dimension> p<69> c<67> l<8:21> el<8:27>
n<> u<69> t<Data_type_or_implicit> p<70> c<68> l<8:21> el<8:27>
n<> u<70> t<Net_port_type> p<71> c<69> l<8:21> el<8:27>
n<> u<71> t<Net_port_header> p<73> c<58> s<72> l<8:15> el<8:27>
n<data> u<72> t<StringConst> p<73> l<8:28> el<8:32>
n<> u<73> t<Ansi_port_declaration> p<110> c<71> s<81> l<8:15> el<8:32>
n<> u<74> t<PortDir_Out> p<79> s<78> l<8:34> el<8:40>
n<> u<75> t<IntVec_TypeLogic> p<76> l<8:41> el<8:46>
n<> u<76> t<Data_type> p<77> c<75> l<8:41> el<8:46>
n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<8:41> el<8:46>
n<> u<78> t<Net_port_type> p<79> c<77> l<8:41> el<8:46>
n<> u<79> t<Net_port_header> p<81> c<74> s<80> l<8:34> el<8:46>
n<write> u<80> t<StringConst> p<81> l<8:47> el<8:52>
n<> u<81> t<Ansi_port_declaration> p<110> c<79> s<87> l<8:34> el<8:52>
n<> u<82> t<PortDir_Inp> p<85> s<84> l<9:3> el<9:8>
n<> u<83> t<Data_type_or_implicit> p<84> l<9:9> el<9:9>
n<> u<84> t<Net_port_type> p<85> c<83> l<9:9> el<9:9>
n<> u<85> t<Net_port_header> p<87> c<82> s<86> l<9:3> el<9:8>
n<phi2> u<86> t<StringConst> p<87> l<9:9> el<9:13>
n<> u<87> t<Ansi_port_declaration> p<110> c<85> s<103> l<9:3> el<9:13>
n<> u<88> t<PortDir_Inout> p<101> s<100> l<9:15> el<9:20>
n<8> u<89> t<IntConst> p<90> l<9:22> el<9:23>
n<> u<90> t<Primary_literal> p<91> c<89> l<9:22> el<9:23>
n<> u<91> t<Constant_primary> p<92> c<90> l<9:22> el<9:23>
n<> u<92> t<Constant_expression> p<97> c<91> s<96> l<9:22> el<9:23>
n<1> u<93> t<IntConst> p<94> l<9:24> el<9:25>
n<> u<94> t<Primary_literal> p<95> c<93> l<9:24> el<9:25>
n<> u<95> t<Constant_primary> p<96> c<94> l<9:24> el<9:25>
n<> u<96> t<Constant_expression> p<97> c<95> l<9:24> el<9:25>
n<> u<97> t<Constant_range> p<98> c<92> l<9:22> el<9:25>
n<> u<98> t<Packed_dimension> p<99> c<97> l<9:21> el<9:26>
n<> u<99> t<Data_type_or_implicit> p<100> c<98> l<9:21> el<9:26>
n<> u<100> t<Net_port_type> p<101> c<99> l<9:21> el<9:26>
n<> u<101> t<Net_port_header> p<103> c<88> s<102> l<9:15> el<9:26>
n<cmd> u<102> t<StringConst> p<103> l<9:27> el<9:30>
n<> u<103> t<Ansi_port_declaration> p<110> c<101> s<109> l<9:15> el<9:30>
n<> u<104> t<PortDir_Inp> p<107> s<106> l<9:32> el<9:37>
n<> u<105> t<Data_type_or_implicit> p<106> l<9:38> el<9:38>
n<> u<106> t<Net_port_type> p<107> c<105> l<9:38> el<9:38>
n<> u<107> t<Net_port_header> p<109> c<104> s<108> l<9:32> el<9:37>
n<enable> u<108> t<StringConst> p<109> l<9:38> el<9:44>
n<> u<109> t<Ansi_port_declaration> p<110> c<107> l<9:32> el<9:44>
n<> u<110> t<List_of_port_declarations> p<111> c<57> l<7:14> el<10:3>
n<> u<111> t<Program_ansi_header> p<227> c<50> s<131> l<7:2> el<10:4>
n<> u<112> t<IntVec_TypeReg> p<123> s<122> l<11:2> el<11:5>
n<8> u<113> t<IntConst> p<114> l<11:7> el<11:8>
n<> u<114> t<Primary_literal> p<115> c<113> l<11:7> el<11:8>
n<> u<115> t<Constant_primary> p<116> c<114> l<11:7> el<11:8>
n<> u<116> t<Constant_expression> p<121> c<115> s<120> l<11:7> el<11:8>
n<1> u<117> t<IntConst> p<118> l<11:9> el<11:10>
n<> u<118> t<Primary_literal> p<119> c<117> l<11:9> el<11:10>
n<> u<119> t<Constant_primary> p<120> c<118> l<11:9> el<11:10>
n<> u<120> t<Constant_expression> p<121> c<119> l<11:9> el<11:10>
n<> u<121> t<Constant_range> p<122> c<116> l<11:7> el<11:10>
n<> u<122> t<Packed_dimension> p<123> c<121> l<11:6> el<11:11>
n<> u<123> t<Data_type> p<127> c<112> s<126> l<11:2> el<11:11>
n<cmd_reg> u<124> t<StringConst> p<125> l<11:12> el<11:19>
n<> u<125> t<Variable_decl_assignment> p<126> c<124> l<11:12> el<11:19>
n<> u<126> t<List_of_variable_decl_assignments> p<127> c<125> l<11:12> el<11:19>
n<> u<127> t<Variable_declaration> p<128> c<123> l<11:2> el<11:20>
n<> u<128> t<Data_declaration> p<129> c<127> l<11:2> el<11:20>
n<> u<129> t<Package_or_generate_item_declaration> p<130> c<128> l<11:2> el<11:20>
n<> u<130> t<Module_or_generate_item_declaration> p<131> c<129> l<11:2> el<11:20>
n<> u<131> t<Non_port_program_item> p<227> c<130> s<166> l<11:2> el<11:20>
n<cd1> u<132> t<StringConst> p<164> s<139> l<12:11> el<12:14>
n<> u<133> t<Edge_Posedge> p<138> s<137> l<12:17> el<12:24>
n<phi1> u<134> t<StringConst> p<135> l<12:25> el<12:29>
n<> u<135> t<Primary_literal> p<136> c<134> l<12:25> el<12:29>
n<> u<136> t<Primary> p<137> c<135> l<12:25> el<12:29>
n<> u<137> t<Expression> p<138> c<136> l<12:25> el<12:29>
n<> u<138> t<Event_expression> p<139> c<133> l<12:17> el<12:29>
n<> u<139> t<Clocking_event> p<164> c<138> s<144> l<12:15> el<12:30>
n<> u<140> t<ClockingDir_Input> p<144> s<143> l<13:3> el<13:8>
n<data> u<141> t<StringConst> p<142> l<13:9> el<13:13>
n<> u<142> t<Clocking_decl_assign> p<143> c<141> l<13:9> el<13:13>
n<> u<143> t<List_of_clocking_decl_assign> p<144> c<142> l<13:9> el<13:13>
n<> u<144> t<Clocking_item> p<164> c<140> s<149> l<13:3> el<13:14>
n<> u<145> t<ClockingDir_Output> p<149> s<148> l<14:3> el<14:9>
n<write> u<146> t<StringConst> p<147> l<14:10> el<14:15>
n<> u<147> t<Clocking_decl_assign> p<148> c<146> l<14:10> el<14:15>
n<> u<148> t<List_of_clocking_decl_assign> p<149> c<147> l<14:10> el<14:15>
n<> u<149> t<Clocking_item> p<164> c<145> s<162> l<14:3> el<14:16>
n<> u<150> t<ClockingDir_Input> p<162> s<161> l<15:3> el<15:8>
n<state> u<151> t<StringConst> p<160> s<159> l<15:9> el<15:14>
n<top> u<152> t<StringConst> p<157> s<153> l<15:17> el<15:20>
n<cpu1> u<153> t<StringConst> p<157> s<154> l<15:21> el<15:25>
n<state> u<154> t<StringConst> p<157> s<156> l<15:26> el<15:31>
n<> u<155> t<Bit_select> p<156> l<15:31> el<15:31>
n<> u<156> t<Select> p<157> c<155> l<15:31> el<15:31>
n<> u<157> t<Complex_func_call> p<158> c<152> l<15:17> el<15:31>
n<> u<158> t<Primary> p<159> c<157> l<15:17> el<15:31>
n<> u<159> t<Expression> p<160> c<158> l<15:17> el<15:31>
n<> u<160> t<Clocking_decl_assign> p<161> c<151> l<15:9> el<15:31>
n<> u<161> t<List_of_clocking_decl_assign> p<162> c<160> l<15:9> el<15:31>
n<> u<162> t<Clocking_item> p<164> c<150> s<163> l<15:3> el<15:32>
n<> u<163> t<Endclocking> p<164> l<16:2> el<16:13>
n<> u<164> t<Clocking_declaration> p<165> c<132> l<12:2> el<16:13>
n<> u<165> t<Module_or_generate_item_declaration> p<166> c<164> l<12:2> el<16:13>
n<> u<166> t<Non_port_program_item> p<227> c<165> s<195> l<12:2> el<16:13>
n<cd2> u<167> t<StringConst> p<193> s<174> l<18:11> el<18:14>
n<> u<168> t<Edge_Posedge> p<173> s<172> l<18:17> el<18:24>
n<phi2> u<169> t<StringConst> p<170> l<18:25> el<18:29>
n<> u<170> t<Primary_literal> p<171> c<169> l<18:25> el<18:29>
n<> u<171> t<Primary> p<172> c<170> l<18:25> el<18:29>
n<> u<172> t<Expression> p<173> c<171> l<18:25> el<18:29>
n<> u<173> t<Event_expression> p<174> c<168> l<18:17> el<18:29>
n<> u<174> t<Clocking_event> p<193> c<173> s<186> l<18:15> el<18:30>
n<#2> u<175> t<IntConst> p<176> l<19:9> el<19:11>
n<> u<176> t<Delay_control> p<177> c<175> l<19:9> el<19:11>
n<> u<177> t<Clocking_skew> p<182> c<176> s<181> l<19:9> el<19:11>
n<ps> u<178> t<Time_unit> p<179> l<19:21> el<19:23>
n<#4> u<179> t<IntConst> p<180> c<178> l<19:19> el<19:23>
n<> u<180> t<Delay_control> p<181> c<179> l<19:19> el<19:23>
n<> u<181> t<Clocking_skew> p<182> c<180> l<19:19> el<19:23>
n<> u<182> t<ClockingDir_InputOutput> p<186> c<177> s<185> l<19:3> el<19:23>
n<cmd> u<183> t<StringConst> p<184> l<19:24> el<19:27>
n<> u<184> t<Clocking_decl_assign> p<185> c<183> l<19:24> el<19:27>
n<> u<185> t<List_of_clocking_decl_assign> p<186> c<184> l<19:24> el<19:27>
n<> u<186> t<Clocking_item> p<193> c<182> s<191> l<19:3> el<19:28>
n<> u<187> t<ClockingDir_Input> p<191> s<190> l<20:3> el<20:8>
n<enable> u<188> t<StringConst> p<189> l<20:9> el<20:15>
n<> u<189> t<Clocking_decl_assign> p<190> c<188> l<20:9> el<20:15>
n<> u<190> t<List_of_clocking_decl_assign> p<191> c<189> l<20:9> el<20:15>
n<> u<191> t<Clocking_item> p<193> c<187> s<192> l<20:3> el<20:16>
n<> u<192> t<Endclocking> p<193> l<21:2> el<21:13>
n<> u<193> t<Clocking_declaration> p<194> c<167> l<18:2> el<21:13>
n<> u<194> t<Module_or_generate_item_declaration> p<195> c<193> l<18:2> el<21:13>
n<> u<195> t<Non_port_program_item> p<227> c<194> s<202> l<18:2> el<21:13>
n<> u<196> t<End> p<197> l<23:2> el<23:5>
n<> u<197> t<Seq_block> p<198> c<196> l<22:10> el<23:5>
n<> u<198> t<Statement_item> p<199> c<197> l<22:10> el<23:5>
n<> u<199> t<Statement> p<200> c<198> l<22:10> el<23:5>
n<> u<200> t<Statement_or_null> p<201> c<199> l<22:10> el<23:5>
n<> u<201> t<Initial_construct> p<202> c<200> l<22:2> el<23:5>
n<> u<202> t<Non_port_program_item> p<227> c<201> s<225> l<22:2> el<23:5>
n<cmd> u<203> t<StringConst> p<204> l<25:9> el<25:12>
n<> u<204> t<Ps_or_hierarchical_identifier> p<207> c<203> s<206> l<25:9> el<25:12>
n<> u<205> t<Constant_bit_select> p<206> l<25:13> el<25:13>
n<> u<206> t<Constant_select> p<207> c<205> l<25:13> el<25:13>
n<> u<207> t<Net_lvalue> p<222> c<204> s<221> l<25:9> el<25:12>
n<enable> u<208> t<StringConst> p<209> l<25:15> el<25:21>
n<> u<209> t<Primary_literal> p<210> c<208> l<25:15> el<25:21>
n<> u<210> t<Primary> p<211> c<209> l<25:15> el<25:21>
n<> u<211> t<Expression> p<221> c<210> s<220> l<25:15> el<25:21>
n<cmd_reg> u<212> t<StringConst> p<213> l<25:24> el<25:31>
n<> u<213> t<Primary_literal> p<214> c<212> l<25:24> el<25:31>
n<> u<214> t<Primary> p<215> c<213> l<25:24> el<25:31>
n<> u<215> t<Expression> p<221> c<214> s<219> l<25:24> el<25:31>
n<x> u<216> t<X> p<217> l<25:33> el<25:35>
n<> u<217> t<Primary_literal> p<218> c<216> l<25:33> el<25:35>
n<> u<218> t<Primary> p<219> c<217> l<25:33> el<25:35>
n<> u<219> t<Expression> p<221> c<218> l<25:33> el<25:35>
n<> u<220> t<Qmark> p<221> s<215> l<25:22> el<25:23>
n<> u<221> t<Expression> p<222> c<211> l<25:15> el<25:35>
n<> u<222> t<Net_assignment> p<223> c<207> l<25:9> el<25:35>
n<> u<223> t<List_of_net_assignments> p<224> c<222> l<25:9> el<25:35>
n<> u<224> t<Continuous_assign> p<225> c<223> l<25:2> el<25:36>
n<> u<225> t<Non_port_program_item> p<227> c<224> s<226> l<25:2> el<25:36>
n<> u<226> t<Endprogram> p<227> l<26:2> el<26:12>
n<> u<227> t<Program_declaration> p<228> c<111> l<7:2> el<26:12>
n<> u<228> t<Non_port_module_item> p<229> c<227> l<7:2> el<26:12>
n<> u<229> t<Module_declaration> p<230> c<4> l<1:1> el<27:10>
n<> u<230> t<Description> p<231> c<229> l<1:1> el<27:10>
n<> u<231> t<Source_text> p<232> c<230> l<1:1> el<27:10>
n<> u<232> t<Top_level_rule> c<1> l<1:1> el<28:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] dut.sv:7:2: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[NTE:CP0309] dut.sv:9:27: Implicit port type (wire) for "cmd".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClockingSntx/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClockingSntx/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClockingSntx/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.phi1), line:8:9, endln:8:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi1
    |vpiFullName:work@top.phi1
  |vpiNet:
  \_logic_net: (work@top.data), line:8:28, endln:8:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:data
    |vpiFullName:work@top.data
  |vpiNet:
  \_logic_net: (work@top.write), line:8:47, endln:8:52
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:write
    |vpiFullName:work@top.write
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.phi2), line:9:9, endln:9:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi2
    |vpiFullName:work@top.phi2
  |vpiNet:
  \_logic_net: (work@top.cmd), line:9:27, endln:9:30
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:cmd
    |vpiFullName:work@top.cmd
  |vpiNet:
  \_logic_net: (work@top.enable), line:9:38, endln:9:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:enable
    |vpiFullName:work@top.enable
  |vpiNet:
  \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:cmd_reg
    |vpiFullName:work@top.cmd_reg
    |vpiNetType:48
  |vpiPort:
  \_port: (phi1), line:8:9, endln:8:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.phi1), line:8:9, endln:8:13
  |vpiPort:
  \_port: (data), line:8:28, endln:8:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.data), line:8:28, endln:8:32
  |vpiPort:
  \_port: (write), line:8:47, endln:8:52
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:write
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.write), line:8:47, endln:8:52
  |vpiPort:
  \_port: (phi2), line:9:9, endln:9:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.phi2), line:9:9, endln:9:13
  |vpiPort:
  \_port: (cmd), line:9:27, endln:9:30
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:cmd
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30
  |vpiPort:
  \_port: (enable), line:9:38, endln:9:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.enable), line:9:38, endln:9:44
  |vpiProcess:
  \_initial: , line:22:2, endln:23:5
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiStmt:
    \_begin: (work@top), line:22:10, endln:23:5
      |vpiParent:
      \_initial: , line:22:2, endln:23:5
      |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:25:9, endln:25:35
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_operation: , line:25:15, endln:25:35
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:35
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.enable), line:25:15, endln:25:21
        |vpiParent:
        \_operation: , line:25:15, endln:25:35
        |vpiName:enable
        |vpiFullName:work@top.enable
        |vpiActual:
        \_logic_net: (work@top.enable), line:9:38, endln:9:44
      |vpiOperand:
      \_ref_obj: (work@top.cmd_reg), line:25:24, endln:25:31
        |vpiParent:
        \_operation: , line:25:15, endln:25:35
        |vpiName:cmd_reg
        |vpiFullName:work@top.cmd_reg
        |vpiActual:
        \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19
      |vpiOperand:
      \_constant: , line:25:33, endln:25:35
        |vpiParent:
        \_operation: , line:25:15, endln:25:35
        |vpiDecompile:'X
        |vpiSize:-1
        |BIN:X
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.cmd), line:25:9, endln:25:12
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:35
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30
  |vpiClockingBlock:
  \_clocking_block: (mem), line:2:2, endln:4:13
    |vpiName:mem
    |vpiClockingEvent:
    \_event_control: , line:2:15, endln:2:23
      |vpiCondition:
      \_ref_obj: (clock), line:2:17, endln:2:22
        |vpiParent:
        \_event_control: , line:2:15, endln:2:23
        |vpiName:clock
        |vpiActual:
        \_logic_net: (clock)
    |vpiClockingIODecl:
    \_clocking_io_decl: (instruction), line:3:8, endln:3:49
      |vpiDirection:1
      |vpiName:instruction
      |vpiExpr:
      \_operation: , line:3:22, endln:3:49
        |vpiParent:
        \_event_control: , line:2:15, endln:2:23
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (opcode), line:3:24, endln:3:30
          |vpiParent:
          \_event_control: , line:2:15, endln:2:23
          |vpiName:opcode
          |vpiActual:
          \_logic_net: (opcode)
        |vpiOperand:
        \_ref_obj: (regA), line:3:32, endln:3:36
          |vpiParent:
          \_event_control: , line:2:15, endln:2:23
          |vpiName:regA
          |vpiActual:
          \_logic_net: (regA)
        |vpiOperand:
        \_part_select: , line:3:38, endln:3:47
          |vpiParent:
          \_ref_obj: regB (regB), line:3:38, endln:3:42
            |vpiName:regB
            |vpiDefName:regB
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:3:43, endln:3:44
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:45, endln:3:46
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
  |vpiClockingBlock:
  \_clocking_block: (cd1), line:12:2, endln:16:13
    |vpiName:cd1
    |vpiClockingEvent:
    \_event_control: , line:12:15, endln:12:30
      |vpiCondition:
      \_operation: , line:12:17, endln:12:29
        |vpiParent:
        \_event_control: , line:12:15, endln:12:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (phi1), line:12:25, endln:12:29
          |vpiParent:
          \_operation: , line:12:17, endln:12:29
          |vpiName:phi1
          |vpiActual:
          \_logic_net: (work@top.phi1), line:8:9, endln:8:13
    |vpiClockingIODecl:
    \_clocking_io_decl: (data), line:13:9, endln:13:13
      |vpiDirection:1
      |vpiName:data
    |vpiClockingIODecl:
    \_clocking_io_decl: (write), line:14:10, endln:14:15
      |vpiDirection:2
      |vpiName:write
    |vpiClockingIODecl:
    \_clocking_io_decl: (state), line:15:9, endln:15:31
      |vpiDirection:1
      |vpiName:state
      |vpiExpr:
      \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
        |vpiParent:
        \_event_control: , line:12:15, endln:12:30
        |vpiName:top.cpu1.state
        |vpiActual:
        \_ref_obj: (top), line:15:17, endln:15:20
          |vpiParent:
          \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:top
        |vpiActual:
        \_ref_obj: (cpu1), line:15:21, endln:15:25
          |vpiParent:
          \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:cpu1
        |vpiActual:
        \_ref_obj: (state), line:15:26, endln:15:31
          |vpiName:state
  |vpiClockingBlock:
  \_clocking_block: (cd2), line:18:2, endln:21:13
    |vpiName:cd2
    |vpiClockingEvent:
    \_event_control: , line:18:15, endln:18:30
      |vpiCondition:
      \_operation: , line:18:17, endln:18:29
        |vpiParent:
        \_event_control: , line:18:15, endln:18:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (phi2), line:18:25, endln:18:29
          |vpiParent:
          \_operation: , line:18:17, endln:18:29
          |vpiName:phi2
          |vpiActual:
          \_logic_net: (work@top.phi2), line:9:9, endln:9:13
    |vpiClockingIODecl:
    \_clocking_io_decl: (cmd), line:19:24, endln:19:27
      |vpiDirection:2
      |vpiName:cmd
      |vpiInputSkew:
      \_delay_control: , line:19:9, endln:19:11
        |#2
      |vpiOutputSkew:
      \_delay_control: , line:19:19, endln:19:23
        |#4
    |vpiClockingIODecl:
    \_clocking_io_decl: (enable), line:20:9, endln:20:15
      |vpiDirection:1
      |vpiName:enable
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.phi1), line:8:9, endln:8:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi1
    |vpiFullName:work@top.phi1
  |vpiNet:
  \_logic_net: (work@top.data), line:8:28, endln:8:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_logic_typespec: , line:8:21, endln:8:27
      |vpiRange:
      \_range: , line:8:21, endln:8:27
        |vpiLeftRange:
        \_constant: , line:8:22, endln:8:24
          |vpiParent:
          \_range: , line:8:21, endln:8:27
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:25, endln:8:26
          |vpiParent:
          \_range: , line:8:21, endln:8:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@top.data
  |vpiNet:
  \_logic_net: (work@top.write), line:8:47, endln:8:52
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_logic_typespec: , line:8:41, endln:8:46
    |vpiName:write
    |vpiFullName:work@top.write
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.phi2), line:9:9, endln:9:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi2
    |vpiFullName:work@top.phi2
  |vpiNet:
  \_logic_net: (work@top.cmd), line:9:27, endln:9:30
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_logic_typespec: , line:9:21, endln:9:26
      |vpiRange:
      \_range: , line:9:21, endln:9:26
        |vpiLeftRange:
        \_constant: , line:9:22, endln:9:23
          |vpiParent:
          \_range: , line:9:21, endln:9:26
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:24, endln:9:25
          |vpiParent:
          \_range: , line:9:21, endln:9:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiName:cmd
    |vpiFullName:work@top.cmd
  |vpiNet:
  \_logic_net: (work@top.enable), line:9:38, endln:9:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:enable
    |vpiFullName:work@top.enable
  |vpiNet:
  \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_logic_typespec: , line:11:2, endln:11:11
      |vpiRange:
      \_range: , line:11:6, endln:11:11
        |vpiLeftRange:
        \_constant: , line:11:7, endln:11:8
          |vpiParent:
          \_range: , line:11:6, endln:11:11
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:9, endln:11:10
          |vpiParent:
          \_range: , line:11:6, endln:11:11
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiName:cmd_reg
    |vpiFullName:work@top.cmd_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (clock)
    |vpiName:clock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (opcode)
    |vpiName:opcode
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (regA)
    |vpiName:regA
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (phi1), line:8:9, endln:8:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.phi1), line:8:9, endln:8:13
      |vpiParent:
      \_port: (phi1), line:8:9, endln:8:13
      |vpiName:phi1
      |vpiFullName:work@top.phi1
      |vpiActual:
      \_logic_net: (work@top.phi1), line:8:9, endln:8:13
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiPort:
  \_port: (data), line:8:28, endln:8:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.data), line:8:28, endln:8:32
      |vpiParent:
      \_port: (data), line:8:28, endln:8:32
      |vpiName:data
      |vpiFullName:work@top.data
      |vpiActual:
      \_logic_net: (work@top.data), line:8:28, endln:8:32
    |vpiTypedef:
    \_logic_typespec: , line:8:21, endln:8:27
      |vpiRange:
      \_range: , line:8:21, endln:8:27
        |vpiParent:
        \_port: (data), line:8:28, endln:8:32
        |vpiLeftRange:
        \_constant: , line:8:22, endln:8:24
          |vpiParent:
          \_range: , line:8:21, endln:8:27
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:25, endln:8:26
          |vpiParent:
          \_range: , line:8:21, endln:8:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiPort:
  \_port: (write), line:8:47, endln:8:52
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:write
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.write), line:8:47, endln:8:52
      |vpiParent:
      \_port: (write), line:8:47, endln:8:52
      |vpiName:write
      |vpiFullName:work@top.write
      |vpiActual:
      \_logic_net: (work@top.write), line:8:47, endln:8:52
    |vpiTypedef:
    \_logic_typespec: , line:8:41, endln:8:46
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiPort:
  \_port: (phi2), line:9:9, endln:9:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:phi2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.phi2), line:9:9, endln:9:13
      |vpiParent:
      \_port: (phi2), line:9:9, endln:9:13
      |vpiName:phi2
      |vpiFullName:work@top.phi2
      |vpiActual:
      \_logic_net: (work@top.phi2), line:9:9, endln:9:13
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiPort:
  \_port: (cmd), line:9:27, endln:9:30
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:cmd
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@top.cmd), line:9:27, endln:9:30
      |vpiParent:
      \_port: (cmd), line:9:27, endln:9:30
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30
    |vpiTypedef:
    \_logic_typespec: , line:9:21, endln:9:26
      |vpiRange:
      \_range: , line:9:21, endln:9:26
        |vpiParent:
        \_port: (cmd), line:9:27, endln:9:30
        |vpiLeftRange:
        \_constant: , line:9:22, endln:9:23
          |vpiParent:
          \_range: , line:9:21, endln:9:26
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:24, endln:9:25
          |vpiParent:
          \_range: , line:9:21, endln:9:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiPort:
  \_port: (enable), line:9:38, endln:9:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.enable), line:9:38, endln:9:44
      |vpiParent:
      \_port: (enable), line:9:38, endln:9:44
      |vpiName:enable
      |vpiFullName:work@top.enable
      |vpiActual:
      \_logic_net: (work@top.enable), line:9:38, endln:9:44
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
  |vpiProcess:
  \_initial: , line:22:2, endln:23:5
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiStmt:
    \_begin: (work@top), line:22:10, endln:23:5
      |vpiParent:
      \_initial: , line:22:2, endln:23:5
      |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:25:9, endln:25:35
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_operation: , line:25:15, endln:25:35
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:35
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.enable), line:25:15, endln:25:21
        |vpiParent:
        \_operation: , line:25:15, endln:25:35
        |vpiName:enable
        |vpiFullName:work@top.enable
        |vpiActual:
        \_logic_net: (work@top.enable), line:9:38, endln:9:44
      |vpiOperand:
      \_ref_obj: (work@top.cmd_reg), line:25:24, endln:25:31
        |vpiParent:
        \_operation: , line:25:15, endln:25:35
        |vpiName:cmd_reg
        |vpiFullName:work@top.cmd_reg
        |vpiActual:
        \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19
      |vpiOperand:
      \_constant: , line:25:33, endln:25:35
    |vpiLhs:
    \_ref_obj: (work@top.cmd), line:25:9, endln:25:12
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:35
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30
  |vpiClockingBlock:
  \_clocking_block: (work@top.mem), line:2:2, endln:4:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:mem
    |vpiFullName:work@top.mem
    |vpiClockingEvent:
    \_event_control: , line:2:15, endln:2:23
      |vpiParent:
      \_clocking_block: (work@top.mem), line:2:2, endln:4:13
      |vpiCondition:
      \_ref_obj: (work@top.mem.clock), line:2:17, endln:2:22
        |vpiParent:
        \_event_control: , line:2:15, endln:2:23
        |vpiName:clock
        |vpiFullName:work@top.mem.clock
        |vpiActual:
        \_logic_net: (clock)
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (instruction), line:3:8, endln:3:49
      |vpiParent:
      \_clocking_block: (work@top.mem), line:2:2, endln:4:13
      |vpiDirection:1
      |vpiName:instruction
      |vpiExpr:
      \_operation: , line:3:22, endln:3:49
        |vpiParent:
        \_clocking_io_decl: (instruction), line:3:8, endln:3:49
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@top.mem.instruction.opcode), line:3:24, endln:3:30
          |vpiParent:
          \_operation: , line:3:22, endln:3:49
          |vpiName:opcode
          |vpiFullName:work@top.mem.instruction.opcode
          |vpiActual:
          \_logic_net: (opcode)
        |vpiOperand:
        \_ref_obj: (work@top.mem.instruction.regA), line:3:32, endln:3:36
          |vpiParent:
          \_operation: , line:3:22, endln:3:49
          |vpiName:regA
          |vpiFullName:work@top.mem.instruction.regA
          |vpiActual:
          \_logic_net: (regA)
        |vpiOperand:
        \_part_select: , line:3:38, endln:3:47
          |vpiParent:
          \_ref_obj: regB (work@top.mem.instruction.regB), line:3:38, endln:3:42
            |vpiParent:
            \_operation: , line:3:22, endln:3:49
            |vpiName:regB
            |vpiFullName:work@top.mem.instruction.regB
            |vpiDefName:regB
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:3:43, endln:3:44
          |vpiRightRange:
          \_constant: , line:3:45, endln:3:46
  |vpiClockingBlock:
  \_clocking_block: (work@top.cd1), line:12:2, endln:16:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:cd1
    |vpiFullName:work@top.cd1
    |vpiClockingEvent:
    \_event_control: , line:12:15, endln:12:30
      |vpiParent:
      \_clocking_block: (work@top.cd1), line:12:2, endln:16:13
      |vpiCondition:
      \_operation: , line:12:17, endln:12:29
        |vpiParent:
        \_event_control: , line:12:15, endln:12:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cd1.phi1), line:12:25, endln:12:29
          |vpiParent:
          \_operation: , line:12:17, endln:12:29
          |vpiName:phi1
          |vpiFullName:work@top.cd1.phi1
          |vpiActual:
          \_logic_net: (work@top.phi1), line:8:9, endln:8:13
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (data), line:13:9, endln:13:13
      |vpiParent:
      \_clocking_block: (work@top.cd1), line:12:2, endln:16:13
      |vpiDirection:1
      |vpiName:data
    |vpiClockingIODecl:
    \_clocking_io_decl: (write), line:14:10, endln:14:15
      |vpiParent:
      \_clocking_block: (work@top.cd1), line:12:2, endln:16:13
      |vpiDirection:2
      |vpiName:write
    |vpiClockingIODecl:
    \_clocking_io_decl: (state), line:15:9, endln:15:31
      |vpiParent:
      \_clocking_block: (work@top.cd1), line:12:2, endln:16:13
      |vpiDirection:1
      |vpiName:state
      |vpiExpr:
      \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
        |vpiParent:
        \_clocking_io_decl: (state), line:15:9, endln:15:31
        |vpiName:top.cpu1.state
        |vpiActual:
        \_ref_obj: (top), line:15:17, endln:15:20
          |vpiParent:
          \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:top
        |vpiActual:
        \_ref_obj: (cpu1), line:15:21, endln:15:25
          |vpiParent:
          \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:cpu1
        |vpiActual:
        \_ref_obj: (state), line:15:26, endln:15:31
          |vpiParent:
          \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:state
  |vpiClockingBlock:
  \_clocking_block: (work@top.cd2), line:18:2, endln:21:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiName:cd2
    |vpiFullName:work@top.cd2
    |vpiClockingEvent:
    \_event_control: , line:18:15, endln:18:30
      |vpiParent:
      \_clocking_block: (work@top.cd2), line:18:2, endln:21:13
      |vpiCondition:
      \_operation: , line:18:17, endln:18:29
        |vpiParent:
        \_event_control: , line:18:15, endln:18:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cd2.phi2), line:18:25, endln:18:29
          |vpiParent:
          \_operation: , line:18:17, endln:18:29
          |vpiName:phi2
          |vpiFullName:work@top.cd2.phi2
          |vpiActual:
          \_logic_net: (work@top.phi2), line:9:9, endln:9:13
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:27:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (cmd), line:19:24, endln:19:27
      |vpiParent:
      \_clocking_block: (work@top.cd2), line:18:2, endln:21:13
      |vpiDirection:2
      |vpiName:cmd
      |vpiInputSkew:
      \_delay_control: , line:19:9, endln:19:11
        |vpiParent:
        \_clocking_io_decl: (cmd), line:19:24, endln:19:27
        |#2
      |vpiOutputSkew:
      \_delay_control: , line:19:19, endln:19:23
        |vpiParent:
        \_clocking_io_decl: (cmd), line:19:24, endln:19:27
        |#4
    |vpiClockingIODecl:
    \_clocking_io_decl: (enable), line:20:9, endln:20:15
      |vpiParent:
      \_clocking_block: (work@top.cd2), line:18:2, endln:21:13
      |vpiDirection:1
      |vpiName:enable
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/ClockingSntx/dut.sv | ${SURELOG_DIR}/build/regression/ClockingSntx/roundtrip/dut_000.sv | 10 | 27 | 

