

================================================================
== Vitis HLS Report for 'inner_layer_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 18 19:54:07 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WEIGHTS_LOOP  |        0|      511|         4|          2|          1|  0 ~ 255|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 7 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 8 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_state_index_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %neuron_state_index"   --->   Operation 9 'read' 'neuron_state_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln71_1"   --->   Operation 10 'read' 'sext_ln71_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%neuron_index_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %neuron_index_1"   --->   Operation 11 'read' 'neuron_index_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln71"   --->   Operation 12 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln71_1_cast = sext i8 %sext_ln71_1_read"   --->   Operation 13 'sext' 'sext_ln71_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%neuron_index_1_cast = zext i6 %neuron_index_1_read"   --->   Operation 14 'zext' 'neuron_index_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i8 %sext_ln71_read"   --->   Operation 15 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln71_cast, i64 %weight_index"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weight_index_1 = load i64 %weight_index" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 18 'load' 'weight_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_1_cast"   --->   Operation 19 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%icmp_ln71 = icmp_slt  i64 %weight_index_1, i64 %sext_ln71_1_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 21 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.end.loopexit.exitStub, void %for.body12.split" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 22 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %weight_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 23 'trunc' 'trunc_ln73' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73 = add i6 %trunc_ln73, i6 %neuron_state_index_read" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 24 'add' 'add_ln73' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%sub_ln73 = sub i6 %add_ln73, i6 %trunc_ln_read" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 25 'sub' 'sub_ln73' <Predicate = (icmp_ln71)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %sub_ln73" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 26 'zext' 'zext_ln73' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln73" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 27 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%neuron_state = load i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 28 'load' 'neuron_state' <Predicate = (icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 30 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%neuron_state = load i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:73]   --->   Operation 31 'load' 'neuron_state' <Predicate = (icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %neuron_state, void %for.inc, void %if.then" [B_RNI_HLS/apc/src/RNI_2.cpp:74]   --->   Operation 32 'br' 'br_ln74' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:76]   --->   Operation 33 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln71 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:76]   --->   Operation 34 'load' 'WEIGHTS_load' <Predicate = (icmp_ln71 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 35 [1/1] (3.52ns)   --->   "%add_ln71 = add i64 %weight_index_1, i64 1" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 35 'add' 'add_ln71' <Predicate = (icmp_ln71)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln71 = store i64 %add_ln71, i64 %weight_index" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 36 'store' 'store_ln71' <Predicate = (icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body12" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 37 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 38 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:76]   --->   Operation 38 'load' 'NEURONS_MEMBRANE_load' <Predicate = (neuron_state)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:76]   --->   Operation 39 'load' 'WEIGHTS_load' <Predicate = (neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 6.55>
ST_5 : Operation 40 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:76]   --->   Operation 40 'load' 'NEURONS_MEMBRANE_load' <Predicate = (neuron_state)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 41 [1/1] (1.91ns)   --->   "%temp = add i8 %WEIGHTS_load, i8 %NEURONS_MEMBRANE_load" [B_RNI_HLS/apc/src/RNI_2.cpp:76]   --->   Operation 41 'add' 'temp' <Predicate = (neuron_state)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln77 = store i8 %temp, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:77]   --->   Operation 42 'store' 'store_ln77' <Predicate = (neuron_state)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc" [B_RNI_HLS/apc/src/RNI_2.cpp:78]   --->   Operation 43 'br' 'br_ln78' <Predicate = (neuron_state)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('weight_index') [9]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'sext_ln71_cast' on local variable 'weight_index' [18]  (1.588 ns)

 <State 2>: 5.814ns
The critical path consists of the following:
	'load' operation ('weight_index', B_RNI_HLS/apc/src/RNI_2.cpp:73) on local variable 'weight_index' [21]  (0.000 ns)
	'add' operation ('add_ln73', B_RNI_HLS/apc/src/RNI_2.cpp:73) [30]  (0.000 ns)
	'sub' operation ('sub_ln73', B_RNI_HLS/apc/src/RNI_2.cpp:73) [31]  (3.492 ns)
	'getelementptr' operation ('NEURONS_STATE_addr', B_RNI_HLS/apc/src/RNI_2.cpp:73) [33]  (0.000 ns)
	'load' operation ('neuron_state', B_RNI_HLS/apc/src/RNI_2.cpp:73) on array 'NEURONS_STATE' [34]  (2.322 ns)

 <State 3>: 5.108ns
The critical path consists of the following:
	'add' operation ('add_ln71', B_RNI_HLS/apc/src/RNI_2.cpp:71) [44]  (3.520 ns)
	'store' operation ('store_ln71', B_RNI_HLS/apc/src/RNI_2.cpp:71) of variable 'add_ln71', B_RNI_HLS/apc/src/RNI_2.cpp:71 on local variable 'weight_index' [45]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_load', B_RNI_HLS/apc/src/RNI_2.cpp:76) on array 'WEIGHTS' [39]  (3.254 ns)

 <State 5>: 6.559ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:76) on array 'NEURONS_MEMBRANE' [37]  (2.322 ns)
	'add' operation ('temp', B_RNI_HLS/apc/src/RNI_2.cpp:76) [40]  (1.915 ns)
	'store' operation ('store_ln77', B_RNI_HLS/apc/src/RNI_2.cpp:77) of variable 'temp', B_RNI_HLS/apc/src/RNI_2.cpp:76 on array 'NEURONS_MEMBRANE' [41]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
