{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@97:116@HdlStmProcess", "assign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_RESET: status_state <= STATUS_STATE_RESET;\n  STATE_WAIT_FOR_PHY: status_state <= STATUS_STATE_WAIT_FOR_PHY;\n  STATE_CGS: status_state <= STATUS_STATE_CGS;\n  STATE_DEGLITCH: status_state <= STATUS_STATE_CGS;\n  STATE_SYNCHRONIZED: status_state <= STATUS_STATE_SYNCHRONIZED;\n  default: status_state <= STATUS_STATE_RESET;\n  endcase\nend\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_RESET: begin\n    cgs_rst <= {NUM_LANES{1'b1}};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[102, "always @(posedge clk) begin\n"], [103, "  case (state)\n"], [104, "  STATE_RESET: status_state <= STATUS_STATE_RESET;\n"], [105, "  STATE_WAIT_FOR_PHY: status_state <= STATUS_STATE_WAIT_FOR_PHY;\n"], [106, "  STATE_CGS: status_state <= STATUS_STATE_CGS;\n"], [107, "  STATE_DEGLITCH: status_state <= STATUS_STATE_CGS;\n"], [108, "  STATE_SYNCHRONIZED: status_state <= STATUS_STATE_SYNCHRONIZED;\n"], [109, "  default: status_state <= STATUS_STATE_RESET;\n"], [110, "  endcase\n"], [111, "end\n"]], "Add": [[111, "assign status_state = state;\n"]]}}