// Generated for: spectre
// Generated on: May 11 03:54:16 2016
// Design library name: cse463_project
// Design cell name: mux_extracted_test
// Design view name: schematic
simulator lang=spectre
global 0 vdd!
include "/project/linuxlab/cadence/CDK/ncsu/models/spectre/nom/ami06N.m"
include "/project/linuxlab/cadence/CDK/ncsu/models/spectre/nom/ami06P.m"

// Library name: cse463_project
// Cell name: 3_1_mux_alt
// View name: extracted
subckt cse463_project_3_1_mux_alt_extracted Hold Load Out S0 S0B S1 S1B
    \+21 (0 S1) capacitor c=7.8678e-16 m=1
    \+20 (0 S0) capacitor c=4.5198e-16 m=1
    \+19 (S1B 0) capacitor c=2.1762e-16 m=1
    \+18 (S0B 0) capacitor c=3.8502e-16 m=1
    \+17 (Load 0) capacitor c=2.1072e-16 m=1
    \+16 (Out 0) capacitor c=3.81948e-15 m=1
    \+15 (Hold 0) capacitor c=2.1072e-16 m=1
    \+14 (0 S1) capacitor c=1.48944e-15 m=1
    \+13 (0 S0) capacitor c=1.10175e-15 m=1
    \+12 (Load S1) capacitor c=3.1776e-16 m=1
    \+11 (S1B S1) capacitor c=9.168e-16 m=1
    \+10 (S1B 0) capacitor c=9.3321e-16 m=1
    \+9 (S0B S0) capacitor c=4.4232e-16 m=1
    \+8 (S0B 0) capacitor c=1.38558e-15 m=1
    \+7 (S0B Out) capacitor c=9.5022e-16 m=1
    \+6 (Hold S1) capacitor c=3.1776e-16 m=1
    \+5 (Out S0 9 0) ami06N w=9e-07 l=6e-07 as=9.9e-13 ad=1.71e-12 \
        ps=2.1e-06 pd=4.5e-06 m=1 region=sat
    \+4 (Out S0B 10 0) ami06N w=9e-07 l=6e-07 as=9.9e-13 ad=1.71e-12 \
        ps=2.1e-06 pd=4.5e-06 m=1 region=sat
    \+3 (Out S0 11 0) ami06N w=9e-07 l=6e-07 as=9.9e-13 ad=1.71e-12 \
        ps=2.1e-06 pd=4.5e-06 m=1 region=sat
    \+2 (9 S1 Hold 0) ami06N w=9e-07 l=6e-07 as=1.71e-12 ad=9.9e-13 \
        ps=4.5e-06 pd=2.1e-06 m=1 region=sat
    \+1 (10 S1 Load 0) ami06N w=9e-07 l=6e-07 as=1.71e-12 ad=9.9e-13 \
        ps=4.5e-06 pd=2.1e-06 m=1 region=sat
    \+0 (11 S1B 0 0) ami06N w=9e-07 l=6e-07 as=1.71e-12 ad=9.9e-13 \
        ps=4.5e-06 pd=2.1e-06 m=1 region=sat
ends cse463_project_3_1_mux_alt_extracted
// End of subcircuit definition.

// Library name: cse463_project
// Cell name: mux_extracted_test
// View name: schematic
I0 (net2 net3 net2 net7 net8 net5 net6) \
        cse463_project_3_1_mux_alt_extracted
V4 (net6 0) vsource type=dc dc=0
V3 (net8 0) vsource type=dc dc=5
V2 (net7 0) vsource type=dc dc=0
V1 (net5 0) vsource type=dc dc=5
V0 (vdd! 0) vsource type=dc dc=5
C0 (net2 0) capacitor c=100f m=1
V5 (net3 0) vsource type=pulse val0=0 val1=5 period=200n width=100n
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 maxwarns=5 \
    digits=5 cols=80 pivrel=1e-3 sensfile="../psf/sens.output" \
    checklimitdest=psf 
tran tran stop=800n write="spectre.ic" writefinal="spectre.fc" \
    annotate=status maxiters=5 
finalTimeOP info what=oppoint where=rawfile
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
designParamVals info what=parameters where=rawfile
primitives info what=primitives where=rawfile
subckts info what=subckts where=rawfile
saveOptions options save=allpub
