<stg><name>pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2</name>


<trans_list>

<trans id="391" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %inc_i11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc_i11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 8192, void @empty_107, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %boxes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %boxes

]]></Node>
<StgValue><ssdm name="boxes_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %inc_i11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten113

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln118 = store i7 0, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln119 = store i7 0, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body4.i:0 %indvar_flatten113_load = load i13 %indvar_flatten113

]]></Node>
<StgValue><ssdm name="indvar_flatten113_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body4.i:3 %icmp_ln118 = icmp_eq  i13 %indvar_flatten113_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body4.i:4 %add_ln118_1 = add i13 %indvar_flatten113_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i:5 %br_ln118 = br i1 %icmp_ln118, void %for.cond.cleanup3.i, void %_Z14detection_headPA64_A64_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEP6BBox3DRi.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.cond.cleanup3.i:0 %y_load = load i7 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.cond.cleanup3.i:1 %x_load = load i7 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup3.i:2 %add_ln118 = add i7 %x_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup3.i:5 %icmp_ln119 = icmp_eq  i7 %y_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.cond.cleanup3.i:6 %select_ln118 = select i1 %icmp_ln119, i7 0, i7 %y_load

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.cond.cleanup3.i:7 %select_ln118_1 = select i1 %icmp_ln119, i7 %add_ln118, i7 %x_load

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="7">
<![CDATA[
for.cond.cleanup3.i:8 %trunc_ln121 = trunc i7 %select_ln118_1

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.cond.cleanup3.i:9 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln121, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
for.cond.cleanup3.i:10 %zext_ln124_1 = zext i6 %trunc_ln121

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
for.cond.cleanup3.i:11 %conv_i = sitodp i32 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="7">
<![CDATA[
for.cond.cleanup3.i:16 %zext_ln121 = zext i7 %select_ln118

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup3.i:17 %add_ln121 = add i12 %tmp_s, i12 %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
for.cond.cleanup3.i:18 %zext_ln121_1 = zext i12 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup3.i:19 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup3.i:20 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup3.i:21 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup3.i:22 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup3.i:23 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="12">
<![CDATA[
for.cond.cleanup3.i:25 %score = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i:0 %add_ln119 = add i7 %select_ln118, i7 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i:1 %store_ln118 = store i13 %add_ln118_1, i13 %indvar_flatten113

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i:2 %store_ln118 = store i7 %select_ln118_1, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i:3 %store_ln119 = store i7 %add_ln119, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:4 %br_ln119 = br void %for.body4.i

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="68" st_id="2" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
for.cond.cleanup3.i:11 %conv_i = sitodp i32 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="12">
<![CDATA[
for.cond.cleanup3.i:25 %score = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="15">
<![CDATA[
for.cond.cleanup3.i:26 %zext_ln123 = zext i15 %score

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
for.cond.cleanup3.i:27 %tmp_10 = ctlz i16 @llvm.ctlz.i16, i16 %zext_ln123, i1 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="16">
<![CDATA[
for.cond.cleanup3.i:28 %trunc_ln123 = trunc i16 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="16">
<![CDATA[
for.cond.cleanup3.i:29 %trunc_ln123_1 = trunc i16 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln123_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="15">
<![CDATA[
for.cond.cleanup3.i:30 %zext_ln123_1 = zext i15 %score

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup3.i:31 %add_ln123 = add i6 %trunc_ln123, i6 38

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
for.cond.cleanup3.i:32 %zext_ln123_2 = zext i6 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:33 %shl_ln123 = shl i64 %zext_ln123_1, i64 %zext_ln123_2

]]></Node>
<StgValue><ssdm name="shl_ln123"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup3.i:34 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln123, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="63">
<![CDATA[
for.cond.cleanup3.i:35 %zext_ln123_4 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln123_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.cond.cleanup3.i:36 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln123, i32 54

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.cond.cleanup3.i:37 %select_ln123 = select i1 %tmp, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup3.i:38 %sub_ln123 = sub i4 8, i4 %trunc_ln123_1

]]></Node>
<StgValue><ssdm name="sub_ln123"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="4">
<![CDATA[
for.cond.cleanup3.i:39 %sext_ln123 = sext i4 %sub_ln123

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup3.i:40 %add_ln123_1 = add i11 %sext_ln123, i11 %select_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup3.i:41 %zext_ln123_3 = zext i11 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.cond.cleanup3.i:42 %LD_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln123_4, i12 %zext_ln123_3, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4.i:1 %inc_i11_load = load i32 %inc_i11

]]></Node>
<StgValue><ssdm name="inc_i11_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
for.body4.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
for.cond.cleanup3.i:11 %conv_i = sitodp i32 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
for.cond.cleanup3.i:43 %bitcast_ln758 = bitcast i64 %LD_2

]]></Node>
<StgValue><ssdm name="bitcast_ln758"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:44 %tmp_12 = fcmp_ogt  i64 %bitcast_ln758, i64 0.7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="92" st_id="4" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
for.cond.cleanup3.i:11 %conv_i = sitodp i32 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:44 %tmp_12 = fcmp_ogt  i64 %bitcast_ln758, i64 0.7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.cond.cleanup3.i:45 %not_icmp_ln123 = icmp_ne  i15 %score, i15 0

]]></Node>
<StgValue><ssdm name="not_icmp_ln123"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup3.i:46 %tmp_25 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %inc_i11_load, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.cond.cleanup3.i:47 %icmp_ln123 = icmp_slt  i27 %tmp_25, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond.cleanup3.i:48 %phi_ln123 = and i1 %tmp_12, i1 %not_icmp_ln123

]]></Node>
<StgValue><ssdm name="phi_ln123"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond.cleanup3.i:49 %and_ln123 = and i1 %phi_ln123, i1 %icmp_ln123

]]></Node>
<StgValue><ssdm name="and_ln123"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.cleanup3.i:50 %br_ln123 = br i1 %and_ln123, void %if.end.i, void %if.then.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
if.then.i_ifconv:34 %shl_ln124_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %inc_i11_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln124_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="36">
<![CDATA[
if.then.i_ifconv:35 %sext_ln124_1 = sext i36 %shl_ln124_1

]]></Node>
<StgValue><ssdm name="sext_ln124_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:36 %add_ln124_1 = add i64 %sext_ln124_1, i64 %boxes_read

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:38 %trunc_ln124_7 = trunc i64 %add_ln124_1

]]></Node>
<StgValue><ssdm name="trunc_ln124_7"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:39 %zext_ln124_4 = zext i4 %trunc_ln124_7

]]></Node>
<StgValue><ssdm name="zext_ln124_4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:40 %shl_ln124_2 = shl i16 3, i16 %zext_ln124_4

]]></Node>
<StgValue><ssdm name="shl_ln124_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:44 %trunc_ln124_6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln124_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln124_6"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:50 %trunc_ln125 = trunc i7 %select_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
if.then.i_ifconv:51 %zext_ln125_1 = zext i6 %trunc_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
if.then.i_ifconv:52 %conv13_i = sitodp i32 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="conv13_i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:193 %add_ln135 = add i32 %inc_i11_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:194 %store_ln135 = store i32 %add_ln135, i32 %inc_i11

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="112" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:12 %pf = dmul i64 %conv_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
if.then.i_ifconv:52 %conv13_i = sitodp i32 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="conv13_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="114" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:12 %pf = dmul i64 %conv_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
if.then.i_ifconv:52 %conv13_i = sitodp i32 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="conv13_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="116" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:12 %pf = dmul i64 %conv_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
if.then.i_ifconv:52 %conv13_i = sitodp i32 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="conv13_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="118" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:12 %pf = dmul i64 %conv_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:53 %pf_4 = dmul i64 %conv13_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="120" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.cleanup3.i:12 %pf = dmul i64 %conv_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:53 %pf_4 = dmul i64 %conv13_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond.cleanup3.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_118_1_VITIS_LOOP_119_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond.cleanup3.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
for.cond.cleanup3.i:13 %bitcast_ln726_1 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln726_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="64">
<![CDATA[
for.cond.cleanup3.i:14 %trunc_ln124 = trunc i64 %bitcast_ln726_1

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.cond.cleanup3.i:15 %icmp_ln124 = icmp_eq  i63 %trunc_ln124, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.cond.cleanup3.i:24 %specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_108

]]></Node>
<StgValue><ssdm name="specpipeline_ln120"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:0 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln726_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:1 %tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln726_1, i32 52

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="11">
<![CDATA[
if.then.i_ifconv:2 %zext_ln124 = zext i11 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="52" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:3 %trunc_ln124_1 = trunc i64 %bitcast_ln726_1

]]></Node>
<StgValue><ssdm name="trunc_ln124_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
if.then.i_ifconv:4 %zext_ln124_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln124_5_cast"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="53">
<![CDATA[
if.then.i_ifconv:5 %zext_ln124_5 = zext i53 %zext_ln124_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln124_5"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then.i_ifconv:6 %sub_ln124 = sub i54 0, i54 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="sub_ln124"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
if.then.i_ifconv:7 %select_ln124 = select i1 %tmp_26, i54 %sub_ln124, i54 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i_ifconv:8 %sub_ln124_1 = sub i12 1075, i12 %zext_ln124

]]></Node>
<StgValue><ssdm name="sub_ln124_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:9 %trunc_ln124_2 = trunc i12 %sub_ln124_1

]]></Node>
<StgValue><ssdm name="trunc_ln124_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i_ifconv:10 %icmp_ln124_1 = icmp_sgt  i12 %sub_ln124_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln124_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i_ifconv:11 %add_ln124 = add i11 %trunc_ln124_2, i11 2040

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i_ifconv:12 %sub_ln124_2 = sub i11 8, i11 %trunc_ln124_2

]]></Node>
<StgValue><ssdm name="sub_ln124_2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
if.then.i_ifconv:13 %select_ln124_1 = select i1 %icmp_ln124_1, i11 %add_ln124, i11 %sub_ln124_2

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i_ifconv:14 %icmp_ln124_2 = icmp_eq  i12 %sub_ln124_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln124_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="54">
<![CDATA[
if.then.i_ifconv:15 %trunc_ln124_3 = trunc i54 %select_ln124

]]></Node>
<StgValue><ssdm name="trunc_ln124_3"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i_ifconv:16 %icmp_ln124_3 = icmp_ult  i11 %select_ln124_1, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln124_3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i_ifconv:17 %select_ln124_4 = select i1 %tmp_26, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln124_4"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="54" op_0_bw="11">
<![CDATA[
if.then.i_ifconv:18 %zext_ln124_2 = zext i11 %select_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then.i_ifconv:19 %ashr_ln124 = ashr i54 %select_ln124, i54 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="ashr_ln124"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="54">
<![CDATA[
if.then.i_ifconv:20 %trunc_ln124_4 = trunc i54 %ashr_ln124

]]></Node>
<StgValue><ssdm name="trunc_ln124_4"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i_ifconv:21 %select_ln124_2 = select i1 %icmp_ln124_3, i16 %trunc_ln124_4, i16 %select_ln124_4

]]></Node>
<StgValue><ssdm name="select_ln124_2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:22 %tmp_27 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %select_ln124_1, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then.i_ifconv:23 %icmp_ln124_4 = icmp_eq  i7 %tmp_27, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln124_4"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="11">
<![CDATA[
if.then.i_ifconv:24 %select_ln124_1cast = zext i11 %select_ln124_1

]]></Node>
<StgValue><ssdm name="select_ln124_1cast"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:25 %shl_ln124 = shl i16 %trunc_ln124_3, i16 %select_ln124_1cast

]]></Node>
<StgValue><ssdm name="shl_ln124"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i_ifconv:26 %select_ln124_3 = select i1 %icmp_ln124_4, i16 %shl_ln124, i16 0

]]></Node>
<StgValue><ssdm name="select_ln124_3"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:27 %xor_ln124 = xor i1 %icmp_ln124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:28 %and_ln124 = and i1 %icmp_ln124_2, i1 %xor_ln124

]]></Node>
<StgValue><ssdm name="and_ln124"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:29 %or_ln124 = or i1 %icmp_ln124, i1 %icmp_ln124_2

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:30 %xor_ln124_1 = xor i1 %or_ln124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:31 %and_ln124_1 = and i1 %icmp_ln124_1, i1 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="and_ln124_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.then.i_ifconv:32 %sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln124, i1 %and_ln124, i1 %and_ln124_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="16" op_10_bw="3">
<![CDATA[
if.then.i_ifconv:33 %storemerge4_i1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 %trunc_ln124_3, i3 1, i16 %select_ln124_2, i3 0, i16 %select_ln124_3, i16 0, i3 %sel_tmp

]]></Node>
<StgValue><ssdm name="storemerge4_i1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:53 %pf_4 = dmul i64 %conv13_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="128" op_0_bw="16">
<![CDATA[
if.then.i_ifconv:37 %zext_ln124_3 = zext i16 %storemerge4_i1

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:41 %shl_ln124_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln124_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln124_3"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:42 %zext_ln124_7 = zext i7 %shl_ln124_3

]]></Node>
<StgValue><ssdm name="zext_ln124_7"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:43 %shl_ln124_4 = shl i128 %zext_ln124_3, i128 %zext_ln124_7

]]></Node>
<StgValue><ssdm name="shl_ln124_4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:45 %sext_ln124_2 = sext i60 %trunc_ln124_6

]]></Node>
<StgValue><ssdm name="sext_ln124_2"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:46 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln124_2

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:47 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:53 %pf_4 = dmul i64 %conv13_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="171" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
if.then.i_ifconv:48 %write_ln124 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr, i128 %shl_ln124_4, i16 %shl_ln124_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:53 %pf_4 = dmul i64 %conv13_i, i64 0.25

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:91 %add_ln125_1 = add i64 %add_ln124_1, i64 2

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:93 %trunc_ln125_8 = trunc i64 %add_ln125_1

]]></Node>
<StgValue><ssdm name="trunc_ln125_8"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:94 %zext_ln125_4 = zext i4 %trunc_ln125_8

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:95 %shl_ln125_1 = shl i16 3, i16 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="shl_ln125_1"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:99 %trunc_ln125_6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln125_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln125_6"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:105 %add_ln126 = add i64 %add_ln124_1, i64 4

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:106 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:108 %trunc_ln126 = trunc i64 %add_ln126

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:109 %zext_ln126_1 = zext i4 %trunc_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:110 %shl_ln126 = shl i16 3, i16 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="shl_ln126"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:114 %trunc_ln126_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln126, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:121 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:136 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:151 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="187" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:49 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:54 %bitcast_ln726_3 = bitcast i64 %pf_4

]]></Node>
<StgValue><ssdm name="bitcast_ln726_3"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:55 %trunc_ln125_1 = trunc i64 %bitcast_ln726_3

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:56 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln726_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:57 %tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln726_3, i32 52

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="11">
<![CDATA[
if.then.i_ifconv:58 %zext_ln125 = zext i11 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="52" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:59 %trunc_ln125_2 = trunc i64 %bitcast_ln726_3

]]></Node>
<StgValue><ssdm name="trunc_ln125_2"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
if.then.i_ifconv:60 %zext_ln125_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_5_cast"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="54" op_0_bw="53">
<![CDATA[
if.then.i_ifconv:61 %zext_ln125_5 = zext i53 %zext_ln125_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then.i_ifconv:62 %sub_ln125 = sub i54 0, i54 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
if.then.i_ifconv:63 %select_ln125 = select i1 %tmp_28, i54 %sub_ln125, i54 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then.i_ifconv:64 %icmp_ln125 = icmp_eq  i63 %trunc_ln125_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i_ifconv:65 %sub_ln125_1 = sub i12 1075, i12 %zext_ln125

]]></Node>
<StgValue><ssdm name="sub_ln125_1"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:66 %trunc_ln125_3 = trunc i12 %sub_ln125_1

]]></Node>
<StgValue><ssdm name="trunc_ln125_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i_ifconv:67 %icmp_ln125_1 = icmp_sgt  i12 %sub_ln125_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i_ifconv:68 %add_ln125 = add i11 %trunc_ln125_3, i11 2040

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i_ifconv:69 %sub_ln125_2 = sub i11 8, i11 %trunc_ln125_3

]]></Node>
<StgValue><ssdm name="sub_ln125_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
if.then.i_ifconv:70 %select_ln125_1 = select i1 %icmp_ln125_1, i11 %add_ln125, i11 %sub_ln125_2

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i_ifconv:71 %icmp_ln125_2 = icmp_eq  i12 %sub_ln125_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln125_2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="54">
<![CDATA[
if.then.i_ifconv:72 %trunc_ln125_4 = trunc i54 %select_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125_4"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i_ifconv:73 %icmp_ln125_3 = icmp_ult  i11 %select_ln125_1, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln125_3"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i_ifconv:74 %select_ln125_4 = select i1 %tmp_28, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln125_4"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="54" op_0_bw="11">
<![CDATA[
if.then.i_ifconv:75 %zext_ln125_2 = zext i11 %select_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then.i_ifconv:76 %ashr_ln125 = ashr i54 %select_ln125, i54 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="ashr_ln125"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="54">
<![CDATA[
if.then.i_ifconv:77 %trunc_ln125_5 = trunc i54 %ashr_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125_5"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i_ifconv:78 %select_ln125_2 = select i1 %icmp_ln125_3, i16 %trunc_ln125_5, i16 %select_ln125_4

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:79 %tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %select_ln125_1, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then.i_ifconv:80 %icmp_ln125_4 = icmp_eq  i7 %tmp_29, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln125_4"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="11">
<![CDATA[
if.then.i_ifconv:81 %select_ln125_1cast = zext i11 %select_ln125_1

]]></Node>
<StgValue><ssdm name="select_ln125_1cast"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:82 %shl_ln125 = shl i16 %trunc_ln125_4, i16 %select_ln125_1cast

]]></Node>
<StgValue><ssdm name="shl_ln125"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i_ifconv:83 %select_ln125_3 = select i1 %icmp_ln125_4, i16 %shl_ln125, i16 0

]]></Node>
<StgValue><ssdm name="select_ln125_3"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:84 %xor_ln125 = xor i1 %icmp_ln125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:85 %and_ln125 = and i1 %icmp_ln125_2, i1 %xor_ln125

]]></Node>
<StgValue><ssdm name="and_ln125"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:86 %or_ln125 = or i1 %icmp_ln125, i1 %icmp_ln125_2

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:87 %xor_ln125_1 = xor i1 %or_ln125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln125_1"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:88 %and_ln125_1 = and i1 %icmp_ln125_1, i1 %xor_ln125_1

]]></Node>
<StgValue><ssdm name="and_ln125_1"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.then.i_ifconv:89 %sel_tmp1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln125, i1 %and_ln125, i1 %and_ln125_1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="16" op_10_bw="3">
<![CDATA[
if.then.i_ifconv:90 %storemerge4_i2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 %trunc_ln125_4, i3 1, i16 %select_ln125_2, i3 0, i16 %select_ln125_3, i16 0, i3 %sel_tmp1

]]></Node>
<StgValue><ssdm name="storemerge4_i2"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="16">
<![CDATA[
if.then.i_ifconv:92 %zext_ln125_3 = zext i16 %storemerge4_i2

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:96 %shl_ln125_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln125_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln125_2"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:97 %zext_ln125_7 = zext i7 %shl_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_7"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:98 %shl_ln125_3 = shl i128 %zext_ln125_3, i128 %zext_ln125_7

]]></Node>
<StgValue><ssdm name="shl_ln125_3"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:100 %sext_ln125_1 = sext i60 %trunc_ln125_6

]]></Node>
<StgValue><ssdm name="sext_ln125_1"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:101 %gmem_addr_4 = getelementptr i128 %gmem, i64 %sext_ln125_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:102 %empty_236 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:106 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:121 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:136 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="12">
<![CDATA[
if.then.i_ifconv:151 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193

]]></Node>
<StgValue><ssdm name="pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="236" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:49 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:103 %write_ln125 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_4, i128 %shl_ln125_3, i16 %shl_ln125_1

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="128" op_0_bw="15">
<![CDATA[
if.then.i_ifconv:107 %zext_ln126 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:111 %shl_ln126_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln126, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln126_1"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:112 %zext_ln126_2 = zext i7 %shl_ln126_1

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:113 %shl_ln126_2 = shl i128 %zext_ln126, i128 %zext_ln126_2

]]></Node>
<StgValue><ssdm name="shl_ln126_2"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:115 %sext_ln126 = sext i60 %trunc_ln126_1

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:116 %gmem_addr_5 = getelementptr i128 %gmem, i64 %sext_ln126

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:117 %empty_238 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:120 %add_ln128 = add i64 %add_ln124_1, i64 6

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="15">
<![CDATA[
if.then.i_ifconv:122 %zext_ln128 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:123 %trunc_ln128 = trunc i64 %add_ln128

]]></Node>
<StgValue><ssdm name="trunc_ln128"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:124 %zext_ln128_1 = zext i4 %trunc_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:125 %shl_ln128 = shl i16 3, i16 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="shl_ln128"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:126 %shl_ln128_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln128, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln128_1"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:127 %zext_ln128_2 = zext i7 %shl_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:128 %shl_ln128_2 = shl i128 %zext_ln128, i128 %zext_ln128_2

]]></Node>
<StgValue><ssdm name="shl_ln128_2"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:129 %trunc_ln128_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln128, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln128_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="254" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:49 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:104 %empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:118 %write_ln126 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_5, i128 %shl_ln126_2, i16 %shl_ln126

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:130 %sext_ln128 = sext i60 %trunc_ln128_1

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:131 %gmem_addr_6 = getelementptr i128 %gmem, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:132 %empty_240 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:135 %add_ln129 = add i64 %add_ln124_1, i64 8

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="15">
<![CDATA[
if.then.i_ifconv:137 %zext_ln129 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:138 %trunc_ln129 = trunc i64 %add_ln129

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:139 %zext_ln129_1 = zext i4 %trunc_ln129

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:140 %shl_ln129 = shl i16 3, i16 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="shl_ln129"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:141 %shl_ln129_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln129, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln129_1"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:142 %zext_ln129_2 = zext i7 %shl_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:143 %shl_ln129_2 = shl i128 %zext_ln129, i128 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="shl_ln129_2"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:144 %trunc_ln129_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln129, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:150 %add_ln130 = add i64 %add_ln124_1, i64 10

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:153 %trunc_ln130 = trunc i64 %add_ln130

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:154 %zext_ln130_1 = zext i4 %trunc_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:155 %shl_ln130 = shl i16 3, i16 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="shl_ln130"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:159 %trunc_ln130_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln130, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln130_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="274" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:49 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:104 %empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:119 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:133 %write_ln128 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_6, i128 %shl_ln128_2, i16 %shl_ln128

]]></Node>
<StgValue><ssdm name="write_ln128"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:145 %sext_ln129 = sext i60 %trunc_ln129_1

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:146 %gmem_addr_7 = getelementptr i128 %gmem, i64 %sext_ln129

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:147 %empty_242 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="15">
<![CDATA[
if.then.i_ifconv:152 %zext_ln130 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:156 %shl_ln130_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln130, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln130_1"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:157 %zext_ln130_2 = zext i7 %shl_ln130_1

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:158 %shl_ln130_2 = shl i128 %zext_ln130, i128 %zext_ln130_2

]]></Node>
<StgValue><ssdm name="shl_ln130_2"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:165 %add_ln132 = add i64 %add_ln124_1, i64 12

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="15">
<![CDATA[
if.then.i_ifconv:166 %zext_ln132 = zext i15 %score

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:167 %trunc_ln132 = trunc i64 %add_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:168 %zext_ln132_1 = zext i4 %trunc_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:169 %shl_ln132 = shl i16 3, i16 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="shl_ln132"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:170 %shl_ln132_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln132, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln132_1"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:171 %zext_ln132_2 = zext i7 %shl_ln132_1

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then.i_ifconv:172 %shl_ln132_2 = shl i128 %zext_ln132, i128 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="shl_ln132_2"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:173 %trunc_ln132_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln132, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln132_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="294" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:49 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:104 %empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:119 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:134 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:148 %write_ln129 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_7, i128 %shl_ln129_2, i16 %shl_ln129

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:160 %sext_ln130 = sext i60 %trunc_ln130_1

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:161 %gmem_addr_8 = getelementptr i128 %gmem, i64 %sext_ln130

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:162 %empty_244 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:179 %add_ln133 = add i64 %add_ln124_1, i64 14

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="64">
<![CDATA[
if.then.i_ifconv:180 %trunc_ln133 = trunc i64 %add_ln133

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="4">
<![CDATA[
if.then.i_ifconv:181 %zext_ln133 = zext i4 %trunc_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i_ifconv:182 %shl_ln133 = shl i16 1, i16 %zext_ln133

]]></Node>
<StgValue><ssdm name="shl_ln133"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then.i_ifconv:183 %shl_ln133_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln133, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln133_1"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="121" op_0_bw="7">
<![CDATA[
if.then.i_ifconv:184 %zext_ln133_1 = zext i7 %shl_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
if.then.i_ifconv:185 %shl_ln133_2 = shl i121 1, i121 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="shl_ln133_2"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:187 %trunc_ln133_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln133, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln133_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="310" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:104 %empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:119 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:134 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:149 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:163 %write_ln130 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_8, i128 %shl_ln130_2, i16 %shl_ln130

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:174 %sext_ln132 = sext i60 %trunc_ln132_1

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:175 %gmem_addr_9 = getelementptr i128 %gmem, i64 %sext_ln132

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:176 %empty_246 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14detection_headPA64_A64_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEP6BBox3DRi.exit.exitStub:0 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inc_i11_out, i32 %inc_i11_load

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0">
<![CDATA[
_Z14detection_headPA64_A64_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEP6BBox3DRi.exit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="318" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:104 %empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:119 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:134 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:149 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:164 %empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:177 %write_ln132 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_9, i128 %shl_ln132_2, i16 %shl_ln132

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="324" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:119 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:134 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:149 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:164 %empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:178 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="60">
<![CDATA[
if.then.i_ifconv:188 %sext_ln133 = sext i60 %trunc_ln133_1

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.then.i_ifconv:189 %gmem_addr_10 = getelementptr i128 %gmem, i64 %sext_ln133

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:190 %empty_248 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="332" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:134 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:149 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:164 %empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:178 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="121">
<![CDATA[
if.then.i_ifconv:186 %zext_ln133_2 = zext i121 %shl_ln133_2

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i_ifconv:191 %write_ln133 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_10, i128 %zext_ln133_2, i16 %shl_ln133

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="338" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:149 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:164 %empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:178 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:192 %empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="342" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:164 %empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:178 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:192 %empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="345" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:178 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:192 %empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="347" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:192 %empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="348" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i_ifconv:192 %empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
if.then.i_ifconv:195 %br_ln136 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
