
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M300_W12/run.tcl
# read_verilog -sv runs/M300_W12/sum_signed.sv
# read_xdc runs/M300_W12/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2586905
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.293 ; gain = 239.832 ; free physical = 138152 ; free virtual = 209610
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.465; parent = 2373.278; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.344; parent = 3040.266; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W12/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W12/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3117.230 ; gain = 319.770 ; free physical = 138063 ; free virtual = 209521
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.465; parent = 2373.278; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.312; parent = 3117.234; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.043 ; gain = 337.582 ; free physical = 138071 ; free virtual = 209529
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.465; parent = 2373.278; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.125; parent = 3135.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.043 ; gain = 337.582 ; free physical = 138079 ; free virtual = 209538
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.465; parent = 2373.278; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.125; parent = 3135.047; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3135.043 ; gain = 0.000 ; free physical = 138101 ; free virtual = 209559
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W12/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.730 ; gain = 0.000 ; free physical = 138143 ; free virtual = 209601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3306.730 ; gain = 0.000 ; free physical = 138143 ; free virtual = 209601
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.730 ; gain = 509.270 ; free physical = 138206 ; free virtual = 209664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.863; parent = 2385.677; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.797; parent = 3274.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.730 ; gain = 509.270 ; free physical = 138206 ; free virtual = 209664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.863; parent = 2385.677; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.797; parent = 3274.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.730 ; gain = 509.270 ; free physical = 138206 ; free virtual = 209664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.863; parent = 2385.677; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.797; parent = 3274.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3306.730 ; gain = 509.270 ; free physical = 138207 ; free virtual = 209667
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.863; parent = 2385.677; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.797; parent = 3274.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 9     
	   2 Input   16 Bit       Adders := 19    
	   2 Input   15 Bit       Adders := 37    
	   2 Input   14 Bit       Adders := 75    
	   2 Input   13 Bit       Adders := 150   
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 37    
	               14 Bit    Registers := 76    
	               13 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3306.730 ; gain = 509.270 ; free physical = 138244 ; free virtual = 209711
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.863; parent = 2385.677; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.797; parent = 3274.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3677.012 ; gain = 879.551 ; free physical = 137775 ; free virtual = 209242
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.570; parent = 2959.415; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4650.094; parent = 3677.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3696.012 ; gain = 898.551 ; free physical = 137760 ; free virtual = 209226
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.047; parent = 2974.892; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4669.094; parent = 3696.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3715.051 ; gain = 917.590 ; free physical = 137772 ; free virtual = 209239
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.281; parent = 2980.126; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.133; parent = 3715.055; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137799 ; free virtual = 209265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3235.234; parent = 2981.079; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137798 ; free virtual = 209265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3235.250; parent = 2981.095; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137807 ; free virtual = 209274
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.977; parent = 2982.821; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137807 ; free virtual = 209274
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.039; parent = 2982.884; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137808 ; free virtual = 209275
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.508; parent = 2983.353; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137808 ; free virtual = 209275
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.539; parent = 2983.384; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   616|
|3     |LUT1   |   299|
|4     |LUT2   |  3882|
|5     |FDRE   |  4256|
|6     |IBUF   |  3603|
|7     |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3727.926 ; gain = 930.465 ; free physical = 137808 ; free virtual = 209275
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.555; parent = 2983.399; children = 254.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.008; parent = 3727.930; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3727.926 ; gain = 758.777 ; free physical = 137808 ; free virtual = 209275
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3727.934 ; gain = 930.465 ; free physical = 137793 ; free virtual = 209260
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3733.863 ; gain = 0.000 ; free physical = 137929 ; free virtual = 209396
INFO: [Netlist 29-17] Analyzing 4220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W12/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.551 ; gain = 0.000 ; free physical = 137898 ; free virtual = 209365
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3604 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3603 instances

Synth Design complete, checksum: 164957a9
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3801.551 ; gain = 2096.910 ; free physical = 137991 ; free virtual = 209458
# report_utilization -file runs/M300_W12/util.rpt
# report_timing_summary -file runs/M300_W12/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4546.508 ; gain = 744.957 ; free physical = 137204 ; free virtual = 208675
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:13:39 2025...
