Info: Generated by version: 21.1 build 169
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\components\add\add.ip --synthesis=VERILOG --output-directory=C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\components\add\add --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: add: "Transforming system: add"
Info: add: "Naming system components in system: add"
Info: add: "Processing generation queue"
Info: add: "Generating: add"
Info: add: "Generating: add_internal"
Info: add: Done "add" with 2 modules, 480 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\components\add\add.ip --synthesis=VERILOG --ipxact --output-directory=C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\components\add\add --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: IP-XACT
