// Seed: 467656296
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin
    $display(1'd0, 1);
  end
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2;
  always #1 @(posedge 1 or negedge 1'b0) id_0 = 1'b0;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wor id_5;
  assign id_5 = id_4;
  assign id_2 = {1, 1, id_4, 1};
  module_0(
      id_4, id_5, id_5
  );
endmodule
