<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p963" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_963{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_963{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_963{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_963{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_963{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-1.09px;}
#t6_963{left:96px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.86px;}
#t7_963{left:653px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.9px;}
#t8_963{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_963{left:96px;bottom:974px;letter-spacing:0.09px;word-spacing:-0.43px;}
#ta_963{left:96px;bottom:939px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tb_963{left:96px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tc_963{left:96px;bottom:896px;letter-spacing:0.1px;word-spacing:-0.43px;}
#td_963{left:96px;bottom:875px;letter-spacing:0.12px;word-spacing:-0.47px;}
#te_963{left:96px;bottom:840px;letter-spacing:0.12px;word-spacing:-1.11px;}
#tf_963{left:96px;bottom:818px;letter-spacing:0.12px;word-spacing:-0.34px;}
#tg_963{left:96px;bottom:783px;letter-spacing:0.13px;word-spacing:-0.44px;}
#th_963{left:96px;bottom:762px;letter-spacing:0.13px;word-spacing:-0.44px;}
#ti_963{left:96px;bottom:740px;letter-spacing:0.12px;}
#tj_963{left:96px;bottom:701px;letter-spacing:0.12px;}
#tk_963{left:157px;bottom:701px;letter-spacing:0.15px;}
#tl_963{left:96px;bottom:665px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tm_963{left:96px;bottom:644px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tn_963{left:96px;bottom:623px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_963{left:96px;bottom:601px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_963{left:96px;bottom:580px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tq_963{left:96px;bottom:558px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_963{left:96px;bottom:523px;letter-spacing:0.11px;word-spacing:-0.46px;}
#ts_963{left:96px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tt_963{left:96px;bottom:481px;letter-spacing:0.11px;word-spacing:-0.54px;}
#tu_963{left:96px;bottom:459px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tv_963{left:275px;bottom:115px;letter-spacing:0.15px;word-spacing:0.61px;}
#tw_963{left:356px;bottom:115px;}
#tx_963{left:362px;bottom:115px;letter-spacing:0.12px;}
#ty_963{left:396px;bottom:115px;letter-spacing:0.15px;word-spacing:-0.23px;}
#tz_963{left:104px;bottom:422px;letter-spacing:-0.13px;}
#t10_963{left:335px;bottom:422px;letter-spacing:-0.13px;}
#t11_963{left:358px;bottom:422px;letter-spacing:-0.13px;}
#t12_963{left:387px;bottom:422px;letter-spacing:-0.13px;}
#t13_963{left:557px;bottom:422px;letter-spacing:-0.13px;}
#t14_963{left:585px;bottom:422px;letter-spacing:-0.58px;}
#t15_963{left:613px;bottom:422px;letter-spacing:-0.22px;}
#t16_963{left:673px;bottom:422px;}
#t17_963{left:702px;bottom:422px;}
#t18_963{left:815px;bottom:422px;}
#t19_963{left:182px;bottom:384px;letter-spacing:-0.19px;}
#t1a_963{left:360px;bottom:384px;}
#t1b_963{left:435px;bottom:384px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1c_963{left:583px;bottom:384px;letter-spacing:-0.23px;}
#t1d_963{left:631px;bottom:384px;letter-spacing:-0.17px;}
#t1e_963{left:734px;bottom:384px;letter-spacing:-0.22px;}
#t1f_963{left:96px;bottom:325px;letter-spacing:-0.12px;}
#t1g_963{left:152px;bottom:325px;letter-spacing:-0.15px;}
#t1h_963{left:272px;bottom:325px;letter-spacing:-0.12px;}
#t1i_963{left:96px;bottom:306px;letter-spacing:-0.13px;}
#t1j_963{left:152px;bottom:306px;letter-spacing:-0.17px;}
#t1k_963{left:272px;bottom:306px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1l_963{left:96px;bottom:286px;letter-spacing:-0.13px;}
#t1m_963{left:152px;bottom:286px;}
#t1n_963{left:272px;bottom:286px;letter-spacing:-0.5px;}
#t1o_963{left:96px;bottom:266px;letter-spacing:-0.13px;}
#t1p_963{left:152px;bottom:266px;}
#t1q_963{left:272px;bottom:266px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1r_963{left:96px;bottom:246px;letter-spacing:-0.67px;}
#t1s_963{left:152px;bottom:246px;letter-spacing:-0.14px;}
#t1t_963{left:272px;bottom:246px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#t1u_963{left:96px;bottom:226px;letter-spacing:-0.13px;}
#t1v_963{left:152px;bottom:226px;letter-spacing:-0.17px;}
#t1w_963{left:272px;bottom:226px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1x_963{left:551px;bottom:226px;}
#t1y_963{left:556px;bottom:226px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1z_963{left:272px;bottom:209px;letter-spacing:-0.11px;}
#t20_963{left:272px;bottom:192px;letter-spacing:-0.14px;}
#t21_963{left:96px;bottom:173px;letter-spacing:-0.14px;}
#t22_963{left:152px;bottom:173px;letter-spacing:-0.22px;}
#t23_963{left:272px;bottom:173px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t24_963{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_963{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_963{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_963{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_963{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_963{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_963{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_963{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s8_963{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_963{font-size:14px;font-family:TimesNewRoman_627;color:#000;}
.sa_963{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts963" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg963Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg963" style="-webkit-user-select: none;"><object width="935" height="1210" data="963/963.svg" type="image/svg+xml" id="pdf963" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_963" class="t s1_963">Secure Virtual Machine </span><span id="t2_963" class="t s2_963">508 </span>
<span id="t3_963" class="t s3_963">24593—Rev. 3.41—June 2023 </span><span id="t4_963" class="t s3_963">AMD64 Technology </span>
<span id="t5_963" class="t s4_963">The next sequential instruction pointer (nRIP) is saved in the guest VMCB control area at location C8h </span>
<span id="t6_963" class="t s4_963">on all #VMEXITs that are due to instruction intercepts, as defined in Section </span><span id="t7_963" class="t s4_963">15.9, as well as MSR and </span>
<span id="t8_963" class="t s4_963">IOIO intercepts and exceptions caused by the INT3, INTO, and BOUND instructions. For all other </span>
<span id="t9_963" class="t s4_963">intercepts, nRIP is reset to zero. </span>
<span id="ta_963" class="t s4_963">The nRIP is the RIP that would be pushed on the stack if the current instruction were subject to a trap- </span>
<span id="tb_963" class="t s4_963">style debug exception, if the intercepted instruction were to cause no change in control flow. If the </span>
<span id="tc_963" class="t s4_963">intercepted instruction would have caused a change in control flow, the nRIP points to the next </span>
<span id="td_963" class="t s4_963">sequential instruction rather than the target instruction. </span>
<span id="te_963" class="t s4_963">Some exceptions write special registers even when they are intercepted; see the individual descriptions </span>
<span id="tf_963" class="t s4_963">in Section 15.12 for details. </span>
<span id="tg_963" class="t s4_963">Support for the NRIP save on #VMEXIT is indicated by CPUID Fn8000_000A_EDX[NRIPS]. See </span>
<span id="th_963" class="t s4_963">Section 3.3, “Processor Feature Identification,” on page 71 for more information on using the CPUID </span>
<span id="ti_963" class="t s4_963">instruction. </span>
<span id="tj_963" class="t s5_963">15.7.2 </span><span id="tk_963" class="t s5_963">Intercepts During IDT Interrupt Delivery </span>
<span id="tl_963" class="t s4_963">It is possible for an intercept to occur while the guest is attempting to deliver an exception or interrupt </span>
<span id="tm_963" class="t s4_963">through the IDT (e.g., #PF because the VMM has paged out the guest’s exception stack). In some </span>
<span id="tn_963" class="t s4_963">cases, such an intercept can result in the loss of information necessary for transparent resumption of </span>
<span id="to_963" class="t s4_963">the guest. In the case of an external interrupt, for example, the processor will already have performed </span>
<span id="tp_963" class="t s4_963">an interrupt acknowledge cycle with the PIC or APIC to obtain the interrupt type and vector, and the </span>
<span id="tq_963" class="t s4_963">interrupt is thus no longer pending. </span>
<span id="tr_963" class="t s4_963">To recover from such situations, all intercepts indicate (in the EXITINTINFO field in the VMCB) </span>
<span id="ts_963" class="t s4_963">whether they occurred during exception or interrupt delivery though the IDT. This mechanism allows </span>
<span id="tt_963" class="t s4_963">the VMM to complete the intercepted interrupt delivery, even when it is no longer possible to recreate </span>
<span id="tu_963" class="t s4_963">the event in question. </span>
<span id="tv_963" class="t s5_963">Figure 15</span><span id="tw_963" class="t s6_963">-</span><span id="tx_963" class="t s5_963">1. </span><span id="ty_963" class="t s5_963">EXITINTINFO for All Intercepts </span>
<span id="tz_963" class="t s7_963">63 </span><span id="t10_963" class="t s7_963">32 </span><span id="t11_963" class="t s7_963">31 </span><span id="t12_963" class="t s7_963">30 </span><span id="t13_963" class="t s7_963">12 </span><span id="t14_963" class="t s7_963">11 </span><span id="t15_963" class="t s7_963">10 </span><span id="t16_963" class="t s7_963">8 </span><span id="t17_963" class="t s7_963">7 </span><span id="t18_963" class="t s7_963">0 </span>
<span id="t19_963" class="t s7_963">ERRORCODE </span><span id="t1a_963" class="t s7_963">V </span><span id="t1b_963" class="t s7_963">Reserved, MBZ </span><span id="t1c_963" class="t s7_963">EV </span><span id="t1d_963" class="t s7_963">TYPE </span><span id="t1e_963" class="t s7_963">VECTOR </span>
<span id="t1f_963" class="t s8_963">Bits </span><span id="t1g_963" class="t s8_963">Mnemonic </span><span id="t1h_963" class="t s8_963">Description </span>
<span id="t1i_963" class="t s7_963">63:32 </span><span id="t1j_963" class="t s7_963">ERRORCODE </span><span id="t1k_963" class="t s7_963">Error Code </span>
<span id="t1l_963" class="t s7_963">31 </span><span id="t1m_963" class="t s7_963">V </span><span id="t1n_963" class="t s7_963">Valid </span>
<span id="t1o_963" class="t s7_963">30:12 </span><span id="t1p_963" class="t s7_963">— </span><span id="t1q_963" class="t s7_963">Reserved, MBZ </span>
<span id="t1r_963" class="t s7_963">11 </span><span id="t1s_963" class="t s7_963">EV </span><span id="t1t_963" class="t s7_963">Error Code Valid </span>
<span id="t1u_963" class="t s7_963">10:8 </span><span id="t1v_963" class="t s7_963">TYPE </span><span id="t1w_963" class="t s7_963">Qualifies the guest exception or interrupt. Table 15</span><span id="t1x_963" class="t s9_963">-</span><span id="t1y_963" class="t s7_963">1 shows </span>
<span id="t1z_963" class="t s7_963">possible values returned and their corresponding interrupt or </span>
<span id="t20_963" class="t s7_963">exception types. Values not indicated are unused and reserved. </span>
<span id="t21_963" class="t s7_963">7:0 </span><span id="t22_963" class="t s7_963">VECTOR </span><span id="t23_963" class="t s7_963">8-bit IDT vector of the interrupt or exception. </span>
<span id="t24_963" class="t sa_963">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
