# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Proyecto_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:48 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 23:20:48 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/instruction_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:48 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 23:20:49 on Jul 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:49 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 23:20:49 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/Add.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:49 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/Add.sv 
# -- Compiling module Add
# 
# Top level modules:
# 	Add
# End time: 23:20:50 on Jul 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:50 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 23:20:50 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/flip_flop_D.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:50 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/flip_flop_D.sv 
# -- Compiling module flip_flop_D
# 
# Top level modules:
# 	flip_flop_D
# End time: 23:20:50 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:50 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 23:20:50 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/Add_pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:51 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/Add_pc.sv 
# -- Compiling module Add_pc
# 
# Top level modules:
# 	Add_pc
# End time: 23:20:51 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2 {C:/Users/Bryan/Desktop/Proyecto_Arqui2/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:51 on Jul 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Bryan/Desktop/Proyecto_Arqui2" C:/Users/Bryan/Desktop/Proyecto_Arqui2/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:20:51 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 23:21:14 on Jul 03,2020
# Loading sv_std.std
# Loading work.test
# Loading work.DataPath
# Loading work.Add_pc
# Loading work.flip_flop_D
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.Add
# Loading work.data_memory
# Loading work.Control_Unit
# ** Warning: (vsim-3015) C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'enb'. The port definition is at: C:/Users/Bryan/Desktop/Proyecto_Arqui2/flip_flop_D.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /test/DUT/ff File: C:/Users/Bryan/Desktop/Proyecto_Arqui2/flip_flop_D.sv
add wave -position end  sim:/test/DUT/pc
add wave -position end  sim:/test/DUT/reg_file/ra3
add wave -position end  sim:/test/DUT/reg_file/rf
run
# End time: 23:22:38 on Jul 03,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 1
