// Seed: 1715983386
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6
);
  wor id_8;
  assign id_8 = id_3;
  wire id_9;
  wor  id_10 = 1;
  genvar id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign {"", 1} = ~id_2;
  assign id_1 = id_2 ^ 1'b0;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
