Language File-Name                               IP                                  Library             File-Path                                                                                                                                                  
VHDL,    blk_mem_gen_v8_3.vhd,                   zed_channel_hgc_zed_ip_channel_0_0, blk_mem_gen_v8_3_1, ../../../ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd                                                                                       
VHDL,    tdpram_32x256.vhd,                      zed_channel_hgc_zed_ip_channel_0_0, blk_mem_gen_v8_3_1, ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/ip/tdpram_32x256/sim/tdpram_32x256.vhd 
VHDL,    hgc_pck.vhd,                            zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/hgc_pck.vhd         
VHDL,    hgc_zed_channel.vhd,                    zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/hgc_zed_channel.vhd 
VHDL,    menc_nibble.vhd,                        zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/menc_nibble.vhd     
VHDL,    mdec_nibble.vhd,                        zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/mdec_nibble.vhd     
VHDL,    ctrl_send_mem.vhd,                      zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/ctrl_send_mem.vhd   
VHDL,    ctrl_rcv_mem.vhd,                       zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/ctrl_rcv_mem.vhd    
VHDL,    MasterFSM.vhd,                          zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/MasterFSM.vhd       
VHDL,    align_deser_data.vhd,                   zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/align_deser_data.vhd
VHDL,    zed_channel_hgc_zed_ip_channel_0_0.vhd, zed_channel_hgc_zed_ip_channel_0_0, xil_defaultlib,     ../../../../../ip/zed_channel_hgc_zed_ip_channel_0_0/sim/zed_channel_hgc_zed_ip_channel_0_0.vhd                                                            
