// Seed: 4193820784
module module_0 (
    id_1,
    id_2
);
  inout reg id_2;
  output wire id_1;
  parameter id_3 = -1 < 1, id_4 = -1, id_5 = id_4;
  logic [-1 : -1] id_6;
  bit id_7;
  always @(1 or 1, id_4 or posedge id_4 == 1'h0 or id_5) begin : LABEL_0
    id_7 = id_7;
    id_7 = new id_8;
    $unsigned(16);
    ;
    if (id_4) id_2 = id_3;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_4 = 0;
  always @(posedge 1) begin : LABEL_0
    id_4 <= -1 < 1'h0;
    id_4 = (1 ? !id_1 : 1);
  end
endmodule
