// Seed: 1664936403
module module_0 (
    id_1
);
  inout wire id_1;
  supply1 id_2;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd28,
    parameter id_4 = 32'd89
) (
    output wire id_0,
    output tri  id_1,
    output tri1 id_2,
    input  tri0 _id_3,
    input  tri1 _id_4,
    input  wor  id_5,
    output wor  id_6,
    input  wor  id_7
);
  wire id_9;
  reg [1 'b0 : id_3  ==  id_4] id_10;
  module_0 modCall_1 (id_9);
  always_comb begin : LABEL_0
    id_10 = -1;
  end
endmodule
