FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"ECL_TO_NIM_IN";
2"EXT_TRIG_IN<0..15>";
3"LE_CNTRL_REG";
4"CLK100_P";
5"CLK100_N";
6"LE_CLKS";
7"TUB_CLK_IN_N";
8"TUB_CLK_IN_P";
9"PULSE_INV_IN";
10"LE_GT_DELAYS";
11"NIM_TO_ECL_OUT";
12"ECL_TO_TTL_OUT";
13"RIBBON_PULSE_OUT_P";
14"GENERIC_DELAY_OUT";
15"MTCA_MIMI2_PULSE_ANAL";
16"MTCA_MIMIC2_OUT_N";
17"MTCA_MIMIC2_OUT_P";
18"MTCA_MIMIC1_OUT_N";
19"MTCA_MIMIC1_OUT_P";
20"LE_CAEN";
21"PULSE_IN_ANAL<0..11>";
22"SYNC24_N";
23"GT_P";
24"SYNC_N";
25"GENERIC_PULSE_OUT";
26"RIBBON_PULSE_IN_N";
27"RIBBON_PULSE_IN_P";
28"RIBBON_PULSE_OUT_N";
29"PULSE_INV_OUT";
30"TTL_TO_ECL_OUT";
31"TELLIE_DELAY_IN";
32"GT_NIM";
33"SCOPE_OUT_ANAL<0..7>";
34"SYNC24_LVDS_N";
35"SYNC24_LVDS_P";
36"SYNC_LVDS_N";
37"SYNC_LVDS_P";
38"GT_N";
39"SYNC24_P";
40"SYNC_P";
41"ECL_TO_LVDS_OUT_P";
42"ECL_TO_LVDS_OUT_N";
43"ECL_TO_NIM_OUT";
44"LVDS_TO_ECL_OUT";
45"TELLIE_DELAY_OUT";
46"SMELLIE_DELAY_OUT";
47"TELLIE_PULSE_OUT";
48"SMELLIE_PULSE_OUT";
49"SMELLIE_DELAY_IN";
50"ECL_TO_LVDS_IN";
51"ECL_TO_TTL_IN";
52"NIM_TO_ECL_IN";
53"LVDS_TO_ECL_IN_N";
54"LVDS_TO_ECL_IN_P";
55"TTL_TO_ECL_IN";
56"SCALER<1..3>";
57"DGT_N";
58"DGT_P";
59"EXT_PED_IN";
60"EXT_PED_OUT";
61"MTCA_MIMIC1_PULSE_ANAL";
62"MTCD_LO*";
63"UN$1$CNTRLREGISTER$I10$ECALENABLE";
64"LE_MTCA_MIMIC";
65"UN$1$LOGEN$I13$DGT2";
66"UN$1$LOGEN$I13$LOSTAR2";
67"UN$1$CLOCKS$I2$CLKSEL";
68"LE_GEN_UTILS";
69"UN$1$CNTRLREGISTER$I10$LOSEL";
70"LO_STAR_OUT_N";
71"LO_STAR_OUT_P";
72"CAEN_OUT_ANAL<0..7>";
73"UN$1$CAENCOMS$I8$GT2P";
74"GT_TTL_OUT";
75"VCC\G";
76"VCC\G";
77"UN$1$HCT238$I53$E3";
78"UN$1$CLOCKS$I2$RESET";
79"TUBII_RT_OUT";
80"UN$1$EXTTRIGS$I70$EXTTRIGOUT";
81"UN$1$CLOCKS$I2$CLK100TTL";
82"UN$1$CNTRLREGISTER$I10$READBIT";
83"UN$1$CNTRLREGISTER$I10$REGVAL";
84"UN$1$CNTRLREGISTER$I10$DATARDY";
85"SPKR";
86"UN$1$HCT238$I53$A2";
87"UN$1$HCT238$I53$A1";
88"UN$1$HCT238$I53$A0";
89"GENERIC_DELAY_IN";
90"UN$1$GENERALUTILITIES$I4$GENERICDELAYIN";
91"UN$1$GENERALUTILITIES$I4$GENERICPULSEIN";
92"SR_DATA";
93"SR_CLK";
94"UN$1$CAENCOMS$I8$DATARDY";
95"UN$1$MICROZEDMODULE$I1$MTCAMIMICDATARDY";
96"UN$1$CLOCKS$I2$DATARDY";
97"UN$1$ELLIECOMS$I9$SMELLIEPREDELAYTTL";
98"UN$1$ELLIECOMS$I9$TELLIEPREDELAYTTL";
99"UN$1$CAENCOMS$I8$SYNC24TTL";
100"UN$1$CAENCOMS$I8$SYNCTTL";
101"UN$1$CAENCOMS$I8$GTTTL";
102"SCALER<4..6>";
103"UN$1$ELLIECOMS$I9$TELLIEPULSE";
104"UN$1$ELLIECOMS$I9$SMELLIEPULSE";
105"UN$1$ELLIECOMS$I9$TELLIEDELAYOUTTTL";
106"UN$1$ELLIECOMS$I9$SMELLIEDELAYOUTTTL";
107"UN$1$CLOCKS$I2$BCKPUSED";
108"UN$1$MICROZEDMODULE$I1$MTCAMIMICTRIG1";
109"UN$1$MICROZEDMODULE$I1$MTCAMIMICTRIG2";
%"MICROZED_MODULE"
"1","(-500,2775)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"MUX_ENABLE"
VHDL_MODE"OUT"77;
"RESET_CLK"
VHDL_MODE"OUT"78;
"TUBII_RT_OUT"
VHDL_MODE"OUT"79;
"EXT_TRIG<0..15>"
VHDL_MODE"IN"80;
"CLK100_IN"
VHDL_MODE"IN"81;
"READ_CNTRL_REG_BIT"
VHDL_MODE"OUT"82;
"CNTRL_REG_CHK"
VHDL_MODE"IN"83;
"CNTRL_RDY"
VHDL_MODE"OUT"84;
"SPKR"
VHDL_MODE"OUT"85;
"LE<2>"
VHDL_MODE"OUT"86;
"LE<1>"
VHDL_MODE"OUT"87;
"LE<0>"
VHDL_MODE"OUT"88;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"89;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"90;
"GENERIC_PULSE"
VHDL_MODE"OUT"91;
"DATA"
VHDL_MODE"OUT"92;
"CLK"
VHDL_MODE"OUT"93;
"CAEN_DATA_RDY"
VHDL_MODE"OUT"94;
"MTCA_MIMIC_DATA_RDY"
VHDL_MODE"OUT"95;
"CLOCKS_DATA_RDY"
VHDL_MODE"OUT"96;
"SMELLIE_PRE_DELAY"
VHDL_MODE"IN"97;
"TELLIE_PRE_DELAY"
VHDL_MODE"IN"98;
"SYNC24"
VHDL_MODE"IN"99;
"SYNC"
VHDL_MODE"IN"100;
"GT"
VHDL_MODE"IN"101;
"SCALER<4..6>"
VHDL_MODE"OUT"102;
"TELLIE_PULSE"
VHDL_MODE"OUT"103;
"SMELLIE_PULSE"
VHDL_MODE"OUT"104;
"TELLIE_DELAY"
VHDL_MODE"OUT"105;
"SMELLIE_DELAY"
VHDL_MODE"OUT"106;
"BCKP_CLK_IN_USE"
VHDL_MODE"IN"107;
"MTCA_MIMIC_TRIG1"
VHDL_MODE"IN"108;
"MTCA_MIMIC_TRIG2"
VHDL_MODE"IN"109;
%"CNTRL_REGISTER"
"1","(1950,4325)","0","tubii_tk2_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DATA_RDY"
VHDL_MODE"IN"84;
"REG_VAL"
VHDL_MODE"OUT"83;
"DISPLAY<1..3>"
VHDL_MODE"OUT"56;
"ECAL_ENABLE"
VHDL_MODE"OUT"63;
"LO_SEL"
VHDL_MODE"OUT"69;
"DEFAULT_CLK_SEL"
VHDL_MODE"OUT"67;
"READ_BIT"
VHDL_MODE"IN"82;
"LE"
VHDL_MODE"IN"3;
"CLK"
VHDL_MODE"IN"93;
"DATA"
VHDL_MODE"IN"92;
%"TUBII_SPKR"
"1","(-3100,300)","2","tubii_tk2_lib","I11";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"SPKR_SIG"
VHDL_MODE"IN"85;
%"BASELINE_BUFFER"
"1","(-3850,375)","0","tubii_tk2_lib","I12";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"LO_GEN"
"1","(1875,2075)","0","tubii_tk2_lib","I13";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DGT2"
VHDL_MODE"OUT"65;
"LO_STAR2"
VHDL_MODE"OUT"66;
"LO_STAR_OUT_N \B"
VHDL_MODE"OUT"70;
"LO_STAR_OUT_P"
VHDL_MODE"OUT"71;
"GT_TTL"
VHDL_MODE"IN"101;
"CLK"
VHDL_MODE"IN"93;
"DATA"
VHDL_MODE"IN"92;
"LE"
VHDL_MODE"IN"10;
"LO_SEL"
VHDL_MODE"IN"69;
"MTCD_LO* \B"
VHDL_MODE"IN"62;
"DGT_P"
VHDL_MODE"OUT"58;
"DGT_N \B"
VHDL_MODE"OUT"57;
%"INPORT"
"1","(-4250,2750)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(-4250,2675)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(-4250,2625)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(-4250,2525)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(-4250,2450)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-4250,2375)","0","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"CLOCKS"
"1","(-3050,4450)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TUB_CLK_IN_P"
VHDL_MODE"IN"8;
"TUB_CLK_IN_N \B"
VHDL_MODE"IN"7;
"LE"
VHDL_MODE"IN"6;
"SR_CLK"
VHDL_MODE"IN"93;
"DATA"
VHDL_MODE"IN"92;
"CLK100_N \B"
VHDL_MODE"OUT"5;
"BCKP_USED"
VHDL_MODE"OUT"107;
"CLK_SEL"
VHDL_MODE"IN"67;
"CLK100_P"
VHDL_MODE"OUT"4;
"CLK100_TTL"
VHDL_MODE"OUT"81;
"DATA_RDY"
VHDL_MODE"IN"96;
"RESET"
VHDL_MODE"IN"78;
%"INPORT"
"1","(-4250,2300)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"OUTPORT"
"1","(-1675,2950)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(-1675,2775)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"OUTPORT"
"1","(-1675,2600)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(-1675,2500)","0","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(-1675,2425)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"41;
%"OUTPORT"
"1","(-1675,2350)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
%"OUTPORT"
"1","(-1675,2275)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"MTCA_MIMIC"
"1","(-650,475)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TRIG2_OUT_TTL"
VHDL_MODE"OUT"109;
"TRIG1_OUT_TTL"
VHDL_MODE"OUT"108;
"TRIG1_OUT_P"
VHDL_MODE"OUT"19;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"18;
"TRIG2_OUT_P"
VHDL_MODE"OUT"17;
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"16;
"DGT"
VHDL_MODE"IN"65;
"GT"
VHDL_MODE"IN"73;
"LO* \B"
VHDL_MODE"IN"66;
"PULSE1_ANAL"
VHDL_MODE"IN"61;
"PULSE2_ANAL"
VHDL_MODE"IN"15;
"LE"
VHDL_MODE"IN"64;
"CLK"
VHDL_MODE"IN"93;
"DATA"
VHDL_MODE"IN"92;
"DATA_RDY"
VHDL_MODE"IN"95;
%"INPORT"
"1","(-4225,2850)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-4225,2900)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-4225,2975)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-1800,3850)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"89;
%"OUTPORT"
"1","(-1650,3125)","0","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(-1650,3225)","0","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(-1650,3325)","0","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(-1650,3400)","0","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"OUTPORT"
"1","(-1650,3475)","0","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"INPORT"
"1","(925,3650)","0","standard","I39";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"GENERAL_UTILITIES"
"1","(-2700,2675)","0","tubii_tk2_lib","I4";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"43;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"42;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"41;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"12;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"11;
"PULSE_INV_OUT"
VHDL_MODE"OUT"29;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"OUT"28;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"OUT"13;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"14;
"GENERIC_PULSE_OUT"
VHDL_MODE"OUT"25;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"30;
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"44;
"GENERIC_PULSE_IN"
VHDL_MODE"IN"91;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"90;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"55;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"54;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"53;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"52;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"51;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"50;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"1;
"PULSE_INV_IN"
VHDL_MODE"IN"9;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"IN"26;
"CLK"
VHDL_MODE"IN"93;
"LE"
VHDL_MODE"IN"68;
"RIBBON_PULSE_IN_P"
VHDL_MODE"IN"27;
"DATA"
VHDL_MODE"IN"92;
%"INPORT"
"1","(925,3600)","0","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(925,3475)","0","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(925,3425)","0","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(950,3275)","0","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(950,3200)","0","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(900,3125)","0","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"OUTPORT"
"1","(3200,2925)","0","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"72;
%"OUTPORT"
"1","(3200,2975)","0","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(3150,3275)","0","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(3150,3375)","0","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"POWER"
"1","(3225,925)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"OUTPORT"
"1","(3150,3425)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(3125,3525)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(3125,3600)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"HCT238"
"1","(450,2625)","0","ttl","I53";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl"
$LOCATION"U61"
CDS_LOCATION"U61"
$SEC"1"
CDS_SEC"1";
"A2"
$PN"3"86;
"A1"
$PN"2"87;
"A0"
$PN"1"88;
"E3"
$PN"6"77;
"E2 \B"
$PN"5"76;
"E1 \B"
$PN"4"75;
"Y7"
$PN"7"0;
"Y6"
$PN"9"0;
"Y5"
$PN"10"6;
"Y4"
$PN"11"68;
"Y3"
$PN"12"10;
"Y2"
$PN"13"64;
"Y1"
$PN"14"20;
"Y0"
$PN"15"3;
%"INPORT"
"1","(950,1875)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"OUTPORT"
"1","(2875,2375)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"58;
%"OUTPORT"
"1","(2875,2300)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
%"OUTPORT"
"1","(2875,2200)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"71;
%"OUTPORT"
"1","(2875,2075)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"70;
%"OUTPORT"
"1","(2425,1200)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"ECAL_CONTROL"
"1","(1400,1150)","0","tubii_tk2_lib","I6";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"EXT_PED_OUT"
VHDL_MODE"OUT"60;
"EXT_PED_IN"
VHDL_MODE"IN"59;
"GT"
VHDL_MODE"IN"73;
"ECAL_ACTIVE"
VHDL_MODE"IN"63;
%"INPORT"
"1","(350,1050)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"OUTPORT"
"1","(375,450)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"OUTPORT"
"1","(375,350)","0","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(375,700)","0","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(375,625)","0","standard","I64";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"INPORT"
"1","(-1725,1000)","0","standard","I65";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-1725,875)","0","standard","I66";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-4175,4300)","0","standard","I67";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(-2100,4525)","0","standard","I68";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(-2100,4600)","0","standard","I69";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"EXT_TRIGS"
"1","(-2575,1200)","0","tubii_tk2_lib","I70";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"EXT_TRIG_OUT<0..15>"
VHDL_MODE"OUT"80;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"IN"2;
%"INPORT"
"1","(-3725,1650)","0","standard","I71";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"OUTPORT"
"1","(500,4575)","0","standard","I72";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"48;
%"OUTPORT"
"1","(500,4500)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"OUTPORT"
"1","(500,4425)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"46;
%"OUTPORT"
"1","(500,4350)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"45;
%"INPORT"
"1","(-1850,4550)","0","standard","I76";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"49;
%"INPORT"
"1","(-1850,4475)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"OUTPORT"
"1","(2925,4150)","0","standard","I78";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"OUTPORT"
"1","(575,1875)","0","standard","I79";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"102;
%"CAEN_COMS"
"1","(2050,3100)","0","tubii_tk2_lib","I8";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"GT2_P"
VHDL_MODE"OUT"73;
"GT2_N \B"
VHDL_MODE"OUT"0;
"GT_TTL_OUT"
VHDL_MODE"OUT"74;
"GT_TTL"
VHDL_MODE"OUT"101;
"GT_NIM"
VHDL_MODE"OUT"32;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"OUT"33;
"SYNC24_LVDS_N \B"
VHDL_MODE"OUT"34;
"SYNC24_LVDS_P"
VHDL_MODE"OUT"35;
"SYNC_LVDS_N \B"
VHDL_MODE"OUT"36;
"SYNC_LVDS_P"
VHDL_MODE"OUT"37;
"DATA_RDY"
VHDL_MODE"IN"94;
"LE"
VHDL_MODE"IN"20;
"CLK"
VHDL_MODE"IN"93;
"DATA"
VHDL_MODE"IN"92;
"SYNC24_N \B"
VHDL_MODE"IN"22;
"GT_N \B"
VHDL_MODE"IN"38;
"GT_P"
VHDL_MODE"IN"23;
"SYNC24_P"
VHDL_MODE"IN"39;
"SYNC_N \B"
VHDL_MODE"IN"24;
"SYNC_P"
VHDL_MODE"IN"40;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"OUT"72;
"SYNC_TTL"
VHDL_MODE"OUT"100;
"SYNC24_TTL"
VHDL_MODE"OUT"99;
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"IN"21;
%"OUTPORT"
"1","(-1675,2100)","2","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"79;
%"INPORT"
"1","(-4175,4250)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"FAN_CONNECTIONS"
"1","(-3900,1050)","0","tubii_tk2_lib","I82";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"OUTPORT"
"1","(3225,3150)","0","standard","I83";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"74;
%"ELLIE_COMS"
"1","(-475,4375)","0","tubii_tk2_lib","I9";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TELLIE_PRE_DELAY_ECL"
VHDL_MODE"IN"31;
"TELLIE_PULSE"
VHDL_MODE"IN"103;
"SMELLIE_PULSE"
VHDL_MODE"IN"104;
"SMELLIE_PRE_DELAY_ECL"
VHDL_MODE"IN"49;
"SMELLIE_PRE_DELAY_TTL"
VHDL_MODE"OUT"97;
"TELLIE_PRE_DELAY_TTL"
VHDL_MODE"OUT"98;
"TELLIE_DELAY_OUT_TTL"
VHDL_MODE"IN"105;
"SMELLIE_DELAY_OUT_TTL"
VHDL_MODE"IN"106;
"SMELLIE_DELAY_OUT"
VHDL_MODE"OUT"48;
"TELLIE_DELAY_OUT"
VHDL_MODE"OUT"47;
"SMELLIE_PULSE_OUT"
VHDL_MODE"OUT"46;
"TELLIE_PULSE_OUT"
VHDL_MODE"OUT"45;
END.
