
---------- Begin Simulation Statistics ----------
simSeconds                                   1.503028                       # Number of seconds simulated (Second)
simTicks                                 1503028139200                       # Number of ticks simulated (Tick)
finalTick                                3487150842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  19756.66                       # Real time elapsed on the host (Second)
hostTickRate                                 76077044                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9151344                       # Number of bytes of host memory used (Byte)
simInsts                                   1780753449                       # Number of instructions simulated (Count)
simOps                                     1978283453                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    90134                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     100132                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       3757570348                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       478141684                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    24306                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      399202318                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                8463727                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            108329049                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         180705091                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1544                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          3757458577                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.106243                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.419667                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                3473347020     92.44%     92.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 206400789      5.49%     97.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  40346970      1.07%     99.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  37347606      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     16189      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            3757458577                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                16382016     14.37%     14.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   6368      0.01%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   10629      0.01%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               97423170     85.47%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                157475      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          375      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     215130338     53.89%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        13204      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2262      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    183710735     46.02%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       345404      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      399202318                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.106239                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           113979658                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.285519                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4678306240                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               586495688                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       387955677                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      357                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     131                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             128                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   513181374                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         227                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         388686715                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     173208306                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   6072203                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                6445                       # Number of nop insts executed (Count)
system.cpu.numRefs                          173550661                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       80146689                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       342355                       # Number of stores executed (Count)
system.cpu.numRate                           0.103441                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1807                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          111771                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   369413141                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     369836946                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              10.171729                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         10.171729                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.098312                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.098312                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  506526122                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 228901390                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        128                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   234812046                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  236352204                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                3920666335                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    23946                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      202578537                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        358757                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        50840                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        41136                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               136765048                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         136490882                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           3840683                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             47284562                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               704336                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                47250422                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999278                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  112533                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                401                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8340                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6996                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1344                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          289                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       105737880                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           22762                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           3829923                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   3741972627                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.098836                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.545580                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      3564005128     95.24%     95.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        83835138      2.24%     97.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        47353649      1.27%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        25928617      0.69%     99.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          537804      0.01%     99.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        17024165      0.45%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           25955      0.00%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           10045      0.00%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3252126      0.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   3741972627                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            369419576                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              369843381                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   155721443                       # Number of memory references committed (Count)
system.cpu.commit.loads                     155394265                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       15118                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   79697879                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              128                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   341586869                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 83109                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    214106486     57.89%     57.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        13196      0.00%     57.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2256      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    155394265     42.02%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       327178      0.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    369843381                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3252126                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       83011392                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          83011392                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401050      2555031                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401088      4087355                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401058      3133121                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401064      3133333                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::40107c      3396286                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total     16305126                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      2853269                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       2853269                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401050       315000                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401058      2538267                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::total      2853267                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data     12679928                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total     12679928                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401050      2520032                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401088      2539972                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401058      2539970                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401064      2539970                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::40107c      2539968                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::total     12679912                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.016444                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.016444                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401050     0.123045                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401058     0.099147                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::total     0.026983                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.073078                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.073078                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401050     0.984374                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401088     0.094560                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401058     0.099214                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401064     0.099214                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::40107c     0.101118                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::total     0.119914                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             4.444000                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         4.444000                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401050     8.000102                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401088          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401058     1.000671                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401064          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::40107c          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::total     4.443998                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      83012943                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         83012943                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     90501148                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        90501148                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401050         5004                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401088     22773586                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401058     22467878                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401064     22467664                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::40107c     21722631                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::total     89436763                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     90503411                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       90503411                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 5568380410899                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 5568380410899                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 5568380410899                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 5568380410899                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    173512540                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     173512540                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401050      2560035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401088     26860941                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401058     25600999                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401064     25600997                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::40107c     25118917                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total    105741889                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    173516354                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    173516354                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.521583                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.521583                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401050     0.001955                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401088     0.847833                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401058     0.877617                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401064     0.877609                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::40107c     0.864792                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.521584                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.521584                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61528.284822                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61528.284822                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61526.746333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61526.746333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs           55                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       174146                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         2411                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             55                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    72.229780                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     31457930                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          31457930                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     61899206                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      61899206                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401050            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401088     22509241                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401058          716                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401064     22467664                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::40107c     16229924                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::total     61207546                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     61899206                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     61899206                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::401058            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     28601942                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     28601942                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401050         5003                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401088       264345                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401058     22467162                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::40107c      5492707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::total     28229217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     28604203                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      2853721                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     31457924                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1504                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1504                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1722909182099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1722909182099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1723044286899                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher 168932741604                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1891977028503                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    120224400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    120224400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.164841                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.164841                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.164850                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.181297                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60237.489542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60237.489542                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60237.451360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 59197.357276                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60143.098715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 79936.436170                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 79936.436170                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               31457930                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               2853702                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                2853271                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      2853721                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      2853721                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher 168932741604                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total 168932741604                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 59197.357276                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 59197.357276                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data         1649                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         1649                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data           24                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total           24                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         1892                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         1892                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data    115170800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total    115170800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         3541                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         3541                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.534312                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.534312                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 60872.515856                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 60872.515856                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         1888                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         1888                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       239600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       239600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.001130                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.001130                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        59900                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        59900                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     82730790                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        82730790                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401050      2555031                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401088      4087355                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401058      3133121                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401064      3133333                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::40107c      3396286                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data      2853267                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total      2853267                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401050       315000                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401058      2538267                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data     12679912                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total     12679912                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401050      2520032                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401088      2539972                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401058      2539970                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401064      2539970                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::40107c      2539968                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     90457732                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      90457732                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401050         5004                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401088     22773586                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401058     22467878                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401064     22467664                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::40107c     21722631                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 5566059539200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 5566059539200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    173188522                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    173188522                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401050      2560035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401088     26860941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401058     25600999                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401064     25600997                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::40107c     25118917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.522308                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.522308                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61532.158900                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61532.158900                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     61865225                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     61865225                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401050            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401088     22509241                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401058          716                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401064     22467664                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::40107c     16229924                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8            3                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total            3                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::401058            1                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     28592507                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     28592507                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401050         5003                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401088       264345                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401058     22467162                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::40107c      5492707                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         1129                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         1129                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1722352919600                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1722352919600                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    120224400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    120224400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.165095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.165095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60237.911968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60237.911968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 106487.511072                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 106487.511072                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data         1551                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total         1551                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         1888                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         1888                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data         3439                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total         3439                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.548997                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.548997                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         1886                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         1886                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data    112624400                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total    112624400                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.548415                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.548415                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 59716.012725                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 59716.012725                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data          375                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          375                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data          375                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          375                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          375                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          375                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     22480400                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     22480400                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 59947.733333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 59947.733333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         2785                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         2785                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data           24                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total           24                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         2785                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         2785                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       280602                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         280602                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data           16                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total           16                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        43416                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        43416                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2320871699                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2320871699                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       324018                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       324018                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.133993                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.133993                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53456.598927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53456.598927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        33981                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        33981                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8           14                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total           14                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9435                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9435                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          375                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          375                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    556262499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    556262499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.029119                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.029119                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58957.339587                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58957.339587                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     28601942                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401050         5003                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401088       264345                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401058     22467162                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::40107c      5492707                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::total     28229217                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf           17                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::401088            1                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::total            1                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         7908555                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401050      2519198                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401088      5384961                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::total      7904159                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             430                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401050            1                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401088           39                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total           40                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         2853271                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401050       315000                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401088      2538267                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::total      2853267                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.090722                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401050     0.984366                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401088     0.905680                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401058            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::40107c            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::total     0.091798                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999848                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401050     0.999994                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401088     0.999984                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::total     0.999985                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.999994                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401050            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401088     1.000000                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::total     1.000000                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.999842                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401050     0.999994                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401088     0.999984                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::total     0.999985                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999945                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401050     0.999999                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401088     0.999993                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::total     0.999995                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      5054009                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401050      2204124                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401088      2846318                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::total      5050442                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR          825                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401050           72                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401088          335                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::total          407                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           5054834                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401050      2204196                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401088      2846653                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::total      5050849                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.639160                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401050     0.874959                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401088     0.528630                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      2523656                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         42675                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         4999                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        55040                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401050        55038                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401088            2                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::total        55040                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified      5440036                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill    111915730                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             89187965                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           31457930                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.835150                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   458.880559                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    53.119441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.896251                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.103749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           46                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          466                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          193                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          272                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.089844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1460071442                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1460071442                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 63744006                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3513235330                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  98328689                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              78317229                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3833323                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             37679448                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 10764                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              492077262                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                845932                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3322569                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      639270136                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   136765048                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           47369951                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    3750042166                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 7688166                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4208                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               213013                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         31878                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          385                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          275                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 185395202                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1004                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       15                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         3757458577                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.170293                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.618107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               3438827649     91.52%     91.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                128487415      3.42%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 59050401      1.57%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                131093112      3.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           3757458577                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.036397                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.170129                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      185390763                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         185390763                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     185390763                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        185390763                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4438                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4438                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4438                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4438                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    108066799                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    108066799                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    108066799                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    108066799                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    185395201                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     185395201                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    185395201                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    185395201                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000024                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000024                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000024                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000024                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 24350.337765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 24350.337765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 24350.337765                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 24350.337765                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         9961                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          120                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      83.008333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3970                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3970                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          468                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           468                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          468                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          468                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3970                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3970                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3970                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3970                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    102117199                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    102117199                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    102117199                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    102117199                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 25722.216373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 25722.216373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 25722.216373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 25722.216373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3970                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    185390763                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       185390763                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4438                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4438                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    108066799                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    108066799                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    185395201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    185395201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000024                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000024                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 24350.337765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 24350.337765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          468                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          468                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3970                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3970                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    102117199                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    102117199                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 25722.216373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 25722.216373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            167582425                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3970                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           42212.197733                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          504                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1483165578                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1483165578                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   3833323                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  200439964                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               1247382680                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              478172435                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                202578537                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  358757                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 14876                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  14278396                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               1219503759                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            780                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3137087                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       694356                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3831443                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                387979878                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               387955805                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 299937509                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 654711016                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.103246                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.458122                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        6909                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                47184274                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 780                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  31579                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3391                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2347                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          155391209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             91.413200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.632258                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               67013185     43.13%     43.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6407      0.00%     43.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1639      0.00%     43.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               317088      0.20%     43.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  324      0.00%     43.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   41      0.00%     43.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  258      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  466      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    3      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1193      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1133      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3556      0.00%     43.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             496228      0.32%     43.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159           75750635     48.75%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169           11653629      7.50%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             143530      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1509      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              382      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            155391209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   55040                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        841                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                 178592362                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                 4498440                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                   342355                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      1                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses             183090802                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses               342356                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                     178934717                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                     4498441                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 183433158                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks               4443401                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor      4443401                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3            3                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore      1883393                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples      2560008                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0      2560008    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total      2560008                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean        88200                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 77377.093107                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 58808.162699                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535            3     75.00%     75.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223            1     25.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 1503029440000                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.289474                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.453520                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 1067941302400     71.05%     71.05% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 435088020800     28.95%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2         1200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3         1200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4        58000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5        56400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 1503029440000                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data      4443401                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total      4443401                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total      4443404                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 185395888                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                     143                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                        138                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             185396031                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     185395888                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                         143                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 185396031                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                    67                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor           67                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           62                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore            5                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples           62                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  1567.741935                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  8836.971037                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095           60     96.77%     96.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            1      1.61%     98.39% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            1      1.61%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total           62                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples           67                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 44835.820896                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 31114.731707                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 35836.242453                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383           26     38.81%     38.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151            3      4.48%     43.28% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535           33     49.25%     92.54% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919            1      1.49%     94.03% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            1      1.49%     95.52% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            1      1.49%     97.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            1      1.49%     98.51% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::180224-196607            1      1.49%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total           67                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples  -1463501680                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     1.003674                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0      5376400     -0.37%     -0.37% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1  -1468878080    100.37%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total  -1463501680                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB           62    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total           62                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst           67                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total           67                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst           62                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total           62                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total          129                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               74                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                 140                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 3                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                  10                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           4498430                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeMisses                1                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                   69                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses         4498440                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses              1                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses             143                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                     150                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               4498434                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses             4498584                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2804055739000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3833323                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                100132993                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              2749860406                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        4486859                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 127464096                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             771680900                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              481174351                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               2541665                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents             116767716                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              563255158                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              709404909                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 312016                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           681557360                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   920689497                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                617324619                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      128                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             524816727                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                156740636                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   95580                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               15621                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 165825514                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       4214294637                       # The number of ROB reads (Count)
system.cpu.rob.writes                       966647717                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                369413141                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  369836946                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   379                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  379                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          758                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          758                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      758                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio         1516                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1516                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1516                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer2.occupancy               382000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              758000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker      5119999                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker           26                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   2829                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 105950                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        11001                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   5239805                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401050                   6                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401088               12113                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401058               81845                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::40107c               22989                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::total               116953                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker      5119999                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker           26                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  2829                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                105950                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        11001                       # number of overall hits (Count)
system.l2.overallHits::total                  5239805                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker           14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker           42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1141                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             28497508                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      2842720                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                31341425                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401050            320002                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401088           2790540                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401058          22385317                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::40107c           5469718                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total           30965577                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker           14                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker           42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1141                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            28497508                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      2842720                       # number of overall misses (Count)
system.l2.overallMisses::total               31341425                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker       819987                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker      2473161                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        69596000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1664876580800                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher 167434200375                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1832383670323                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker       819987                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker      2473161                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       69596000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1664876580800                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher 167434200375                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1832383670323                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker      5120013                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker           68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               3970                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           28603458                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      2853721                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              36581230                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401050          320008                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401088         2802653                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401058        22467162                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::40107c         5492707                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total         31082530                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker      5120013                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker           68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3970                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          28603458                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      2853721                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             36581230                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000003                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.617647                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.287406                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.996296                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.996145                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.856762                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401050        0.999981                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401088        0.995678                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401058        0.996357                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::40107c        0.995815                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000003                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.617647                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.287406                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.996296                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.996145                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.856762                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58570.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58884.785714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 60995.617879                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58421.830456                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58899.293766                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58465.231569                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58570.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58884.785714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 60995.617879                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58421.830456                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58899.293766                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58465.231569                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                24928                       # number of writebacks (Count)
system.l2.writebacks::total                     24928                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker           14                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker           42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1141                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         28497508                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      2842720                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            31341425                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401050        320002                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401088       2790540                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401058      22385317                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::40107c       5469718                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total       30965577                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker           14                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker           42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1141                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        28497508                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      2842720                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           31341425                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         1504                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          1504                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker       701587                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker      2117361                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     59876400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1422654612200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher 143272330975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1565989638523                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker       701587                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker      2117361                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     59876400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1422654612200                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher 143272330975                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1565989638523                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data    107036400                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total    107036400                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.617647                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.287406                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.996296                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.996145                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.856762                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.617647                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.287406                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.996296                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.996145                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.856762                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50113.357143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50413.357143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 52477.125329                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49922.070807                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50399.733697                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49965.489397                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50113.357143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50413.357143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 52477.125329                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49922.070807                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50399.733697                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49965.489397                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 71167.819149                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 71167.819149                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       31822798                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.misses::cpu.data          751                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             751                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          751                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           751                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          751                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          751                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     13067600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     13067600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17400.266312                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17400.266312                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            2829                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2829                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hitsPerPC::401050            2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1141                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1141                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     69596000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     69596000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3970                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3970                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::401050            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.287406                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.287406                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 60995.617879                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 60995.617879                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1141                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1141                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     59876400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     59876400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.287406                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.287406                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 52477.125329                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 52477.125329                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data            10570                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               10570                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    624766000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      624766000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          10570                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             10570                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59107.473983                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59107.473983                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        10570                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           10570                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    535368600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    535368600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50649.820246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50649.820246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker      5119999                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker           26                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                 5120025                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker           14                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker           42                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                    56                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker       819987                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker      2473161                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total          3293148                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker      5120013                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker           68                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total             5120081                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.617647                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000011                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58570.500000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58884.785714                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58806.214286                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker           14                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker           42                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total                56                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data         1129                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         1129                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker       701587                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker      2117361                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total      2818948                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data    107036400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total    107036400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.617647                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50113.357143                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50413.357143                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50338.357143                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 94806.377325                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 94806.377325                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         105950                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        11001                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            116951                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401050            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401088        12113                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401058        81845                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::40107c        22989                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     28486938                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      2842720                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        31329658                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401050       320002                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401088      2790540                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401058     22385317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::40107c      5469718                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1664251814800                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher 167434200375                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1831686015175                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     28592888                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      2853721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      31446609                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401050       320006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401088      2802653                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401058     22467162                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::40107c      5492707                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996295                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.996145                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996281                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58421.576050                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58899.293766                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58464.922125                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     28486938                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      2842720                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     31329658                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401050       320002                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401088      2790540                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401058     22385317                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::40107c      5469718                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1422119243600                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher 143272330975                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1565391574575                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996295                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.996145                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996281                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49921.800778                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50399.733697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49965.166379                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          375                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          375                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     31436334                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         31436334                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     31436334                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     31436334                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        24928                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            24928                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        24928                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        24928                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     65461419                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   31822798                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.057060                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      31.570938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     2.001387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.004306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.128335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3688.322682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   373.972352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007708                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000489                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.900469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.091302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            360                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023              2                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3734                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                   11                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  164                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  185                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  196                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1655                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1883                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.087891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.000488                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.911621                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  303995770                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 303995770                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker         2688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst            73024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       1823840512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher    181934080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          2005851200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        73024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           73024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      1595392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          1595392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker           42                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              1141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          28497508                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      2842720                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             31341425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          24928                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               24928                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker          596                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker         1788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst               48585                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1213444023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    121045026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1334540018                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           48585                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              48585                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          1061452                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               1061452                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          1061452                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker          596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker         1788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              48585                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1213444023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    121045026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1335601470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1129                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            31331984                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 375                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                375                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         24928                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          31316931                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              10570                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             10570                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       31330855                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            751                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          758                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         2250                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     94025460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     94028468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                94028468                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         1516                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         4500                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   2007446592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   2007452608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2007452608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           37751769                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 37751769    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             37751769                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              382000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            1803400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        95276171385                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       156709758000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       69092268                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     31342638                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq             5121210                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           36571789                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                375                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               375                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        49856                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     31436972                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         31797870                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             10570                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            10570                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3970                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      31446609                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           751                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          751                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11910                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94376798                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     10240026                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              104628870                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       508160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   4026572992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     40960104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              4068041800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        31822798                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1595392                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          68406283                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007040                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.083617                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                67924708     99.30%     99.30% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  481543      0.70%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      32      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            68406283                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3487150842000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        55435031651                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           4764000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       37750200584                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             54400                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy        4096010400                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      62923800                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     31461899                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          638                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          480938                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       480906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           32                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.525835                       # Number of seconds simulated (Second)
simTicks                                 1525834859200                       # Number of ticks simulated (Tick)
finalTick                                3509957562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  19955.33                       # Real time elapsed on the host (Second)
hostTickRate                                 76462534                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9152368                       # Number of bytes of host memory used (Byte)
simInsts                                   1826554923                       # Number of instructions simulated (Count)
simOps                                     2033207084                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    91532                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     101888                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       3814587148                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       535796032                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   297745                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      456335144                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                8595265                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            111333205                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         182404964                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                5061                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          3813715836                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.119656                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.452543                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                3500518779     91.79%     91.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 215776486      5.66%     97.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  52496024      1.38%     98.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  44131591      1.16%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    792943      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        13      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            3813715836                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                23758033     18.54%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   6575      0.01%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   11071      0.01%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              100447851     78.38%     96.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               3924080      3.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          792      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     253963988     55.65%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        88633      0.02%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2352      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           32      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           33      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           41      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           68      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           49      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    193594376     42.42%     98.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8684772      1.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      456335144                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.119629                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           128147612                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.280819                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4863125866                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               647427003                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       444735821                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     3134                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1342                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1166                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   584480087                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        1877                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         445594557                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     183027511                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   6295826                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               55090                       # Number of nop insts executed (Count)
system.cpu.numRefs                          191634159                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       87515314                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8606648                       # Number of stores executed (Count)
system.cpu.numRate                           0.116813                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           10406                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          871312                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   415214615                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     424760577                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.187025                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.187025                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.108849                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.108849                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  569807313                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 271080366                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1509                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   243660512                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  245337646                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                3998126630                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   697870                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      212509404                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8864427                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       625594                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       238940                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               144681662                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         140827851                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           3979505                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             50367384                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               794983                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                50291221                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998488                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1746336                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                774                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           23872                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              20767                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3105                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1073                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       108553655                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          292684                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           3961807                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   3797809541                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.111858                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.594772                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      3598136510     94.74%     94.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        93274564      2.46%     97.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        53459394      1.41%     98.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        27712152      0.73%     99.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1629193      0.04%     99.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        17402155      0.46%     99.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          473272      0.01%     99.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          660006      0.02%     99.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5062295      0.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   3797809541                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            415269427                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              424815389                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   173287883                       # Number of memory references committed (Count)
system.cpu.commit.loads                     164863740                       # Number of loads committed (Count)
system.cpu.commit.amos                             40                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      210663                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   86906512                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1148                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   394232828                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1652601                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          291      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    251465366     59.19%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        59288      0.01%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2339      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    164863740     38.81%     98.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      8424143      1.98%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    424815389                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5062295                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      100024035                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         100024035                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401050      2555036                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401088      4087357                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401058      3133121                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401064      3133338                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::40107c      3396286                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total     16305138                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      3001619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       3001619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401050       315000                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401058      2538267                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::total      2853267                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data     16190130                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total     16190130                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401050      2520032                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401088      2539972                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401058      2539970                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401064      2539970                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::40107c      2539968                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::total     12679912                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.015748                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.015748                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401050     0.123045                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401058     0.099147                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::total     0.026983                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.084939                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.084939                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401050     0.984372                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401088     0.094560                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401058     0.099214                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401064     0.099214                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::40107c     0.101118                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::total     0.119914                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             5.393799                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         5.393799                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401050     8.000102                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401088          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401058     1.000671                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401064          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::40107c          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::total     4.443998                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data     100236453                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        100236453                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     90583811                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        90583811                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401050         5004                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401088     22773586                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401058     22467878                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401064     22467664                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::40107c     21722631                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::total     89436763                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     90588439                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       90588439                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 5570722780957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 5570722780957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 5570722780957                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 5570722780957                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    190607846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     190607846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401050      2560040                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401088     26860943                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401058     25600999                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401064     25601002                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::40107c     25118917                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total    105741901                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    190824892                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    190824892                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.475237                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.475237                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401050     0.001955                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401088     0.847833                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401058     0.877617                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401064     0.877609                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::40107c     0.864792                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.474720                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.474720                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61497.995276                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61497.995276                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61494.853454                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61494.853454                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        21030                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       259397                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1925                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         3173                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.924675                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    81.751339                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     31657380                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          31657380                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     61944923                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      61944923                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401050            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401088     22509241                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401058          716                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401064     22467664                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::40107c     16229924                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::total     61207546                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     61944923                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     61944923                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data        10789                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total        10789                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::401058            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     28638888                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     28638888                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401050         5003                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401088       264345                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401058     22467162                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::40107c      5492707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::total     28229217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     28642871                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      3014487                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     31657358                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1969                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1969                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1724118259359                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1724118259359                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1724301126559                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher 175407085611                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1899708212170                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    172348000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    172348000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.150250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.150250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.150100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.165897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60201.997346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60201.997346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60200.010207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 58188.038499                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60008.425598                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 87530.726257                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 87530.726257                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               31657380                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               3003694                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                3001667                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      3014487                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      3014487                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher 175407085611                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total 175407085611                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 58188.038499                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 58188.038499                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       168395                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       168395                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data       132428                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total       132428                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         3032                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         3032                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data    149599200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total    149599200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       171427                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       171427                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.017687                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.017687                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 49340.105541                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 49340.105541                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         2985                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         2985                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            4                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            4                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           47                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           47                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1987600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1987600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000274                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000274                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 42289.361702                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 42289.361702                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     91843791                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        91843791                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401050      2555036                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401088      4087355                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401058      3133121                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401064      3133338                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::40107c      3396286                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data      2949030                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total      2949030                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401050       315000                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401058      2538267                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data     14938637                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total     14938637                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401050      2520032                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401088      2539972                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401058      2539970                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401064      2539970                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::40107c      2539968                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     90509737                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      90509737                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401050         5004                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401088     22773586                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401058     22467878                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401064     22467664                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::40107c     21722631                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 5567517227200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 5567517227200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    182353528                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    182353528                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401050      2560040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401088     26860941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401058     25600999                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401064     25601002                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::40107c     25118917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.496342                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.496342                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61512.909127                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61512.909127                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     61894048                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     61894048                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401050            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401088     22509241                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401058          716                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401064     22467664                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::40107c     16229924                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8         3086                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total         3086                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::401058            1                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     28615689                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     28615689                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401050         5003                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401088       264345                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401058     22467162                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::40107c      5492707                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         1358                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         1358                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1723103185200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1723103185200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    172348000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    172348000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.156924                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.156924                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60215.331010                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60215.331010                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 126913.107511                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 126913.107511                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data       168113                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total       168113                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::cpu.data           10                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::total           10                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data       132405                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total       132405                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         2996                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         2996                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data       171109                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total       171109                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.017509                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.017509                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         2886                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         2886                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data    139767600                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total    139767600                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.016866                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.016866                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 48429.521830                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 48429.521830                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        44305                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         44305                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data           36                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total           36                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data        32340                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total        32340                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         1632                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         1632                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        45937                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        45937                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.035527                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.035527                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         1097                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         1097                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     43099600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     43099600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.023881                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.023881                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 39288.605287                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 39288.605287                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       169011                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       169011                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data       132423                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total       132423                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       169011                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       169011                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       189200                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       189200                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 63066.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 63066.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       184400                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       184400                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 61466.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 61466.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           44                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           44                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            5                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            5                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         2093                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         2093                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     60987112                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     60987112                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.979410                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.979410                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 29138.610607                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29138.610607                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data           49                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           49                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8           47                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total           47                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         2044                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         2044                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     55523512                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     55523512                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.956481                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.956481                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 27164.144814                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 27164.144814                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      8180200                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8180200                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsPerPC::401088            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data        52589                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total        52589                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data      1251488                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total      1251488                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        71981                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        71981                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3144566645                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3144566645                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8252181                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8252181                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accessesPerPC::401088            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008723                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008723                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43686.065003                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43686.065003                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        50826                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        50826                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8         7656                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total         7656                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        21155                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        21155                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          611                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          611                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    959550647                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    959550647                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002564                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002564                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45358.101962                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45358.101962                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     28638888                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401050         5003                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401088       264345                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401058     22467162                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::40107c      5492707                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::total     28229217                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf        10789                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::401088            1                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::total            1                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         9929781                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401050      2519198                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401088      5384961                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::total      7904159                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            2025                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401050            2                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401088           40                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total           42                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         3001667                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401050       315000                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401088      2538267                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::total      2853267                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.095234                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401050     0.984366                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401088     0.905680                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401058            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::40107c            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::total     0.091798                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999326                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401050     0.999994                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401088     0.999984                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::total     0.999985                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.996419                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401050            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401088     1.000000                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::total     1.000000                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.995747                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401050     0.999994                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401088     0.999984                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::total     0.999985                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999795                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401050     0.999999                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401088     0.999993                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::total     0.999995                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      6442920                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401050      2204124                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401088      2846318                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::total      5050442                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       472374                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401050           72                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401088          335                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::total          407                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           6915294                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401050      2204196                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401088      2846653                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::total      5050849                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.696420                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401050     0.874959                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401088     0.528630                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      4654395                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        44559                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         83673                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         7163                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        55050                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401050        55038                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401088           12                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::total        55050                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified      5440046                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill    129457034                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            142196639                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           31657892                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.491665                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   453.603117                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    58.396883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.885944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.114056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           33                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          479                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          307                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           65                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.064453                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.935547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1612525236                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1612525236                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 68507925                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3544075666                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 112960714                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              84205455                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3966076                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             40619881                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 17905                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              550786094                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1224030                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3784616                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      690669623                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   144681662                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           52058324                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    3805633476                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 7967770                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      49103                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               218178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         37383                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         2273                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6922                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 201483764                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5846                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      439                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         3813715836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.183809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.641866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               3466840396     90.90%     90.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                138175079      3.62%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 63281568      1.66%     96.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                145418793      3.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           3813715836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.037929                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.181060                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      201464983                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         201464983                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     201464983                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        201464983                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        18730                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           18730                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        18730                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          18730                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    737693465                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    737693465                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    737693465                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    737693465                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    201483713                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     201483713                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    201483713                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    201483713                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000093                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000093                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000093                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000093                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 39385.662840                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 39385.662840                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 39385.662840                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 39385.662840                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       202196                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets           54                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2518                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      80.300238                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets           54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        16351                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             16351                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         2380                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          2380                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         2380                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         2380                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        16350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        16350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        16350                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        16350                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    654864292                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    654864292                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    654864292                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    654864292                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 40052.861896                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 40052.861896                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 40052.861896                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 40052.861896                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  16351                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    201464983                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       201464983                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        18730                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         18730                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    737693465                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    737693465                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    201483713                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    201483713                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 39385.662840                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 39385.662840                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         2380                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         2380                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        16350                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        16350                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    654864292                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    654864292                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 40052.861896                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 40052.861896                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            254997459                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              16863                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           15121.713752                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          304                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1611886055                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1611886055                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   3966076                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  200732954                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               1247387664                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              536148867                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                212509404                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8864427                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                193396                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  14278437                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               1219508656                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1365                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3185229                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       779213                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3964442                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                444791317                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               444736987                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 328500978                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 698576813                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.116588                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.470243                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      295512                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                47645667                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   36                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1365                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 440284                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                24398                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   4820                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          164649073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             86.629091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            75.135400                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               76217264     46.29%     46.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                14878      0.01%     46.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6190      0.00%     46.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               337524      0.20%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  404      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  142      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  425      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  578      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  109      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  124      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                545      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2698      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1410      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3832      0.00%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             499356      0.30%     46.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159           75760993     46.01%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169           11656280      7.08%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             143800      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1683      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              736      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            164649073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          6                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   55088                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        957                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                 188448380                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                 4499572                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                  8606661                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                    296                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                        485                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                       268                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries               45585                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses             192947952                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses              8606957                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                     197055041                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                     4499868                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 201554909                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks               4444771                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor      4444771                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1           10                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           21                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          445                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore      1883782                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples      2560989                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean     1.263887                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev   330.258509                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383      2560948    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::81920-98303            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::98304-114687            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::114688-131071            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::180224-196607            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total      2560989                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples          728                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 37823.626374                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 19361.048613                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 43451.075012                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383          380     52.20%     52.20% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767           60      8.24%     60.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151           22      3.02%     63.46% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535          160     21.98%     85.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919           41      5.63%     91.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::81920-98303            1      0.14%     91.21% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687            5      0.69%     91.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071           20      2.75%     94.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-147455           18      2.47%     97.12% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223           10      1.37%     98.49% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607            4      0.55%     99.04% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::212992-229375            3      0.41%     99.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::229376-245759            4      0.55%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total          728                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 1508645994016                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.291188                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.454358                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 1069356958800     70.88%     70.88% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 439285447216     29.12%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2      1067600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3      1210800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4       333200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5       208400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6       236000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7       180400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8        23200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9       155600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10        12800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       111200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12        12000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13        35200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14         1600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 1508645994016                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB          445     93.49%     93.49% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB           21      4.41%     97.90% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB           10      2.10%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total          476                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data      4444771                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total      4444771                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data          476                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total          476                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total      4445247                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 201484342                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    2207                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       1814                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                       268                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                 394                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             201486549                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     201484342                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        2207                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 201486549                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                  1666                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor         1662                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           11                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1262                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore          119                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples         1547                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  1197.155785                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  7394.588573                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-8191         1510     97.61%     97.61% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::8192-16383            9      0.58%     98.19% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::32768-40959            3      0.19%     98.38% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::40960-49151            3      0.19%     98.58% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-57343            9      0.58%     99.16% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-65535           12      0.78%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::65536-73727            1      0.06%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total         1547                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples         1388                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 26021.613833                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 15666.071170                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 28998.934316                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          955     68.80%     68.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           34      2.45%     71.25% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151           11      0.79%     72.05% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          327     23.56%     95.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           28      2.02%     97.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            4      0.29%     97.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            6      0.43%     98.34% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            8      0.58%     98.92% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            3      0.22%     99.14% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223           10      0.72%     99.86% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::180224-196607            2      0.14%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total         1388                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   3949629920                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.981408                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.136288                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0     73974400      1.87%      1.87% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   3875215120     98.12%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       336400      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::3       104000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   3949629920                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB         1262     99.14%     99.14% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB           11      0.86%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total         1273                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst         1662                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total         1662                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst         1273                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total         1273                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         2935                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits             2109                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                1925                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               282                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                 538                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           4499034                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits                196                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses              100                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                 1855                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                 268                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries          2048                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses         4499572                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses            296                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            2207                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                    2659                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               4499416                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses             4502075                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2826862459000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3966076                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                108086194                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              2751836861                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       27382580                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 144782738                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             777661387                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              539336709                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               2678111                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents             117898144                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              563255818                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              709405194                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 906134                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             132                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           737033905                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1002644747                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                682230000                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1167                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             577047648                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                159986260                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 1998513                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              194177                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 177078791                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       4326107658                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1082656829                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                415214615                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  424760577                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   596                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  596                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  230                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 230                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          788                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          864                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         1652                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1652                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio         1576                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         2440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      2440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              797600                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               402000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             1422000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker      5120823                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker         1163                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   6440                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 126434                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        72262                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   5327122                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401050                   6                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401088               12113                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401058               81845                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::40107c               22989                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::total               116953                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker      5120823                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker         1163                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  6440                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                126434                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        72262                       # number of overall hits (Count)
system.l2.overallHits::total                  5327122                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker          260                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          389                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 9910                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             28513593                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      2942224                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                31466376                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401050            320002                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401088           2790540                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401058          22385317                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::40107c           5469718                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total           30965577                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker          260                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          389                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                9910                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            28513593                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      2942224                       # number of overall misses (Count)
system.l2.overallMisses::total               31466376                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker     15430167                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     23048441                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       579890800                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1665820176000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher 173256074886                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1839694620294                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker     15430167                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     23048441                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      579890800                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1665820176000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher 173256074886                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1839694620294                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker      5121083                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker         1552                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              16350                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           28640027                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      3014486                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              36793498                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401050          320008                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401088         2802653                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401058        22467162                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::40107c         5492707                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total         31082530                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker      5121083                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker         1552                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             16350                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          28640027                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      3014486                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             36793498                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000051                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.250644                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.606116                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.995585                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.976028                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.855216                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401050        0.999981                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401088        0.995678                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401058        0.996357                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::40107c        0.995815                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000051                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.250644                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.606116                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.995585                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.976028                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.855216                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 59346.796154                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 59250.491003                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58515.721493                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58421.966534                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58886.092591                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58465.411470                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 59346.796154                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 59250.491003                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58515.721493                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58421.966534                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58886.092591                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58465.411470                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               131955                       # number of writebacks (Count)
system.l2.writebacks::total                    131955                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     4                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    4                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker          260                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          388                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             9907                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         28513593                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      2942224                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            31466372                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401050        320002                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401088       2790540                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401058      22385317                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::40107c       5469718                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total       30965577                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker          260                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          388                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            9907                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        28513593                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      2942224                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           31466372                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         1969                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          1969                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker     13221367                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     19697041                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    495690400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1423461715600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher 148250269706                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1572240594114                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker     13221367                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     19697041                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    495690400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1423461715600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher 148250269706                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1572240594114                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data    156481200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total    156481200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000051                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.250000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.605933                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.995585                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.976028                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.855216                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000051                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.250000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.605933                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.995585                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.976028                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.855216                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50851.411538                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50765.569588                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 50034.359544                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49922.214840                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50387.145814                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49965.741018                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50851.411538                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50765.569588                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 50034.359544                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49922.214840                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50387.145814                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49965.741018                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 79472.422550                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 79472.422550                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       31954216                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            253                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::cpu.dcache.prefetcher            1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               254                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         2613                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            2613                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         2866                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::cpu.dcache.prefetcher            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          2867                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.911724                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.911406                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         2613                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         2613                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     46234600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     46234600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.911724                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.911406                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17694.068121                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17694.068121                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            6440                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               6440                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hitsPerPC::401050            2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          9910                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             9910                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    579890800                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    579890800                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        16350                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          16350                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::401050            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.606116                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.606116                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58515.721493                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58515.721493                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         9907                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         9907                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    495690400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    495690400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.605933                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.605933                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 50034.359544                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 50034.359544                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               6823                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  6823                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16392                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16392                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    966376000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      966376000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          23215                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             23215                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.706095                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.706095                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 58954.123963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 58954.123963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16392                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16392                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    827566400                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    827566400                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.706095                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.706095                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50485.993167                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50485.993167                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker      5120823                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker         1163                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                 5121986                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker          260                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          389                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                   649                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker     15430167                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     23048441                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total         38478608                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker      5121083                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker         1552                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total             5122635                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000051                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.250644                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000127                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 59346.796154                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 59250.491003                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  59289.072419                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker          260                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          388                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total               648                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data         1358                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         1358                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker     13221367                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     19697041                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total     32918408                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data    156481200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total    156481200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000051                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.250000                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50851.411538                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50765.569588                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50800.012346                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 115229.160530                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 115229.160530                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         119611                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        72262                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            191873                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401050            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401088        12113                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401058        81845                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::40107c        22989                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     28497201                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      2942224                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        31439425                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401050       320002                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401088      2790540                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401058     22385317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::40107c      5469718                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1664853800000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher 173256074886                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1838109874886                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     28616812                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      3014486                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      31631298                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401050       320006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401088      2802653                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401058     22467162                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::40107c      5492707                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.995820                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.976028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.993934                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58421.660429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58886.092591                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58465.123802                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     28497201                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      2942224                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     31439425                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401050       320002                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401088      2790540                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401058     22385317                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::40107c      5469718                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1422634149200                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher 148250269706                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1570884418906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.995820                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.976028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.993934                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49921.890546                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50387.145814                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49965.430949                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                19                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   19                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              12                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 12                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        51200                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         51200                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.387097                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.387097                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  4266.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  4266.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           12                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             12                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       210400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       210400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.387097                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.387097                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 17533.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 17533.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          611                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          611                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     31461784                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         31461784                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     31461784                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     31461784                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       211290                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           211290                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       211290                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       211290                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.995182                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     68482237                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   31958566                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.142844                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      32.616673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     2.046200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.110332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.692504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3640.774607                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   418.754866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007963                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.888861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.102235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            426                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             67                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3603                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  108                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  315                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   62                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1183                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2225                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.104004                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.016357                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.879639                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  305832350                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 305832350                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker        16640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        24832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           634112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       1824869952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher    188302336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          2013847872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       634112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          634112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      8445120                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          8445120                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker          260                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              9908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          28513593                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      2942224                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             31466373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         131955                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              131955                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker        10906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker        16274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst              415584                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1195981296                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    123409381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1319833441                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          415584                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             415584                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          5534754                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               5534754                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          5534754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker        10906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker        16274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             415584                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1195981296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    123409381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1325368194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1358                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            31451339                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 611                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                611                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        131955                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          31336973                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                12                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16392                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16392                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       31449981                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2613                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         1652                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         2286                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     94404299                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     94408237                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                94408237                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         2440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         4572                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   2022292992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   2022300004                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2022300004                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           37884171                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 37884171    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             37884171                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1252400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            1833400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        96080065910                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       157335192000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       69352498                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     31470943                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq             5124327                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           36771976                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                611                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               611                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       343245                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     31462441                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         31822261                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               31                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              31                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             23215                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            23215                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          16350                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      31631298                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          2867                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         2867                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        49052                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94976332                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         3211                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     10242393                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              105270988                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2092928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   4051968164                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port        12416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     40968664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              4095042172                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        31954550                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   8447792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          68753108                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007074                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.083816                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                68266774     99.29%     99.29% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  486299      0.71%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      35      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            68753108                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3509957562000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        55839896595                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          19625589                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       37988188372                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1330096                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy        4097051803                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      63348074                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     31674151                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          657                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          485288                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       485253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
