Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test1_behav xil_defaultlib.Test1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 're' [E:/Programming/RV-Y/RV-Y.srcs/sim_1/new/Test1.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'In' [E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/InstrFetchUnit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmConstr
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mem
Compiling module xil_defaultlib.MemAccessUnit
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.InstrFetchUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Test1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test1_behav
