<html>
<head><meta charset="utf-8"><title>cranelift / Issue #1257 [panic] panic! called when &quot;refer... · git-cranelift · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/217576-git-cranelift/index.html">git-cranelift</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/217576-git-cranelift/topic/cranelift.20.2F.20Issue.20.231257.20.5Bpanic.5D.20panic.21.20called.20when.20.22refer.2E.2E.2E.html">cranelift / Issue #1257 [panic] panic! called when &quot;refer...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="185183609"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/217576-git-cranelift/topic/cranelift%20/%20Issue%20%231257%20%5Bpanic%5D%20panic%21%20called%20when%20%22refer.../near/185183609" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> GitHub <a href="https://bytecodealliance.github.io/zulip-archive/stream/217576-git-cranelift/topic/cranelift.20.2F.20Issue.20.231257.20.5Bpanic.5D.20panic.21.20called.20when.20.22refer.2E.2E.2E.html#185183609">(Jan 09 2020 at 04:57)</a>:</h4>
<p>jpmcb <a href="https://github.com/bytecodealliance/cranelift/issues/1257#issuecomment-572386869" target="_blank" title="https://github.com/bytecodealliance/cranelift/issues/1257#issuecomment-572386869">commented</a> on <a href="https://github.com/bytecodealliance/cranelift/issues/1257" target="_blank" title="https://github.com/bytecodealliance/cranelift/issues/1257">Issue #1257</a>:</p>
<blockquote>
<p>Howdy! I was wondering if this would be a good first issue to try out? I'm new to contributing but hoping to get involved. </p>
<p>I've read <a href="https://cranelift.readthedocs.io/en/latest/testing.html" target="_blank" title="https://cranelift.readthedocs.io/en/latest/testing.html">the testing cranelift</a> doc but I'm still not sure how one would go about creating a <code>*.clif</code> test. Any pointers would be great! </p>
</blockquote>



<a name="185296450"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/217576-git-cranelift/topic/cranelift%20/%20Issue%20%231257%20%5Bpanic%5D%20panic%21%20called%20when%20%22refer.../near/185296450" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> GitHub <a href="https://bytecodealliance.github.io/zulip-archive/stream/217576-git-cranelift/topic/cranelift.20.2F.20Issue.20.231257.20.5Bpanic.5D.20panic.21.20called.20when.20.22refer.2E.2E.2E.html#185296450">(Jan 10 2020 at 10:06)</a>:</h4>
<p>bnjbvr <a href="https://github.com/bytecodealliance/cranelift/issues/1257#issuecomment-572963429" target="_blank" title="https://github.com/bytecodealliance/cranelift/issues/1257#issuecomment-572963429">commented</a> on <a href="https://github.com/bytecodealliance/cranelift/issues/1257" target="_blank" title="https://github.com/bytecodealliance/cranelift/issues/1257">Issue #1257</a>:</p>
<blockquote>
<p>Hi! Yes, you can start with the following test case:</p>
<div class="codehilite"><pre><span></span>test compile
target x86_64

function %test(r64) -&gt; r64 {
    ebb0(v0: r64):
        v1 = null.r64
        v2 = is_null v0
        brz v2, ebb2(v0)
        jump ebb2(v1)
    ebb2(v3: r64):
        return v3
}
</pre></div>


<p>When you run it with <code>cargo run test /tmp/a.clif</code>, it will complain that we're running into this error. You can start from there.</p>
<p>Ideally, we'd have the verifier emit this error, when checking the function's body IR (in cranelift-codegen/src/verifier/mod.rs).</p>
</blockquote>



<a name="189361667"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/217576-git-cranelift/topic/cranelift%20/%20Issue%20%231257%20%5Bpanic%5D%20panic%21%20called%20when%20%22refer.../near/189361667" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> GitHub <a href="https://bytecodealliance.github.io/zulip-archive/stream/217576-git-cranelift/topic/cranelift.20.2F.20Issue.20.231257.20.5Bpanic.5D.20panic.21.20called.20when.20.22refer.2E.2E.2E.html#189361667">(Feb 28 2020 at 23:27)</a>:</h4>
<p>alexcrichton transferred <a href="https://github.com/bytecodealliance/cranelift/issues/1257" target="_blank" title="https://github.com/bytecodealliance/cranelift/issues/1257">Issue #1257</a>:</p>
<blockquote>
<h1>What are the steps to reproduce the issue? Can you include a CLIF test case, ideally reduced with the <code>bugpoint</code> clif-util command?</h1>
<p>Download <a href="https://github.com/bytecodealliance/cranelift/files/3886933/panic_ref_type_not_enabled.zip" target="_blank" title="https://github.com/bytecodealliance/cranelift/files/3886933/panic_ref_type_not_enabled.zip">panic_ref_type_not_enabled.zip</a></p>
<div class="codehilite"><pre><span></span>$ unzip panic_ref_type_not_enabled.zip
$ ./target/release/clif-util wasm panic_ref_type_not_enabled.wasm --target x86_64
thread <span class="s1">&#39;main&#39;</span> panicked at <span class="s1">&#39;reference types were found but safepoints were not enabled.&#39;</span>, cranelift-codegen/src/regalloc/context.rs:219:21
note: run with <span class="sb">`</span><span class="nv">RUST_BACKTRACE</span><span class="o">=</span><span class="m">1</span><span class="sb">`</span> environment variable to display a backtrace.
</pre></div>


<h1>What do you expect to happen? What does actually happen? Does it panic, and if so, with which assertion?</h1>
<p>I would expect an error to be through instead of panicking. There is a call to the <code>panic!</code> macro here:<br>
<a href="https://github.com/bytecodealliance/cranelift/blob/c54fc845c45b2929bdf36635c90a363e380cf805/cranelift-codegen/src/regalloc/context.rs#L215-L221" target="_blank" title="https://github.com/bytecodealliance/cranelift/blob/c54fc845c45b2929bdf36635c90a363e380cf805/cranelift-codegen/src/regalloc/context.rs#L215-L221">https://github.com/bytecodealliance/cranelift/blob/c54fc845c45b2929bdf36635c90a363e380cf805/cranelift-codegen/src/regalloc/context.rs#L215-L221</a></p>
<h1>Which Cranelift version / commit hash / branch are you using?</h1>
<p>Cranelift version : </p>
<div class="codehilite"><pre><span></span>$ ./target/release/clif-util --version
Cranelift code generator utility <span class="m">0</span>.42.0
</pre></div>


<p>commit hash: c54fc845c45b2929bdf36635c90a363e380cf805<br>
branch: master</p>
<h1>If relevant, can you include some extra information about your environment? (Rust version, operating system, architecture...)</h1>
<div class="codehilite"><pre><span></span>$ <span class="nb">echo</span> <span class="s2">&quot;`rustc -V` | `uname -ovm`&quot;</span>
rustc <span class="m">1</span>.38.0-nightly <span class="o">(</span>2d1a551e1 <span class="m">2019</span>-08-08<span class="o">)</span> <span class="p">|</span> <span class="c1">#75-Ubuntu SMP Tue Oct 1 05:24:09 UTC 2019 x86_64 GNU/Linux</span>
</pre></div>


<h1>More details:</h1>
<p>Execution with verbosity and print:</p>
<div class="codehilite"><pre><span></span>./target/release/clif-util wasm panic_ref_type_not_enabled.wasm --target x86_64 -v -p
Handling: <span class="s2">&quot;panic_ref_type_not_enabled.wasm&quot;</span>
Translating... ok
Compiling...
<span class="k">function</span> u0:2<span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rsi<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">]</span>, i64 csr <span class="o">[</span>%r15<span class="o">])</span> -&gt; i32 <span class="o">[</span>%rax<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">]</span>, i64 csr <span class="o">[</span>%r15<span class="o">]</span> system_v <span class="o">{</span>
    <span class="nv">ss0</span> <span class="o">=</span> spill_slot <span class="m">4</span>, offset -28
    <span class="nv">ss1</span> <span class="o">=</span> incoming_arg <span class="m">24</span>, offset -24
    <span class="nv">gv0</span> <span class="o">=</span> vmctx
    <span class="nv">gv1</span> <span class="o">=</span> vmctx
    <span class="nv">sig0</span> <span class="o">=</span> <span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rsi<span class="o">])</span> system_v
    <span class="nv">fn0</span> <span class="o">=</span> u0:0 sig0

                                ebb0<span class="o">(</span>v0: i32 <span class="o">[</span>%rdi<span class="o">]</span>, v1: i64 <span class="o">[</span>%rsi<span class="o">]</span>, v28: i64 <span class="o">[</span>%rbp<span class="o">]</span>, v29: i64 <span class="o">[</span>%r15<span class="o">])</span>:
                                    v4 -&gt; v1
                                    v6 -&gt; v1
                                    v9 -&gt; v1
                                    v10 -&gt; v1
                                    v16 -&gt; v1
                                    v17 -&gt; v1
                                    v19 -&gt; v1
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v28
<span class="o">[</span>RexOp1copysp#8089<span class="o">]</span>                 copy_special %rsp -&gt; %rbp
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v29
<span class="o">[</span>RexOp1adjustsp_ib#d083<span class="o">]</span>            adjust_sp_down_imm <span class="m">8</span>
@01ab <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v26</span> <span class="o">=</span> load.i32 notrap aligned v1+88
@01ab <span class="o">[</span>RexOp1spillSib32#89,ss0<span class="o">]</span>     <span class="nv">v5</span> <span class="o">=</span> spill v26
                                    v23 -&gt; v5
@01af <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v7</span> <span class="o">=</span> load.i32 notrap aligned v1+88
@01b3 <span class="o">[</span>RexOp1rr#01,%rax<span class="o">]</span>            <span class="nv">v8</span> <span class="o">=</span> iadd v7, v0
@01b4 <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v8, v1+88
@01b6 <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v11</span> <span class="o">=</span> load.i32 notrap aligned v1+88
@01ba <span class="o">[</span>RexOp1r_ib#83,%rax<span class="o">]</span>          <span class="nv">v13</span> <span class="o">=</span> iadd_imm v11, <span class="m">15</span>
@01bd <span class="o">[</span>RexOp1r_ib#4083,%rax<span class="o">]</span>        <span class="nv">v15</span> <span class="o">=</span> band_imm v13, -16
@01be <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v15, v1+88
@01c0 <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v18</span> <span class="o">=</span> load.i32 notrap aligned v1+88
@01c2 <span class="o">[</span>RexOp1ldDisp8#8b,%rcx<span class="o">]</span>       <span class="nv">v20</span> <span class="o">=</span> load.i32 notrap aligned v1+96
@01c4 <span class="o">[</span>RexOp1rcmp#39,%rflags<span class="o">]</span>       <span class="nv">v25</span> <span class="o">=</span> ifcmp v18, v20
@01c5 <span class="o">[</span>RexOp1brib#70<span class="o">]</span>               brif slt v25, ebb2
@01c9 <span class="o">[</span>RexOp1fnaddr8#80b8,%rax<span class="o">]</span>     <span class="nv">v24</span> <span class="o">=</span> func_addr.i64 fn0
@01c9 <span class="o">[</span>RexOp1call_r#20ff<span class="o">]</span>           call_indirect sig0, v24<span class="o">(</span>v0, v1<span class="o">)</span>
@01cb <span class="o">[</span>-<span class="o">]</span>                           fallthrough ebb2

                                ebb2:
@01ce <span class="o">[</span>RexOp1fillSib32#8b,%r15<span class="o">]</span>     <span class="nv">v27</span> <span class="o">=</span> fill.i32 v5
@01ce <span class="o">[</span>RexOp1rmov#89<span class="o">]</span>               regmove v27, %r15 -&gt; %rax
<span class="o">[</span>RexOp1adjustsp_ib#8083<span class="o">]</span>            adjust_sp_up_imm <span class="m">8</span>
<span class="o">[</span>RexOp1popq#58,%r15<span class="o">]</span>                <span class="nv">v31</span> <span class="o">=</span> x86_pop.i64
<span class="o">[</span>RexOp1popq#58,%rbp<span class="o">]</span>                <span class="nv">v30</span> <span class="o">=</span> x86_pop.i64
@01ce <span class="o">[</span>Op1ret#c3<span class="o">]</span>                   <span class="k">return</span> v27, v30, v31
<span class="o">}</span>



<span class="k">function</span> u0:3<span class="o">(</span>i64 vmctx <span class="o">[</span>%rdi<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">])</span> -&gt; i32 <span class="o">[</span>%rax<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">]</span> system_v <span class="o">{</span>
    <span class="nv">ss0</span> <span class="o">=</span> incoming_arg <span class="m">16</span>, offset -16
    <span class="nv">gv0</span> <span class="o">=</span> vmctx

                                ebb0<span class="o">(</span>v0: i64 <span class="o">[</span>%rdi<span class="o">]</span>, v4: i64 <span class="o">[</span>%rbp<span class="o">])</span>:
                                    v2 -&gt; v0
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v4
<span class="o">[</span>RexOp1copysp#8089<span class="o">]</span>                 copy_special %rsp -&gt; %rbp
@01d2 <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v3</span> <span class="o">=</span> load.i32 notrap aligned v0+88
<span class="o">[</span>RexOp1popq#58,%rbp<span class="o">]</span>                <span class="nv">v5</span> <span class="o">=</span> x86_pop.i64
@01d4 <span class="o">[</span>Op1ret#c3<span class="o">]</span>                   <span class="k">return</span> v3, v5
<span class="o">}</span>



<span class="k">function</span> u0:4<span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rsi<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">])</span> -&gt; i64 fp <span class="o">[</span>%rbp<span class="o">]</span> system_v <span class="o">{</span>
    <span class="nv">ss0</span> <span class="o">=</span> incoming_arg <span class="m">16</span>, offset -16
    <span class="nv">gv0</span> <span class="o">=</span> vmctx

                                ebb0<span class="o">(</span>v0: i32 <span class="o">[</span>%rdi<span class="o">]</span>, v1: i64 <span class="o">[</span>%rsi<span class="o">]</span>, v3: i64 <span class="o">[</span>%rbp<span class="o">])</span>:
                                    v2 -&gt; v1
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v3
<span class="o">[</span>RexOp1copysp#8089<span class="o">]</span>                 copy_special %rsp -&gt; %rbp
@01da <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v0, v1+88
@01dc <span class="o">[</span>-<span class="o">]</span>                           fallthrough ebb1

                                ebb1:
<span class="o">[</span>RexOp1popq#58,%rbp<span class="o">]</span>                <span class="nv">v4</span> <span class="o">=</span> x86_pop.i64
@01dc <span class="o">[</span>Op1ret#c3<span class="o">]</span>                   <span class="k">return</span> v4
<span class="o">}</span>



<span class="k">function</span> u0:5<span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i32 <span class="o">[</span>%rsi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rdx<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">])</span> -&gt; i64 fp <span class="o">[</span>%rbp<span class="o">]</span> system_v <span class="o">{</span>
    <span class="nv">ss0</span> <span class="o">=</span> incoming_arg <span class="m">16</span>, offset -16
    <span class="nv">gv0</span> <span class="o">=</span> vmctx
    <span class="nv">gv1</span> <span class="o">=</span> vmctx

                                ebb0<span class="o">(</span>v0: i32 <span class="o">[</span>%rdi<span class="o">]</span>, v1: i32 <span class="o">[</span>%rsi<span class="o">]</span>, v2: i64 <span class="o">[</span>%rdx<span class="o">]</span>, v5: i64 <span class="o">[</span>%rbp<span class="o">])</span>:
                                    v3 -&gt; v2
                                    v4 -&gt; v2
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v5
<span class="o">[</span>RexOp1copysp#8089<span class="o">]</span>                 copy_special %rsp -&gt; %rbp
@01e1 <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v0, v2+88
@01e5 <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v1, v2+96
@01e7 <span class="o">[</span>-<span class="o">]</span>                           fallthrough ebb1

                                ebb1:
<span class="o">[</span>RexOp1popq#58,%rbp<span class="o">]</span>                <span class="nv">v6</span> <span class="o">=</span> x86_pop.i64
@01e7 <span class="o">[</span>Op1ret#c3<span class="o">]</span>                   <span class="k">return</span> v6
<span class="o">}</span>



<span class="k">function</span> u0:6<span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i32 <span class="o">[</span>%rsi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rdx<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">])</span> -&gt; i64 fp <span class="o">[</span>%rbp<span class="o">]</span> system_v <span class="o">{</span>
    <span class="nv">ss0</span> <span class="o">=</span> incoming_arg <span class="m">16</span>, offset -16
    <span class="nv">gv0</span> <span class="o">=</span> vmctx
    <span class="nv">gv1</span> <span class="o">=</span> vmctx

                                ebb0<span class="o">(</span>v0: i32 <span class="o">[</span>%rdi<span class="o">]</span>, v1: i32 <span class="o">[</span>%rsi<span class="o">]</span>, v2: i64 <span class="o">[</span>%rdx<span class="o">]</span>, v10: i64 <span class="o">[</span>%rbp<span class="o">])</span>:
                                    v3 -&gt; v2
                                    v8 -&gt; v2
                                    v9 -&gt; v2
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v10
<span class="o">[</span>RexOp1copysp#8089<span class="o">]</span>                 copy_special %rsp -&gt; %rbp
@01ea <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v4</span> <span class="o">=</span> load.i32 notrap aligned v2+104
@01ef <span class="o">[</span>RexOp1tjccb#75<span class="o">]</span>              brnz v4, ebb2
@01f3 <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v0, v2+104
@01f7 <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v1, v2+112
@01f9 <span class="o">[</span>-<span class="o">]</span>                           fallthrough ebb2

                                ebb2:
@01fa <span class="o">[</span>-<span class="o">]</span>                           fallthrough ebb1

                                ebb1:
<span class="o">[</span>RexOp1popq#58,%rbp<span class="o">]</span>                <span class="nv">v11</span> <span class="o">=</span> x86_pop.i64
@01fa <span class="o">[</span>Op1ret#c3<span class="o">]</span>                   <span class="k">return</span> v11
<span class="o">}</span>



<span class="p">;</span> Exported as <span class="s2">&quot;_main&quot;</span>
<span class="k">function</span> u0:7<span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i32 <span class="o">[</span>%rsi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rdx<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">]</span>, i64 csr <span class="o">[</span>%r15<span class="o">])</span> -&gt; i32 <span class="o">[</span>%rax<span class="o">]</span>, i64 fp <span class="o">[</span>%rbp<span class="o">]</span>, i64 csr <span class="o">[</span>%r15<span class="o">]</span> system_v <span class="o">{</span>
    <span class="nv">ss0</span> <span class="o">=</span> spill_slot <span class="m">8</span>, offset -32
    <span class="nv">ss1</span> <span class="o">=</span> incoming_arg <span class="m">24</span>, offset -24
    <span class="nv">gv0</span> <span class="o">=</span> vmctx
    <span class="nv">gv1</span> <span class="o">=</span> vmctx
    <span class="nv">gv2</span> <span class="o">=</span> vmctx
    <span class="nv">gv3</span> <span class="o">=</span> load.i64 notrap aligned <span class="nb">readonly</span> gv2
    <span class="nv">heap0</span> <span class="o">=</span> static gv3, min <span class="m">0</span>, bound 0x0001_0000_0000, offset_guard 0x8000_0000, index_type i32
    <span class="nv">sig0</span> <span class="o">=</span> <span class="o">(</span>i32 <span class="o">[</span>%rdi<span class="o">]</span>, i64 vmctx <span class="o">[</span>%rsi<span class="o">])</span> system_v
    <span class="nv">fn0</span> <span class="o">=</span> u0:0 sig0

                                ebb0<span class="o">(</span>v0: i32 <span class="o">[</span>%rdi<span class="o">]</span>, v1: i32 <span class="o">[</span>%rsi<span class="o">]</span>, v33: i64 <span class="o">[</span>%rdx<span class="o">]</span>, v40: i64 <span class="o">[</span>%rbp<span class="o">]</span>, v41: i64 <span class="o">[</span>%r15<span class="o">])</span>:
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v40
<span class="o">[</span>RexOp1copysp#8089<span class="o">]</span>                 copy_special %rsp -&gt; %rbp
<span class="o">[</span>RexOp1pushq#50<span class="o">]</span>                    x86_push v41
<span class="o">[</span>RexOp1adjustsp_ib#d083<span class="o">]</span>            adjust_sp_down_imm <span class="m">8</span>
<span class="o">[</span>RexOp1spillSib32#8089,ss0<span class="o">]</span>         <span class="nv">v2</span> <span class="o">=</span> spill v33
                                    v5 -&gt; v2
                                    v7 -&gt; v2
                                    v11 -&gt; v2
                                    v12 -&gt; v2
                                    v14 -&gt; v2
@0204 <span class="o">[</span>RexOp1fillSib32#808b,%r15<span class="o">]</span>   <span class="nv">v34</span> <span class="o">=</span> fill v2
@0204 <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v8</span> <span class="o">=</span> load.i32 notrap aligned v34+88
@0208 <span class="o">[</span>RexOp1r_ib#83,%rax<span class="o">]</span>          <span class="nv">v10</span> <span class="o">=</span> iadd_imm v8, <span class="m">48</span>
@0209 <span class="o">[</span>RexOp1fillSib32#808b,%r15<span class="o">]</span>   <span class="nv">v35</span> <span class="o">=</span> fill v2
@0209 <span class="o">[</span>RexOp1stDisp8#89<span class="o">]</span>            store notrap aligned v10, v35+88
@020b <span class="o">[</span>RexOp1fillSib32#808b,%r15<span class="o">]</span>   <span class="nv">v36</span> <span class="o">=</span> fill v2
@020b <span class="o">[</span>RexOp1ldDisp8#8b,%rax<span class="o">]</span>       <span class="nv">v13</span> <span class="o">=</span> load.i32 notrap aligned v36+88
@020d <span class="o">[</span>RexOp1fillSib32#808b,%r15<span class="o">]</span>   <span class="nv">v37</span> <span class="o">=</span> fill v2
@020d <span class="o">[</span>RexOp1ldDisp8#8b,%rcx<span class="o">]</span>       <span class="nv">v15</span> <span class="o">=</span> load.i32 notrap aligned v37+96
@020f <span class="o">[</span>RexOp1rcmp#39,%rflags<span class="o">]</span>       <span class="nv">v32</span> <span class="o">=</span> ifcmp v13, v15
@0210 <span class="o">[</span>RexOp1brib#70<span class="o">]</span>               brif slt v32, ebb2
@0212 <span class="o">[</span>RexOp1pu_id#b8,%rax<span class="o">]</span>         <span class="nv">v18</span> <span class="o">=</span> iconst.i32 <span class="m">48</span>
@0214 <span class="o">[</span>RexOp1fnaddr8#80b8,%rcx<span class="o">]</span>     <span class="nv">v29</span> <span class="o">=</span> func_addr.i64 fn0
@0214 <span class="o">[</span>RexOp1fillSib32#808b,%r15<span class="o">]</span>   <span class="nv">v38</span> <span class="o">=</span> fill v2
@0214 <span class="o">[</span>RexOp1rmov#89<span class="o">]</span>               regmove v18, %rax -&gt; %rdi
@0214 <span class="o">[</span>RexOp1rmov#8089<span class="o">]</span>             regmove v38, %r15 -&gt; %rsi
@0214 <span class="o">[</span>RexOp1call_r#20ff<span class="o">]</span>           call_indirect sig0, v29<span class="o">(</span>v18, v38<span class="o">)</span>
@0216 <span class="o">[</span>-<span class="o">]</span>                           fallthrough ebb2

                                ebb2:
@0230 <span class="o">[</span>RexOp1pu_id#b8,%rax<span class="o">]</span>         <span class="nv">v26</span> <span class="o">=</span> iconst.i32 <span class="m">0</span>
@0232 <span class="o">[</span>RexOp1umr#89,%rax<span class="o">]</span>           <span class="nv">v30</span> <span class="o">=</span> uextend.i64 v26
@0232 <span class="o">[</span>RexOp1fillSib32#808b,%r15<span class="o">]</span>   <span class="nv">v39</span> <span class="o">=</span> fill.i64 v2
@0232 <span class="o">[</span>RexOp1ld#808b,%rcx<span class="o">]</span>          <span class="nv">v31</span> <span class="o">=</span> load.i64 notrap aligned <span class="nb">readonly</span> v39

<span class="o">[</span>message truncated<span class="o">]</span>
</pre></div>


</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>