library verilog;
use verilog.vl_types.all;
entity edt_compactor is
    port(
        edt_scan_out    : in     vl_logic_vector(4 downto 0);
        masks_for_compactor_0: in     vl_logic_vector(4 downto 0);
        edt_channels_out: out    vl_logic
    );
end edt_compactor;
