From 794acb0cb259e0f0563d1851a0d7eaa2af20cf4a Mon Sep 17 00:00:00 2001
From: Jason Kridner <jdk@ti.com>
Date: Sun, 27 Dec 2015 21:09:27 +0000
Subject: [PATCH 1/3] Add DDR3 timing for Octavo OSD3358

---
 arch/arm/include/asm/arch-am33xx/ddr_defs.h | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/arch/arm/include/asm/arch-am33xx/ddr_defs.h b/arch/arm/include/asm/arch-am33xx/ddr_defs.h
index 97bbfe2..dc956f4 100644
--- a/arch/arm/include/asm/arch-am33xx/ddr_defs.h
+++ b/arch/arm/include/asm/arch-am33xx/ddr_defs.h
@@ -140,6 +140,22 @@
 #define K4B2G1646EBIH9_PHY_WR_DATA		0x76
 #define K4B2G1646EBIH9_IOCTRL_VALUE		0x18B
 
+/* Octavo OSD3358 Rev A */
+#define OSD3358A_EMIF_READ_LATENCY		0x100006
+#define OSD3358A_EMIF_TIM1			0x0AAAD4DB   
+#define OSD3358A_EMIF_TIM2			0x266B7FDA   
+#define OSD3358A_EMIF_TIM3			0x501F867F
+#define OSD3358A_EMIF_SDCFG			0x61C04AB2
+#define OSD3358A_EMIF_SDREF			0x0000093B
+#define OSD3358A_ZQ_CFG				0x50074BE4
+#define OSD3358A_RATIO				0x80
+#define OSD3358A_INVERT_CLKOUT			0x0
+#define OSD3358A_RD_DQS				0x3A
+#define OSD3358A_WR_DQS				0x41
+#define OSD3358A_PHY_FIFO_WE			0x96
+#define OSD3358A_PHY_WR_DATA			0x7B
+#define OWD3358A_IOCTRL_VALUE			0x18B
+
 #define  LPDDR2_ADDRCTRL_IOCTRL_VALUE   0x294
 #define  LPDDR2_ADDRCTRL_WD0_IOCTRL_VALUE 0x00000000
 #define  LPDDR2_ADDRCTRL_WD1_IOCTRL_VALUE 0x00000000
-- 
1.9.1

