design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/run/media/tholin/Data/Projects/MPW/TMBoC/openlane/Diceroll,tt2_tholin_diceroll,23_04_21_18_43,flow completed,0h1m15s0ms,0h0m58s0ms,43158.86134067952,0.0121,19421.487603305784,32.84,521.14,235,0,0,0,0,0,0,0,0,0,-1,-1,7839,1823,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,6147953.0,0.0,20.97,22.15,0.37,0.0,-1,222,347,16,105,0,0,0,265,3,5,10,2,32,37,9,41,49,54,9,64,119,0,183,8608.256000000001,-1,-1,-1,-1,-1,-1,-1,-1,-1,2.9800000000000004,25.0,40.0,25,3,1,45,21.760,24.725,0.3,0.4,sky130_fd_sc_hd,10,AREA 0
