Oh no...

Cycle: 5
MARS instruction number: 5	Instruction: addi $8,$0,-100
Expected:	Register Write to Reg: 0x08 Val: 0xFFFFFF9C
Got     :	Register Write to Reg: 0x02 Val: 0x00000004
Incorrect write

Cycle: 6
MARS instruction number: 7	Instruction: addiu $2,$0,4
Expected:	Register Write to Reg: 0x02 Val: 0x00000004
Got     :	Register Write to Reg: 0x01 Val: 0x10010000
Incorrect write

Cycle: 7
MARS instruction number: 8	Instruction: lui $1,4097
Expected:	Register Write to Reg: 0x01 Val: 0x10010000
Got     :	Register Write to Reg: 0x04 Val: 0x10010000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


