{"schemaVersion":{"patch":0,"minor":3,"major":0},"metadata":{"modules":[{"name":"CoreAVR"}],"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"zeroFlag"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"roleHeading":"Type Property","title":"zeroFlag","externalID":"s:7CoreAVR10AVRCPUCorePAAE8zeroFlagSbvpZ","symbolKind":"property","role":"symbol","extendedModule":"CoreAVR"},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/zeroFlag"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore"]]},"abstract":[{"text":"Zero Flag","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"Z is bit 1 on SREG."}],"sections":[],"variants":[{"paths":["\/documentation\/coreavr\/avrcpucore\/zeroflag"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"zeroFlag","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}]}]},{"content":[{"text":"Discussion","anchor":"discussion","type":"heading","level":2},{"type":"paragraph","inlineContent":[{"text":"The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the “Instruction Set Description” for detailed information.","type":"text"}]}],"kind":"content"}],"kind":"symbol","references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore":{"url":"\/documentation\/coreavr\/avrcpucore","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AVRCPUCore","kind":"identifier"}],"type":"topic","role":"symbol","title":"AVRCPUCore","kind":"symbol","abstract":[],"navigatorTitle":[{"text":"AVRCPUCore","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/zeroFlag":{"kind":"symbol","type":"topic","title":"zeroFlag","url":"\/documentation\/coreavr\/avrcpucore\/zeroflag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/zeroFlag","abstract":[{"type":"text","text":"Zero Flag"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"Z is bit 1 on SREG."}],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"zeroFlag","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}]}}}