module rsr (clk, in_B , shift , load , s_B);
  input clk;
  input [15:0]in_B;
  input load;
  input shift;
  output reg [15:0]s_B;

always @(negedge clk)
  if(load)
     s_B = in_B ;
  else
   begin
    if(shift) s_B = s_B >> 1;
    else s_B = s_B;
   end

<<<<<<< HEAD
endmodule
=======
endmodule
>>>>>>> 67b19e5f6f848330d546e93d8f6380265044f778
