#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018773a66830 .scope module, "stack_tb" "stack_tb" 2 4;
 .timescale -9 -9;
v0000018773a73a30_0 .var "clk", 0 0;
v0000018773a73fd0_0 .var "data_in", 31 0;
v0000018773a741b0_0 .net "data_out", 31 0, v0000018773a42870_0;  1 drivers
v0000018773a74250_0 .net "empty", 0 0, L_0000018773a73ad0;  1 drivers
v0000018773a74110_0 .net "full", 0 0, L_0000018773a73710;  1 drivers
v0000018773a73990_0 .var "pop", 0 0;
v0000018773a738f0_0 .var "push", 0 0;
v0000018773a73df0_0 .var "reset", 0 0;
S_0000018773a669c0 .scope module, "uut" "stack" 2 15, 3 1 0, S_0000018773a66830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000018773a82f50 .param/l "DEPTH" 0 3 2, +C4<00000000000000000000000000001010>;
P_0000018773a82f88 .param/l "WIDTH_DATA" 0 3 2, +C4<00000000000000000000000000100000>;
L_0000018773acf868 .functor BUFT 1, C4<1111111111>, C4<0>, C4<0>, C4<0>;
v0000018773a2b2f0_0 .net/2u *"_ivl_0", 9 0, L_0000018773acf868;  1 drivers
L_0000018773acf8b0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000018773a42f70_0 .net/2u *"_ivl_4", 9 0, L_0000018773acf8b0;  1 drivers
v0000018773a42e20_0 .net "clk", 0 0, v0000018773a73a30_0;  1 drivers
v0000018773a43190_0 .net "data_in", 31 0, v0000018773a73fd0_0;  1 drivers
v0000018773a42870_0 .var "data_out", 31 0;
v0000018773a42910_0 .net "empty", 0 0, L_0000018773a73ad0;  alias, 1 drivers
v0000018773a429b0_0 .net "full", 0 0, L_0000018773a73710;  alias, 1 drivers
v0000018773a42a50_0 .net "pop", 0 0, v0000018773a73990_0;  1 drivers
v0000018773a42af0_0 .net "push", 0 0, v0000018773a738f0_0;  1 drivers
v0000018773a42b90_0 .net "reset", 0 0, v0000018773a73df0_0;  1 drivers
v0000018773a42c30 .array "stack", 0 9, 31 0;
v0000018773a733a0_0 .var "topPositionStack", 9 0;
v0000018773a73440_0 .var "topPositionStack_next", 9 0;
E_0000018773a2a5b0 .event posedge, v0000018773a42e20_0;
E_0000018773a2b030/0 .event anyedge, v0000018773a42af0_0, v0000018773a429b0_0, v0000018773a733a0_0, v0000018773a42a50_0;
E_0000018773a2b030/1 .event anyedge, v0000018773a42910_0;
E_0000018773a2b030 .event/or E_0000018773a2b030/0, E_0000018773a2b030/1;
L_0000018773a73710 .cmp/eq 10, v0000018773a733a0_0, L_0000018773acf868;
L_0000018773a73ad0 .cmp/eq 10, v0000018773a733a0_0, L_0000018773acf8b0;
    .scope S_0000018773a669c0;
T_0 ;
    %wait E_0000018773a2a5b0;
    %load/vec4 v0000018773a42b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000018773a733a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018773a42af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000018773a429b0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018773a43190_0;
    %ix/getv 3, v0000018773a733a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018773a42c30, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018773a42a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000018773a42910_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0000018773a733a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018773a42c30, 4;
    %assign/vec4 v0000018773a42870_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018773a669c0;
T_1 ;
    %wait E_0000018773a2b030;
    %load/vec4 v0000018773a42af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000018773a429b0_0;
    %nor/r;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018773a733a0_0;
    %addi 1, 0, 10;
    %store/vec4 v0000018773a73440_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018773a42a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0000018773a42910_0;
    %nor/r;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0000018773a733a0_0;
    %subi 1, 0, 10;
    %store/vec4 v0000018773a73440_0, 0, 10;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000018773a733a0_0;
    %store/vec4 v0000018773a73440_0, 0, 10;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018773a669c0;
T_2 ;
    %wait E_0000018773a2a5b0;
    %load/vec4 v0000018773a42b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000018773a73440_0;
    %assign/vec4 v0000018773a733a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018773a66830;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000018773a73a30_0;
    %inv;
    %store/vec4 v0000018773a73a30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018773a66830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018773a73a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018773a73df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018773a738f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018773a73990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018773a73fd0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018773a73df0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018773a738f0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018773a73fd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000018773a73fd0_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %delay 10, 0;
    %vpi_call 2 46 "$display", "Push: %d, Full: %d, Empty: %d", v0000018773a73fd0_0, v0000018773a74110_0, v0000018773a74250_0 {0 0 0};
    %load/vec4 v0000018773a73fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018773a73fd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018773a738f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018773a73990_0, 0, 1;
T_4.2 ;
    %load/vec4 v0000018773a74250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.3, 8;
    %delay 10, 0;
    %vpi_call 2 54 "$display", "Pop: %d, Full: %d, Empty: %d", v0000018773a741b0_0, v0000018773a74110_0, v0000018773a74250_0 {0 0 0};
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018773a73990_0, 0, 1;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stack_tb.v";
    "./stack.v";
