ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad tri_level_timer.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad tri_level_timer.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

The Implement Design process will now be reset so that your constraint changes will be read.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesAllClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): _impact.log __projnav.log
deleting file(s): tmperr.err _editucf.err
deleting file(s): tri_level_timer_last_ngd.ngd
deleting file(s): ngdbuild.rsp _cpldfit.rsp _editucf.rsp _editucf_exewrap.rsp _ngdbld.rsp __filesAllClean_exewrap.rsp __impact.rsp __tri_level_timer_2prj_exewrap.rsp
deleting file(s): transcript
deleting file(s): xst
deleting file(s): tri_level_timer.ngc
deleting file(s): tri_level_timer.prj
deleting file(s): tri_level_timer.xst
deleting file(s): tri_level_timer.syr
deleting file(s): tri_level_timer.cup
deleting file(s): tri_level_timer._prj
deleting file(s): tri_level_timer.bld
deleting file(s): tri_level_timer_ngdbuild.nav
deleting directory: _ngo
deleting file(s): tri_level_timer.jed
deleting file(s): tri_level_timer.gyd
deleting file(s): tri_level_timer.pnx
deleting file(s): tri_level_timer.rpt
deleting file(s): tri_level_timer.vm6
deleting file(s): _cpldfit.tcl
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_timer_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @7320.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_timer.xst -ofn tri_level_timer.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_timer.xst -ofn tri_level_timer.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_timer.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_timer
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/v2/State_timer.vhd in Library work.
Entity <state_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/v2/Tilstandsmaskine.vhd in Library work.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/v2/Tilstandsmaskine.vhd Line 29. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/v2/Tilstandsmaskine.vhd Line 32. Default values are ignored in synthesis.
Entity <tilstandsmaskine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd Line 67. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd Line 72. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd Line 73. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd Line 74. Default values are ignored in synthesis.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd (Line 260). The following signals are missing in the process 
sensitivity list:
   f, l.
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <tilstandsmaskine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-Trilevel/Xilinx/v2/Tilstandsmaskine.vhd (Line 44). The following signals are missing in the process 
sensitivity list:
   cnt_setup.
Entity <tilstandsmaskine> analyzed. Unit <tilstandsmaskine> generated.

Analyzing Entity <state_timer> (Architecture <behavioral>).
Entity <state_timer> analyzed. Unit <state_timer> generated.


Synthesizing Unit <state_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/v2/State_timer.vhd.
    Found 10-bit down counter for signal <cnt_value>.
    Summary:
	inferred   1 Counter(s).
Unit <state_timer> synthesized.


Synthesizing Unit <tilstandsmaskine>.
    Related source file is F:/PT-Trilevel/Xilinx/v2/Tilstandsmaskine.vhd.
    Found finite state machine <FSM_0> for signal <state_cond>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 10-bit latch for signal <cnt_load_value>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 2-bit register for signal <command_started>.
    Found 1-bit register for signal <counter_load>.
WARNING:Xst:647 - Input <cnt_setup<9>> is never used.
WARNING:Xst:647 - Input <cnt_setup<8>> is never used.
WARNING:Xst:647 - Input <cnt_setup<7>> is never used.
WARNING:Xst:647 - Input <cnt_setup<6>> is never used.
WARNING:Xst:647 - Input <cnt_setup<5>> is never used.
WARNING:Xst:647 - Input <cnt_setup<4>> is never used.
WARNING:Xst:647 - Input <cnt_setup<3>> is never used.
WARNING:Xst:647 - Input <cnt_setup<2>> is never used.
WARNING:Xst:647 - Input <cnt_setup<1>> is never used.
WARNING:Xst:647 - Input <cnt_setup<0>> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
	inferred  10 Latch(s).
Unit <tilstandsmaskine> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/v2/Tri_level_timer.vhd.
WARNING:Xst:646 - Signal <cnt_setup> is assigned but never used.
    Found 13-bit adder for signal <$n0034> created at line 105.
    Found 13-bit comparator greatequal for signal <$n0035> created at line 106.
    Found 13-bit comparator lessequal for signal <$n0036> created at line 106.
    Found 12-bit adder for signal <$n0037> created at line 124.
    Found 12-bit comparator greatequal for signal <$n0038> created at line 125.
    Found 12-bit comparator lessequal for signal <$n0039> created at line 125.
    Found 4-bit adder for signal <$n0040> created at line 154.
    Found 13-bit comparator greatequal for signal <$n0053> created at line 213.
    Found 13-bit comparator lessequal for signal <$n0054> created at line 213.
    Found 2-bit register for signal <command>.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <div_11>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <l>.
    Found 12-bit register for signal <line>.
    Found 1-bit register for signal <line_begin_pulse>.
    Found 1-bit register for signal <line_mid_pulse>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 13-bit register for signal <pixel>.
    Found 1-bit register for signal <pixel_4399>.
    Found 2-bit register for signal <pulse_type>.
    Found 5 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <filter_1_valgt> is used but never assigned. Tied to value 1.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <tri_level_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 16
  13-bit register                  : 1
  12-bit register                  : 1
  4-bit register                   : 1
  1-bit register                   : 10
  2-bit register                   : 3
# Latches                          : 1
  10-bit latch                     : 1
# Counters                         : 1
  10-bit down counter              : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 3
  13-bit adder                     : 1
  12-bit adder                     : 1
  4-bit adder                      : 1
# Comparators                      : 6
  12-bit comparator greatequal     : 1
  12-bit comparator lessequal      : 1
  13-bit comparator greatequal     : 2
  13-bit comparator lessequal      : 2

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <state_timer> ...

Optimizing unit <tilstandsmaskine> ...

Optimizing unit <tri_level_timer> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_timer
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 4
  13-bit adder                     : 1
  12-bit adder                     : 1
  4-bit adder                      : 1
  10-bit subtractor                : 1
# Comparators                      : 6
  12-bit comparator greatequal     : 1
  12-bit comparator lessequal      : 1
  13-bit comparator greatequal     : 2
  13-bit comparator lessequal      : 2

Design Statistics
# Edif Instances                   : 645
# I/Os                             : 20

=========================================================================
CPU : 36.41 / 36.96 s | Elapsed : 36.00 / 36.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @3721.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_timer ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_timer.ucf -p XC9500XV
tri_level_timer.ngc tri_level_timer.ngd 

Reading NGO file "F:/PT-Trilevel/Xilinx/v2/tri_level_timer.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_timer.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "tri_level_timer.ngd" ...

Writing NGDBUILD log file "tri_level_timer.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_timer.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:824 - Signal 'statemachine/cnt_load_value<9>.SETF' has been
   minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'statemachine/cnt_load_value<8>.SETF' has been
   minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'statemachine/cnt_load_value<2>.RSTF' has been
   minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'statemachine/cnt_load_value<1>.SETF' has been
   minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'statemachine/cnt_load_value<0>.RSTF' has been
   minimized to 'GND'.
     The signal is removed.
Considering device XC95144XV-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 84 equations into 8 function blocks.............................

Design tri_level_timer has been optimized and fit into device
XC95144XV-4-TQ144.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_timer.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_timer -r int -a -l tri_level_timer.log -n tri_level_timer '


Starting: 'hprep6 -i tri_level_timer -r int -a -l tri_level_timer.log -n tri_level_timer '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



