;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @72, #200
	JMZ 0, -4
	SPL -227, #-127
	JMZ 0, -4
	ADD <-30, 6
	JMZ 100, 30
	ADD @0, @408
	CMP -1, <-20
	JMZ 100, 30
	CMP -1, <-20
	ADD #300, -200
	CMP -1, <-20
	SPL 0, -4
	ADD #300, -200
	JMP 800, -4
	DJN 0, -4
	JMZ 100, 30
	MOV 230, 332
	SUB -277, <-127
	SLT <300, 90
	SLT <300, 90
	JMZ @300, -200
	ADD 100, 30
	DAT #-127, <100
	JMZ @27, #6
	ADD 0, 990
	DJN @100, -200
	SUB @0, @408
	SUB @0, @408
	ADD @0, @408
	DJN 100, -12
	DJN 271, 61
	CMP -277, <-127
	DAT #-127, <100
	SUB -277, <-127
	CMP @-127, @100
	ADD @0, @408
	ADD @0, @408
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <332
	CMP -277, <-127
	CMP -277, <-127
