----------Pass!------------


C:\Xilinx_trn\HLS2023\lab4_z1\lab4_z1\sol2\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab4_z1\lab4_z1\sol2\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab4_z1_top glbl -Oenable_linking_all_libraries  -prj lab4_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab4_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab4_z1_top glbl -Oenable_linking_all_libraries -prj lab4_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab4_z1 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab4_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab4_z1_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.lab4_z1_flow_control_loop_pipe
Compiling module xil_defaultlib.lab4_z1
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab4_z1_top
Compiling module work.glbl
Built simulation snapshot lab4_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab4_z1/xsim_script.tcl
# xsim {lab4_z1} -view {{lab4_z1_dataflow_ana.wcfg}} -tclbatch {lab4_z1.tcl} -protoinst {lab4_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab4_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z1_top/AESL_inst_lab4_z1//AESL_inst_lab4_z1_activity
Time resolution is 1 ps
open_wave_config lab4_z1_dataflow_ana.wcfg
source lab4_z1.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_lab4_z1_top/AESL_inst_lab4_z1/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_clk -into $clockgroup
## save_wave_config lab4_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "325000"
// RTL Simulation : 2 / 3 [100.00%] @ "525000"
// RTL Simulation : 3 / 3 [100.00%] @ "725000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 785 ns : File "C:/Xilinx_trn/HLS2023/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 21 15:48:44 2023...
----------Pass!------------

