<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>CPU Registers x86-64 - OSDev Wiki</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"3eef2d400e9763ef7578c6c4","wgCSPNonce":false,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"CPU_Registers_x86-64","wgTitle":"CPU Registers x86-64","wgCurRevisionId":29352,"wgRevisionId":29352,"wgArticleId":3774,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages using deprecated source tags","Disputed Pages","CPU Registers","X86 CPU","X86-64"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"CPU_Registers_x86-64","wgRelevantArticleId":3774,"wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,
"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMFDisplayWikibaseDescriptions":{"search":false,"nearby":false,"watchlist":false,"tagline":false},"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgVector2022PreviewPages":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgEditSubmitButtonLabelPublish":false};RLSTATE={"site.styles":"ready","user.styles":"ready","user":"ready","user.options":"loading","ext.pygments":"ready","skins.vector.styles.legacy":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.DarkMode.styles":"ready"};RLPAGEMODULES=["site","mediawiki.page.ready","mediawiki.toc","skins.vector.legacy.js","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.DarkMode","ext.moderation.notify","ext.moderation.ve","ext.moderation.ajaxhook","ext.moderation.notify.desktop"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script>
<link rel="stylesheet" href="https://wiki.osdev.org/load.php?lang=en&amp;modules=ext.DarkMode.styles%7Cext.pygments%7Cext.visualEditor.desktopArticleTarget.noscript%7Cskins.vector.styles.legacy&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://wiki.osdev.org/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://wiki.osdev.org/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.39.7"/>
<meta name="format-detection" content="telephone=no"/>
<meta name="viewport" content="width=1000"/>
<link rel="icon" href="favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="opensearch_desc.php" title="OSDev Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="api.php?action=rsd"/>
<link rel="alternate" type="application/atom+xml" title="OSDev Wiki Atom feed" href="https://wiki.osdev.org/index.php?title=Special:RecentChanges&amp;feed=atom"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-CPU_Registers_x86-64 rootpage-CPU_Registers_x86-64 skin-vector action-view skin-vector-legacy vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-language-alert-in-sidebar-disabled vector-feature-sticky-header-disabled vector-feature-sticky-header-edit-disabled vector-feature-table-of-contents-disabled vector-feature-visual-enhancement-next-disabled"><div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice"></div>
	<div class="mw-indicators">
	</div>
	<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">CPU Registers x86-64</span></h1>
	<div id="bodyContent" class="vector-body">
		<div id="siteSub" class="noprint">From OSDev Wiki</div>
		<div id="contentSub"></div>
		<div id="contentSub2"></div>
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="CPU_Registers_x86-64#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="CPU_Registers_x86-64#searchInput">Jump to search</a>
		<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><center>
<table style="border: 1px solid #cfcfbf; padding: .0em .25em .0em; background-color: #f0f0ff; text-align: center;">
<tbody><tr>
<td>
<p><font color="black">The factual accuracy of this article or section is <a href="./Category:Disputed_Pages" title="Category:Disputed Pages">disputed</a>.</font><br /><small><font color="red">Please see the relevant discussion on the <a href="./Talk:CPU_Registers_x86-64" title="Talk:CPU Registers x86-64">talk page</a>.</font></small>
</p>
</td>
<td>
</td></tr></tbody></table>
</center>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="CPU_Registers_x86-64#General_Purpose_Registers"><span class="tocnumber">1</span> <span class="toctext">General Purpose Registers</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="CPU_Registers_x86-64#Pointer_Registers"><span class="tocnumber">2</span> <span class="toctext">Pointer Registers</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="CPU_Registers_x86-64#Segment_Registers"><span class="tocnumber">3</span> <span class="toctext">Segment Registers</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="CPU_Registers_x86-64#RFLAGS_Register"><span class="tocnumber">4</span> <span class="toctext">RFLAGS Register</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="CPU_Registers_x86-64#Control_Registers"><span class="tocnumber">5</span> <span class="toctext">Control Registers</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="CPU_Registers_x86-64#CR0"><span class="tocnumber">5.1</span> <span class="toctext">CR0</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="CPU_Registers_x86-64#CR2"><span class="tocnumber">5.2</span> <span class="toctext">CR2</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="CPU_Registers_x86-64#CR3"><span class="tocnumber">5.3</span> <span class="toctext">CR3</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="CPU_Registers_x86-64#CR4"><span class="tocnumber">5.4</span> <span class="toctext">CR4</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="CPU_Registers_x86-64#CR8"><span class="tocnumber">5.5</span> <span class="toctext">CR8</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="CPU_Registers_x86-64#CR1,_CR5-7,_CR9-15"><span class="tocnumber">5.6</span> <span class="toctext">CR1, CR5-7, CR9-15</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="CPU_Registers_x86-64#MSRs"><span class="tocnumber">6</span> <span class="toctext">MSRs</span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="CPU_Registers_x86-64#IA32_EFER"><span class="tocnumber">6.1</span> <span class="toctext">IA32_EFER</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="CPU_Registers_x86-64#FS.base,_GS.base"><span class="tocnumber">6.2</span> <span class="toctext">FS.base, GS.base</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="CPU_Registers_x86-64#KernelGSBase"><span class="tocnumber">6.3</span> <span class="toctext">KernelGSBase</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="CPU_Registers_x86-64#Debug_Registers"><span class="tocnumber">7</span> <span class="toctext">Debug Registers</span></a>
<ul>
<li class="toclevel-2 tocsection-17"><a href="CPU_Registers_x86-64#DR0_-_DR3"><span class="tocnumber">7.1</span> <span class="toctext">DR0 - DR3</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="CPU_Registers_x86-64#DR6"><span class="tocnumber">7.2</span> <span class="toctext">DR6</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="CPU_Registers_x86-64#DR7"><span class="tocnumber">7.3</span> <span class="toctext">DR7</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-20"><a href="CPU_Registers_x86-64#Test_Registers"><span class="tocnumber">8</span> <span class="toctext">Test Registers</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="CPU_Registers_x86-64#Protected_Mode_Registers"><span class="tocnumber">9</span> <span class="toctext">Protected Mode Registers</span></a>
<ul>
<li class="toclevel-2 tocsection-22"><a href="CPU_Registers_x86-64#GDTR"><span class="tocnumber">9.1</span> <span class="toctext">GDTR</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="CPU_Registers_x86-64#LDTR"><span class="tocnumber">9.2</span> <span class="toctext">LDTR</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="CPU_Registers_x86-64#TR"><span class="tocnumber">9.3</span> <span class="toctext">TR</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="CPU_Registers_x86-64#IDTR"><span class="tocnumber">9.4</span> <span class="toctext">IDTR</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="General_Purpose_Registers">General Purpose Registers</span></h2>
<table class="wikitable" border="1">

<tbody><tr>
<th colspan="5">Monikers
</th>
<th rowspan="2">Description
</th></tr>
<tr>
<th>64-bit
</th>
<th>32-bit
</th>
<th>16-bit
</th>
<th>8 high bits of lower 16 bits
</th>
<th>8-bit
</th></tr>
<tr>
<td>RAX
</td>
<td>EAX
</td>
<td>AX
</td>
<td>AH
</td>
<td>AL
</td>
<td>Accumulator
</td></tr>
<tr>
<td>RBX
</td>
<td>EBX
</td>
<td>BX
</td>
<td>BH
</td>
<td>BL
</td>
<td>Base
</td></tr>
<tr>
<td>RCX
</td>
<td>ECX
</td>
<td>CX
</td>
<td>CH
</td>
<td>CL
</td>
<td>Counter
</td></tr>
<tr>
<td>RDX
</td>
<td>EDX
</td>
<td>DX
</td>
<td>DH
</td>
<td>DL
</td>
<td>Data (commonly extends the A register)
</td></tr>
<tr>
<td>RSI
</td>
<td>ESI
</td>
<td>SI
</td>
<td>N/A
</td>
<td>SIL
</td>
<td>Source index for string operations
</td></tr>
<tr>
<td>RDI
</td>
<td>EDI
</td>
<td>DI
</td>
<td>N/A
</td>
<td>DIL
</td>
<td>Destination index for string operations
</td></tr>
<tr>
<td>RSP
</td>
<td>ESP
</td>
<td>SP
</td>
<td>N/A
</td>
<td>SPL
</td>
<td>Stack Pointer
</td></tr>
<tr>
<td>RBP
</td>
<td>EBP
</td>
<td>BP
</td>
<td>N/A
</td>
<td>BPL
</td>
<td>Base Pointer (meant for stack frames)
</td></tr>
<tr>
<td>R8
</td>
<td>R8D
</td>
<td>R8W
</td>
<td>N/A
</td>
<td>R8B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R9
</td>
<td>R9D
</td>
<td>R9W
</td>
<td>N/A
</td>
<td>R9B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R10
</td>
<td>R10D
</td>
<td>R10W
</td>
<td>N/A
</td>
<td>R10B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R11
</td>
<td>R11D
</td>
<td>R11W
</td>
<td>N/A
</td>
<td>R11B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R12
</td>
<td>R12D
</td>
<td>R12W
</td>
<td>N/A
</td>
<td>R12B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R13
</td>
<td>R13D
</td>
<td>R13W
</td>
<td>N/A
</td>
<td>R13B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R14
</td>
<td>R14D
</td>
<td>R14W
</td>
<td>N/A
</td>
<td>R14B
</td>
<td>General purpose
</td></tr>
<tr>
<td>R15
</td>
<td>R15D
</td>
<td>R15W
</td>
<td>N/A
</td>
<td>R15B
</td>
<td>General purpose
</td></tr></tbody></table>
<p>Note: you cannot access <i>AH</i>, <i>BH</i>, <i>CH</i> and <i>DH</i> when using the REX.W instruction prefix.
This prefix is added (automatically by assemblers) when an operand contains a 64-bit register.
</p>
<h2><span class="mw-headline" id="Pointer_Registers">Pointer Registers</span></h2>
<table class="wikitable" border="1">

<tbody><tr>
<th colspan="3">Monikers
</th>
<th rowspan="2">Description
</th></tr>
<tr>
<th>64-bit
</th>
<th>32-bit
</th>
<th>16-bit
</th></tr>
<tr>
<td>RIP
</td>
<td>EIP
</td>
<td>IP
</td>
<td>Instruction Pointer
</td></tr>
</tbody></table>
<p>Note: The instruction pointer can only be used in RIP-relative addressing, which was introduced with long mode.
</p>
<h2><span class="mw-headline" id="Segment_Registers">Segment Registers</span></h2>
<p>All these are 16 bits long.
</p>
<table class="wikitable" border="1">

<tbody><tr>
<th>Moniker
</th>
<th>Description
</th></tr>
<tr>
<td>CS
</td>
<td>Code Segment
</td></tr>
<tr>
<td>DS
</td>
<td>Data Segment
</td></tr>
<tr>
<td>SS
</td>
<td>Stack Segment
</td></tr>
<tr>
<td>ES
</td>
<td>Extra Segment (used for string operations)
</td></tr>
<tr>
<td>FS
</td>
<td>General-purpose Segment
</td></tr>
<tr>
<td>GS
</td>
<td>General-purpose Segment
</td></tr>
</tbody></table>
<p>Segments of <i>CS</i>, <i>DS</i>, <i>ES</i>, and <i>SS</i> are treated as if their base was 0 no matter what the segment descriptors in the GDT say.
Exceptions are <i>FS</i> and <i>GS</i> which have MSRs to change their base.
</p><p>Limit checks are disabled for all segments.
</p>
<h2><span class="mw-headline" id="RFLAGS_Register">RFLAGS Register</span></h2>
<table class="wikitable" border="1">

<tbody><tr>
<th>Bit(s)
</th>
<th>Label
</th>
<th>Description
</th></tr>
<tr>
<td>0
</td>
<td>CF
</td>
<td>Carry Flag
</td></tr>
<tr>
<td>1
</td>
<td>1
</td>
<td>Reserved
</td></tr>
<tr>
<td>2
</td>
<td>PF
</td>
<td>Parity Flag
</td></tr>
<tr>
<td>3
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>4
</td>
<td>AF
</td>
<td>Auxiliary Carry Flag
</td></tr>
<tr>
<td>5
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>6
</td>
<td>ZF
</td>
<td>Zero Flag
</td></tr>
<tr>
<td>7
</td>
<td>SF
</td>
<td>Sign Flag
</td></tr>
<tr>
<td>8
</td>
<td>TF
</td>
<td>Trap Flag
</td></tr>
<tr>
<td>9
</td>
<td>IF
</td>
<td>Interrupt Enable Flag
</td></tr>
<tr>
<td>10
</td>
<td>DF
</td>
<td>Direction Flag
</td></tr>
<tr>
<td>11
</td>
<td>OF
</td>
<td>Overflow Flag
</td></tr>
<tr>
<td>12-13
</td>
<td>IOPL
</td>
<td>I/O Privilege Level
</td></tr>
<tr>
<td>14
</td>
<td>NT
</td>
<td>Nested Task
</td></tr>
<tr>
<td>15
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>16
</td>
<td>RF
</td>
<td>Resume Flag
</td></tr>
<tr>
<td>17
</td>
<td>VM
</td>
<td>Virtual-8086 Mode
</td></tr>
<tr>
<td>18
</td>
<td>AC
</td>
<td>Alignment Check / Access Control
</td></tr>
<tr>
<td>19
</td>
<td>VIF
</td>
<td>Virtual Interrupt Flag
</td></tr>
<tr>
<td>20
</td>
<td>VIP
</td>
<td>Virtual Interrupt Pending
</td></tr>
<tr>
<td>21
</td>
<td>ID
</td>
<td>ID Flag
</td></tr>
<tr>
<td>22-63
</td>
<td>0
</td>
<td>Reserved
</td></tr>
</tbody></table>
<h2><span class="mw-headline" id="Control_Registers">Control Registers</span></h2>
<h4><span class="mw-headline" id="CR0">CR0</span></h4>
<table class="wikitable" border="1">

<tbody><tr>
<th>Bit(s)
</th>
<th>Label
</th>
<th>Description
</th></tr>
<tr>
<td>0
</td>
<td>PE
</td>
<td>Protected Mode Enable
</td></tr>
<tr>
<td>1
</td>
<td>MP
</td>
<td>Monitor Co-Processor
</td></tr>
<tr>
<td>2
</td>
<td>EM
</td>
<td>Emulation
</td></tr>
<tr>
<td>3
</td>
<td>TS
</td>
<td>Task Switched
</td></tr>
<tr>
<td>4
</td>
<td>ET
</td>
<td>Extension Type
</td></tr>
<tr>
<td>5
</td>
<td>NE
</td>
<td>Numeric Error
</td></tr>
<tr>
<td>6-15
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>16
</td>
<td>WP
</td>
<td>Write Protect
</td></tr>
<tr>
<td>17
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>18
</td>
<td>AM
</td>
<td>Alignment Mask
</td></tr>
<tr>
<td>19-28
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>29
</td>
<td>NW
</td>
<td>Not-Write Through
</td></tr>
<tr>
<td>30
</td>
<td>CD
</td>
<td>Cache Disable
</td></tr>
<tr>
<td>31
</td>
<td>PG
</td>
<td>Paging
</td></tr>
<tr>
<td>32-63
</td>
<td>0
</td>
<td>Reserved
</td></tr>
</tbody></table>
<p>NOTE that this register is the only control register that can be written and read via 2 ways unlike the other that can be accessed only via the MOV instruction
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="c1">;way 1:</span>
<span class="c1">;write:</span>
<span class="nf">mov</span><span class="w"> </span><span class="no">cr0</span><span class="p">,</span><span class="no">reg32</span><span class="p">(</span><span class="mi">64</span><span class="p">)</span><span class="w"></span>
<span class="c1">;read:</span>
<span class="nf">mov</span><span class="w"> </span><span class="no">reg32</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span><span class="no">cr0</span><span class="w"> </span>
<span class="c1">;----------------------</span>
<span class="c1">;way 2:</span>
<span class="c1">;write:</span>
<span class="nf">lmsw</span><span class="w"> </span><span class="no">reg16</span><span class="p">(</span><span class="mi">32</span><span class="err">/</span><span class="mi">64</span><span class="p">)</span><span class="w"> </span><span class="c1">; the &#39;w&#39; in lms(w) stands for word size (16 bit) but the instruction itself can modify the upper 48 bit of cr0 using instruction overrides.</span>

<span class="c1">;read:</span>
<span class="nf">smsw</span><span class="w"> </span><span class="no">reg16</span><span class="p">(</span><span class="mi">32</span><span class="err">/</span><span class="mi">64</span><span class="p">)</span><span class="w"> </span><span class="c1">; SAME as above</span>
</pre></div>
<h4><span class="mw-headline" id="CR2">CR2</span></h4>
<p>This control register contains the linear (virtual) address which triggered a page fault, available in the page fault's interrupt handler.
</p>
<h4><span class="mw-headline" id="CR3">CR3</span></h4>
<table class="wikitable" border="1">

<tbody><tr>
<th colspan="2">Bit(s)
</th>
<th>Label
</th>
<th>Description
</th>
<th>Condition
</th></tr>
<tr>
<td rowspan="4">0-11
</td>
<td>0-2
</td>
<td>0
</td>
<td>Reserved
</td>
<td rowspan="4">CR4.PCIDE = 0
</td></tr>
<tr>
<td>3
</td>
<td>PWT
</td>
<td>Page-Level Write Through
</td></tr>
<tr>
<td>5
</td>
<td>PCD
</td>
<td>Page-Level Cache Disable
</td></tr>
<tr>
<td>5-11
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td colspan="2">0-11
</td>
<td colspan="2">PCID
</td>
<td>CR4.PCIDE = 1
</td></tr>
<tr>
<td colspan="2">12-63
</td>
<td colspan="2">Physical Base Address of the PML4
</td></tr>
</tbody></table>
<p>Note that this must be page aligned
</p>
<h4><span class="mw-headline" id="CR4">CR4</span></h4>
<table class="wikitable" border="1">

<tbody><tr>
<th>Bit(s)
</th>
<th>Label
</th>
<th>Description
</th></tr>
<tr>
<td>0
</td>
<td>VME
</td>
<td>Virtual-8086 Mode Extensions
</td></tr>
<tr>
<td>1
</td>
<td>PVI
</td>
<td>Protected Mode Virtual Interrupts
</td></tr>
<tr>
<td>2
</td>
<td>TSD
</td>
<td>Time Stamp enabled only in ring 0
</td></tr>
<tr>
<td>3
</td>
<td>DE
</td>
<td>Debugging Extensions
</td></tr>
<tr>
<td>4
</td>
<td>PSE
</td>
<td>Page Size Extension
</td></tr>
<tr>
<td>5
</td>
<td>PAE
</td>
<td>Physical Address Extension
</td></tr>
<tr>
<td>6
</td>
<td>MCE
</td>
<td>Machine Check Exception
</td></tr>
<tr>
<td>7
</td>
<td>PGE
</td>
<td>Page Global Enable
</td></tr>
<tr>
<td>8
</td>
<td>PCE
</td>
<td>Performance Monitoring Counter Enable
</td></tr>
<tr>
<td>9
</td>
<td>OSFXSR
</td>
<td>OS support for fxsave and fxrstor instructions
</td></tr>
<tr>
<td>10
</td>
<td>OSXMMEXCPT
</td>
<td>OS Support for unmasked simd floating point exceptions
</td></tr>
<tr>
<td>11
</td>
<td>UMIP
</td>
<td>User-Mode Instruction Prevention (SGDT, SIDT, SLDT, SMSW, and STR are disabled in user mode)
</td></tr>
<tr>
<td>12
</td>
<td>LA57
</td>
<td>5 level paging
</td></tr>
<tr>
<td>13
</td>
<td>VMXE
</td>
<td>Virtual Machine Extensions Enable
</td></tr>
<tr>
<td>14
</td>
<td>SMXE
</td>
<td>Safer Mode Extensions Enable
</td></tr>
<tr>
<td>15
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>16
</td>
<td>FSGSBASE
</td>
<td>Enables the instructions RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE
</td></tr>
<tr>
<td>17
</td>
<td>PCIDE
</td>
<td>PCID Enable
</td></tr>
<tr>
<td>18
</td>
<td>OSXSAVE
</td>
<td>XSAVE And Processor Extended States Enable
</td></tr>
<tr>
<td>19
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>20
</td>
<td>SMEP
</td>
<td>Supervisor Mode Executions Protection Enable
</td></tr>
<tr>
<td>21
</td>
<td>SMAP
</td>
<td>Supervisor Mode Access Protection Enable
</td></tr>
<tr>
<td>22
</td>
<td>PKE
</td>
<td>Enable protection keys for user-mode pages
</td></tr>
<tr>
<td>23
</td>
<td>CET
</td>
<td>Enable Control-flow Enforcement Technology
</td></tr>
<tr>
<td>24
</td>
<td>PKS
</td>
<td>Enable protection keys for supervisor-mode pages
</td></tr>
<tr>
<td>25-63
</td>
<td>0
</td>
<td>Reserved
</td></tr>
</tbody></table>
<h4><span class="mw-headline" id="CR8">CR8</span></h4>
<p>CR8 is a new register accessible in 64-bit mode using the REX prefix. CR8 is used to prioritize external <a href="Interrupts" title="Interrupts">interrupts</a> and is referred to as the task-priority register (TPR).
</p><p>The AMD64 architecture allows software to define up to 15 external interrupt-priority classes. Priority classes are numbered from 1 to 15, with priority-class 1 being the lowest and priority-class 15 the highest. CR8 uses the four low-order bits for specifying a task priority and the remaining 60 bits are reserved and must be written with zeros.
</p><p>System software can use the TPR register to temporarily block low-priority interrupts from interrupting a high-priority task. This is accomplished by loading TPR with a value corresponding to the highest-priority interrupt that is to be blocked. For example, loading TPR with a value of 9 (1001b) blocks all interrupts with a priority class of 9 or less, while allowing all interrupts with a priority class of 10 or more to be recognized. Loading TPR with 0 enables all external interrupts. Loading TPR with 15 (1111b) disables all external interrupts.
</p><p>The TPR is cleared to 0 on reset.
</p>
<table class="wikitable" border="1">

<tbody><tr>
<th>Bit
</th>
<th>Purpose
</th></tr>
<tr>
<td>0-3
</td>
<td>Priority
</td></tr>
<tr>
<td>4-63
</td>
<td>Reserved
</td></tr></tbody></table>
<h4><span id="CR1.2C_CR5-7.2C_CR9-15"></span><span class="mw-headline" id="CR1,_CR5-7,_CR9-15">CR1, CR5-7, CR9-15</span></h4>
<p>Reserved, the cpu will throw a #ud exeption when trying to access them.
</p>
<h2><span class="mw-headline" id="MSRs">MSRs</span></h2>
<h4><span class="mw-headline" id="IA32_EFER">IA32_EFER</span></h4>
<p>Extended Feature Enable Register (EFER) is a <a href="MSR" class="mw-redirect" title="MSR">model-specific register</a> added in the AMD K6 processor, to allow enabling the SYSCALL/SYSRET instruction, and later for entering and exiting <a href="X86-64" title="X86-64">long mode</a>. This register becomes architectural in <a href="AMD64" class="mw-redirect" title="AMD64">AMD64</a> and has been adopted by Intel. Its MSR number is 0xC0000080.
</p>
<table class="wikitable" border="1">

<tbody><tr>
<th>Bit(s)
</th>
<th>Label
</th>
<th>Description
</th></tr>
<tr>
<td>0
</td>
<td>SCE
</td>
<td>System Call Extensions
</td></tr>
<tr>
<td>1-7
</td>
<td>0
</td>
<td>Reserved
</td></tr>
<tr>
<td>8
</td>
<td>LME
</td>
<td>Long Mode Enable
</td></tr>
<tr>
<td>10
</td>
<td>LMA
</td>
<td>Long Mode Active
</td></tr>
<tr>
<td>11
</td>
<td>NXE
</td>
<td>No-Execute Enable
</td></tr>
<tr>
<td>12
</td>
<td>SVME
</td>
<td>Secure Virtual Machine Enable
</td></tr>
<tr>
<td>13
</td>
<td>LMSLE
</td>
<td>Long Mode Segment Limit Enable
</td></tr>
<tr>
<td>14
</td>
<td>FFXSR
</td>
<td>Fast FXSAVE/FXRSTOR
</td></tr>
<tr>
<td>15
</td>
<td>TCE
</td>
<td>Translation Cache Extension
</td></tr>
<tr>
<td>16-63
</td>
<td>0
</td>
<td>Reserved
</td></tr>
</tbody></table>
<h4><span id="FS.base.2C_GS.base"></span><span class="mw-headline" id="FS.base,_GS.base">FS.base, GS.base</span></h4>
<p>MSRs with the addresses 0xC0000100 (for FS) and 0xC0000101 (for GS) contain the base addresses of the FS and GS segment registers. These are commonly used for thread-pointers in user code and CPU-local pointers in kernel code. Safe to contain anything, since use of a segment does not confer additional privileges to user code.
</p><p>In newer CPUs, these can also be written with WRFSBASE and WRGSBASE instructions at any privilege level.
</p>
<h4><span class="mw-headline" id="KernelGSBase">KernelGSBase</span></h4>
<p>MSR with the address 0xC0000102. Is basically a buffer that gets exchanged with GS.base after a swapgs instruction. Usually used to seperate kernel and user use of the GS register.
</p>
<h2><span class="mw-headline" id="Debug_Registers">Debug Registers</span></h2>
<h4><span class="mw-headline" id="DR0_-_DR3">DR0 - DR3</span></h4>
<p>Contain linear addresses of up to 4 breakpoints. If paging is enabled, they are translated to physical addresses.
</p>
<h4><span class="mw-headline" id="DR6">DR6</span></h4>
<p>It permits the debugger to determine which debug conditions have occurred. When an enabled debug exception is triggered, low order bits 0-3 are set before entering debug exception handler.
</p>
<h4><span class="mw-headline" id="DR7">DR7</span></h4>
<table class="wikitable" border="1">

<tbody><tr>
<th>Bit
</th>
<th>Description
</th></tr>
<tr>
<td>0
</td>
<td>Local DR0 Breakpoint
</td></tr>
<tr>
<td>1
</td>
<td>Global DR0 Breakpoint
</td></tr>
<tr>
<td>2
</td>
<td>Local DR1 Breakpoint
</td></tr>
<tr>
<td>3
</td>
<td>Global DR1 Breakpoint
</td></tr>
<tr>
<td>4
</td>
<td>Local DR2 Breakpoint
</td></tr>
<tr>
<td>5
</td>
<td>Global DR2 Breakpoint
</td></tr>
<tr>
<td>6
</td>
<td>Local DR3 Breakpoint
</td></tr>
<tr>
<td>7
</td>
<td>Global DR3 Breakpoint
</td></tr>
<tr>
<td>16-17
</td>
<td>Conditions for DR0
</td></tr>
<tr>
<td>18-19
</td>
<td>Size of DR0 Breakpoint
</td></tr>
<tr>
<td>20-21
</td>
<td>Conditions for DR1
</td></tr>
<tr>
<td>22-23
</td>
<td>Size of DR1 Breakpoint
</td></tr>
<tr>
<td>24-25
</td>
<td>Conditions for DR2
</td></tr>
<tr>
<td>26-27
</td>
<td>Size of DR2 Breakpoint
</td></tr>
<tr>
<td>28-29
</td>
<td>Conditions for DR3
</td></tr>
<tr>
<td>30-31
</td>
<td>Size of DR3 Breakpoint
</td></tr>
</tbody></table>
<p>A local breakpoint bit deactivates on hardware task switches, while a global does not.<br />
00b condition means execution break, 01b means a write watchpoint, and 11b means an R/W watchpoint. 10b is reserved for I/O R/W (unsupported).
</p>
<h2><span class="mw-headline" id="Test_Registers">Test Registers</span></h2>
<table class="wikitable" border="1">

<tbody><tr>
<th>Name
</th>
<th>Description
</th></tr>
<tr>
<td>TR3 - TR5
</td>
<td>Undocumented
</td></tr>
<tr>
<td>TR6
</td>
<td>Test Command Register
</td></tr>
<tr>
<td>TR7
</td>
<td>Test Data Register
</td></tr>
</tbody></table>
<h2><span class="mw-headline" id="Protected_Mode_Registers">Protected Mode Registers</span></h2>
<h4><span class="mw-headline" id="GDTR">GDTR</span></h4>
<table class="wikitable" border="1">

<tbody><tr>
<th colspan="2">Operand Size
</th>
<th rowspan="2">Label
</th>
<th rowspan="2">Description
</th></tr>
<tr>
<th>64-bit
</th>
<th>32-bit
</th></tr>
<tr>
<td colspan="2" style="text-align:center">Bits 0-15
</td>
<td>Limit
</td>
<td>Size of <a href="GDT" class="mw-redirect" title="GDT">GDT</a>
</td></tr>
<tr>
<td>Bits 16-79
</td>
<td>Bits 16-47
</td>
<td>Base
</td>
<td>Starting Address of GDT
</td></tr>
</tbody></table>
<h4><span class="mw-headline" id="LDTR">LDTR</span></h4>
<p>Stores the segment selector of the <a href="LDT" class="mw-redirect" title="LDT">LDT</a>.
</p>
<h4><span class="mw-headline" id="TR">TR</span></h4>
<p>Stores the segment selector of the <a href="TSS" class="mw-redirect" title="TSS">TSS</a>.
</p>
<h4><span class="mw-headline" id="IDTR">IDTR</span></h4>
<table class="wikitable" border="1">
<tbody><tr>
<th colspan="2">Operand Size
</th>
<th rowspan="2">Label
</th>
<th rowspan="2">Description
</th></tr>
<tr>
<th>64-bit
</th>
<th>32-bit
</th></tr>
<tr>
<td colspan="2" style="text-align:center">Bits 0-15
</td>
<td>Limit
</td>
<td>Size of <a href="IDT" class="mw-redirect" title="IDT">IDT</a>
</td></tr>
<tr>
<td>Bits 16-79
</td>
<td>Bits 16-47
</td>
<td>Base
</td>
<td>Starting Address of IDT
</td></tr>
</tbody></table>
<!-- 
NewPP limit report
Cached time: 20250212005513
Cache expiry: 86400
Reduced expiry: false
Complications: [show‐toc]
CPU time usage: 0.037 seconds
Real time usage: 0.175 seconds
Preprocessor visited node count: 98/1000000
Post‐expand include size: 467/2097152 bytes
Template argument size: 9/2097152 bytes
Highest expansion depth: 4/100
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 1501/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    5.184      1 -total
100.00%    5.184      1 Template:Disputed
 42.94%    2.226      1 Template:DiscussThis
-->

<!-- Saved in parser cache with key wikidb:pcache:idhash:3774-0!canonical and timestamp 20250212005512 and revision id 29352.
 -->
</div>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;oldid=29352">https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;oldid=29352</a>"</div></div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="./Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="https://wiki.osdev.org/index.php?title=Category:Pages_using_deprecated_source_tags&amp;action=edit&amp;redlink=1" class="new" title="Category:Pages using deprecated source tags (page does not exist)">Pages using deprecated source tags</a></li><li><a href="./Category:Disputed_Pages" title="Category:Disputed Pages">Disputed Pages</a></li><li><a href="./Category:CPU_Registers" title="Category:CPU Registers">CPU Registers</a></li><li><a href="./Category:X86_CPU" title="Category:X86 CPU">X86 CPU</a></li><li><a href="./Category:X86-64" title="Category:X86-64">X86-64</a></li></ul></div></div>
	</div>
</div>

<div id="mw-navigation">
	<h2>Navigation menu</h2>
	<div id="mw-head">
		

<nav id="p-personal" class="vector-menu mw-portlet mw-portlet-personal vector-user-menu-legacy" aria-labelledby="p-personal-label" role="navigation"  >
	<h3
		id="p-personal-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Personal tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-login" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=Special:UserLogin&amp;returnto=CPU+Registers+x86-64" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o"><span>Log in</span></a></li><li id="pt-darkmode" class="mw-list-item"><a href="CPU_Registers_x86-64#" class="ext-darkmode-link"><span>Dark mode</span></a></li></ul>
		
	</div>
</nav>

		<div id="left-navigation">
			

<nav id="p-namespaces" class="vector-menu mw-portlet mw-portlet-namespaces vector-menu-tabs vector-menu-tabs-legacy" aria-labelledby="p-namespaces-label" role="navigation"  >
	<h3
		id="p-namespaces-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Namespaces</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-nstab-main" class="selected mw-list-item"><a href="CPU_Registers_x86-64" title="View the content page [c]" accesskey="c"><span>Page</span></a></li><li id="ca-talk" class="mw-list-item"><a href="./Talk:CPU_Registers_x86-64" rel="discussion" title="Discussion about the content page [t]" accesskey="t"><span>Discussion</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet vector-menu-dropdown" aria-labelledby="p-variants-label" role="navigation"  >
	<input type="checkbox"
		id="p-variants-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-variants"
		class="vector-menu-checkbox"
		aria-labelledby="p-variants-label"
	/>
	<label
		id="p-variants-label"
		 aria-label="Change language variant"
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">English</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

		</div>
		<div id="right-navigation">
			

<nav id="p-views" class="vector-menu mw-portlet mw-portlet-views vector-menu-tabs vector-menu-tabs-legacy" aria-labelledby="p-views-label" role="navigation"  >
	<h3
		id="p-views-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Views</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-view" class="selected mw-list-item"><a href="CPU_Registers_x86-64"><span>Read</span></a></li><li id="ca-viewsource" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e"><span>View source</span></a></li><li id="ca-history" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-menu-dropdown" aria-labelledby="p-cactions-label" role="navigation"  title="More options" >
	<input type="checkbox"
		id="p-cactions-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-cactions"
		class="vector-menu-checkbox"
		aria-labelledby="p-cactions-label"
	/>
	<label
		id="p-cactions-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">More</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<div>
			<h3 >
				<label for="searchInput">Search</label>
			</h3>
		<form action="https://wiki.osdev.org/index.php" id="searchform"
			class="vector-search-box-form">
			<div id="simpleSearch"
				class="vector-search-box-inner"
				 data-search-loc="header-navigation">
				<input class="vector-search-box-input"
					 type="search" name="search" placeholder="Search OSDev Wiki" aria-label="Search OSDev Wiki" autocapitalize="sentences" title="Search OSDev Wiki [f]" accesskey="f" id="searchInput"
				>
				<input type="hidden" name="title" value="Special:Search">
				<input id="mw-searchButton"
					 class="searchButton mw-fallbackSearchButton" type="submit" name="fulltext" title="Search the pages for this text" value="Search">
				<input id="searchButton"
					 class="searchButton" type="submit" name="go" title="Go to a page with this exact name if it exists" value="Go">
			</div>
		</form>
	</div>
</div>

		</div>
	</div>
	

<div id="mw-panel">
	<div id="p-logo" role="banner">
		<a class="mw-wiki-logo" href="index.html"
			title="Visit the main page"></a>
	</div>
	

<nav id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation vector-menu-portal portal" aria-labelledby="p-navigation-label" role="navigation"  >
	<h3
		id="p-navigation-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Navigation</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-mainpage" class="mw-list-item"><a href="index.html" title="Visit the main page [z]" accesskey="z"><span>Main Page</span></a></li><li id="n-portal" class="mw-list-item"><a href="http://forum.osdev.org/" rel="nofollow" title="About the project, what you can do, where to find things"><span>Forums</span></a></li><li id="n-FAQ" class="mw-list-item"><a href="./Category:FAQ"><span>FAQ</span></a></li><li id="n-OS-Projects" class="mw-list-item"><a href="Projects"><span>OS Projects</span></a></li><li id="n-randompage" class="mw-list-item"><a href="https://wiki.osdev.org/Special:Random" title="Load a random page [x]" accesskey="x"><span>Random page</span></a></li></ul>
		
	</div>
</nav>

	

<nav id="p-about" class="vector-menu mw-portlet mw-portlet-about vector-menu-portal portal" aria-labelledby="p-about-label" role="navigation"  >
	<h3
		id="p-about-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">About</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-This-site" class="mw-list-item"><a href="./OSDevWiki:About"><span>This site</span></a></li><li id="n-Joining" class="mw-list-item"><a href="./OSDevWiki:Joining"><span>Joining</span></a></li><li id="n-Editing-help" class="mw-list-item"><a href="./OSDevWiki:Editing"><span>Editing help</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="./Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r"><span>Recent changes</span></a></li></ul>
		
	</div>
</nav>


<nav id="p-tb" class="vector-menu mw-portlet mw-portlet-tb vector-menu-portal portal" aria-labelledby="p-tb-label" role="navigation"  >
	<h3
		id="p-tb-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="t-whatlinkshere" class="mw-list-item"><a href="./Special:WhatLinksHere/CPU_Registers_x86-64" title="A list of all wiki pages that link here [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="https://wiki.osdev.org/Special:RecentChangesLinked/CPU_Registers_x86-64" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="./Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-print" class="mw-list-item"><a href="javascript:print();" rel="alternate" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li><li id="t-permalink" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;oldid=29352" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;action=info" title="More information about this page"><span>Page information</span></a></li></ul>
		
	</div>
</nav>

	
</div>

</div>

<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 27 January 2025, at 04:55.</li>
	<li id="footer-info-0">This page has been accessed 24,048 times.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="./OSDev_Wiki:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="./OSDev_Wiki:About">About OSDev Wiki</a></li>
	<li id="footer-places-disclaimer"><a href="./OSDev_Wiki:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-mobileview"><a href="https://wiki.osdev.org/index.php?title=CPU_Registers_x86-64&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="resources/assets/poweredby_mediawiki_132x47.png 1.5x, resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"/></a></li>
</ul>

</footer>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.037","walltime":"0.175","ppvisitednodes":{"value":98,"limit":1000000},"postexpandincludesize":{"value":467,"limit":2097152},"templateargumentsize":{"value":9,"limit":2097152},"expansiondepth":{"value":4,"limit":100},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":1501,"limit":5000000},"timingprofile":["100.00%    5.184      1 -total","100.00%    5.184      1 Template:Disputed"," 42.94%    2.226      1 Template:DiscussThis"]},"cachereport":{"timestamp":"20250212005513","ttl":86400,"transientcontent":false}}});mw.config.set({"wgBackendResponseTime":96});});</script>
</body>
</html>