/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [2:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [33:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[150];
  assign celloutsig_0_1z = celloutsig_0_0z[4] | ~(in_data[92]);
  assign celloutsig_1_5z = in_data[133:130] + { celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_18z = { in_data[104:102], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z } + { celloutsig_1_13z[14:11], 1'h0, celloutsig_1_13z[9:4], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[39:32] + in_data[34:27];
  always_ff @(negedge celloutsig_1_18z[2], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_0z[4], celloutsig_0_1z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_0z[2:0];
  assign celloutsig_0_38z = celloutsig_0_28z[5:3] / { 1'h1, celloutsig_0_22z[0], celloutsig_0_14z };
  assign celloutsig_0_18z = { _00_[5:1], celloutsig_0_15z } && { celloutsig_0_4z[0], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_1_2z = ! in_data[105:103];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } || { celloutsig_1_3z[3:2], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_3z[0], celloutsig_1_3z } || { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_11z = { _00_, celloutsig_0_5z } || { celloutsig_0_5z, _00_ };
  assign celloutsig_0_5z = celloutsig_0_1z & ~(celloutsig_0_2z[4]);
  assign celloutsig_0_0z = - in_data[29:24];
  assign celloutsig_0_15z = celloutsig_0_8z & celloutsig_0_14z;
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[123:120] };
  assign celloutsig_1_4z = ~^ in_data[179:174];
  assign celloutsig_0_8z = ~^ celloutsig_0_0z;
  assign celloutsig_1_6z = ^ { in_data[183:173], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[1:0], celloutsig_1_4z } >> { in_data[176:175], celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_0z[5:1] >> { celloutsig_0_2z[4:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z } >> { celloutsig_1_9z[2:1], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_9z >> in_data[165:153];
  assign celloutsig_0_6z = { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_0z } >> in_data[18:11];
  assign celloutsig_0_7z = celloutsig_0_0z[5:3] >> celloutsig_0_0z[4:2];
  assign celloutsig_0_17z = { _01_, celloutsig_0_15z } >> { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_10z = celloutsig_1_3z << { celloutsig_1_9z[12:11], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_7z[2:1], celloutsig_0_14z, celloutsig_0_3z } << { in_data[4:3], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_2z[5:0], celloutsig_0_7z } - { celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_2z[7:1], celloutsig_0_19z } ^ { celloutsig_0_12z[8:0], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_3z = in_data[125:122] ^ { in_data[189:188], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[114:111], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z } ^ { in_data[129:125], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_11z } ^ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_4z[3:1], celloutsig_0_7z, celloutsig_0_14z } ^ in_data[84:78];
  assign celloutsig_0_14z = ~((celloutsig_0_6z[0] & celloutsig_0_8z) | (celloutsig_0_1z & celloutsig_0_8z));
  assign celloutsig_0_3z = ~((in_data[51] & celloutsig_0_1z) | (in_data[41] & celloutsig_0_1z));
  assign { celloutsig_1_13z[3:0], celloutsig_1_13z[16:12], celloutsig_1_13z[8:6], celloutsig_1_13z[9], celloutsig_1_13z[11], celloutsig_1_13z[4], celloutsig_1_13z[5] } = { celloutsig_1_11z, celloutsig_1_9z[8:4], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z } ^ { celloutsig_1_5z[2:0], celloutsig_1_1z, in_data[139:135], celloutsig_1_10z[3:1], celloutsig_1_12z, in_data[134], celloutsig_1_5z[3], celloutsig_1_10z[0] };
  assign celloutsig_1_13z[10] = 1'h0;
  assign { out_data[159:128], out_data[108:96], out_data[34:32], out_data[10:0] } = { celloutsig_1_18z[33:2], celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
