<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>DeadMachineInstructionElim.cpp source code [llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='DeadMachineInstructionElim.cpp.html'>DeadMachineInstructionElim.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- DeadMachineInstructionElim.cpp - Remove dead machine instructions --===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This is an extremely simple MachineInstr-level dead-code-elimination pass.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"dead-mi-elimination"</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumDeletes = {&quot;dead-mi-elimination&quot;, &quot;NumDeletes&quot;, &quot;Number of dead instructions deleted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDeletes" title='NumDeletes' data-ref="NumDeletes">NumDeletes</dfn>,          <q>"Number of dead instructions deleted"</q>);</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> {</td></tr>
<tr><th id="29">29</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::DeadMachineInstructionElim" title='(anonymous namespace)::DeadMachineInstructionElim' data-ref="(anonymousnamespace)::DeadMachineInstructionElim">DeadMachineInstructionElim</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="30">30</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_126DeadMachineInstructionElim20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::DeadMachineInstructionElim::runOnMachineFunction' data-type='bool (anonymous namespace)::DeadMachineInstructionElim::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126DeadMachineInstructionElim20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::DeadMachineInstructionElim::TRI" title='(anonymous namespace)::DeadMachineInstructionElim::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::TRI">TRI</dfn>;</td></tr>
<tr><th id="33">33</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::DeadMachineInstructionElim::MRI" title='(anonymous namespace)::DeadMachineInstructionElim::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::MRI">MRI</dfn>;</td></tr>
<tr><th id="34">34</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::DeadMachineInstructionElim::TII" title='(anonymous namespace)::DeadMachineInstructionElim::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::TII">TII</dfn>;</td></tr>
<tr><th id="35">35</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <b>public</b>:</td></tr>
<tr><th id="38">38</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::DeadMachineInstructionElim::ID" title='(anonymous namespace)::DeadMachineInstructionElim::ID' data-type='char' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::DeadMachineInstructionElim::ID">// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="39">39</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_126DeadMachineInstructionElimC1Ev" title='(anonymous namespace)::DeadMachineInstructionElim::DeadMachineInstructionElim' data-type='void (anonymous namespace)::DeadMachineInstructionElim::DeadMachineInstructionElim()' data-ref="_ZN12_GLOBAL__N_126DeadMachineInstructionElimC1Ev">DeadMachineInstructionElim</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::ID" title='(anonymous namespace)::DeadMachineInstructionElim::ID' data-use='a' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::ID">ID</a>) {</td></tr>
<tr><th id="40">40</th><td>     <a class="ref" href="#55" title='llvm::initializeDeadMachineInstructionElimPass' data-ref="_ZN4llvm40initializeDeadMachineInstructionElimPassERNS_12PassRegistryE">initializeDeadMachineInstructionElimPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="41">41</th><td>    }</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_126DeadMachineInstructionElim16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::DeadMachineInstructionElim::getAnalysisUsage' data-type='void (anonymous namespace)::DeadMachineInstructionElim::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_126DeadMachineInstructionElim16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="44">44</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="45">45</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="46">46</th><td>    }</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>private</b>:</td></tr>
<tr><th id="49">49</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126DeadMachineInstructionElim6isDeadEPKN4llvm12MachineInstrE" title='(anonymous namespace)::DeadMachineInstructionElim::isDead' data-type='bool (anonymous namespace)::DeadMachineInstructionElim::isDead(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_126DeadMachineInstructionElim6isDeadEPKN4llvm12MachineInstrE">isDead</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="3MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="50">50</th><td>  };</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::DeadMachineInstructionElim" title='(anonymous namespace)::DeadMachineInstructionElim' data-ref="(anonymousnamespace)::DeadMachineInstructionElim">DeadMachineInstructionElim</a>::<dfn class="tu decl def" id="(anonymousnamespace)::DeadMachineInstructionElim::ID" title='(anonymous namespace)::DeadMachineInstructionElim::ID' data-type='char' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="53">53</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::DeadMachineInstructionElimID" title='llvm::DeadMachineInstructionElimID' data-ref="llvm::DeadMachineInstructionElimID">DeadMachineInstructionElimID</dfn> = <a class="tu type" href="#(anonymousnamespace)::DeadMachineInstructionElim" title='(anonymous namespace)::DeadMachineInstructionElim' data-ref="(anonymousnamespace)::DeadMachineInstructionElim">DeadMachineInstructionElim</a>::<a class="tu ref" href="#(anonymousnamespace)::DeadMachineInstructionElim::ID" title='(anonymous namespace)::DeadMachineInstructionElim::ID' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::ID">ID</a>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializeDeadMachineInstructionElimPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Remove dead machine instructions&quot;, &quot;dead-mi-elimination&quot;, &amp;DeadMachineInstructionElim::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;DeadMachineInstructionElim&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeDeadMachineInstructionElimPassFlag; void llvm::initializeDeadMachineInstructionElimPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeDeadMachineInstructionElimPassFlag, initializeDeadMachineInstructionElimPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::DeadMachineInstructionElim" title='(anonymous namespace)::DeadMachineInstructionElim' data-ref="(anonymousnamespace)::DeadMachineInstructionElim">DeadMachineInstructionElim</a>, <a class="macro" href="#24" title="&quot;dead-mi-elimination&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="56">56</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Remove dead machine instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DeadMachineInstructionElim" title='(anonymous namespace)::DeadMachineInstructionElim' data-ref="(anonymousnamespace)::DeadMachineInstructionElim">DeadMachineInstructionElim</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126DeadMachineInstructionElim6isDeadEPKN4llvm12MachineInstrE" title='(anonymous namespace)::DeadMachineInstructionElim::isDead' data-type='bool (anonymous namespace)::DeadMachineInstructionElim::isDead(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_126DeadMachineInstructionElim6isDeadEPKN4llvm12MachineInstrE">isDead</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="4MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="59">59</th><td>  <i>// Technically speaking inline asm without side effects and no defs can still</i></td></tr>
<tr><th id="60">60</th><td><i>  // be deleted. But there is so much bad inline asm code out there, we should</i></td></tr>
<tr><th id="61">61</th><td><i>  // let them be.</i></td></tr>
<tr><th id="62">62</th><td>  <b>if</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// Don't delete frame allocation labels.</i></td></tr>
<tr><th id="66">66</th><td>  <b>if</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#139" title='llvm::TargetOpcode::LOCAL_ESCAPE' data-ref="llvm::TargetOpcode::LOCAL_ESCAPE">LOCAL_ESCAPE</a>)</td></tr>
<tr><th id="67">67</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// Don't delete instructions with side effects.</i></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <dfn class="local col5 decl" id="5SawStore" title='SawStore' data-type='bool' data-ref="5SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="71">71</th><td>  <b>if</b> (!<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col5 ref" href="#5SawStore" title='SawStore' data-ref="5SawStore">SawStore</a></span>) &amp;&amp; !<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="72">72</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i>// Examine each operand.</i></td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6i" title='i' data-type='unsigned int' data-ref="6i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="7e" title='e' data-type='unsigned int' data-ref="7e">e</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> != <a class="local col7 ref" href="#7e" title='e' data-ref="7e">e</a>; ++<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>) {</td></tr>
<tr><th id="76">76</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="8MO">MO</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>);</td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (<a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="78">78</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn> = <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="79">79</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>)) {</td></tr>
<tr><th id="80">80</th><td>        <i>// Don't delete live physreg defs, or any reserved register defs.</i></td></tr>
<tr><th id="81">81</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='m' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>) || <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::MRI" title='(anonymous namespace)::DeadMachineInstructionElim::MRI' data-use='r' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>))</td></tr>
<tr><th id="82">82</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="83">83</th><td>      } <b>else</b> {</td></tr>
<tr><th id="84">84</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10Use" title='Use' data-type='const llvm::MachineInstr &amp;' data-ref="10Use">Use</dfn> : <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::MRI" title='(anonymous namespace)::DeadMachineInstructionElim::MRI' data-use='r' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>)) {</td></tr>
<tr><th id="85">85</th><td>          <b>if</b> (&amp;<a class="local col0 ref" href="#10Use" title='Use' data-ref="10Use">Use</a> != <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>)</td></tr>
<tr><th id="86">86</th><td>            <i>// This def has a non-debug use. Don't delete the instruction!</i></td></tr>
<tr><th id="87">87</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="88">88</th><td>        }</td></tr>
<tr><th id="89">89</th><td>      }</td></tr>
<tr><th id="90">90</th><td>    }</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// If there are no defs with uses, the instruction is dead.</i></td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DeadMachineInstructionElim" title='(anonymous namespace)::DeadMachineInstructionElim' data-ref="(anonymousnamespace)::DeadMachineInstructionElim">DeadMachineInstructionElim</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_126DeadMachineInstructionElim20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::DeadMachineInstructionElim::runOnMachineFunction' data-type='bool (anonymous namespace)::DeadMachineInstructionElim::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126DeadMachineInstructionElim20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>) {</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <dfn class="local col2 decl" id="12AnyChanges" title='AnyChanges' data-type='bool' data-ref="12AnyChanges">AnyChanges</dfn> = <b>false</b>;</td></tr>
<tr><th id="102">102</th><td>  <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::MRI" title='(anonymous namespace)::DeadMachineInstructionElim::MRI' data-use='w' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="103">103</th><td>  <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::TRI" title='(anonymous namespace)::DeadMachineInstructionElim::TRI' data-use='w' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::TRI">TRI</a> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="104">104</th><td>  <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::TII" title='(anonymous namespace)::DeadMachineInstructionElim::TII' data-use='w' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::TII">TII</a> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Loop over all instructions in all blocks, from bottom to top, so that it's</i></td></tr>
<tr><th id="107">107</th><td><i>  // more likely that chains of dependent but ultimately dead instructions will</i></td></tr>
<tr><th id="108">108</th><td><i>  // be cleaned up.</i></td></tr>
<tr><th id="109">109</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="13MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="13MBB">MBB</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6rbeginEv" title='llvm::MachineFunction::rbegin' data-ref="_ZN4llvm15MachineFunction6rbeginEv">rbegin</a>(), <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction4rendEv" title='llvm::MachineFunction::rend' data-ref="_ZN4llvm15MachineFunction4rendEv">rend</a>())) {</td></tr>
<tr><th id="110">110</th><td>    <i>// Start out assuming that reserved registers are live out of this block.</i></td></tr>
<tr><th id="111">111</th><td>    <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='w' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSERKS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSERKS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::MRI" title='(anonymous namespace)::DeadMachineInstructionElim::MRI' data-use='r' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv" title='llvm::MachineRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv">getReservedRegs</a>();</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <i>// Add live-ins from successors to LivePhysRegs. Normally, physregs are not</i></td></tr>
<tr><th id="114">114</th><td><i>    // live across blocks, but some targets (x86) can have flags live out of a</i></td></tr>
<tr><th id="115">115</th><td><i>    // block.</i></td></tr>
<tr><th id="116">116</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col4 decl" id="14S" title='S' data-type='MachineBasicBlock::succ_iterator' data-ref="14S">S</dfn> = <a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="117">117</th><td>           <dfn class="local col5 decl" id="15E" title='E' data-type='MachineBasicBlock::succ_iterator' data-ref="15E">E</dfn> = <a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col4 ref" href="#14S" title='S' data-ref="14S">S</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#15E" title='E' data-ref="15E">E</a>; <a class="local col4 ref" href="#14S" title='S' data-ref="14S">S</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a>)</td></tr>
<tr><th id="118">118</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="16LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="16LI">LI</dfn> : (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#14S" title='S' data-ref="14S">S</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="119">119</th><td>        <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='m' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col6 ref" href="#16LI" title='LI' data-ref="16LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <i>// Now scan the instructions and delete dead ones, tracking physreg</i></td></tr>
<tr><th id="122">122</th><td><i>    // liveness as we go.</i></td></tr>
<tr><th id="123">123</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col7 decl" id="17MII" title='MII' data-type='MachineBasicBlock::reverse_iterator' data-ref="17MII">MII</dfn> = <a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(),</td></tr>
<tr><th id="124">124</th><td>         <dfn class="local col8 decl" id="18MIE" title='MIE' data-type='MachineBasicBlock::reverse_iterator' data-ref="18MIE">MIE</dfn> = <a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col7 ref" href="#17MII" title='MII' data-ref="17MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#18MIE" title='MIE' data-ref="18MIE">MIE</a>; ) {</td></tr>
<tr><th id="125">125</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr *' data-ref="19MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#17MII" title='MII' data-ref="17MII">MII</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>      <i>// If the instruction is dead, delete it!</i></td></tr>
<tr><th id="128">128</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_126DeadMachineInstructionElim6isDeadEPKN4llvm12MachineInstrE" title='(anonymous namespace)::DeadMachineInstructionElim::isDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_126DeadMachineInstructionElim6isDeadEPKN4llvm12MachineInstrE">isDead</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>)) {</td></tr>
<tr><th id="129">129</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;dead-mi-elimination&quot;)) { dbgs() &lt;&lt; &quot;DeadMachineInstructionElim: DELETING: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DeadMachineInstructionElim: DELETING: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>);</td></tr>
<tr><th id="130">130</th><td>        <i>// It is possible that some DBG_VALUE instructions refer to this</i></td></tr>
<tr><th id="131">131</th><td><i>        // instruction.  They get marked as undef and will be deleted</i></td></tr>
<tr><th id="132">132</th><td><i>        // in the live debug variable analysis.</i></td></tr>
<tr><th id="133">133</th><td>        <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr41eraseFromParentAndMarkDBGValuesForRemovalEv" title='llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval' data-ref="_ZN4llvm12MachineInstr41eraseFromParentAndMarkDBGValuesForRemovalEv">eraseFromParentAndMarkDBGValuesForRemoval</a>();</td></tr>
<tr><th id="134">134</th><td>        <a class="local col2 ref" href="#12AnyChanges" title='AnyChanges' data-ref="12AnyChanges">AnyChanges</a> = <b>true</b>;</td></tr>
<tr><th id="135">135</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#26" title='NumDeletes' data-ref="NumDeletes">NumDeletes</a>;</td></tr>
<tr><th id="136">136</th><td>        <b>continue</b>;</td></tr>
<tr><th id="137">137</th><td>      }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>      <i>// Record the physreg defs.</i></td></tr>
<tr><th id="140">140</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="20i" title='i' data-type='unsigned int' data-ref="20i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="21e" title='e' data-type='unsigned int' data-ref="21e">e</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#20i" title='i' data-ref="20i">i</a> != <a class="local col1 ref" href="#21e" title='e' data-ref="21e">e</a>; ++<a class="local col0 ref" href="#20i" title='i' data-ref="20i">i</a>) {</td></tr>
<tr><th id="141">141</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="22MO">MO</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20i" title='i' data-ref="20i">i</a>);</td></tr>
<tr><th id="142">142</th><td>        <b>if</b> (<a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="143">143</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn> = <a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="144">144</th><td>          <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>)) {</td></tr>
<tr><th id="145">145</th><td>            <i>// Check the subreg set, not the alias set, because a def</i></td></tr>
<tr><th id="146">146</th><td><i>            // of a super-register may still be partially live after</i></td></tr>
<tr><th id="147">147</th><td><i>            // this def.</i></td></tr>
<tr><th id="148">148</th><td>            <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="24SR" title='SR' data-type='llvm::MCSubRegIterator' data-ref="24SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::TRI" title='(anonymous namespace)::DeadMachineInstructionElim::TRI' data-use='r' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::TRI">TRI</a>,<i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="149">149</th><td>                 <a class="local col4 ref" href="#24SR" title='SR' data-ref="24SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#24SR" title='SR' data-ref="24SR">SR</a>)</td></tr>
<tr><th id="150">150</th><td>              <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='m' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#24SR" title='SR' data-ref="24SR">SR</a>);</td></tr>
<tr><th id="151">151</th><td>          }</td></tr>
<tr><th id="152">152</th><td>        } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="153">153</th><td>          <i>// Register mask of preserved registers. All clobbers are dead.</i></td></tr>
<tr><th id="154">154</th><td>          <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='m' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj" title='llvm::BitVector::clearBitsNotInMask' data-ref="_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj">clearBitsNotInMask</a>(<a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="155">155</th><td>        }</td></tr>
<tr><th id="156">156</th><td>      }</td></tr>
<tr><th id="157">157</th><td>      <i>// Record the physreg uses, after the defs, in case a physreg is</i></td></tr>
<tr><th id="158">158</th><td><i>      // both defined and used in the same instruction.</i></td></tr>
<tr><th id="159">159</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="25i" title='i' data-type='unsigned int' data-ref="25i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="26e" title='e' data-type='unsigned int' data-ref="26e">e</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#25i" title='i' data-ref="25i">i</a> != <a class="local col6 ref" href="#26e" title='e' data-ref="26e">e</a>; ++<a class="local col5 ref" href="#25i" title='i' data-ref="25i">i</a>) {</td></tr>
<tr><th id="160">160</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="27MO">MO</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25i" title='i' data-ref="25i">i</a>);</td></tr>
<tr><th id="161">161</th><td>        <b>if</b> (<a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="162">162</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn> = <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="163">163</th><td>          <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>)) {</td></tr>
<tr><th id="164">164</th><td>            <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col9 decl" id="29AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="29AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::TRI" title='(anonymous namespace)::DeadMachineInstructionElim::TRI' data-use='r' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::TRI">TRI</a>, <b>true</b>); <a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>)</td></tr>
<tr><th id="165">165</th><td>              <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='m' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>);</td></tr>
<tr><th id="166">166</th><td>          }</td></tr>
<tr><th id="167">167</th><td>        }</td></tr>
<tr><th id="168">168</th><td>      }</td></tr>
<tr><th id="169">169</th><td>    }</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <a class="tu member" href="#(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs" title='(anonymous namespace)::DeadMachineInstructionElim::LivePhysRegs' data-use='m' data-ref="(anonymousnamespace)::DeadMachineInstructionElim::LivePhysRegs">LivePhysRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <a class="local col2 ref" href="#12AnyChanges" title='AnyChanges' data-ref="12AnyChanges">AnyChanges</a>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
