Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 16:38:25 2024
| Host         : DESKTOP-ML7DN5U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file four_byte_uart_control_sets_placed.rpt
| Design       : four_byte_uart
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             125 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   | disp/anodes[2]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | t/FSM_onehot_next_step[3]_i_1_n_0 |                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | t/index[3]_i_1_n_0                |                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | r/index                           |                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | r/counter[15]_i_1_n_0             |                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | t/counter                         | t/counter[15]_i_1_n_0  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | d2/res_reg_1                      |                        |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | d2/res_reg_1                      | d1/SR[0]               |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | d2/res_reg_1                      | d2/res_reg_2           |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | r/numOf1                          |                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | d2/E[0]                           |                        |               13 |             40 |         3.08 |
|  clk_IBUF_BUFG |                                   |                        |               36 |             88 |         2.44 |
+----------------+-----------------------------------+------------------------+------------------+----------------+--------------+


