{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1665502745524 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "HW EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design HW" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1665502745685 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1665502745685 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665502745739 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665502745739 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665502745922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665502745940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665502746275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665502746275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665502746275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1267 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665502746286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1269 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665502746286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1271 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665502746286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665502746286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1275 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665502746286 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665502746286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665502746289 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "159 159 " "No exact pin location assignment(s) for 159 pins of 159 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[0\] " "Pin do0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[0] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[1\] " "Pin do0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[1] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[2\] " "Pin do0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[2] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[3\] " "Pin do0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[3] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[4\] " "Pin do0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[4] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[5\] " "Pin do0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[5] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[6\] " "Pin do0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[6] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[7\] " "Pin do0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[7] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[8\] " "Pin do0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[8] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do0\[9\] " "Pin do0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do0[9] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[0\] " "Pin do1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[0] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[1\] " "Pin do1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[1] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[2\] " "Pin do1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[2] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[3\] " "Pin do1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[3] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[4\] " "Pin do1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[4] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[5\] " "Pin do1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[5] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[6\] " "Pin do1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[6] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[7\] " "Pin do1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[7] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[8\] " "Pin do1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[8] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do1\[9\] " "Pin do1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do1[9] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[0\] " "Pin do2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[0] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[1\] " "Pin do2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[1] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[2\] " "Pin do2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[2] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[3\] " "Pin do2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[3] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[4\] " "Pin do2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[4] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[5\] " "Pin do2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[5] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[6\] " "Pin do2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[6] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[7\] " "Pin do2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[7] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[8\] " "Pin do2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[8] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do2\[9\] " "Pin do2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do2[9] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Pin count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[0] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Pin count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[1] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Pin count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[2] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Pin count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[3] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[4\] " "Pin count\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[4] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[5\] " "Pin count\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[5] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[6\] " "Pin count\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[6] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[0\] " "Pin di0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[0] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[1\] " "Pin di0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[1] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[2\] " "Pin di0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[2] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[3\] " "Pin di0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[3] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[4\] " "Pin di0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[4] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[5\] " "Pin di0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[5] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[6\] " "Pin di0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[6] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[7\] " "Pin di0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[7] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[8\] " "Pin di0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[8] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[9\] " "Pin di0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[9] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[10\] " "Pin di0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[10] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[11\] " "Pin di0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[11] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[12\] " "Pin di0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[12] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[13\] " "Pin di0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[13] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[14\] " "Pin di0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[14] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[15\] " "Pin di0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[15] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[16\] " "Pin di0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[16] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[17\] " "Pin di0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[17] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[18\] " "Pin di0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[18] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[19\] " "Pin di0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[19] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[20\] " "Pin di0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[20] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[21\] " "Pin di0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[21] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[22\] " "Pin di0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[22] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[23\] " "Pin di0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[23] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[24\] " "Pin di0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[24] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[25\] " "Pin di0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[25] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[26\] " "Pin di0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[26] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[27\] " "Pin di0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[27] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[28\] " "Pin di0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[28] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "di0\[29\] " "Pin di0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { di0[29] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { di0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[0\] " "Pin mo\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[0] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[1\] " "Pin mo\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[1] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[2\] " "Pin mo\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[2] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[3\] " "Pin mo\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[3] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[4\] " "Pin mo\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[4] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[5\] " "Pin mo\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[5] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[6\] " "Pin mo\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[6] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[7\] " "Pin mo\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[7] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[8\] " "Pin mo\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[8] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[9\] " "Pin mo\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[9] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[10\] " "Pin mo\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[10] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[11\] " "Pin mo\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[11] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[12\] " "Pin mo\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[12] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[13\] " "Pin mo\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[13] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[14\] " "Pin mo\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[14] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[15\] " "Pin mo\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[15] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[16\] " "Pin mo\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[16] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[17\] " "Pin mo\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[17] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[18\] " "Pin mo\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[18] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[19\] " "Pin mo\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[19] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[20\] " "Pin mo\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[20] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[21\] " "Pin mo\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[21] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[22\] " "Pin mo\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[22] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[23\] " "Pin mo\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[23] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[24\] " "Pin mo\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[24] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[25\] " "Pin mo\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[25] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[26\] " "Pin mo\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[26] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[27\] " "Pin mo\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[27] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[28\] " "Pin mo\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[28] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[29\] " "Pin mo\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[29] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[30\] " "Pin mo\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[30] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[31\] " "Pin mo\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[31] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[32\] " "Pin mo\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[32] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[33\] " "Pin mo\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[33] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[34\] " "Pin mo\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[34] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[35\] " "Pin mo\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[35] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[36\] " "Pin mo\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[36] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[37\] " "Pin mo\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[37] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[38\] " "Pin mo\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[38] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[39\] " "Pin mo\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[39] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[40\] " "Pin mo\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[40] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[41\] " "Pin mo\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[41] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[42\] " "Pin mo\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[42] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[43\] " "Pin mo\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[43] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[44\] " "Pin mo\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[44] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[45\] " "Pin mo\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[45] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[46\] " "Pin mo\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[46] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[47\] " "Pin mo\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[47] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[48\] " "Pin mo\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[48] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[49\] " "Pin mo\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[49] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[50\] " "Pin mo\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[50] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[51\] " "Pin mo\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[51] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[52\] " "Pin mo\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[52] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[53\] " "Pin mo\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[53] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[54\] " "Pin mo\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[54] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[55\] " "Pin mo\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[55] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[56\] " "Pin mo\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[56] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[57\] " "Pin mo\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[57] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[58\] " "Pin mo\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[58] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[59\] " "Pin mo\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[59] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[60\] " "Pin mo\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[60] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[61\] " "Pin mo\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[61] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[62\] " "Pin mo\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[62] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[63\] " "Pin mo\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[63] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[64\] " "Pin mo\[64\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[64] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[65\] " "Pin mo\[65\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[65] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[66\] " "Pin mo\[66\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[66] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[67\] " "Pin mo\[67\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[67] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[68\] " "Pin mo\[68\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[68] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[69\] " "Pin mo\[69\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[69] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[70\] " "Pin mo\[70\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[70] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[71\] " "Pin mo\[71\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[71] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[72\] " "Pin mo\[72\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[72] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[73\] " "Pin mo\[73\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[73] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[74\] " "Pin mo\[74\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[74] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[75\] " "Pin mo\[75\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[75] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[76\] " "Pin mo\[76\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[76] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[77\] " "Pin mo\[77\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[77] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[78\] " "Pin mo\[78\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[78] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[79\] " "Pin mo\[79\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[79] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[80\] " "Pin mo\[80\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[80] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[81\] " "Pin mo\[81\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[81] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[82\] " "Pin mo\[82\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[82] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[83\] " "Pin mo\[83\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[83] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[84\] " "Pin mo\[84\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[84] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[85\] " "Pin mo\[85\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[85] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[86\] " "Pin mo\[86\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[86] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[87\] " "Pin mo\[87\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[87] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[88\] " "Pin mo\[88\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[88] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mo\[89\] " "Pin mo\[89\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mo[89] } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mo[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665502746995 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1665502746995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW.sdc " "Synopsys Design Constraints File file not found: 'HW.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665502747417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665502747418 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665502747421 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665502747421 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665502747422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665502747454 ""}  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1261 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665502747454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node rst~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665502747455 ""}  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 1262 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665502747455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665502747917 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665502747918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665502747918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665502747919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665502747920 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665502747921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665502747921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665502747921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665502747935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1665502747936 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665502747936 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "157 unused 2.5V 0 157 0 " "Number of I/O pins in group: 157 (unused VREF, 2.5V VCCIO, 0 input, 157 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1665502747940 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1665502747940 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665502747940 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665502747942 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1665502747942 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665502747942 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665502748031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665502750953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665502751134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665502751147 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665502753746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665502753746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665502754274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X70_Y45 X81_Y55 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55" {  } { { "loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55"} 70 45 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1665502756010 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665502756010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665502756959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1665502756961 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665502756961 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1665502757017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665502757103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665502757441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665502757499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665502757801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665502758240 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V N11 " "Pin clk uses I/O standard 2.5 V at N11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1665502758757 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V M11 " "Pin rst uses I/O standard 2.5 V at M11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1665502758757 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1665502758757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/output_files/HW.fit.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/output_files/HW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665502758910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665502759247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 23:39:19 2022 " "Processing ended: Tue Oct 11 23:39:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665502759247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665502759247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665502759247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665502759247 ""}
