<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>eig_decompose</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.195</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>53241</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>61317</Worst-caseLatency>
<Interval-min>53241</Interval-min>
<Interval-max>61317</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<Loop1.1>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.1>
</Loop1>
<Loop2>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<Loop2.1>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</Loop2.1>
</Loop2>
<Loop3>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<Loop3.1>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<Loop4.1>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<Loop5.1>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>30</TripCount>
<Latency>
<range>
<min>50610</min>
<max>55710</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1687</min>
<max>1857</max>
</range>
</IterationLatency>
<Loop6.1>
<TripCount>4</TripCount>
<Latency>1000</Latency>
<IterationLatency>250</IterationLatency>
<Loop6.1.1>
<TripCount>4</TripCount>
<Latency>248</Latency>
<IterationLatency>62</IterationLatency>
<Loop6.1.1.1>
<TripCount>4</TripCount>
<Latency>60</Latency>
<IterationLatency>15</IterationLatency>
</Loop6.1.1.1>
</Loop6.1.1>
</Loop6.1>
</Loop6>
<Loop7>
<TripCount>4</TripCount>
<Latency>
<range>
<min>2508</min>
<max>5484</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>627</min>
<max>1371</max>
</range>
</IterationLatency>
<Loop7.1>
<TripCount>4</TripCount>
<Latency>32</Latency>
<IterationLatency>8</IterationLatency>
</Loop7.1>
<Loop7.2>
<TripCount>3</TripCount>
<Latency>
<range>
<min>297</min>
<max>951</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>99</min>
<max>317</max>
</range>
</IterationLatency>
<Loop7.2.1>
<TripCount>
<range>
<min>2</min>
<max>4</max>
</range>
</TripCount>
<Latency>
<range>
<min>52</min>
<max>104</max>
</range>
</Latency>
<IterationLatency>26</IterationLatency>
</Loop7.2.1>
<Loop7.2.2>
<TripCount>
<range>
<min>1</min>
<max>3</max>
</range>
</TripCount>
<Latency>
<range>
<min>35</min>
<max>201</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>35</min>
<max>67</max>
</range>
</IterationLatency>
<Loop7.2.2.1>
<TripCount>
<range>
<min>2</min>
<max>4</max>
</range>
</TripCount>
<Latency>
<range>
<min>32</min>
<max>64</max>
</range>
</Latency>
<IterationLatency>16</IterationLatency>
</Loop7.2.2.1>
</Loop7.2.2>
</Loop7.2>
<Loop7.3>
<TripCount>3</TripCount>
<Latency>
<range>
<min>168</min>
<max>258</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>56</min>
<max>86</max>
</range>
</IterationLatency>
<Loop7.3.1>
<TripCount>
<range>
<min>1</min>
<max>3</max>
</range>
</TripCount>
<Latency>
<range>
<min>15</min>
<max>45</max>
</range>
</Latency>
<IterationLatency>15</IterationLatency>
</Loop7.3.1>
</Loop7.3>
<Loop7.4>
<TripCount>4</TripCount>
<Latency>104</Latency>
<IterationLatency>26</IterationLatency>
</Loop7.4>
</Loop7>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<DSP48E>121</DSP48E>
<FF>41534</FF>
<LUT>39434</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_2</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_3</name>
<Object>eig_decompose</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>Rx_M_real_address0</name>
<Object>Rx_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>Rx_M_real_ce0</name>
<Object>Rx_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Rx_M_real_q0</name>
<Object>Rx_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>Rx_M_imag_address0</name>
<Object>Rx_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>Rx_M_imag_ce0</name>
<Object>Rx_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Rx_M_imag_q0</name>
<Object>Rx_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_real_address0</name>
<Object>U_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_real_ce0</name>
<Object>U_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_real_we0</name>
<Object>U_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_real_d0</name>
<Object>U_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_real_q0</name>
<Object>U_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_imag_address0</name>
<Object>U_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_imag_ce0</name>
<Object>U_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_imag_we0</name>
<Object>U_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_imag_d0</name>
<Object>U_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>U_M_imag_q0</name>
<Object>U_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>eigval_0_read</name>
<Object>eigval_0_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>eigval_1_read</name>
<Object>eigval_1_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>eigval_2_read</name>
<Object>eigval_2_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>eigval_3_read</name>
<Object>eigval_3_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
