 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SeqMult
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:11:58 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: P_reg_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[0]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[0]/QN (DFF_X1)                 0.06      62.06 f
  U730/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[0]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[0]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.04      63.96
  data required time                                 63.96
  -----------------------------------------------------------
  data required time                                 63.96
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[25]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[25] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[25]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[25]/QN (DFF_X1)                0.06      62.06 f
  U731/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[25]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[25]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.04      63.96
  data required time                                 63.96
  -----------------------------------------------------------
  data required time                                 63.96
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[26]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[26] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[26]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[26]/QN (DFF_X1)                0.06      62.06 f
  U732/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[26]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[26]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.04      63.96
  data required time                                 63.96
  -----------------------------------------------------------
  data required time                                 63.96
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[27]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[27]/QN (DFF_X1)                0.06      62.06 f
  U733/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[27]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[27]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.04      63.96
  data required time                                 63.96
  -----------------------------------------------------------
  data required time                                 63.96
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[28]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[28]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[28]/QN (DFF_X1)                0.06      62.06 f
  U734/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[28]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[28]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.04      63.96
  data required time                                 63.96
  -----------------------------------------------------------
  data required time                                 63.96
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[29]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[29]/QN (DFF_X1)                0.06      62.06 f
  U735/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[29]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[29]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.04      63.96
  data required time                                 63.96
  -----------------------------------------------------------
  data required time                                 63.96
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[1]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[1]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[1]/QN (DFF_X1)                 0.06      62.06 f
  U706/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[1]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[1]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[2]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[2]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[2]/QN (DFF_X1)                 0.06      62.06 f
  U707/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[2]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[2]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[3]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[3]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[3]/QN (DFF_X1)                 0.06      62.06 f
  U708/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[3]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[3]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[4]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[4]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[4]/QN (DFF_X1)                 0.06      62.06 f
  U709/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[4]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[4]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[5]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[5]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[5]/QN (DFF_X1)                 0.06      62.06 f
  U710/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[5]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[5]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[6]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[6]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[6]/QN (DFF_X1)                 0.06      62.06 f
  U711/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[6]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[6]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[7]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[7]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[7]/QN (DFF_X1)                 0.06      62.06 f
  U712/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[7]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[7]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[8]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[8]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[8]/QN (DFF_X1)                 0.06      62.06 f
  U713/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[8]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[8]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[9]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[9]/CK (DFF_X1)                 0.00      62.00 r
  P_reg_reg[9]/QN (DFF_X1)                 0.06      62.06 f
  U714/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[9]/D (DFF_X1)                      0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[9]/CK (DFF_X1)                     0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[10]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[10]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[10]/QN (DFF_X1)                0.06      62.06 f
  U715/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[10]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[10]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[11]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[11]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[11]/QN (DFF_X1)                0.06      62.06 f
  U716/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[11]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[11]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[12]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[12]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[12]/QN (DFF_X1)                0.06      62.06 f
  U717/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[12]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[12]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[13]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[13]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[13]/QN (DFF_X1)                0.06      62.06 f
  U718/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[13]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[13]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[14]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[14]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[14]/QN (DFF_X1)                0.06      62.06 f
  U719/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[14]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[14]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[15]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[15]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[15]/QN (DFF_X1)                0.06      62.06 f
  U720/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[15]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[15]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[16]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[16]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[16]/QN (DFF_X1)                0.06      62.06 f
  U721/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[16]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[16]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[17]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[17]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[17]/QN (DFF_X1)                0.06      62.06 f
  U722/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[17]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[17]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[18]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[18]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[18]/QN (DFF_X1)                0.06      62.06 f
  U723/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[18]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[18]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[19]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[19]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[19]/QN (DFF_X1)                0.06      62.06 f
  U724/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[19]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[19]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[20]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[20]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[20]/QN (DFF_X1)                0.06      62.06 f
  U725/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[20]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[20]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[21]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[21] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[21]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[21]/QN (DFF_X1)                0.06      62.06 f
  U726/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[21]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[21]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[22] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[22]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[22]/QN (DFF_X1)                0.06      62.06 f
  U727/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[22]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[22]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[23]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[23]/QN (DFF_X1)                0.06      62.06 f
  U728/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[23]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[23]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[24]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[24]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[24]/QN (DFF_X1)                0.06      62.06 f
  U729/ZN (NOR2_X1)                        0.04      62.10 r
  P_reg[24]/D (DFF_X1)                     0.01      62.11 r
  data arrival time                                  62.11

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[24]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.11
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[30]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[30]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[30]/QN (DFF_X1)                0.06      62.06 f
  U1222/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[30]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[30]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[33]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[33] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[33]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[33]/QN (DFF_X1)                0.06      62.06 f
  U1231/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[33]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[33]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[36]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[36] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[36]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[36]/QN (DFF_X1)                0.06      62.06 f
  U1240/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[36]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[36]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[37]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[37] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[37]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[37]/QN (DFF_X1)                0.06      62.06 f
  U1243/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[37]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[37]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[39]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[39] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[39]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[39]/QN (DFF_X1)                0.06      62.06 f
  U1249/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[39]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[39]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[42]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[42] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[42]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[42]/QN (DFF_X1)                0.06      62.06 f
  U1258/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[42]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[42]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[45]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[45] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[45]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[45]/QN (DFF_X1)                0.06      62.06 f
  U1267/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[45]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[45]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[48]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[48] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[48]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[48]/QN (DFF_X1)                0.06      62.06 f
  U1276/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[48]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[48]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[51]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[51] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[51]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[51]/QN (DFF_X1)                0.06      62.06 f
  U1285/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[51]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[51]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[52]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[52] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[52]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[52]/QN (DFF_X1)                0.06      62.06 f
  U1288/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[52]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[52]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[53]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[53] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[53]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[53]/QN (DFF_X1)                0.06      62.06 f
  U1291/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[53]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[53]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[54]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[54] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[54]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[54]/QN (DFF_X1)                0.06      62.06 f
  U1294/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[54]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[54]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[55]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[55] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[55]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[55]/QN (DFF_X1)                0.06      62.06 f
  U1297/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[55]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[55]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[56]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[56] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[56]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[56]/QN (DFF_X1)                0.06      62.06 f
  U1300/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[56]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[56]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[58]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[58] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[58]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[58]/QN (DFF_X1)                0.06      62.06 f
  U1306/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[58]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[58]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[59]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[59] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[59]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[59]/QN (DFF_X1)                0.06      62.06 f
  U1309/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[59]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[59]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[60]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[60] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[60]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[60]/QN (DFF_X1)                0.06      62.06 f
  U1312/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[60]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[60]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[61]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[61] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[61]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[61]/QN (DFF_X1)                0.06      62.06 f
  U1315/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[61]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[61]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[62]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[62] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[62]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[62]/QN (DFF_X1)                0.06      62.06 f
  U1318/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[62]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[62]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[31]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[31]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[31]/QN (DFF_X1)                0.06      62.06 f
  U1225/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[31]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[31]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[32]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[32] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[32]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[32]/QN (DFF_X1)                0.06      62.06 f
  U1228/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[32]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[32]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[34]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[34] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[34]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[34]/QN (DFF_X1)                0.06      62.06 f
  U1234/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[34]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[34]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[35]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[35] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[35]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[35]/QN (DFF_X1)                0.06      62.06 f
  U1237/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[35]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[35]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[38]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[38] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[38]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[38]/QN (DFF_X1)                0.06      62.06 f
  U1246/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[38]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[38]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[40]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[40] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[40]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[40]/QN (DFF_X1)                0.06      62.06 f
  U1252/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[40]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[40]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[41]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[41] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[41]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[41]/QN (DFF_X1)                0.06      62.06 f
  U1255/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[41]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[41]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[43]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[43] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[43]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[43]/QN (DFF_X1)                0.06      62.06 f
  U1261/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[43]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[43]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[46]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[46] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[46]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[46]/QN (DFF_X1)                0.06      62.06 f
  U1270/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[46]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[46]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[47]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[47] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[47]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[47]/QN (DFF_X1)                0.06      62.06 f
  U1273/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[47]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[47]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[49]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[49] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[49]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[49]/QN (DFF_X1)                0.06      62.06 f
  U1279/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[49]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[49]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[50]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[50] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[50]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[50]/QN (DFF_X1)                0.06      62.06 f
  U1282/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[50]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[50]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[44]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[44] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[44]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[44]/QN (DFF_X1)                0.06      62.06 f
  U1264/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[44]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[44]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[57]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[57] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[57]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[57]/QN (DFF_X1)                0.06      62.06 f
  U1303/ZN (NOR2_X1)                       0.03      62.10 r
  P_reg[57]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[57]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: P_reg_reg[63]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)           62.00      62.00
  clock network delay (ideal)              0.00      62.00
  P_reg_reg[63]/CK (DFF_X1)                0.00      62.00 r
  P_reg_reg[63]/QN (DFF_X1)                0.06      62.06 f
  U1321/ZN (NOR2_X1)                       0.03      62.09 r
  P_reg[63]/D (DFF_X1)                     0.01      62.10 r
  data arrival time                                  62.10

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  P_reg[63]/CK (DFF_X1)                    0.00      64.00 r
  library setup time                      -0.03      63.97
  data required time                                 63.97
  -----------------------------------------------------------
  data required time                                 63.97
  data arrival time                                 -62.10
  -----------------------------------------------------------
  slack (MET)                                         1.87


  Startpoint: P_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[0]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[0]/Q (DFF_X1)                      0.09       0.09 r
  P[0] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[1]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[1]/Q (DFF_X1)                      0.09       0.09 r
  P[1] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[2]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[2]/Q (DFF_X1)                      0.09       0.09 r
  P[2] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[3]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[3]/Q (DFF_X1)                      0.09       0.09 r
  P[3] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[4]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[4]/Q (DFF_X1)                      0.09       0.09 r
  P[4] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[5]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[5]/Q (DFF_X1)                      0.09       0.09 r
  P[5] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[6]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[6]/Q (DFF_X1)                      0.09       0.09 r
  P[6] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[7]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[7]/Q (DFF_X1)                      0.09       0.09 r
  P[7] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[8]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[8]/Q (DFF_X1)                      0.09       0.09 r
  P[8] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[9]/CK (DFF_X1)                     0.00       0.00 r
  P_reg[9]/Q (DFF_X1)                      0.09       0.09 r
  P[9] (out)                               0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[10]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[10]/Q (DFF_X1)                     0.09       0.09 r
  P[10] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[11]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[11]/Q (DFF_X1)                     0.09       0.09 r
  P[11] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[12]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[12]/Q (DFF_X1)                     0.09       0.09 r
  P[12] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[13]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[13]/Q (DFF_X1)                     0.09       0.09 r
  P[13] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[14]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[14]/Q (DFF_X1)                     0.09       0.09 r
  P[14] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[15]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[15]/Q (DFF_X1)                     0.09       0.09 r
  P[15] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[16]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[16]/Q (DFF_X1)                     0.09       0.09 r
  P[16] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[17]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[17]/Q (DFF_X1)                     0.09       0.09 r
  P[17] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[18]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[18]/Q (DFF_X1)                     0.09       0.09 r
  P[18] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[19]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[19]/Q (DFF_X1)                     0.09       0.09 r
  P[19] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[20]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[20]/Q (DFF_X1)                     0.09       0.09 r
  P[20] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[21] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[21]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[21]/Q (DFF_X1)                     0.09       0.09 r
  P[21] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[22] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[22]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[22]/Q (DFF_X1)                     0.09       0.09 r
  P[22] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[23]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[23]/Q (DFF_X1)                     0.09       0.09 r
  P[23] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[24]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[24]/Q (DFF_X1)                     0.09       0.09 r
  P[24] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[25] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[25]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[25]/Q (DFF_X1)                     0.09       0.09 r
  P[25] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[26] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[26]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[26]/Q (DFF_X1)                     0.09       0.09 r
  P[26] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[27]/Q (DFF_X1)                     0.09       0.09 r
  P[27] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[28]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[28]/Q (DFF_X1)                     0.09       0.09 r
  P[28] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[29]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[29]/Q (DFF_X1)                     0.09       0.09 r
  P[29] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[30]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[30]/Q (DFF_X1)                     0.09       0.09 r
  P[30] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[31]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[31]/Q (DFF_X1)                     0.09       0.09 r
  P[31] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[32] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[32]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[32]/Q (DFF_X1)                     0.09       0.09 r
  P[32] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[33] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[33]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[33]/Q (DFF_X1)                     0.09       0.09 r
  P[33] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[34] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[34]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[34]/Q (DFF_X1)                     0.09       0.09 r
  P[34] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: P_reg[35] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[35]/CK (DFF_X1)                    0.00       0.00 r
  P_reg[35]/Q (DFF_X1)                     0.09       0.09 r
  P[35] (out)                              0.06       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                   64.00      64.00
  clock network delay (ideal)              0.00      64.00
  output external delay                   -0.50      63.50
  data required time                                 63.50
  -----------------------------------------------------------
  data required time                                 63.50
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        63.34


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[62]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U23/ZN (OR2_X1)                               0.06       1.61 f
  sub_59_S2/U8/ZN (OR2_X1)                                0.06       1.67 f
  sub_59_S2/U22/ZN (OR2_X1)                               0.06       1.72 f
  sub_59_S2/U6/ZN (OR2_X2)                                0.06       1.78 f
  sub_59_S2/U17/ZN (NOR2_X1)                              0.04       1.83 r
  sub_59_S2/U209/ZN (XNOR2_X1)                            0.06       1.88 r
  sub_59_S2/DIFF[62] (SeqMult_DW01_sub_3)                 0.00       1.88 r
  U1316/ZN (AOI22_X1)                                     0.03       1.91 f
  U1317/ZN (OAI21_X1)                                     0.03       1.95 r
  P_reg_reg[62]/D (DFF_X1)                                0.01       1.95 r
  data arrival time                                                  1.95

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[62]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[31]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/CO (HA_X1)                0.06       1.56 r
  add_60/U1_1_26/CO (HA_X1)                0.06       1.62 r
  add_60/U1_1_27/CO (HA_X1)                0.06       1.68 r
  add_60/U1_1_28/CO (HA_X1)                0.06       1.74 r
  add_60/U1_1_29/CO (HA_X1)                0.06       1.80 r
  add_60/U1_1_30/CO (HA_X1)                0.06       1.85 r
  add_60/U2/Z (XOR2_X1)                    0.05       1.91 r
  add_60/SUM[31] (SeqMult_DW01_inc_0)      0.00       1.91 r
  U832/ZN (AND2_X1)                        0.04       1.95 r
  counter_reg[31]/D (DFFR_X1)              0.01       1.95 r
  data arrival time                                   1.95

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[31]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[61]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U23/ZN (OR2_X1)                               0.06       1.61 f
  sub_59_S2/U8/ZN (OR2_X1)                                0.06       1.67 f
  sub_59_S2/U22/ZN (OR2_X1)                               0.06       1.72 f
  sub_59_S2/U6/ZN (OR2_X2)                                0.06       1.78 f
  sub_59_S2/U152/Z (XOR2_X1)                              0.06       1.85 f
  sub_59_S2/DIFF[61] (SeqMult_DW01_sub_3)                 0.00       1.85 f
  U1313/ZN (AOI22_X1)                                     0.04       1.89 r
  U1314/ZN (OAI21_X1)                                     0.03       1.92 f
  P_reg_reg[61]/D (DFF_X1)                                0.01       1.93 f
  data arrival time                                                  1.93

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[61]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[63]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U23/ZN (OR2_X1)                               0.06       1.61 f
  sub_59_S2/U8/ZN (OR2_X1)                                0.06       1.67 f
  sub_59_S2/U22/ZN (OR2_X1)                               0.06       1.72 f
  sub_59_S2/U6/ZN (OR2_X2)                                0.06       1.78 f
  sub_59_S2/U5/ZN (NOR2_X1)                               0.04       1.82 r
  sub_59_S2/U199/ZN (NAND2_X1)                            0.03       1.85 f
  sub_59_S2/DIFF[63] (SeqMult_DW01_sub_3)                 0.00       1.85 f
  U1319/ZN (AOI22_X1)                                     0.04       1.89 r
  U1320/ZN (INV_X1)                                       0.02       1.92 f
  P_reg_reg[63]/D (DFF_X1)                                0.01       1.93 f
  data arrival time                                                  1.93

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[63]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/CO (HA_X1)                0.06       1.56 r
  add_60/U1_1_26/CO (HA_X1)                0.06       1.62 r
  add_60/U1_1_27/CO (HA_X1)                0.06       1.68 r
  add_60/U1_1_28/CO (HA_X1)                0.06       1.74 r
  add_60/U1_1_29/CO (HA_X1)                0.06       1.80 r
  add_60/U1_1_30/S (HA_X1)                 0.06       1.86 r
  add_60/SUM[30] (SeqMult_DW01_inc_0)      0.00       1.86 r
  U815/ZN (AND2_X1)                        0.04       1.90 r
  counter_reg[30]/D (DFFR_X1)              0.01       1.90 r
  data arrival time                                   1.90

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[30]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[60]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U23/ZN (OR2_X1)                               0.06       1.61 f
  sub_59_S2/U8/ZN (OR2_X1)                                0.06       1.67 f
  sub_59_S2/U22/ZN (OR2_X1)                               0.06       1.72 f
  sub_59_S2/U153/Z (XOR2_X1)                              0.06       1.79 f
  sub_59_S2/DIFF[60] (SeqMult_DW01_sub_3)                 0.00       1.79 f
  U1310/ZN (AOI22_X1)                                     0.04       1.83 r
  U1311/ZN (OAI21_X1)                                     0.03       1.86 f
  P_reg_reg[60]/D (DFF_X1)                                0.01       1.87 f
  data arrival time                                                  1.87

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[60]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U13/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U206/ZN (INV_X1)                          0.02       1.40 f
  add_51_S2_aco/U144/ZN (OAI21_X1)                        0.05       1.44 r
  add_51_S2_aco/U204/ZN (INV_X1)                          0.03       1.47 f
  add_51_S2_aco/U167/ZN (OAI21_X1)                        0.05       1.52 r
  add_51_S2_aco/U18/ZN (AOI21_X1)                         0.04       1.56 f
  add_51_S2_aco/U111/ZN (OAI21_X1)                        0.05       1.61 r
  add_51_S2_aco/U201/ZN (INV_X1)                          0.03       1.64 f
  add_51_S2_aco/U154/ZN (OAI21_X1)                        0.05       1.68 r
  add_51_S2_aco/U170/ZN (XNOR2_X1)                        0.07       1.75 r
  add_51_S2_aco/SUM[30] (SeqMult_DW01_add_1)              0.00       1.75 r
  U752/Z (CLKBUF_X1)                                      0.06       1.81 r
  U867/Z (MUX2_X1)                                        0.04       1.85 r
  Accumulator_reg[29]/D (DFF_X1)                          0.01       1.86 r
  data arrival time                                                  1.86

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[29]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U13/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U206/ZN (INV_X1)                          0.02       1.40 f
  add_51_S2_aco/U144/ZN (OAI21_X1)                        0.05       1.44 r
  add_51_S2_aco/U204/ZN (INV_X1)                          0.03       1.47 f
  add_51_S2_aco/U167/ZN (OAI21_X1)                        0.05       1.52 r
  add_51_S2_aco/U18/ZN (AOI21_X1)                         0.04       1.56 f
  add_51_S2_aco/U111/ZN (OAI21_X1)                        0.05       1.61 r
  add_51_S2_aco/U201/ZN (INV_X1)                          0.03       1.64 f
  add_51_S2_aco/U154/ZN (OAI21_X1)                        0.05       1.68 r
  add_51_S2_aco/U171/ZN (AOI21_X1)                        0.04       1.72 f
  add_51_S2_aco/U53/Z (XOR2_X1)                           0.07       1.79 f
  add_51_S2_aco/SUM[31] (SeqMult_DW01_add_1)              0.00       1.79 f
  U864/Z (MUX2_X1)                                        0.07       1.85 f
  Accumulator_reg[30]/D (DFF_X1)                          0.01       1.86 f
  data arrival time                                                  1.86

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[30]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/CO (HA_X1)                0.06       1.56 r
  add_60/U1_1_26/CO (HA_X1)                0.06       1.62 r
  add_60/U1_1_27/CO (HA_X1)                0.06       1.68 r
  add_60/U1_1_28/CO (HA_X1)                0.06       1.74 r
  add_60/U1_1_29/S (HA_X1)                 0.06       1.80 r
  add_60/SUM[29] (SeqMult_DW01_inc_0)      0.00       1.80 r
  U816/ZN (AND2_X1)                        0.04       1.84 r
  counter_reg[29]/D (DFFR_X1)              0.01       1.85 r
  data arrival time                                   1.85

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[29]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[59]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U23/ZN (OR2_X1)                               0.06       1.61 f
  sub_59_S2/U8/ZN (OR2_X1)                                0.06       1.67 f
  sub_59_S2/U154/Z (XOR2_X1)                              0.06       1.73 f
  sub_59_S2/DIFF[59] (SeqMult_DW01_sub_3)                 0.00       1.73 f
  U1307/ZN (AOI22_X1)                                     0.04       1.77 r
  U1308/ZN (OAI21_X1)                                     0.03       1.80 f
  P_reg_reg[59]/D (DFF_X1)                                0.01       1.81 f
  data arrival time                                                  1.81

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[59]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/CO (HA_X1)                0.06       1.56 r
  add_60/U1_1_26/CO (HA_X1)                0.06       1.62 r
  add_60/U1_1_27/CO (HA_X1)                0.06       1.68 r
  add_60/U1_1_28/S (HA_X1)                 0.06       1.74 r
  add_60/SUM[28] (SeqMult_DW01_inc_0)      0.00       1.74 r
  U817/ZN (AND2_X1)                        0.04       1.78 r
  counter_reg[28]/D (DFFR_X1)              0.01       1.79 r
  data arrival time                                   1.79

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[28]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[58]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U23/ZN (OR2_X1)                               0.06       1.61 f
  sub_59_S2/U151/Z (XOR2_X1)                              0.06       1.67 f
  sub_59_S2/DIFF[58] (SeqMult_DW01_sub_3)                 0.00       1.67 f
  U1304/ZN (AOI22_X1)                                     0.04       1.71 r
  U1305/ZN (OAI21_X1)                                     0.03       1.74 f
  P_reg_reg[58]/D (DFF_X1)                                0.01       1.75 f
  data arrival time                                                  1.75

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[58]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U13/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U206/ZN (INV_X1)                          0.02       1.40 f
  add_51_S2_aco/U144/ZN (OAI21_X1)                        0.05       1.44 r
  add_51_S2_aco/U204/ZN (INV_X1)                          0.03       1.47 f
  add_51_S2_aco/U167/ZN (OAI21_X1)                        0.05       1.52 r
  add_51_S2_aco/U18/ZN (AOI21_X1)                         0.04       1.56 f
  add_51_S2_aco/U111/ZN (OAI21_X1)                        0.05       1.61 r
  add_51_S2_aco/U110/ZN (XNOR2_X1)                        0.07       1.68 r
  add_51_S2_aco/SUM[29] (SeqMult_DW01_add_1)              0.00       1.68 r
  U869/Z (MUX2_X1)                                        0.06       1.74 r
  Accumulator_reg[28]/D (DFF_X1)                          0.01       1.75 r
  data arrival time                                                  1.75

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[28]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/CO (HA_X1)                0.06       1.56 r
  add_60/U1_1_26/CO (HA_X1)                0.06       1.62 r
  add_60/U1_1_27/S (HA_X1)                 0.06       1.68 r
  add_60/SUM[27] (SeqMult_DW01_inc_0)      0.00       1.68 r
  U814/ZN (AND2_X1)                        0.04       1.72 r
  counter_reg[27]/D (DFFR_X1)              0.01       1.73 r
  data arrival time                                   1.73

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[27]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U13/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U206/ZN (INV_X1)                          0.02       1.40 f
  add_51_S2_aco/U144/ZN (OAI21_X1)                        0.05       1.44 r
  add_51_S2_aco/U204/ZN (INV_X1)                          0.03       1.47 f
  add_51_S2_aco/U167/ZN (OAI21_X1)                        0.05       1.52 r
  add_51_S2_aco/U18/ZN (AOI21_X1)                         0.04       1.56 f
  add_51_S2_aco/U16/ZN (INV_X1)                           0.03       1.59 r
  add_51_S2_aco/U177/ZN (XNOR2_X1)                        0.06       1.65 r
  add_51_S2_aco/SUM[28] (SeqMult_DW01_add_1)              0.00       1.65 r
  U871/Z (MUX2_X1)                                        0.06       1.70 r
  Accumulator_reg[27]/D (DFF_X1)                          0.01       1.71 r
  data arrival time                                                  1.71

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[27]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[57]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U207/ZN (AND2_X1)                             0.04       1.52 r
  sub_59_S2/U42/ZN (NAND2_X1)                             0.03       1.55 f
  sub_59_S2/U197/Z (XOR2_X1)                              0.07       1.61 f
  sub_59_S2/DIFF[57] (SeqMult_DW01_sub_3)                 0.00       1.61 f
  U1301/ZN (AOI22_X1)                                     0.04       1.65 r
  U1302/ZN (OAI21_X1)                                     0.03       1.69 f
  P_reg_reg[57]/D (DFF_X1)                                0.01       1.69 f
  data arrival time                                                  1.69

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[57]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[47]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U13/ZN (OR2_X1)                               0.05       1.40 f
  sub_59_S2/U20/ZN (OR2_X1)                               0.06       1.46 f
  sub_59_S2/U19/ZN (NOR2_X1)                              0.05       1.51 r
  sub_59_S2/U45/ZN (NAND2_X1)                             0.03       1.54 f
  sub_59_S2/U10/Z (XOR2_X1)                               0.06       1.61 f
  sub_59_S2/DIFF[47] (SeqMult_DW01_sub_3)                 0.00       1.61 f
  U1271/ZN (AOI22_X1)                                     0.04       1.64 r
  U1272/ZN (OAI21_X1)                                     0.03       1.68 f
  P_reg_reg[47]/D (DFF_X1)                                0.01       1.69 f
  data arrival time                                                  1.69

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[47]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/CO (HA_X1)                0.06       1.56 r
  add_60/U1_1_26/S (HA_X1)                 0.06       1.62 r
  add_60/SUM[26] (SeqMult_DW01_inc_0)      0.00       1.62 r
  U818/ZN (AND2_X1)                        0.04       1.66 r
  counter_reg[26]/D (DFFR_X1)              0.01       1.67 r
  data arrival time                                   1.67

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[26]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U13/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U206/ZN (INV_X1)                          0.02       1.40 f
  add_51_S2_aco/U144/ZN (OAI21_X1)                        0.05       1.44 r
  add_51_S2_aco/U204/ZN (INV_X1)                          0.03       1.47 f
  add_51_S2_aco/U167/ZN (OAI21_X1)                        0.05       1.52 r
  add_51_S2_aco/U162/ZN (XNOR2_X1)                        0.07       1.59 r
  add_51_S2_aco/SUM[27] (SeqMult_DW01_add_1)              0.00       1.59 r
  U873/Z (MUX2_X1)                                        0.06       1.64 r
  Accumulator_reg[26]/D (DFF_X1)                          0.01       1.65 r
  data arrival time                                                  1.65

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[26]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[56]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  sub_59_S2/B[55] (SeqMult_DW01_sub_3)                    0.00       1.40 f
  sub_59_S2/U67/ZN (INV_X1)                               0.03       1.44 r
  sub_59_S2/U30/ZN (AND2_X1)                              0.04       1.48 r
  sub_59_S2/U44/ZN (NAND2_X1)                             0.03       1.51 f
  sub_59_S2/U195/Z (XOR2_X1)                              0.06       1.57 f
  sub_59_S2/DIFF[56] (SeqMult_DW01_sub_3)                 0.00       1.57 f
  U1298/ZN (AOI22_X1)                                     0.04       1.61 r
  U1299/ZN (OAI21_X1)                                     0.03       1.64 f
  P_reg_reg[56]/D (DFF_X1)                                0.01       1.65 f
  data arrival time                                                  1.65

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[56]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[46]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U13/ZN (OR2_X1)                               0.05       1.40 f
  sub_59_S2/U20/ZN (OR2_X1)                               0.06       1.46 f
  sub_59_S2/U19/ZN (NOR2_X1)                              0.05       1.51 r
  sub_59_S2/U145/Z (XOR2_X1)                              0.07       1.58 r
  sub_59_S2/DIFF[46] (SeqMult_DW01_sub_3)                 0.00       1.58 r
  U1268/ZN (AOI22_X1)                                     0.03       1.61 f
  U1269/ZN (OAI21_X1)                                     0.03       1.64 r
  P_reg_reg[46]/D (DFF_X1)                                0.01       1.65 r
  data arrival time                                                  1.65

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[46]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[43]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U18/ZN (NOR2_X1)                              0.04       1.40 r
  sub_59_S2/U14/ZN (AND2_X1)                              0.05       1.45 r
  sub_59_S2/U32/ZN (NAND2_X1)                             0.03       1.48 f
  sub_59_S2/U146/Z (XOR2_X1)                              0.06       1.54 f
  sub_59_S2/DIFF[43] (SeqMult_DW01_sub_3)                 0.00       1.54 f
  U1259/ZN (AOI22_X1)                                     0.04       1.57 r
  U1260/ZN (OAI21_X1)                                     0.03       1.61 f
  P_reg_reg[43]/D (DFF_X1)                                0.01       1.62 f
  data arrival time                                                  1.62

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[43]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[25]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/CO (HA_X1)                0.06       1.50 r
  add_60/U1_1_25/S (HA_X1)                 0.06       1.57 r
  add_60/SUM[25] (SeqMult_DW01_inc_0)      0.00       1.57 r
  U813/ZN (AND2_X1)                        0.04       1.60 r
  counter_reg[25]/D (DFFR_X1)              0.01       1.61 r
  data arrival time                                   1.61

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[25]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[45]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U13/ZN (OR2_X1)                               0.05       1.40 f
  sub_59_S2/U20/ZN (OR2_X1)                               0.06       1.46 f
  sub_59_S2/U147/Z (XOR2_X1)                              0.06       1.53 f
  sub_59_S2/DIFF[45] (SeqMult_DW01_sub_3)                 0.00       1.53 f
  U1265/ZN (AOI22_X1)                                     0.04       1.56 r
  U1266/ZN (OAI21_X1)                                     0.03       1.60 f
  P_reg_reg[45]/D (DFF_X1)                                0.01       1.61 f
  data arrival time                                                  1.61

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[45]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[55]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U8/ZN (OAI21_X1)                          0.04       0.94 r
  add_51_S2_aco/U218/ZN (INV_X1)                          0.02       0.97 f
  add_51_S2_aco/U217/ZN (OAI21_X1)                        0.04       1.01 r
  add_51_S2_aco/U6/Z (XOR2_X1)                            0.04       1.05 f
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_1)              0.00       1.05 f
  sub_59_S2/B[46] (SeqMult_DW01_sub_3)                    0.00       1.05 f
  sub_59_S2/U57/ZN (INV_X1)                               0.04       1.08 r
  sub_59_S2/U7/ZN (AND4_X1)                               0.07       1.15 r
  sub_59_S2/U24/ZN (AND2_X1)                              0.04       1.20 r
  sub_59_S2/U28/ZN (AND2_X1)                              0.04       1.24 r
  sub_59_S2/U210/ZN (NAND2_X1)                            0.03       1.27 f
  sub_59_S2/U213/ZN (INV_X1)                              0.03       1.30 r
  sub_59_S2/U25/ZN (AND2_X1)                              0.04       1.34 r
  sub_59_S2/U27/ZN (AND2_X1)                              0.04       1.39 r
  sub_59_S2/U26/ZN (AND2_X1)                              0.04       1.43 r
  sub_59_S2/U34/ZN (NAND2_X1)                             0.03       1.46 f
  sub_59_S2/U179/Z (XOR2_X1)                              0.06       1.52 f
  sub_59_S2/DIFF[55] (SeqMult_DW01_sub_3)                 0.00       1.52 f
  U1295/ZN (AOI22_X1)                                     0.04       1.55 r
  U1296/ZN (OAI21_X1)                                     0.03       1.59 f
  P_reg_reg[55]/D (DFF_X1)                                0.01       1.60 f
  data arrival time                                                  1.60

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[55]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[25]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U13/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U206/ZN (INV_X1)                          0.02       1.40 f
  add_51_S2_aco/U144/ZN (OAI21_X1)                        0.05       1.44 r
  add_51_S2_aco/U166/ZN (XNOR2_X1)                        0.07       1.51 r
  add_51_S2_aco/SUM[26] (SeqMult_DW01_add_1)              0.00       1.51 r
  U875/Z (MUX2_X1)                                        0.06       1.57 r
  Accumulator_reg[25]/D (DFF_X1)                          0.01       1.58 r
  data arrival time                                                  1.58

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[25]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[42]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U18/ZN (NOR2_X1)                              0.04       1.40 r
  sub_59_S2/U14/ZN (AND2_X1)                              0.05       1.45 r
  sub_59_S2/U148/Z (XOR2_X1)                              0.06       1.51 r
  sub_59_S2/DIFF[42] (SeqMult_DW01_sub_3)                 0.00       1.51 r
  U1256/ZN (AOI22_X1)                                     0.03       1.54 f
  U1257/ZN (OAI21_X1)                                     0.03       1.57 r
  P_reg_reg[42]/D (DFF_X1)                                0.01       1.58 r
  data arrival time                                                  1.58

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[42]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[54]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U8/ZN (OAI21_X1)                          0.04       0.94 r
  add_51_S2_aco/U218/ZN (INV_X1)                          0.02       0.97 f
  add_51_S2_aco/U217/ZN (OAI21_X1)                        0.04       1.01 r
  add_51_S2_aco/U6/Z (XOR2_X1)                            0.04       1.05 f
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_1)              0.00       1.05 f
  sub_59_S2/B[46] (SeqMult_DW01_sub_3)                    0.00       1.05 f
  sub_59_S2/U57/ZN (INV_X1)                               0.04       1.08 r
  sub_59_S2/U7/ZN (AND4_X1)                               0.07       1.15 r
  sub_59_S2/U24/ZN (AND2_X1)                              0.04       1.20 r
  sub_59_S2/U28/ZN (AND2_X1)                              0.04       1.24 r
  sub_59_S2/U210/ZN (NAND2_X1)                            0.03       1.27 f
  sub_59_S2/U213/ZN (INV_X1)                              0.03       1.30 r
  sub_59_S2/U25/ZN (AND2_X1)                              0.04       1.34 r
  sub_59_S2/U27/ZN (AND2_X1)                              0.04       1.39 r
  sub_59_S2/U35/ZN (NAND2_X1)                             0.03       1.41 f
  sub_59_S2/U180/Z (XOR2_X1)                              0.06       1.48 f
  sub_59_S2/DIFF[54] (SeqMult_DW01_sub_3)                 0.00       1.48 f
  U1292/ZN (AOI22_X1)                                     0.04       1.51 r
  U1293/ZN (OAI21_X1)                                     0.03       1.55 f
  P_reg_reg[54]/D (DFF_X1)                                0.01       1.56 f
  data arrival time                                                  1.56

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[54]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[35]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U29/ZN (NAND2_X1)                             0.05       1.33 f
  sub_59_S2/U11/ZN (NOR2_X1)                              0.05       1.38 r
  sub_59_S2/U33/ZN (NAND2_X1)                             0.03       1.41 f
  sub_59_S2/U190/Z (XOR2_X1)                              0.06       1.47 f
  sub_59_S2/DIFF[35] (SeqMult_DW01_sub_3)                 0.00       1.47 f
  U1235/ZN (AOI22_X1)                                     0.04       1.51 r
  U1236/ZN (OAI21_X1)                                     0.03       1.55 f
  P_reg_reg[35]/D (DFF_X1)                                0.01       1.56 f
  data arrival time                                                  1.56

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[35]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[24]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/CO (HA_X1)                0.06       1.45 r
  add_60/U1_1_24/S (HA_X1)                 0.06       1.51 r
  add_60/SUM[24] (SeqMult_DW01_inc_0)      0.00       1.51 r
  U812/ZN (AND2_X1)                        0.04       1.55 r
  counter_reg[24]/D (DFFR_X1)              0.01       1.55 r
  data arrival time                                   1.55

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[24]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[44]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U13/ZN (OR2_X1)                               0.05       1.40 f
  sub_59_S2/U150/Z (XOR2_X1)                              0.06       1.47 f
  sub_59_S2/DIFF[44] (SeqMult_DW01_sub_3)                 0.00       1.47 f
  U1262/ZN (AOI22_X1)                                     0.04       1.50 r
  U1263/ZN (OAI21_X1)                                     0.03       1.54 f
  P_reg_reg[44]/D (DFF_X1)                                0.01       1.55 f
  data arrival time                                                  1.55

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[44]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[39]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U15/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U31/ZN (AND2_X1)                              0.05       1.37 r
  sub_59_S2/U43/ZN (NAND2_X1)                             0.03       1.40 f
  sub_59_S2/U149/Z (XOR2_X1)                              0.06       1.46 f
  sub_59_S2/DIFF[39] (SeqMult_DW01_sub_3)                 0.00       1.46 f
  U1247/ZN (AOI22_X1)                                     0.04       1.50 r
  U1248/ZN (OAI21_X1)                                     0.03       1.54 f
  P_reg_reg[39]/D (DFF_X1)                                0.01       1.54 f
  data arrival time                                                  1.54

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[39]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[41]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U215/ZN (INV_X1)                              0.03       1.35 f
  sub_59_S2/U18/ZN (NOR2_X1)                              0.04       1.40 r
  sub_59_S2/U196/Z (XOR2_X1)                              0.06       1.46 r
  sub_59_S2/DIFF[41] (SeqMult_DW01_sub_3)                 0.00       1.46 r
  U1253/ZN (AOI22_X1)                                     0.03       1.49 f
  U1254/ZN (OAI21_X1)                                     0.03       1.52 r
  P_reg_reg[41]/D (DFF_X1)                                0.01       1.53 r
  data arrival time                                                  1.53

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[41]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[34]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U29/ZN (NAND2_X1)                             0.05       1.33 f
  sub_59_S2/U11/ZN (NOR2_X1)                              0.05       1.38 r
  sub_59_S2/U191/Z (XOR2_X1)                              0.07       1.45 r
  sub_59_S2/DIFF[34] (SeqMult_DW01_sub_3)                 0.00       1.45 r
  U1232/ZN (AOI22_X1)                                     0.03       1.48 f
  U1233/ZN (OAI21_X1)                                     0.03       1.51 r
  P_reg_reg[34]/D (DFF_X1)                                0.01       1.52 r
  data arrival time                                                  1.52

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[34]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[53]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U8/ZN (OAI21_X1)                          0.04       0.94 r
  add_51_S2_aco/U218/ZN (INV_X1)                          0.02       0.97 f
  add_51_S2_aco/U217/ZN (OAI21_X1)                        0.04       1.01 r
  add_51_S2_aco/U6/Z (XOR2_X1)                            0.04       1.05 f
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_1)              0.00       1.05 f
  sub_59_S2/B[46] (SeqMult_DW01_sub_3)                    0.00       1.05 f
  sub_59_S2/U57/ZN (INV_X1)                               0.04       1.08 r
  sub_59_S2/U7/ZN (AND4_X1)                               0.07       1.15 r
  sub_59_S2/U24/ZN (AND2_X1)                              0.04       1.20 r
  sub_59_S2/U28/ZN (AND2_X1)                              0.04       1.24 r
  sub_59_S2/U210/ZN (NAND2_X1)                            0.03       1.27 f
  sub_59_S2/U213/ZN (INV_X1)                              0.03       1.30 r
  sub_59_S2/U25/ZN (AND2_X1)                              0.04       1.34 r
  sub_59_S2/U36/ZN (NAND2_X1)                             0.03       1.37 f
  sub_59_S2/U181/Z (XOR2_X1)                              0.06       1.43 f
  sub_59_S2/DIFF[53] (SeqMult_DW01_sub_3)                 0.00       1.43 f
  U1289/ZN (AOI22_X1)                                     0.04       1.47 r
  U1290/ZN (OAI21_X1)                                     0.03       1.51 f
  P_reg_reg[53]/D (DFF_X1)                                0.01       1.51 f
  data arrival time                                                  1.51

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[53]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[24]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U98/ZN (OAI21_X1)                         0.05       1.38 r
  add_51_S2_aco/U172/ZN (XNOR2_X1)                        0.07       1.44 r
  add_51_S2_aco/SUM[25] (SeqMult_DW01_add_1)              0.00       1.44 r
  U877/Z (MUX2_X1)                                        0.06       1.50 r
  Accumulator_reg[24]/D (DFF_X1)                          0.01       1.51 r
  data arrival time                                                  1.51

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[24]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[38]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U15/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U31/ZN (AND2_X1)                              0.05       1.37 r
  sub_59_S2/U198/Z (XOR2_X1)                              0.06       1.43 r
  sub_59_S2/DIFF[38] (SeqMult_DW01_sub_3)                 0.00       1.43 r
  U1244/ZN (AOI22_X1)                                     0.03       1.46 f
  U1245/ZN (OAI21_X1)                                     0.03       1.50 r
  P_reg_reg[38]/D (DFF_X1)                                0.01       1.50 r
  data arrival time                                                  1.50

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[38]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[23]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/CO (HA_X1)                0.06       1.39 r
  add_60/U1_1_23/S (HA_X1)                 0.06       1.45 r
  add_60/SUM[23] (SeqMult_DW01_inc_0)      0.00       1.45 r
  U811/ZN (AND2_X1)                        0.04       1.49 r
  counter_reg[23]/D (DFFR_X1)              0.01       1.50 r
  data arrival time                                   1.50

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[23]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[52]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U8/ZN (OAI21_X1)                          0.04       0.94 r
  add_51_S2_aco/U218/ZN (INV_X1)                          0.02       0.97 f
  add_51_S2_aco/U217/ZN (OAI21_X1)                        0.04       1.01 r
  add_51_S2_aco/U6/Z (XOR2_X1)                            0.04       1.05 f
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_1)              0.00       1.05 f
  sub_59_S2/B[46] (SeqMult_DW01_sub_3)                    0.00       1.05 f
  sub_59_S2/U57/ZN (INV_X1)                               0.04       1.08 r
  sub_59_S2/U7/ZN (AND4_X1)                               0.07       1.15 r
  sub_59_S2/U24/ZN (AND2_X1)                              0.04       1.20 r
  sub_59_S2/U28/ZN (AND2_X1)                              0.04       1.24 r
  sub_59_S2/U210/ZN (NAND2_X1)                            0.03       1.27 f
  sub_59_S2/U205/ZN (NOR2_X1)                             0.03       1.31 r
  sub_59_S2/U37/ZN (NAND2_X1)                             0.03       1.34 f
  sub_59_S2/U182/Z (XOR2_X1)                              0.06       1.40 f
  sub_59_S2/DIFF[52] (SeqMult_DW01_sub_3)                 0.00       1.40 f
  U1286/ZN (AOI22_X1)                                     0.04       1.43 r
  U1287/ZN (OAI21_X1)                                     0.03       1.47 f
  P_reg_reg[52]/D (DFF_X1)                                0.01       1.48 f
  data arrival time                                                  1.48

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[52]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[33]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U29/ZN (NAND2_X1)                             0.05       1.33 f
  sub_59_S2/U192/Z (XOR2_X1)                              0.07       1.40 f
  sub_59_S2/DIFF[33] (SeqMult_DW01_sub_3)                 0.00       1.40 f
  U1229/ZN (AOI22_X1)                                     0.04       1.43 r
  U1230/ZN (OAI21_X1)                                     0.03       1.47 f
  P_reg_reg[33]/D (DFF_X1)                                0.01       1.48 f
  data arrival time                                                  1.48

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[33]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[23]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U2/ZN (AOI21_X1)                          0.04       1.33 f
  add_51_S2_aco/U10/ZN (XNOR2_X1)                         0.07       1.40 f
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_1)              0.00       1.40 f
  U879/Z (MUX2_X1)                                        0.07       1.47 f
  Accumulator_reg[23]/D (DFF_X1)                          0.01       1.48 f
  data arrival time                                                  1.48

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[23]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[51]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U8/ZN (OAI21_X1)                          0.04       0.94 r
  add_51_S2_aco/U218/ZN (INV_X1)                          0.02       0.97 f
  add_51_S2_aco/U217/ZN (OAI21_X1)                        0.04       1.01 r
  add_51_S2_aco/U6/Z (XOR2_X1)                            0.04       1.05 f
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_1)              0.00       1.05 f
  sub_59_S2/B[46] (SeqMult_DW01_sub_3)                    0.00       1.05 f
  sub_59_S2/U57/ZN (INV_X1)                               0.04       1.08 r
  sub_59_S2/U7/ZN (AND4_X1)                               0.07       1.15 r
  sub_59_S2/U24/ZN (AND2_X1)                              0.04       1.20 r
  sub_59_S2/U28/ZN (AND2_X1)                              0.04       1.24 r
  sub_59_S2/U210/ZN (NAND2_X1)                            0.03       1.27 f
  sub_59_S2/U213/ZN (INV_X1)                              0.03       1.30 r
  sub_59_S2/U38/ZN (NAND2_X1)                             0.03       1.33 f
  sub_59_S2/U183/Z (XOR2_X1)                              0.06       1.39 f
  sub_59_S2/DIFF[51] (SeqMult_DW01_sub_3)                 0.00       1.39 f
  U1283/ZN (AOI22_X1)                                     0.04       1.43 r
  U1284/ZN (OAI21_X1)                                     0.03       1.46 f
  P_reg_reg[51]/D (DFF_X1)                                0.01       1.47 f
  data arrival time                                                  1.47

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[51]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[48]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U41/ZN (NAND2_X1)                             0.05       1.32 f
  sub_59_S2/U186/Z (XOR2_X1)                              0.06       1.39 f
  sub_59_S2/DIFF[48] (SeqMult_DW01_sub_3)                 0.00       1.39 f
  U1274/ZN (AOI22_X1)                                     0.04       1.42 r
  U1275/ZN (OAI21_X1)                                     0.03       1.46 f
  P_reg_reg[48]/D (DFF_X1)                                0.01       1.47 f
  data arrival time                                                  1.47

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[48]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[49]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U40/ZN (NAND2_X1)                             0.05       1.32 f
  sub_59_S2/U185/Z (XOR2_X1)                              0.06       1.39 f
  sub_59_S2/DIFF[49] (SeqMult_DW01_sub_3)                 0.00       1.39 f
  U1277/ZN (AOI22_X1)                                     0.04       1.42 r
  U1278/ZN (OAI21_X1)                                     0.03       1.46 f
  P_reg_reg[49]/D (DFF_X1)                                0.01       1.47 f
  data arrival time                                                  1.47

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[49]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[50]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U39/ZN (NAND2_X1)                             0.05       1.32 f
  sub_59_S2/U184/Z (XOR2_X1)                              0.06       1.39 f
  sub_59_S2/DIFF[50] (SeqMult_DW01_sub_3)                 0.00       1.39 f
  U1280/ZN (AOI22_X1)                                     0.04       1.42 r
  U1281/ZN (OAI21_X1)                                     0.03       1.46 f
  P_reg_reg[50]/D (DFF_X1)                                0.01       1.47 f
  data arrival time                                                  1.47

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[50]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[37]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U15/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U188/Z (XOR2_X1)                              0.06       1.39 r
  sub_59_S2/DIFF[37] (SeqMult_DW01_sub_3)                 0.00       1.39 r
  U1241/ZN (AOI22_X1)                                     0.03       1.42 f
  U1242/ZN (OAI21_X1)                                     0.03       1.45 r
  P_reg_reg[37]/D (DFF_X1)                                0.01       1.46 r
  data arrival time                                                  1.46

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[37]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[40]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U216/ZN (INV_X1)                              0.03       1.28 f
  sub_59_S2/U12/ZN (NOR2_X1)                              0.04       1.32 r
  sub_59_S2/U187/Z (XOR2_X1)                              0.06       1.39 r
  sub_59_S2/DIFF[40] (SeqMult_DW01_sub_3)                 0.00       1.39 r
  U1250/ZN (AOI22_X1)                                     0.03       1.42 f
  U1251/ZN (OAI21_X1)                                     0.03       1.45 r
  P_reg_reg[40]/D (DFF_X1)                                0.01       1.46 r
  data arrival time                                                  1.46

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[40]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[22]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/CO (HA_X1)                0.06       1.33 r
  add_60/U1_1_22/S (HA_X1)                 0.06       1.39 r
  add_60/SUM[22] (SeqMult_DW01_inc_0)      0.00       1.39 r
  U819/ZN (AND2_X1)                        0.04       1.43 r
  counter_reg[22]/D (DFFR_X1)              0.01       1.44 r
  data arrival time                                   1.44

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[22]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[32]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U46/ZN (INV_X1)                               0.07       1.27 r
  sub_59_S2/U193/Z (XOR2_X1)                              0.08       1.36 r
  sub_59_S2/DIFF[32] (SeqMult_DW01_sub_3)                 0.00       1.36 r
  U1226/ZN (AOI22_X1)                                     0.03       1.39 f
  U1227/ZN (OAI21_X1)                                     0.03       1.42 r
  P_reg_reg[32]/D (DFF_X1)                                0.01       1.43 r
  data arrival time                                                  1.43

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[32]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[22]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U131/ZN (OAI21_X1)                        0.05       1.29 r
  add_51_S2_aco/U173/ZN (XNOR2_X1)                        0.07       1.36 r
  add_51_S2_aco/SUM[23] (SeqMult_DW01_add_1)              0.00       1.36 r
  U881/Z (MUX2_X1)                                        0.06       1.42 r
  Accumulator_reg[22]/D (DFF_X1)                          0.01       1.42 r
  data arrival time                                                  1.42

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[22]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[36]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U217/ZN (INV_X1)                              0.03       1.07 r
  sub_59_S2/U4/ZN (AND3_X1)                               0.05       1.12 r
  sub_59_S2/U3/ZN (AND3_X1)                               0.05       1.17 r
  sub_59_S2/U94/ZN (NAND2_X1)                             0.03       1.20 f
  sub_59_S2/U21/ZN (NOR2_X1)                              0.04       1.25 r
  sub_59_S2/U189/Z (XOR2_X1)                              0.06       1.31 r
  sub_59_S2/DIFF[36] (SeqMult_DW01_sub_3)                 0.00       1.31 r
  U1238/ZN (AOI22_X1)                                     0.03       1.34 f
  U1239/ZN (OAI21_X1)                                     0.03       1.37 r
  P_reg_reg[36]/D (DFF_X1)                                0.01       1.38 r
  data arrival time                                                  1.38

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[36]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[21]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U132/ZN (AOI21_X1)                        0.04       1.24 f
  add_51_S2_aco/U19/Z (XOR2_X1)                           0.07       1.31 f
  add_51_S2_aco/SUM[22] (SeqMult_DW01_add_1)              0.00       1.31 f
  U883/Z (MUX2_X1)                                        0.07       1.38 f
  Accumulator_reg[21]/D (DFF_X1)                          0.01       1.38 f
  data arrival time                                                  1.38

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[21]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[21]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/CO (HA_X1)                0.06       1.27 r
  add_60/U1_1_21/S (HA_X1)                 0.06       1.33 r
  add_60/SUM[21] (SeqMult_DW01_inc_0)      0.00       1.33 r
  U820/ZN (AND2_X1)                        0.04       1.37 r
  counter_reg[21]/D (DFFR_X1)              0.01       1.38 r
  data arrival time                                   1.38

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[21]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[31]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U47/ZN (NOR2_X1)                              0.05       1.10 r
  sub_59_S2/U88/ZN (AND2_X1)                              0.05       1.15 r
  sub_59_S2/U90/ZN (AND2_X1)                              0.05       1.19 r
  sub_59_S2/U103/ZN (NAND2_X1)                            0.03       1.22 f
  sub_59_S2/U194/Z (XOR2_X1)                              0.06       1.28 f
  sub_59_S2/DIFF[31] (SeqMult_DW01_sub_3)                 0.00       1.28 f
  U1223/ZN (AOI22_X1)                                     0.04       1.32 r
  U1224/ZN (OAI21_X1)                                     0.03       1.35 f
  P_reg_reg[31]/D (DFF_X1)                                0.01       1.36 f
  data arrival time                                                  1.36

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[31]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U47/ZN (NOR2_X1)                              0.05       1.10 r
  sub_59_S2/U88/ZN (AND2_X1)                              0.05       1.15 r
  sub_59_S2/U90/ZN (AND2_X1)                              0.05       1.19 r
  sub_59_S2/U219/ZN (INV_X1)                              0.02       1.22 f
  sub_59_S2/U178/Z (XOR2_X1)                              0.06       1.27 f
  sub_59_S2/DIFF[30] (SeqMult_DW01_sub_3)                 0.00       1.27 f
  U1220/ZN (AOI22_X1)                                     0.04       1.31 r
  U1221/ZN (OAI21_X1)                                     0.03       1.35 f
  P_reg_reg[30]/D (DFF_X1)                                0.01       1.35 f
  data arrival time                                                  1.35

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[30]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[20]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U143/ZN (AOI21_X1)                        0.03       1.17 f
  add_51_S2_aco/U135/ZN (INV_X1)                          0.03       1.20 r
  add_51_S2_aco/U163/ZN (XNOR2_X1)                        0.07       1.27 r
  add_51_S2_aco/SUM[21] (SeqMult_DW01_add_1)              0.00       1.27 r
  U885/Z (MUX2_X1)                                        0.06       1.32 r
  Accumulator_reg[20]/D (DFF_X1)                          0.01       1.33 r
  data arrival time                                                  1.33

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[20]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[20]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/CO (HA_X1)                0.06       1.21 r
  add_60/U1_1_20/S (HA_X1)                 0.06       1.27 r
  add_60/SUM[20] (SeqMult_DW01_inc_0)      0.00       1.27 r
  U810/ZN (AND2_X1)                        0.04       1.31 r
  counter_reg[20]/D (DFFR_X1)              0.01       1.32 r
  data arrival time                                   1.32

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[20]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U48/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U220/ZN (INV_X1)                              0.03       1.02 f
  sub_59_S2/U89/ZN (NOR2_X1)                              0.04       1.07 r
  sub_59_S2/U80/ZN (AND2_X1)                              0.05       1.12 r
  sub_59_S2/U99/ZN (NAND2_X1)                             0.03       1.15 f
  sub_59_S2/U157/Z (XOR2_X1)                              0.06       1.21 f
  sub_59_S2/DIFF[27] (SeqMult_DW01_sub_3)                 0.00       1.21 f
  U1214/ZN (AOI22_X1)                                     0.04       1.25 r
  U1215/ZN (OAI21_X1)                                     0.03       1.28 f
  P_reg_reg[27]/D (DFF_X1)                                0.01       1.29 f
  data arrival time                                                  1.29

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[27]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[19]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U4/ZN (OAI21_X1)                          0.05       1.14 r
  add_51_S2_aco/U174/ZN (XNOR2_X1)                        0.08       1.21 r
  add_51_S2_aco/SUM[20] (SeqMult_DW01_add_1)              0.00       1.21 r
  U887/Z (MUX2_X1)                                        0.06       1.27 r
  Accumulator_reg[19]/D (DFF_X1)                          0.01       1.28 r
  data arrival time                                                  1.28

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[19]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U47/ZN (NOR2_X1)                              0.05       1.10 r
  sub_59_S2/U88/ZN (AND2_X1)                              0.05       1.15 r
  sub_59_S2/U155/Z (XOR2_X1)                              0.06       1.21 r
  sub_59_S2/DIFF[29] (SeqMult_DW01_sub_3)                 0.00       1.21 r
  U1218/ZN (AOI22_X1)                                     0.03       1.24 f
  U1219/ZN (OAI21_X1)                                     0.03       1.27 r
  P_reg_reg[29]/D (DFF_X1)                                0.01       1.28 r
  data arrival time                                                  1.28

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[29]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[19]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/CO (HA_X1)                0.06       1.15 r
  add_60/U1_1_19/S (HA_X1)                 0.06       1.21 r
  add_60/SUM[19] (SeqMult_DW01_inc_0)      0.00       1.21 r
  U821/ZN (AND2_X1)                        0.04       1.25 r
  counter_reg[19]/D (DFFR_X1)              0.01       1.26 r
  data arrival time                                   1.26

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[19]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U48/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U220/ZN (INV_X1)                              0.03       1.02 f
  sub_59_S2/U89/ZN (NOR2_X1)                              0.04       1.07 r
  sub_59_S2/U80/ZN (AND2_X1)                              0.05       1.12 r
  sub_59_S2/U158/Z (XOR2_X1)                              0.06       1.18 r
  sub_59_S2/DIFF[26] (SeqMult_DW01_sub_3)                 0.00       1.18 r
  U1212/ZN (AOI22_X1)                                     0.03       1.21 f
  U1213/ZN (OAI21_X1)                                     0.03       1.24 r
  P_reg_reg[26]/D (DFF_X1)                                0.01       1.25 r
  data arrival time                                                  1.25

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[26]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[18]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U108/ZN (OAI21_X1)                        0.04       1.06 r
  add_51_S2_aco/U210/ZN (INV_X1)                          0.03       1.09 f
  add_51_S2_aco/U15/ZN (INV_X1)                           0.03       1.11 r
  add_51_S2_aco/U107/ZN (XNOR2_X1)                        0.06       1.18 r
  add_51_S2_aco/SUM[19] (SeqMult_DW01_add_1)              0.00       1.18 r
  U889/Z (MUX2_X1)                                        0.06       1.23 r
  Accumulator_reg[18]/D (DFF_X1)                          0.01       1.24 r
  data arrival time                                                  1.24

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[18]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  sub_59_S2/B[27] (SeqMult_DW01_sub_3)                    0.00       0.96 f
  sub_59_S2/U137/ZN (INV_X1)                              0.03       0.99 r
  sub_59_S2/U82/ZN (NAND4_X1)                             0.05       1.04 f
  sub_59_S2/U47/ZN (NOR2_X1)                              0.05       1.10 r
  sub_59_S2/U156/Z (XOR2_X1)                              0.06       1.16 r
  sub_59_S2/DIFF[28] (SeqMult_DW01_sub_3)                 0.00       1.16 r
  U1216/ZN (AOI22_X1)                                     0.03       1.19 f
  U1217/ZN (OAI21_X1)                                     0.03       1.22 r
  P_reg_reg[28]/D (DFF_X1)                                0.01       1.23 r
  data arrival time                                                  1.23

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[28]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[23]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U87/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U81/ZN (AND2_X1)                              0.05       1.05 r
  sub_59_S2/U100/ZN (NAND2_X1)                            0.03       1.08 f
  sub_59_S2/U161/Z (XOR2_X1)                              0.06       1.14 f
  sub_59_S2/DIFF[23] (SeqMult_DW01_sub_3)                 0.00       1.14 f
  U1206/ZN (AOI22_X1)                                     0.04       1.17 r
  U1207/ZN (OAI21_X1)                                     0.03       1.21 f
  P_reg_reg[23]/D (DFF_X1)                                0.01       1.22 f
  data arrival time                                                  1.22

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[23]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[25]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U48/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U220/ZN (INV_X1)                              0.03       1.02 f
  sub_59_S2/U89/ZN (NOR2_X1)                              0.04       1.07 r
  sub_59_S2/U159/Z (XOR2_X1)                              0.06       1.13 r
  sub_59_S2/DIFF[25] (SeqMult_DW01_sub_3)                 0.00       1.13 r
  U1210/ZN (AOI22_X1)                                     0.03       1.16 f
  U1211/ZN (OAI21_X1)                                     0.03       1.20 r
  P_reg_reg[25]/D (DFF_X1)                                0.01       1.20 r
  data arrival time                                                  1.20

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[25]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[18]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/CO (HA_X1)                0.06       1.09 r
  add_60/U1_1_18/S (HA_X1)                 0.06       1.16 r
  add_60/SUM[18] (SeqMult_DW01_inc_0)      0.00       1.16 r
  U809/ZN (AND2_X1)                        0.04       1.19 r
  counter_reg[18]/D (DFFR_X1)              0.01       1.20 r
  data arrival time                                   1.20

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[18]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[22]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U87/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U81/ZN (AND2_X1)                              0.05       1.05 r
  sub_59_S2/U162/Z (XOR2_X1)                              0.06       1.11 r
  sub_59_S2/DIFF[22] (SeqMult_DW01_sub_3)                 0.00       1.11 r
  U1204/ZN (AOI22_X1)                                     0.03       1.14 f
  U1205/ZN (OAI21_X1)                                     0.03       1.17 r
  P_reg_reg[22]/D (DFF_X1)                                0.01       1.18 r
  data arrival time                                                  1.18

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[22]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[17]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U214/ZN (INV_X1)                          0.02       0.96 f
  add_51_S2_aco/U145/ZN (OAI21_X1)                        0.04       1.00 r
  add_51_S2_aco/U212/ZN (INV_X1)                          0.03       1.02 f
  add_51_S2_aco/U17/ZN (INV_X1)                           0.03       1.05 r
  add_51_S2_aco/U175/ZN (XNOR2_X1)                        0.06       1.11 r
  add_51_S2_aco/SUM[18] (SeqMult_DW01_add_1)              0.00       1.11 r
  U891/Z (MUX2_X1)                                        0.06       1.17 r
  Accumulator_reg[17]/D (DFF_X1)                          0.01       1.18 r
  data arrival time                                                  1.18

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[17]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplier_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U30/ZN (AND2_X1)                              0.05       0.88 r
  sub_46_S2/U12/ZN (AND2_X1)                              0.05       0.92 r
  sub_46_S2/U32/ZN (NAND2_X1)                             0.03       0.95 f
  sub_46_S2/U62/Z (XOR2_X1)                               0.07       1.02 f
  sub_46_S2/DIFF[31] (SeqMult_DW01_sub_4)                 0.00       1.02 f
  U930/ZN (AOI22_X1)                                      0.04       1.06 r
  U931/ZN (INV_X1)                                        0.04       1.09 f
  U932/Z (MUX2_X1)                                        0.06       1.16 f
  multiplier_reg[30]/D (DFF_X1)                           0.01       1.16 f
  data arrival time                                                  1.16

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplier_reg[30]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: A_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplicand_reg[31]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[2]/CK (DFF_X1)                                0.00       0.00 r
  A_reg_reg[2]/Q (DFF_X1)                                 0.08       0.08 f
  sub_43_S2/B[2] (SeqMult_DW01_sub_6)                     0.00       0.08 f
  sub_43_S2/U79/ZN (INV_X1)                               0.03       0.11 r
  sub_43_S2/U3/ZN (AND4_X1)                               0.08       0.19 r
  sub_43_S2/U66/ZN (AND3_X1)                              0.06       0.25 r
  sub_43_S2/U28/ZN (NAND2_X1)                             0.02       0.27 f
  sub_43_S2/U27/ZN (NOR2_X1)                              0.03       0.31 r
  sub_43_S2/U26/ZN (NAND2_X1)                             0.03       0.33 f
  sub_43_S2/U25/ZN (NOR2_X1)                              0.04       0.38 r
  sub_43_S2/U42/ZN (NAND2_X1)                             0.04       0.41 f
  sub_43_S2/U35/ZN (NOR2_X1)                              0.05       0.46 r
  sub_43_S2/U9/ZN (NAND2_X1)                              0.04       0.50 f
  sub_43_S2/U36/ZN (NOR2_X1)                              0.05       0.55 r
  sub_43_S2/U8/ZN (NAND2_X1)                              0.04       0.59 f
  sub_43_S2/U37/ZN (NOR2_X1)                              0.05       0.64 r
  sub_43_S2/U11/ZN (NAND2_X1)                             0.04       0.68 f
  sub_43_S2/U38/ZN (NOR2_X1)                              0.05       0.73 r
  sub_43_S2/U6/ZN (NAND2_X1)                              0.04       0.77 f
  sub_43_S2/U39/ZN (NOR2_X1)                              0.05       0.82 r
  sub_43_S2/U7/ZN (NAND2_X1)                              0.04       0.85 f
  sub_43_S2/U40/ZN (NOR2_X1)                              0.05       0.90 r
  sub_43_S2/U5/ZN (NAND2_X1)                              0.04       0.94 f
  sub_43_S2/U29/ZN (NOR2_X1)                              0.05       0.99 r
  sub_43_S2/U20/ZN (NAND2_X1)                             0.03       1.02 f
  sub_43_S2/U19/Z (XOR2_X1)                               0.07       1.09 f
  sub_43_S2/DIFF[31] (SeqMult_DW01_sub_6)                 0.00       1.09 f
  U1153/ZN (INV_X1)                                       0.03       1.12 r
  U1154/ZN (OAI22_X1)                                     0.03       1.15 f
  multiplicand_reg[31]/D (DFF_X1)                         0.01       1.16 f
  data arrival time                                                  1.16

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplicand_reg[31]/CK (DFF_X1)                        0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[17]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/CO (HA_X1)                0.06       1.04 r
  add_60/U1_1_17/S (HA_X1)                 0.06       1.10 r
  add_60/SUM[17] (SeqMult_DW01_inc_0)      0.00       1.10 r
  U808/ZN (AND2_X1)                        0.04       1.14 r
  counter_reg[17]/D (DFFR_X1)              0.01       1.14 r
  data arrival time                                   1.14

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[17]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[14]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U8/ZN (OAI21_X1)                          0.04       0.94 r
  add_51_S2_aco/U218/ZN (INV_X1)                          0.02       0.97 f
  add_51_S2_aco/U217/ZN (OAI21_X1)                        0.04       1.01 r
  add_51_S2_aco/U6/Z (XOR2_X1)                            0.07       1.08 r
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_1)              0.00       1.08 r
  U897/Z (MUX2_X1)                                        0.05       1.13 r
  Accumulator_reg[14]/D (DFF_X1)                          0.01       1.14 r
  data arrival time                                                  1.14

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[14]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: A_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplicand_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[2]/CK (DFF_X1)                                0.00       0.00 r
  A_reg_reg[2]/Q (DFF_X1)                                 0.08       0.08 f
  sub_43_S2/B[2] (SeqMult_DW01_sub_6)                     0.00       0.08 f
  sub_43_S2/U79/ZN (INV_X1)                               0.03       0.11 r
  sub_43_S2/U3/ZN (AND4_X1)                               0.08       0.19 r
  sub_43_S2/U66/ZN (AND3_X1)                              0.06       0.25 r
  sub_43_S2/U28/ZN (NAND2_X1)                             0.02       0.27 f
  sub_43_S2/U27/ZN (NOR2_X1)                              0.03       0.31 r
  sub_43_S2/U26/ZN (NAND2_X1)                             0.03       0.33 f
  sub_43_S2/U25/ZN (NOR2_X1)                              0.04       0.38 r
  sub_43_S2/U42/ZN (NAND2_X1)                             0.04       0.41 f
  sub_43_S2/U35/ZN (NOR2_X1)                              0.05       0.46 r
  sub_43_S2/U9/ZN (NAND2_X1)                              0.04       0.50 f
  sub_43_S2/U36/ZN (NOR2_X1)                              0.05       0.55 r
  sub_43_S2/U8/ZN (NAND2_X1)                              0.04       0.59 f
  sub_43_S2/U37/ZN (NOR2_X1)                              0.05       0.64 r
  sub_43_S2/U11/ZN (NAND2_X1)                             0.04       0.68 f
  sub_43_S2/U38/ZN (NOR2_X1)                              0.05       0.73 r
  sub_43_S2/U6/ZN (NAND2_X1)                              0.04       0.77 f
  sub_43_S2/U39/ZN (NOR2_X1)                              0.05       0.82 r
  sub_43_S2/U7/ZN (NAND2_X1)                              0.04       0.85 f
  sub_43_S2/U40/ZN (NOR2_X1)                              0.05       0.90 r
  sub_43_S2/U5/ZN (NAND2_X1)                              0.04       0.94 f
  sub_43_S2/U29/ZN (NOR2_X1)                              0.05       0.99 r
  sub_43_S2/U56/Z (XOR2_X1)                               0.06       1.06 r
  sub_43_S2/DIFF[30] (SeqMult_DW01_sub_6)                 0.00       1.06 r
  U1150/ZN (INV_X1)                                       0.03       1.08 f
  U1151/ZN (OAI222_X1)                                    0.04       1.12 r
  multiplicand_reg[30]/D (DFF_X1)                         0.01       1.13 r
  data arrival time                                                  1.13

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplicand_reg[30]/CK (DFF_X1)                        0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[21]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U87/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U163/Z (XOR2_X1)                              0.06       1.06 r
  sub_59_S2/DIFF[21] (SeqMult_DW01_sub_3)                 0.00       1.06 r
  U1202/ZN (AOI22_X1)                                     0.03       1.09 f
  U1203/ZN (OAI21_X1)                                     0.03       1.12 r
  P_reg_reg[21]/D (DFF_X1)                                0.01       1.13 r
  data arrival time                                                  1.13

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[21]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[24]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U48/ZN (NOR2_X1)                              0.06       0.99 r
  sub_59_S2/U160/Z (XOR2_X1)                              0.06       1.06 r
  sub_59_S2/DIFF[24] (SeqMult_DW01_sub_3)                 0.00       1.06 r
  U1208/ZN (AOI22_X1)                                     0.03       1.09 f
  U1209/ZN (OAI21_X1)                                     0.03       1.12 r
  P_reg_reg[24]/D (DFF_X1)                                0.01       1.13 r
  data arrival time                                                  1.13

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[24]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplier_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U30/ZN (AND2_X1)                              0.05       0.88 r
  sub_46_S2/U12/ZN (AND2_X1)                              0.05       0.92 r
  sub_46_S2/U37/Z (XOR2_X1)                               0.03       0.96 f
  sub_46_S2/DIFF[30] (SeqMult_DW01_sub_4)                 0.00       0.96 f
  U935/ZN (AOI22_X1)                                      0.04       1.00 r
  U936/ZN (OAI21_X1)                                      0.05       1.05 f
  U937/Z (MUX2_X1)                                        0.06       1.11 f
  multiplier_reg[29]/D (DFF_X1)                           0.01       1.12 f
  data arrival time                                                  1.12

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplier_reg[29]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[20]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U221/ZN (INV_X1)                              0.03       0.85 f
  sub_59_S2/U86/ZN (NOR2_X1)                              0.03       0.89 r
  sub_59_S2/U85/ZN (NAND4_X1)                             0.05       0.94 f
  sub_59_S2/U66/ZN (INV_X1)                               0.04       0.98 r
  sub_59_S2/U164/Z (XOR2_X1)                              0.06       1.04 r
  sub_59_S2/DIFF[20] (SeqMult_DW01_sub_3)                 0.00       1.04 r
  U1200/ZN (AOI22_X1)                                     0.03       1.07 f
  U1201/ZN (OAI21_X1)                                     0.03       1.10 r
  P_reg_reg[20]/D (DFF_X1)                                0.01       1.11 r
  data arrival time                                                  1.11

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[20]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: A_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplicand_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[2]/CK (DFF_X1)                                0.00       0.00 r
  A_reg_reg[2]/Q (DFF_X1)                                 0.08       0.08 f
  sub_43_S2/B[2] (SeqMult_DW01_sub_6)                     0.00       0.08 f
  sub_43_S2/U79/ZN (INV_X1)                               0.03       0.11 r
  sub_43_S2/U3/ZN (AND4_X1)                               0.08       0.19 r
  sub_43_S2/U66/ZN (AND3_X1)                              0.06       0.25 r
  sub_43_S2/U28/ZN (NAND2_X1)                             0.02       0.27 f
  sub_43_S2/U27/ZN (NOR2_X1)                              0.03       0.31 r
  sub_43_S2/U26/ZN (NAND2_X1)                             0.03       0.33 f
  sub_43_S2/U25/ZN (NOR2_X1)                              0.04       0.38 r
  sub_43_S2/U42/ZN (NAND2_X1)                             0.04       0.41 f
  sub_43_S2/U35/ZN (NOR2_X1)                              0.05       0.46 r
  sub_43_S2/U9/ZN (NAND2_X1)                              0.04       0.50 f
  sub_43_S2/U36/ZN (NOR2_X1)                              0.05       0.55 r
  sub_43_S2/U8/ZN (NAND2_X1)                              0.04       0.59 f
  sub_43_S2/U37/ZN (NOR2_X1)                              0.05       0.64 r
  sub_43_S2/U11/ZN (NAND2_X1)                             0.04       0.68 f
  sub_43_S2/U38/ZN (NOR2_X1)                              0.05       0.73 r
  sub_43_S2/U6/ZN (NAND2_X1)                              0.04       0.77 f
  sub_43_S2/U39/ZN (NOR2_X1)                              0.05       0.82 r
  sub_43_S2/U7/ZN (NAND2_X1)                              0.04       0.85 f
  sub_43_S2/U40/ZN (NOR2_X1)                              0.05       0.90 r
  sub_43_S2/U5/ZN (NAND2_X1)                              0.04       0.94 f
  sub_43_S2/U58/Z (XOR2_X1)                               0.06       1.01 f
  sub_43_S2/DIFF[29] (SeqMult_DW01_sub_6)                 0.00       1.01 f
  U1147/ZN (INV_X1)                                       0.03       1.03 r
  U1148/ZN (OAI222_X1)                                    0.04       1.08 f
  multiplicand_reg[29]/D (DFF_X1)                         0.01       1.08 f
  data arrival time                                                  1.08

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplicand_reg[29]/CK (DFF_X1)                        0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[16]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/CO (HA_X1)                0.06       0.98 r
  add_60/U1_1_16/S (HA_X1)                 0.06       1.04 r
  add_60/SUM[16] (SeqMult_DW01_inc_0)      0.00       1.04 r
  U807/ZN (AND2_X1)                        0.04       1.08 r
  counter_reg[16]/D (DFFR_X1)              0.01       1.09 r
  data arrival time                                   1.09

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[16]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[13]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U137/ZN (OAI21_X1)                        0.04       0.95 r
  add_51_S2_aco/U179/ZN (XNOR2_X1)                        0.07       1.02 r
  add_51_S2_aco/SUM[14] (SeqMult_DW01_add_1)              0.00       1.02 r
  U899/Z (MUX2_X1)                                        0.06       1.08 r
  Accumulator_reg[13]/D (DFF_X1)                          0.01       1.09 r
  data arrival time                                                  1.09

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[13]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[19]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U97/ZN (NAND2_X1)                             0.04       0.86 f
  sub_59_S2/U50/ZN (NOR2_X1)                              0.05       0.91 r
  sub_59_S2/U102/ZN (NAND2_X1)                            0.03       0.94 f
  sub_59_S2/U165/Z (XOR2_X1)                              0.06       1.00 f
  sub_59_S2/DIFF[19] (SeqMult_DW01_sub_3)                 0.00       1.00 f
  U1198/ZN (AOI22_X1)                                     0.04       1.04 r
  U1199/ZN (OAI21_X1)                                     0.03       1.08 f
  P_reg_reg[19]/D (DFF_X1)                                0.01       1.08 f
  data arrival time                                                  1.08

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[19]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[18]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U97/ZN (NAND2_X1)                             0.04       0.86 f
  sub_59_S2/U50/ZN (NOR2_X1)                              0.05       0.91 r
  sub_59_S2/U222/ZN (INV_X1)                              0.03       0.94 f
  sub_59_S2/U166/Z (XOR2_X1)                              0.06       1.00 f
  sub_59_S2/DIFF[18] (SeqMult_DW01_sub_3)                 0.00       1.00 f
  U1196/ZN (AOI22_X1)                                     0.04       1.03 r
  U1197/ZN (OAI21_X1)                                     0.03       1.07 f
  P_reg_reg[18]/D (DFF_X1)                                0.01       1.08 f
  data arrival time                                                  1.08

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[18]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplier_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U30/ZN (AND2_X1)                              0.05       0.88 r
  sub_46_S2/U54/Z (XOR2_X1)                               0.03       0.91 f
  sub_46_S2/DIFF[29] (SeqMult_DW01_sub_4)                 0.00       0.91 f
  U938/ZN (AOI22_X1)                                      0.04       0.95 r
  U939/ZN (OAI21_X1)                                      0.05       1.00 f
  U940/Z (MUX2_X1)                                        0.06       1.06 f
  multiplier_reg[28]/D (DFF_X1)                           0.01       1.07 f
  data arrival time                                                  1.07

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplier_reg[28]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[16]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U147/ZN (NAND2_X1)                        0.03       0.91 f
  add_51_S2_aco/U146/ZN (NAND2_X1)                        0.03       0.94 r
  add_51_S2_aco/U164/ZN (XNOR2_X1)                        0.07       1.00 r
  add_51_S2_aco/SUM[17] (SeqMult_DW01_add_1)              0.00       1.00 r
  U893/Z (MUX2_X1)                                        0.06       1.06 r
  Accumulator_reg[16]/D (DFF_X1)                          0.01       1.07 r
  data arrival time                                                  1.07

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[16]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[12]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U23/ZN (OAI21_X1)                         0.05       0.75 r
  add_51_S2_aco/U188/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U161/ZN (NAND2_X1)                        0.03       0.82 r
  add_51_S2_aco/U222/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U136/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U220/ZN (INV_X1)                          0.03       0.90 f
  add_51_S2_aco/U5/ZN (INV_X1)                            0.03       0.93 r
  add_51_S2_aco/U180/ZN (XNOR2_X1)                        0.06       1.00 r
  add_51_S2_aco/SUM[13] (SeqMult_DW01_add_1)              0.00       1.00 r
  U901/Z (MUX2_X1)                                        0.06       1.06 r
  Accumulator_reg[12]/D (DFF_X1)                          0.01       1.07 r
  data arrival time                                                  1.07

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[12]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[15]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U51/ZN (NOR2_X1)                              0.06       0.67 r
  sub_59_S2/U225/ZN (INV_X1)                              0.03       0.70 f
  sub_59_S2/U52/ZN (NOR2_X1)                              0.04       0.75 r
  sub_59_S2/U224/ZN (INV_X1)                              0.03       0.77 f
  sub_59_S2/U53/ZN (OR2_X1)                               0.06       0.83 f
  sub_59_S2/U49/ZN (NOR2_X1)                              0.05       0.88 r
  sub_59_S2/U101/ZN (NAND2_X1)                            0.03       0.91 f
  sub_59_S2/U169/Z (XOR2_X1)                              0.06       0.97 f
  sub_59_S2/DIFF[15] (SeqMult_DW01_sub_3)                 0.00       0.97 f
  U1190/ZN (AOI22_X1)                                     0.04       1.01 r
  U1191/ZN (OAI21_X1)                                     0.03       1.04 f
  P_reg_reg[15]/D (DFF_X1)                                0.01       1.05 f
  data arrival time                                                  1.05

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[15]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: A_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplicand_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[2]/CK (DFF_X1)                                0.00       0.00 r
  A_reg_reg[2]/Q (DFF_X1)                                 0.08       0.08 f
  sub_43_S2/B[2] (SeqMult_DW01_sub_6)                     0.00       0.08 f
  sub_43_S2/U79/ZN (INV_X1)                               0.03       0.11 r
  sub_43_S2/U3/ZN (AND4_X1)                               0.08       0.19 r
  sub_43_S2/U66/ZN (AND3_X1)                              0.06       0.25 r
  sub_43_S2/U28/ZN (NAND2_X1)                             0.02       0.27 f
  sub_43_S2/U27/ZN (NOR2_X1)                              0.03       0.31 r
  sub_43_S2/U26/ZN (NAND2_X1)                             0.03       0.33 f
  sub_43_S2/U25/ZN (NOR2_X1)                              0.04       0.38 r
  sub_43_S2/U42/ZN (NAND2_X1)                             0.04       0.41 f
  sub_43_S2/U35/ZN (NOR2_X1)                              0.05       0.46 r
  sub_43_S2/U9/ZN (NAND2_X1)                              0.04       0.50 f
  sub_43_S2/U36/ZN (NOR2_X1)                              0.05       0.55 r
  sub_43_S2/U8/ZN (NAND2_X1)                              0.04       0.59 f
  sub_43_S2/U37/ZN (NOR2_X1)                              0.05       0.64 r
  sub_43_S2/U11/ZN (NAND2_X1)                             0.04       0.68 f
  sub_43_S2/U38/ZN (NOR2_X1)                              0.05       0.73 r
  sub_43_S2/U6/ZN (NAND2_X1)                              0.04       0.77 f
  sub_43_S2/U39/ZN (NOR2_X1)                              0.05       0.82 r
  sub_43_S2/U7/ZN (NAND2_X1)                              0.04       0.85 f
  sub_43_S2/U40/ZN (NOR2_X1)                              0.05       0.90 r
  sub_43_S2/U52/Z (XOR2_X1)                               0.06       0.97 r
  sub_43_S2/DIFF[28] (SeqMult_DW01_sub_6)                 0.00       0.97 r
  U1144/ZN (INV_X1)                                       0.03       0.99 f
  U1145/ZN (OAI222_X1)                                    0.04       1.03 r
  multiplicand_reg[28]/D (DFF_X1)                         0.01       1.04 r
  data arrival time                                                  1.04

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplicand_reg[28]/CK (DFF_X1)                        0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplier_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U29/ZN (AND2_X1)                              0.05       0.83 r
  sub_46_S2/U49/Z (XOR2_X1)                               0.03       0.86 f
  sub_46_S2/DIFF[28] (SeqMult_DW01_sub_4)                 0.00       0.86 f
  U941/ZN (AOI22_X1)                                      0.04       0.91 r
  U942/ZN (OAI21_X1)                                      0.05       0.96 f
  U943/Z (MUX2_X1)                                        0.07       1.03 f
  multiplier_reg[27]/D (DFF_X1)                           0.01       1.04 f
  data arrival time                                                  1.04

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplier_reg[27]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[15]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/CO (HA_X1)                0.06       0.92 r
  add_60/U1_1_15/S (HA_X1)                 0.06       0.98 r
  add_60/SUM[15] (SeqMult_DW01_inc_0)      0.00       0.98 r
  U822/ZN (AND2_X1)                        0.04       1.02 r
  counter_reg[15]/D (DFFR_X1)              0.01       1.03 r
  data arrival time                                   1.03

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[15]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[10]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U9/ZN (OAI21_X1)                          0.04       0.74 r
  add_51_S2_aco/U189/ZN (NAND2_X1)                        0.03       0.77 f
  add_51_S2_aco/U139/ZN (NAND2_X1)                        0.03       0.80 r
  add_51_S2_aco/U231/ZN (INV_X1)                          0.03       0.83 f
  add_51_S2_aco/U142/ZN (OAI21_X1)                        0.03       0.86 r
  add_51_S2_aco/U187/ZN (AOI21_X1)                        0.03       0.89 f
  add_51_S2_aco/U109/ZN (XNOR2_X1)                        0.06       0.95 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_1)              0.00       0.95 f
  U905/Z (MUX2_X1)                                        0.06       1.01 f
  Accumulator_reg[10]/D (DFF_X1)                          0.01       1.02 f
  data arrival time                                                  1.02

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[10]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[14]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U51/ZN (NOR2_X1)                              0.06       0.67 r
  sub_59_S2/U225/ZN (INV_X1)                              0.03       0.70 f
  sub_59_S2/U52/ZN (NOR2_X1)                              0.04       0.75 r
  sub_59_S2/U224/ZN (INV_X1)                              0.03       0.77 f
  sub_59_S2/U53/ZN (OR2_X1)                               0.06       0.83 f
  sub_59_S2/U49/ZN (NOR2_X1)                              0.05       0.88 r
  sub_59_S2/U170/Z (XOR2_X1)                              0.06       0.94 r
  sub_59_S2/DIFF[14] (SeqMult_DW01_sub_3)                 0.00       0.94 r
  U1188/ZN (AOI22_X1)                                     0.03       0.97 f
  U1189/ZN (OAI21_X1)                                     0.03       1.00 r
  P_reg_reg[14]/D (DFF_X1)                                0.01       1.01 r
  data arrival time                                                  1.01

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[14]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[15]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U184/ZN (AOI21_X1)                        0.04       0.70 f
  add_51_S2_aco/U51/ZN (OAI21_X1)                         0.03       0.74 r
  add_51_S2_aco/U178/ZN (AOI21_X1)                        0.03       0.76 f
  add_51_S2_aco/U176/ZN (OAI21_X1)                        0.04       0.80 r
  add_51_S2_aco/U168/ZN (AOI21_X1)                        0.03       0.83 f
  add_51_S2_aco/U103/ZN (OAI21_X1)                        0.04       0.87 r
  add_51_S2_aco/U102/ZN (XNOR2_X1)                        0.07       0.95 r
  add_51_S2_aco/SUM[16] (SeqMult_DW01_add_1)              0.00       0.95 r
  U895/Z (MUX2_X1)                                        0.06       1.00 r
  Accumulator_reg[15]/D (DFF_X1)                          0.01       1.01 r
  data arrival time                                                  1.01

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[15]/CK (DFF_X1)                         0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[17]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U54/ZN (NOR2_X1)                              0.05       0.67 r
  sub_59_S2/U108/ZN (NAND2_X1)                            0.03       0.69 f
  sub_59_S2/U107/ZN (NOR2_X1)                             0.03       0.72 r
  sub_59_S2/U106/ZN (NAND2_X1)                            0.03       0.75 f
  sub_59_S2/U96/ZN (NOR2_X1)                              0.03       0.78 r
  sub_59_S2/U9/ZN (AND2_X1)                               0.05       0.83 r
  sub_59_S2/U97/ZN (NAND2_X1)                             0.04       0.86 f
  sub_59_S2/U167/Z (XOR2_X1)                              0.06       0.93 f
  sub_59_S2/DIFF[17] (SeqMult_DW01_sub_3)                 0.00       0.93 f
  U1194/ZN (AOI22_X1)                                     0.04       0.97 r
  U1195/ZN (OAI21_X1)                                     0.03       1.00 f
  P_reg_reg[17]/D (DFF_X1)                                0.01       1.01 f
  data arrival time                                                  1.01

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[17]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: A_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplicand_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[2]/CK (DFF_X1)                                0.00       0.00 r
  A_reg_reg[2]/Q (DFF_X1)                                 0.08       0.08 f
  sub_43_S2/B[2] (SeqMult_DW01_sub_6)                     0.00       0.08 f
  sub_43_S2/U79/ZN (INV_X1)                               0.03       0.11 r
  sub_43_S2/U3/ZN (AND4_X1)                               0.08       0.19 r
  sub_43_S2/U66/ZN (AND3_X1)                              0.06       0.25 r
  sub_43_S2/U28/ZN (NAND2_X1)                             0.02       0.27 f
  sub_43_S2/U27/ZN (NOR2_X1)                              0.03       0.31 r
  sub_43_S2/U26/ZN (NAND2_X1)                             0.03       0.33 f
  sub_43_S2/U25/ZN (NOR2_X1)                              0.04       0.38 r
  sub_43_S2/U42/ZN (NAND2_X1)                             0.04       0.41 f
  sub_43_S2/U35/ZN (NOR2_X1)                              0.05       0.46 r
  sub_43_S2/U9/ZN (NAND2_X1)                              0.04       0.50 f
  sub_43_S2/U36/ZN (NOR2_X1)                              0.05       0.55 r
  sub_43_S2/U8/ZN (NAND2_X1)                              0.04       0.59 f
  sub_43_S2/U37/ZN (NOR2_X1)                              0.05       0.64 r
  sub_43_S2/U11/ZN (NAND2_X1)                             0.04       0.68 f
  sub_43_S2/U38/ZN (NOR2_X1)                              0.05       0.73 r
  sub_43_S2/U6/ZN (NAND2_X1)                              0.04       0.77 f
  sub_43_S2/U39/ZN (NOR2_X1)                              0.05       0.82 r
  sub_43_S2/U7/ZN (NAND2_X1)                              0.04       0.85 f
  sub_43_S2/U60/Z (XOR2_X1)                               0.06       0.92 f
  sub_43_S2/DIFF[27] (SeqMult_DW01_sub_6)                 0.00       0.92 f
  U1141/ZN (INV_X1)                                       0.03       0.95 r
  U1142/ZN (OAI222_X1)                                    0.04       0.99 f
  multiplicand_reg[27]/D (DFF_X1)                         0.01       1.00 f
  data arrival time                                                  1.00

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplicand_reg[27]/CK (DFF_X1)                        0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[6]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U122/ZN (OAI21_X1)                        0.05       0.75 r
  add_51_S2_aco/U158/ZN (NAND2_X1)                        0.03       0.78 f
  add_51_S2_aco/U121/ZN (NAND2_X1)                        0.03       0.81 r
  add_51_S2_aco/U194/ZN (INV_X1)                          0.02       0.84 f
  add_51_S2_aco/U193/ZN (OAI21_X1)                        0.04       0.88 r
  add_51_S2_aco/U192/ZN (XNOR2_X1)                        0.06       0.94 r
  add_51_S2_aco/SUM[7] (SeqMult_DW01_add_1)               0.00       0.94 r
  U913/Z (MUX2_X1)                                        0.05       0.99 r
  Accumulator_reg[6]/D (DFF_X1)                           0.01       1.00 r
  data arrival time                                                  1.00

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[6]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[9]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U646/ZN (NOR2_X1)                                       0.05       0.28 r
  U928/ZN (NAND2_X1)                                      0.04       0.31 f
  U747/ZN (INV_X1)                                        0.03       0.34 r
  U1025/ZN (AOI22_X1)                                     0.03       0.37 f
  U655/ZN (NAND2_X1)                                      0.03       0.40 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       0.40 r
  mult_add_51_S2_aco/U2/Z (BUF_X1)                        0.05       0.45 r
  mult_add_51_S2_aco/U5/ZN (AND2_X1)                      0.05       0.50 r
  mult_add_51_S2_aco/PRODUCT[0] (SeqMult_DW02_mult_0)     0.00       0.50 r
  add_51_S2_aco/B[0] (SeqMult_DW01_add_1)                 0.00       0.50 r
  add_51_S2_aco/U133/ZN (NAND2_X1)                        0.03       0.54 f
  add_51_S2_aco/U153/ZN (OAI21_X1)                        0.04       0.58 r
  add_51_S2_aco/U152/ZN (AOI21_X1)                        0.03       0.61 f
  add_51_S2_aco/U190/ZN (OAI21_X1)                        0.05       0.66 r
  add_51_S2_aco/U236/ZN (INV_X1)                          0.04       0.70 f
  add_51_S2_aco/U9/ZN (OAI21_X1)                          0.04       0.74 r
  add_51_S2_aco/U189/ZN (NAND2_X1)                        0.03       0.77 f
  add_51_S2_aco/U139/ZN (NAND2_X1)                        0.03       0.80 r
  add_51_S2_aco/U231/ZN (INV_X1)                          0.03       0.83 f
  add_51_S2_aco/U141/ZN (OAI21_X1)                        0.04       0.86 r
  add_51_S2_aco/U185/ZN (XNOR2_X1)                        0.06       0.93 r
  add_51_S2_aco/SUM[10] (SeqMult_DW01_add_1)              0.00       0.93 r
  U907/Z (MUX2_X1)                                        0.05       0.98 r
  Accumulator_reg[9]/D (DFF_X1)                           0.01       0.99 r
  data arrival time                                                  0.99

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Accumulator_reg[9]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplier_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CK (DFF_X1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFF_X1)                                 0.09       0.09 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.09 f
  sub_46_S2/U95/ZN (INV_X1)                               0.04       0.12 r
  sub_46_S2/U97/ZN (NAND4_X1)                             0.05       0.17 f
  sub_46_S2/U23/ZN (INV_X1)                               0.04       0.21 r
  sub_46_S2/U3/ZN (AND4_X1)                               0.07       0.28 r
  sub_46_S2/U31/ZN (AND2_X1)                              0.05       0.33 r
  sub_46_S2/U21/ZN (AND2_X1)                              0.05       0.37 r
  sub_46_S2/U20/ZN (AND2_X1)                              0.05       0.42 r
  sub_46_S2/U13/ZN (AND2_X1)                              0.05       0.46 r
  sub_46_S2/U14/ZN (AND2_X1)                              0.05       0.51 r
  sub_46_S2/U15/ZN (AND2_X1)                              0.05       0.56 r
  sub_46_S2/U16/ZN (AND2_X1)                              0.05       0.60 r
  sub_46_S2/U17/ZN (AND2_X1)                              0.05       0.65 r
  sub_46_S2/U18/ZN (AND2_X1)                              0.05       0.69 r
  sub_46_S2/U19/ZN (AND2_X1)                              0.05       0.74 r
  sub_46_S2/U28/ZN (AND2_X1)                              0.05       0.78 r
  sub_46_S2/U50/Z (XOR2_X1)                               0.03       0.82 f
  sub_46_S2/DIFF[27] (SeqMult_DW01_sub_4)                 0.00       0.82 f
  U944/ZN (AOI22_X1)                                      0.04       0.86 r
  U945/ZN (OAI21_X1)                                      0.05       0.91 f
  U946/Z (MUX2_X1)                                        0.06       0.97 f
  multiplier_reg[26]/D (DFF_X1)                           0.01       0.98 f
  data arrival time                                                  0.98

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  multiplier_reg[26]/CK (DFF_X1)                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: counter_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[13]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[23]/CK (DFFR_X1)                            0.00       0.00 r
  counter_reg[23]/QN (DFFR_X1)                            0.06       0.06 r
  U795/ZN (NAND4_X1)                                      0.04       0.10 f
  U798/ZN (NOR4_X1)                                       0.07       0.17 r
  U799/ZN (NAND3_X1)                                      0.05       0.22 f
  U645/ZN (NOR2_X1)                                       0.05       0.28 r
  U745/Z (BUF_X2)                                         0.05       0.33 r
  U649/Z (CLKBUF_X1)                                      0.06       0.39 r
  U753/Z (BUF_X2)                                         0.07       0.45 r
  U1020/ZN (OAI21_X1)                                     0.06       0.51 f
  sub_59_S2/B[1] (SeqMult_DW01_sub_3)                     0.00       0.51 f
  sub_59_S2/U132/ZN (INV_X1)                              0.04       0.55 r
  sub_59_S2/U79/ZN (NAND4_X1)                             0.06       0.61 f
  sub_59_S2/U51/ZN (NOR2_X1)                              0.06       0.67 r
  sub_59_S2/U225/ZN (INV_X1)                              0.03       0.70 f
  sub_59_S2/U52/ZN (NOR2_X1)                              0.04       0.75 r
  sub_59_S2/U224/ZN (INV_X1)                              0.03       0.77 f
  sub_59_S2/U53/ZN (OR2_X1)                               0.06       0.83 f
  sub_59_S2/U171/Z (XOR2_X1)                              0.06       0.89 f
  sub_59_S2/DIFF[13] (SeqMult_DW01_sub_3)                 0.00       0.89 f
  U1186/ZN (AOI22_X1)                                     0.04       0.93 r
  U1187/ZN (OAI21_X1)                                     0.03       0.96 f
  P_reg_reg[13]/D (DFF_X1)                                0.01       0.97 f
  data arrival time                                                  0.97

  clock internalClk (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  P_reg_reg[13]/CK (DFF_X1)                               0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[14]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  counter_reg[0]/Q (DFFR_X1)               0.10       0.10 r
  add_60/A[0] (SeqMult_DW01_inc_0)         0.00       0.10 r
  add_60/U1_1_1/CO (HA_X1)                 0.06       0.16 r
  add_60/U1_1_2/CO (HA_X1)                 0.06       0.22 r
  add_60/U1_1_3/CO (HA_X1)                 0.06       0.28 r
  add_60/U1_1_4/CO (HA_X1)                 0.06       0.33 r
  add_60/U1_1_5/CO (HA_X1)                 0.06       0.39 r
  add_60/U1_1_6/CO (HA_X1)                 0.06       0.45 r
  add_60/U1_1_7/CO (HA_X1)                 0.06       0.51 r
  add_60/U1_1_8/CO (HA_X1)                 0.06       0.57 r
  add_60/U1_1_9/CO (HA_X1)                 0.06       0.63 r
  add_60/U1_1_10/CO (HA_X1)                0.06       0.69 r
  add_60/U1_1_11/CO (HA_X1)                0.06       0.74 r
  add_60/U1_1_12/CO (HA_X1)                0.06       0.80 r
  add_60/U1_1_13/CO (HA_X1)                0.06       0.86 r
  add_60/U1_1_14/S (HA_X1)                 0.06       0.92 r
  add_60/SUM[14] (SeqMult_DW01_inc_0)      0.00       0.92 r
  U823/ZN (AND2_X1)                        0.04       0.96 r
  counter_reg[14]/D (DFFR_X1)              0.01       0.97 r
  data arrival time                                   0.97

  clock internalClk (rise edge)            2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[14]/CK (DFFR_X1)             0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         1.00


1
