INFO: [VRFC 10-163] Analyzing VHDL file "/users/students/r0622838/digital-design-flow-aes/99_SRC/my_src_hdl/PKG_AES128.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/users/students/r0622838/digital-design-flow-aes/99_SRC/test_benches/AES128_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AES128_tb
