<?xml version="1.0" ?>
<testsuites name="testSuitesSimulation" tests="269" skipped="0" errors="0" failures="0" assertions="2098" timestamp="2025-01-15T07:38:31.524062" time="22.645706">
   <testsuite name="testSuiteConstant" tests="1" skipped="0" errors="0" failures="0" assertions="4" timestamp="2025-01-15T07:38:41.391369" time="0.097003" file="TestSuites/TestSuiteConstant.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteConstant.stm -gstimulus_main_entry_label=$testMainSuiteConstant -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293075&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Constant/constant.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteConstant.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Constant started
# **********START*TESTCASE*testSuiteConstant_testCaseConstantAdd**********
# Started at simulation time of 1002ns
# testConstantAdd started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_1: 0x2
# test_variable_2: 0x4
# test_variable_1: 0x3
# test_variable_2: 0x6
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testConstantAdd ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteConstant_testCaseConstantAdd**********
# Main test suite Constant ended
# ** Note: Verify passes 4
#    Time: 2012800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2012800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2012800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2012800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:41 on Jan 15,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteConstant_testCaseConstantAdd" assertions="4" classname="testSuiteConstant" file="TestSuites/TestSuiteConstant.stm" line="TestSuites/TestSuiteConstant.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteVariable" tests="10" skipped="0" errors="0" failures="0" assertions="44" timestamp="2025-01-15T07:38:37.864259" time="0.100003" file="TestSuites/TestSuiteVariable.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteVariable.stm -gstimulus_main_entry_label=$testMainSuiteVariable -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Variable/variable.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteVariable.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Variable started
# **********START*TESTCASE*testSuiteVariable_testCaseVariableAdd**********
# Started at simulation time of 1002ns
# testVariableAdd started
# test_variable_1: 1
# test_variable_2: 2
# test_variable_1: 11
# test_variable_2: 22
# test_variable_1: 12356
# test_variable_2: 110
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableAdd ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableAdd**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableAnd**********
# Started at simulation time of 1013ns
# testVariableAnd started
# test_variable_1: 0xAAAA
# test_variable_2: 0x77777777
# test_variable_1: 0xAA02
# test_variable_2: 0x70745607
# test_variable_1: 0xAA02
# test_variable_2: 0x70745607
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableAnd ended
# Ended at simulation time of 1021ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableAnd**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableDiv**********
# Started at simulation time of 1024ns
# testVariableDiv started
# test_variable_1: 500
# test_variable_2: 5000
# test_variable_1: 50
# test_variable_2: 250
# test_variable_1: 10
# test_variable_2: 2
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableDiv ended
# Ended at simulation time of 1032ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableDiv**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableEqu**********
# Started at simulation time of 1035ns
# testVariableEqu started
# test_variable_1: 1
# test_variable_2: 2
# test_variable_3: 3
# test_variable_4: 4
# test_variable_5: 5
# test_variable_1: 10
# test_variable_2: 20
# test_variable_3: 30
# test_variable_4: 44
# test_variable_5: 55
# test_variable_1: 99
# test_variable_2: 88
# test_variable_3: 55
# test_variable_4: 11
# test_variable_5: 0
# Passed 10 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableEqu ended
# Ended at simulation time of 1045ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableEqu**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableMul**********
# Started at simulation time of 1048ns
# testVariableMul started
# test_variable_1: 1
# test_variable_2: 2
# test_variable_1: 10
# test_variable_2: 40
# test_variable_1: 123450
# test_variable_2: 3520
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableMul ended
# Ended at simulation time of 1056ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableMul**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableOr**********
# Started at simulation time of 1059ns
# testVariableOr started
# test_variable_1: 0x1234
# test_variable_2: 0x80000000
# test_variable_1: 0x3675
# test_variable_2: 0x80000001
# test_variable_1: 0x3675
# test_variable_2: 0x80000001
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableOr ended
# Ended at simulation time of 1067ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableOr**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableSub**********
# Started at simulation time of 1070ns
# testVariableSub started
# test_variable_1: 12345
# test_variable_2: 88
# test_variable_1: 12335
# test_variable_2: 68
# test_variable_1: 12333
# test_variable_2: 67
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableSub ended
# Ended at simulation time of 1078ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableSub**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableXor**********
# Started at simulation time of 1081ns
# testVariableXor started
# test_variable_1: 0xFFFFFFFF
# test_variable_2: 0x0
# test_variable_1: 0xA55555555
# test_variable_2: 0x333333333
# test_variable_1: 0xA00000000
# test_variable_2: 0x3FFFFFFFF
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableXor ended
# Ended at simulation time of 1089ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableXor**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableInv**********
# Started at simulation time of 1092ns
# testVariableInv started
# test_variable_1: 0x12345678
# test_variable_2: 0xFEDCBA9
# test_variable_1: 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCBA987
# test_variable_2: 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0123456
# test_variable_1: 0x12345678
# test_variable_2: 0xFEDCBA9
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableInv ended
# Ended at simulation time of 1100ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableInv**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableLd**********
# Started at simulation time of 1103ns
# testVariableLd started
# test_variable_1: 0x1000
# test_variable_2: 0x80000000
# ** Warning: (vsim-3930) Integer exponentiation has overflowed; result is -2147483648.
#    Time: 1106800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Warning: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 1106800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# test_variable_1: 12
# test_variable_2: 31
# Passed 2 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableLd ended
# Ended at simulation time of 1110ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableLd**********
# Main test suite Variable ended
# ** Note: Verify passes 44
#    Time: 2113300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2113300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2113300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2113300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:38 on Jan 15,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 7
</system-out>
      <system-err/>
      <testcase name="testSuiteVariable_testCaseVariableAdd" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableEqu" assertions="10" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="1035"/>
            <property name="SimulatedEndTime" value="1045"/>
            <property name="SimulatedDuration" value="10"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableSub" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="1070"/>
            <property name="SimulatedEndTime" value="1078"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableLd" assertions="2" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.098004">
         <properties>
            <property name="SimulatedStartTime" value="1103"/>
            <property name="SimulatedEndTime" value="1110"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableDiv" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="1024"/>
            <property name="SimulatedEndTime" value="1032"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableAnd" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1021"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableInv" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.101004">
         <properties>
            <property name="SimulatedStartTime" value="1092"/>
            <property name="SimulatedEndTime" value="1100"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableOr" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="1059"/>
            <property name="SimulatedEndTime" value="1067"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableXor" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="1081"/>
            <property name="SimulatedEndTime" value="1089"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableMul" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="1048"/>
            <property name="SimulatedEndTime" value="1056"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteLines" tests="11" skipped="0" errors="0" failures="0" assertions="172" timestamp="2025-01-15T07:38:38.753287" time="0.099003" file="TestSuites/TestSuiteLines.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteLines.stm -gstimulus_main_entry_label=$testMainSuiteLines -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Lines/lines.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteLines.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Lines started
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# Started at simulation time of 1002ns
# testLinesAppendArray started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesAppendArray ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# Started at simulation time of 1013ns
# testLinesAppendText started
# line 1
# line 2
# line 3
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesAppendText ended
# Ended at simulation time of 1020ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# Started at simulation time of 1023ns
# testLinesDeleteAllArray started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# Passed 2 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesDeleteAllArray ended
# Ended at simulation time of 1032ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# Started at simulation time of 1035ns
# testLinesDeleteArray started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesDeleteArray ended
# Ended at simulation time of 1044ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# Started at simulation time of 1047ns
# testLinesGetArray started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Passed 25 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesGetArray ended
# Ended at simulation time of 1074ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# Started at simulation time of 1077ns
# testLinesInsertArray started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000003 0000000000000000000000000000000000000000000000000000000000000022 0000000000000000000000000000000000000000000000000000000000000033 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000012345678 0000000000000000000000000000000000000000000000000000000000000777 0000000000000000000000000000000000000000000000000000000000000800 0000000000000000000000000000000000000000000000000000000000000FFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 6
# 0000000000000000000000000000000000000000000000000000000000000004 0000000000000000000000000000000000000000000000000000000000000022 0000000000000000000000000000000000000000000000000000000000000033 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000012345678 0000000000000000000000000000000000000000000000000000000000000777 0000000000000000000000000000000000000000000000000000000000000800 0000000000000000000000000000000000000000000000000000000000000FFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000003 0000000000000000000000000000000000000000000000000000000000000022 0000000000000000000000000000000000000000000000000000000000000033 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000012345678 0000000000000000000000000000000000000000000000000000000000000777 0000000000000000000000000000000000000000000000000000000000000800 0000000000000000000000000000000000000000000000000000000000000FFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000005 0000000000000000000000000000000000000000000000000000000000000022 0000000000000000000000000000000000000000000000000000000000000033 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000012345678 0000000000000000000000000000000000000000000000000000000000000777 0000000000000000000000000000000000000000000000000000000000000800 0000000000000000000000000000000000000000000000000000000000000FFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# Passed 74 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesInsertArray ended
# Ended at simulation time of 1142ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# Started at simulation time of 1145ns
# testLinesInsertText started
# line 0
# line 1
# line 2
# line insert 1
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# line 0
# line 1
# line insert 4
# line 2
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesInsertText ended
# Ended at simulation time of 1153ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# Started at simulation time of 1157ns
# testLinesPointerCopy started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 00000000000000000000000000000000000000000000000000000000AFAFAFEE 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 00000000000000000000000000000000000000000000000000000000AFAFAFEE 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# Passed 6 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesPointerCopy ended
# Ended at simulation time of 1166ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# Started at simulation time of 1170ns
# testLinesSetArray started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000003 0000000000000000000000000000000000000000000000000000000000000022 0000000000000000000000000000000000000000000000000000000000000033 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000012345678 0000000000000000000000000000000000000000000000000000000000000777 0000000000000000000000000000000000000000000000000000000000000800 0000000000000000000000000000000000000000000000000000000000000FFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Passed 50 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesSetArray ended
# Ended at simulation time of 1231ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# Started at simulation time of 1234ns
# testLinesSetText started
# line 1
# line 2
# line 3
# line set 1
# line set 2
# line set 3
# Passed 2 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesSetText ended
# Ended at simulation time of 1242ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Started at simulation time of 1245ns
# testLinesSize started
# 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000001 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# 0000000000000000000000000000000000000000000000000000000000000002 0000000000000000000000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000000000000000000000000A 0000000000000000000000000000000000000000000000000000000000000002 000000000000000000000000000000000000000000000000000000000000000B 000000000000000000000000000000000000000000000000000000007FFFFFFF 0000000000000000000000000000000000000000000000000000000080000000 00000000000000000000000000000000000000000000000000000000FFFFFFFF 
# lines size is 0x3
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesSize ended
# Ended at simulation time of 1254ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Main test suite Lines ended
# ** Note: Verify passes 172
#    Time: 2256800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2256800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2256800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2256800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:41 on Jan 15,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteLines_testCaseLinesSize" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="1245"/>
            <property name="SimulatedEndTime" value="1254"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesPointerCopy" assertions="6" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.101004">
         <properties>
            <property name="SimulatedStartTime" value="1157"/>
            <property name="SimulatedEndTime" value="1166"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetArray" assertions="50" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="1.005031">
         <properties>
            <property name="SimulatedStartTime" value="1170"/>
            <property name="SimulatedEndTime" value="1231"/>
            <property name="SimulatedDuration" value="61"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteArray" assertions="4" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.006001">
         <properties>
            <property name="SimulatedStartTime" value="1035"/>
            <property name="SimulatedEndTime" value="1044"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteAllArray" assertions="2" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1032"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetText" assertions="2" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="1234"/>
            <property name="SimulatedEndTime" value="1242"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesGetArray" assertions="25" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.417013">
         <properties>
            <property name="SimulatedStartTime" value="1047"/>
            <property name="SimulatedEndTime" value="1074"/>
            <property name="SimulatedDuration" value="27"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertArray" assertions="74" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="1.009031">
         <properties>
            <property name="SimulatedStartTime" value="1077"/>
            <property name="SimulatedEndTime" value="1142"/>
            <property name="SimulatedDuration" value="65"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendText" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.102003">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1020"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertText" assertions="4" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.104004">
         <properties>
            <property name="SimulatedStartTime" value="1145"/>
            <property name="SimulatedEndTime" value="1153"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteInterrupt" tests="1" skipped="0" errors="0" failures="0" assertions="2" timestamp="2025-01-15T07:38:43.645439" time="0.228007" file="TestSuites/TestSuiteInterrupt.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteInterrupt.stm -gstimulus_main_entry_label=$testMainSuiteInterrupt -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293075&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Interrupt/interrupt.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteInterrupt.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Interrupt started
# **********START*TESTCASE*testSuiteInterrupt_testCaseInterrupt**********
# Started at simulation time of 1002ns
# testInterrupt started
# InterruptA happened
# InterruptB happened
# Passed 2 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testInterrupt ended
# Ended at simulation time of 3110ns
# **********END*TESTCASE*testSuiteInterrupt_testCaseInterrupt**********
# Main test suite Interrupt ended
# ** Note: Verify passes 2
#    Time: 4113100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 4113100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 4113100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 4113100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:43 on Jan 15,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteInterrupt_testCaseInterrupt" assertions="2" classname="testSuiteInterrupt" file="TestSuites/TestSuiteInterrupt.stm" line="TestSuites/TestSuiteInterrupt.stm" time="0.228007">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="3110"/>
            <property name="SimulatedDuration" value="2108"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteOther" tests="10" skipped="0" errors="0" failures="0" assertions="0" timestamp="2025-01-15T07:38:44.970481" time="0.103003" file="TestSuites/TestSuiteOther.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteOther.stm -gstimulus_main_entry_label=$testMainSuiteOther -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293075&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293176&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Other/other.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteOther.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Other started
# **********START*TESTCASE*testSuiteOther_testCaseOtherRandom**********
# Started at simulation time of 1002ns
# testOtherRandom started
# random_number: 0x2
# random_number: 0x9
# random_number: 0x9
# random_number: 0x2
# random_number: 0x2
# random_number: 0x7
# random_number: 0x8
# random_number: 0x9
# random_number: 0x6
# random_number: 0x4
# random_number: 0x6
# random_number: 0x1
# random_number: 0x3
# random_number: 0x8
# random_number: 0x8
# random_number: 0x2
# random_number: 0x1
# random_number: 0x8
# random_number: 0x2
# random_number: 0x7
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherRandom ended
# Ended at simulation time of 1015ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherRandom**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherSeed**********
# Started at simulation time of 1018ns
# testOtherSeed started
# random_number: 0x3
# random_number: 0x8
# random_number: 0x8
# random_number: 0x9
# random_number: 0x2
# random_number: 0x6
# random_number: 0x9
# random_number: 0x3
# random_number: 0x0
# random_number: 0x7
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherSeed ended
# Ended at simulation time of 1028ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherSeed**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherTrace**********
# Started at simulation time of 1031ns
# testOtherTrace started
# ** Note: exec line 49 wait file Other/other.stm
#    Time: 1034200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 50 marker file Other/other.stm
#    Time: 1134300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 51 marker file Other/other.stm
#    Time: 1134400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 52 trace file Other/other.stm
#    Time: 1134500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 58 wait file Other/other.stm
#    Time: 2135 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 59 marker file Other/other.stm
#    Time: 2235100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 60 marker file Other/other.stm
#    Time: 2235200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 61 wait file Other/other.stm
#    Time: 2235300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 62 marker file Other/other.stm
#    Time: 2335400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 63 marker file Other/other.stm
#    Time: 2335500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 64 trace file Other/other.stm
#    Time: 2335600 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherTrace ended
# Ended at simulation time of 2539ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherTrace**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherMarker**********
# Started at simulation time of 2543ns
# testOtherMarker started
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherMarker ended
# Ended at simulation time of 4051ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherMarker**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherWait**********
# Started at simulation time of 4054ns
# testOtherWait started
# ** Note: exec line 109 wait file Other/other.stm
#    Time: 4057400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 110 trace file Other/other.stm
#    Time: 5057500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherWait ended
# Ended at simulation time of 5061ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherWait**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherLogSubstitutions**********
# Started at simulation time of 5064ns
# testOtherLogSubstitutions started
# test_variable_1: 0xA1
# test_variable_1: 0xA1 test_variable_2: 0xB2
# test_variable_1: 0xA1 test_variable_2: 0xB2 test_variable_3: 0xB2
# test_variable_1: 0xA1 test_variable_2: 0xB2 test_variable_3: 0xC3 test_variable_4: 0xE4
# test_variable_1: 0xA1 test_variable_2: 0xB2 test_variable_3: 0xC3 test_variable_4: 0xE4 test_variable_5: 0xF5
# 0xA10xB20xC30xE40xF5
# test_variable_2: 0xB2
# test_variable_3: 0xC3
# test_variable_4: 0xE4
# test_variable_5: 0xF5
# Main test call $endStandardTestShelled 0x1E
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherLogSubstitutions ended
# Ended at simulation time of 6071ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherLogSubstitutions**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherLogFormats**********
# Started at simulation time of 6075ns
# testOtherLogFormats started
# testContent started
# test_variable_lf_1: 0xA1
# test_variable_lf_1: 0xA1 test_variable_lf_2: 0xB2
# test_variable_lf_1: 0xA1 test_variable_lf_2: 0xB2 test_variable_lf_3: 0xB2
# test_variable_lf_1: 0xA1 test_variable_lf_2: 0xB2 test_variable_lf_3: 0xC3 test_variable_lf_4: 0xE4
# test_variable_lf_1: 0xA1
# test_variable_lf_1: 0xA1 test_variable_lf_2: 178 test_variable_lf_3: 0o303 test_variable_lf_4: 0b11100100
# test_variable_lf_1: 0xA1
# test_variable_lf_1: 0xA1 test_variable_lf_2: 178 test_variable_lf_3: 0o303 test_variable_lf_4: 0b11100100
# label: testContent
# file: 'Other/other.stm', line: '155'
# file: &quot;Other/other.stm&quot;, line: &quot;155&quot;
# file: &quot;Other/other.stm&quot;, line: &quot;155&quot;
# file: 'Other/other.stm', line: '155'
# Main test call $endStandardTestShelled 0x1E
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherLogFormats ended
# Ended at simulation time of 7084ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherLogFormats**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherLog**********
# Started at simulation time of 7087ns
# testOtherLog started
# log 0
# log 1
# log 2
# log 0
# log 1
# log 2
# log 0
# log 0
# log 1
# log 0
# log 1
# log 2
# log 0
# log 1
# log 2
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherLog ended
# Ended at simulation time of 7096ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherLog**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherHelloWorld**********
# Started at simulation time of 7099ns
# testOtherHelloWorld started
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherHelloWorld ended
# Ended at simulation time of 10106ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherHelloWorld**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherCall**********
# Started at simulation time of 10110ns
# testOtherHelloWorld started
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherHelloWorld ended
# Ended at simulation time of 13117ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherCall**********
# ** Note: Verify passes 0
#    Time: 14119900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 14119900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 14119900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 14119900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:46 on Jan 15,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 7
</system-out>
      <system-err/>
      <testcase name="testSuiteOther_testCaseOtherRandom" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1015"/>
            <property name="SimulatedDuration" value="13"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherLogFormats" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.101004">
         <properties>
            <property name="SimulatedStartTime" value="6075"/>
            <property name="SimulatedEndTime" value="7084"/>
            <property name="SimulatedDuration" value="1009"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherSeed" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.111003">
         <properties>
            <property name="SimulatedStartTime" value="1018"/>
            <property name="SimulatedEndTime" value="1028"/>
            <property name="SimulatedDuration" value="10"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherHelloWorld" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="7099"/>
            <property name="SimulatedEndTime" value="10106"/>
            <property name="SimulatedDuration" value="3007"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherMarker" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.123003">
         <properties>
            <property name="SimulatedStartTime" value="2543"/>
            <property name="SimulatedEndTime" value="4051"/>
            <property name="SimulatedDuration" value="1508"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherLog" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.005001">
         <properties>
            <property name="SimulatedStartTime" value="7087"/>
            <property name="SimulatedEndTime" value="7096"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherLogSubstitutions" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.109003">
         <properties>
            <property name="SimulatedStartTime" value="5064"/>
            <property name="SimulatedEndTime" value="6071"/>
            <property name="SimulatedDuration" value="1007"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherTrace" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.100004">
         <properties>
            <property name="SimulatedStartTime" value="1031"/>
            <property name="SimulatedEndTime" value="2539"/>
            <property name="SimulatedDuration" value="1508"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherCall" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.119004">
         <properties>
            <property name="SimulatedStartTime" value="10110"/>
            <property name="SimulatedEndTime" value="13117"/>
            <property name="SimulatedDuration" value="3007"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherWait" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.107003">
         <properties>
            <property name="SimulatedStartTime" value="4054"/>
            <property name="SimulatedEndTime" value="5061"/>
            <property name="SimulatedDuration" value="1007"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteFile" tests="6" skipped="0" errors="0" failures="0" assertions="18" timestamp="2025-01-15T07:38:42.892416" time="0.101003" file="TestSuites/TestSuiteFile.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteFile.stm -gstimulus_main_entry_label=$testMainSuiteFile -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293075&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/File/file.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteFile.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite File started
# **********START*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# Started at simulation time of 1002ns
# testFileAppendArray started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileAppendArray ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# Started at simulation time of 1014ns
# testFileReadAllArray started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileReadAllArray ended
# Ended at simulation time of 1022ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# Started at simulation time of 1025ns
# testFileReadArray started
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Passed 10 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileReadArray ended
# Ended at simulation time of 2052ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileStatus**********
# Started at simulation time of 2055ns
# testFileStatus started
# Check if file is readable, which doesn't exist
# STATUS_NAME_ERROR
# Check if file is readable, which exist
# STATUS_OK
# Check if file is readable, which exist
# STATUS_OK
# Check if file is readable, which exist
# STATUS_OK
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileStatus ended
# Ended at simulation time of 2067ns
# **********END*TESTCASE*testSuiteFile_testCaseFileStatus**********
# **********START*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# Started at simulation time of 2070ns
# testFileWriteArray started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileWriteArray ended
# Ended at simulation time of 2078ns
# **********END*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Started at simulation time of 2082ns
# testFilePointerCopy started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFilePointerCopy ended
# Ended at simulation time of 2090ns
# **********END*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Main test suite File ended
# ** Note: Verify passes 18
#    Time: 3093200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 3093200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 3093200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 3093200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:43 on Jan 15,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteFile_testCaseFileAppendArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileWriteArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.122004">
         <properties>
            <property name="SimulatedStartTime" value="2070"/>
            <property name="SimulatedEndTime" value="2078"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadAllArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="1014"/>
            <property name="SimulatedEndTime" value="1022"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadArray" assertions="10" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.424014">
         <properties>
            <property name="SimulatedStartTime" value="1025"/>
            <property name="SimulatedEndTime" value="2052"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileStatus" assertions="4" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.006001">
         <properties>
            <property name="SimulatedStartTime" value="2055"/>
            <property name="SimulatedEndTime" value="2067"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFilePointerCopy" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003001">
         <properties>
            <property name="SimulatedStartTime" value="2082"/>
            <property name="SimulatedEndTime" value="2090"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBasic" tests="6" skipped="0" errors="0" failures="0" assertions="100" timestamp="2025-01-15T07:38:35.883198" time="0.098003" file="TestSuites/TestSuiteBasic.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBasic.stm -gstimulus_main_entry_label=$testMainSuiteBasic -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 292981&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Basic/basic.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBasic.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Basic started
# **********START*TESTCASE*testSuiteBasic_testCaseBasicConst**********
# Started at simulation time of 1002ns
# testBasicConst started
# test_constant_1: 0x1
# test_constant_2: 0x2
# test_constant_3: 0x3
# test_constant_4: 0x4
# test_constant_5: 0x5
# Passed 5 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicConst ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicConst**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicIfElseElsif**********
# Started at simulation time of 1013ns
# testBasicIfElseElsif started
# enter if
# enter if
# enter if
# enter else
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# Ended at simulation time of 1045ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicIfElseElsif**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicNestedIfElseElsif**********
# Started at simulation time of 1048ns
# test multiple if (1)
# enter multiple if 1
# enter multiple if 2
# enter multiple if 3
# enter multiple if 4
# test multiple if (2)
# enter multiple if 1
# test multiple if (3)
# enter multiple if 1
# test multiple if (4)
# enter multiple else 1
# test multiple if (5)
# enter multiple else 1
# Passed 77 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicNestedIfElseElsif ended
# Ended at simulation time of 1066ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicNestedIfElseElsif**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicLoop**********
# Started at simulation time of 1069ns
# testBasicLoop started
# log 0
# log 0
# log 0
# log 0
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 2
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicLoop ended
# Ended at simulation time of 1082ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicLoop**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicVar**********
# Started at simulation time of 1086ns
# testBasicVar started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_3: 0x3
# test_variable_4: 0x4
# test_variable_5: 0x5
# Passed 5 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicVar ended
# Ended at simulation time of 1093ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicVar**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicVar3**********
# Started at simulation time of 1096ns
# testBasicVar3 started
# aab: 0x1
# abb: 0x2
# bba: 0x3
# cbb: 0x4
# aba: 0x5
# Passed 5 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicVar3 ended
# Ended at simulation time of 1104ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicVar3**********
# Main test suite Basic ended
# ** Note: Verify passes 95
#    Time: 2106500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2106500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2106500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2106500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:36 on Jan 15,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteBasic_testCaseBasicIfElseElsif" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.199006">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1045"/>
            <property name="SimulatedDuration" value="32"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicVar3" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="1096"/>
            <property name="SimulatedEndTime" value="1104"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicLoop" assertions="3" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.096003">
         <properties>
            <property name="SimulatedStartTime" value="1069"/>
            <property name="SimulatedEndTime" value="1082"/>
            <property name="SimulatedDuration" value="13"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicNestedIfElseElsif" assertions="77" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="1048"/>
            <property name="SimulatedEndTime" value="1066"/>
            <property name="SimulatedDuration" value="18"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicConst" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicVar" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="1086"/>
            <property name="SimulatedEndTime" value="1093"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteArray" tests="5" skipped="0" errors="0" failures="0" assertions="21" timestamp="2025-01-15T07:38:33.766132" time="0.107003" file="TestSuites/TestSuiteArray.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteArray.stm -gstimulus_main_entry_label=$testMainSuiteArray -do &quot;run_all.do&quot; 
# Start time: 07:38:31 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_size.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteArray.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Array started
# **********START*TESTCASE*testSuiteArray_testCaseArray**********
# Started at simulation time of 1002ns
# testArray started
# Passed 6 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArray ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteArray_testCaseArray**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayGet**********
# Started at simulation time of 1013ns
# testArrayGet started
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArrayGet ended
# Ended at simulation time of 1020ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayGet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySet**********
# Started at simulation time of 1023ns
# testArraySet started
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArraySet ended
# Ended at simulation time of 1031ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySize**********
# Started at simulation time of 1034ns
# testArraySize started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArraySize ended
# Ended at simulation time of 1040ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySize**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Started at simulation time of 1044ns
# testArrayPointerCopy started
# Passed 8 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArrayPointerCopy ended
# Ended at simulation time of 1052ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Main test suite Array ended
# ** Note: Verify passes 21
#    Time: 2055100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2055100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2055100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2055100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:34 on Jan 15,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteArray_testCaseArraySet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.122004">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1031"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayGet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1020"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArray" assertions="6" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.107003">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayPointerCopy" assertions="8" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="1044"/>
            <property name="SimulatedEndTime" value="1052"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArraySize" assertions="1" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.107003">
         <properties>
            <property name="SimulatedStartTime" value="1034"/>
            <property name="SimulatedEndTime" value="1040"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_0" tests="40" skipped="0" errors="0" failures="0" assertions="328" timestamp="2025-01-15T07:38:35.363182" time="0.105003" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=0 -do &quot;run_all.do&quot; 
# Start time: 07:38:34 on Jan 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 0 started
# Testing bus(0) wishbone32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6188ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7368ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8579ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# ** Error: Bus Read timeout
#    Time: 9620 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9624ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 10635 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10639ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_0**********
# Testing bus(1) wishbone64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64_0**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 16188ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifySuccess_0**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 17368ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifyFail_0**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 18579ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutRead_0**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 19649ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutWrite_0**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 20689ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutWrite_0**********
# Testing bus(2) wishbone128 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus128_0**********
# testBus128 started
# Passed 39 verify instructions
# Passed 72 timeout monitored bus access instructions
# Success
# testBus128 ended
# Ended at simulation time of 26958ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus128_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus128VerifySuccess_0**********
# testBus128VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus128VerifySuccess ended
# Ended at simulation time of 28138ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus128VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus128VerifyFail_0**********
# testBus128VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus128VerifyFail ended
# Ended at simulation time of 29349ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus128VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus128TimeOutRead_0**********
# testBus128TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutRead ended
# Ended at simulation time of 30419ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus128TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus128TimeOutWrite_0**********
# testBus128TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutWrite ended
# Ended at simulation time of 31459ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus128TimeOutWrite_0**********
# Testing bus(3) wishbone256 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus256_0**********
# testBus256 started
# Passed 63 verify instructions
# Passed 120 timeout monitored bus access instructions
# Success
# testBus256 ended
# Ended at simulation time of 39168ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus256_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus256VerifySuccess_0**********
# testBus256VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus256VerifySuccess ended
# Ended at simulation time of 40348ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus256VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus256VerifyFail_0**********
# testBus256VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus256VerifyFail ended
# Ended at simulation time of 41559ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus256VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus256TimeOutRead_0**********
# testBus256TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutRead ended
# Ended at simulation time of 42629ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus256TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus256TimeOutWrite_0**********
# testBus256TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutWrite ended
# Ended at simulation time of 43669ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus256TimeOutWrite_0**********
# Testing bus(4) avalon32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 49068ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 50278ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 51515 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 51519ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 52599ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 53639ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_1**********
# Testing bus(5) avalon64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64_1**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 59458ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifySuccess_1**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 60668ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifyFail_1**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 61909ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutRead_1**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 62989ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutWrite_1**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 64029ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus64TimeOutWrite_1**********
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 71588ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 73158ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 74575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 74579ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 75779ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 76879ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_2**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 81918ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 83068ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 84275 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 84279ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 85339ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 86369ns
# **********END*TESTCASE*testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_2**********
# Main test main suite indexed Bus 0 ended
# ** Note: Verify passes 328
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 560
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 8 verify failures, got 4
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 16 bus timeout failures, got 2
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:40 on Jan 15,2025, Elapsed time: 0:00:06
# Errors: 6, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_0_testCaseBus256VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.118004">
         <properties>
            <property name="SimulatedStartTime" value="40351"/>
            <property name="SimulatedEndTime" value="41559"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus128TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103004">
         <properties>
            <property name="SimulatedStartTime" value="30422"/>
            <property name="SimulatedEndTime" value="31459"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.102003">
         <properties>
            <property name="SimulatedStartTime" value="73161"/>
            <property name="SimulatedEndTime" value="74579"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="84282"/>
            <property name="SimulatedEndTime" value="85339"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="59461"/>
            <property name="SimulatedEndTime" value="60668"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus256VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.107003">
         <properties>
            <property name="SimulatedStartTime" value="39171"/>
            <property name="SimulatedEndTime" value="40348"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.104004">
         <properties>
            <property name="SimulatedStartTime" value="43674"/>
            <property name="SimulatedEndTime" value="49068"/>
            <property name="SimulatedDuration" value="5394"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106003">
         <properties>
            <property name="SimulatedStartTime" value="64034"/>
            <property name="SimulatedEndTime" value="71588"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="62992"/>
            <property name="SimulatedEndTime" value="64029"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64_1" assertions="27" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.198006">
         <properties>
            <property name="SimulatedStartTime" value="53644"/>
            <property name="SimulatedEndTime" value="59458"/>
            <property name="SimulatedDuration" value="5814"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus256TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="42632"/>
            <property name="SimulatedEndTime" value="43669"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="51522"/>
            <property name="SimulatedEndTime" value="52599"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="6191"/>
            <property name="SimulatedEndTime" value="7368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008001">
         <properties>
            <property name="SimulatedStartTime" value="60671"/>
            <property name="SimulatedEndTime" value="61909"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.096003">
         <properties>
            <property name="SimulatedStartTime" value="19652"/>
            <property name="SimulatedEndTime" value="20689"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="52602"/>
            <property name="SimulatedEndTime" value="53639"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus128TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="29352"/>
            <property name="SimulatedEndTime" value="30419"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus256_0" assertions="63" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.304009">
         <properties>
            <property name="SimulatedStartTime" value="31464"/>
            <property name="SimulatedEndTime" value="39168"/>
            <property name="SimulatedDuration" value="7704"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="50281"/>
            <property name="SimulatedEndTime" value="51519"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="61912"/>
            <property name="SimulatedEndTime" value="62989"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097002">
         <properties>
            <property name="SimulatedStartTime" value="85342"/>
            <property name="SimulatedEndTime" value="86369"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus128_0" assertions="39" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.214007">
         <properties>
            <property name="SimulatedStartTime" value="20694"/>
            <property name="SimulatedEndTime" value="26958"/>
            <property name="SimulatedDuration" value="6264"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus128VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="28141"/>
            <property name="SimulatedEndTime" value="29349"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64_0" assertions="27" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.200007">
         <properties>
            <property name="SimulatedStartTime" value="10644"/>
            <property name="SimulatedEndTime" value="16188"/>
            <property name="SimulatedDuration" value="5544"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103004">
         <properties>
            <property name="SimulatedStartTime" value="75782"/>
            <property name="SimulatedEndTime" value="76879"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="18582"/>
            <property name="SimulatedEndTime" value="19649"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="83071"/>
            <property name="SimulatedEndTime" value="84279"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.111004">
         <properties>
            <property name="SimulatedStartTime" value="71591"/>
            <property name="SimulatedEndTime" value="73158"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="7371"/>
            <property name="SimulatedEndTime" value="8579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="17371"/>
            <property name="SimulatedEndTime" value="18579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="9627"/>
            <property name="SimulatedEndTime" value="10639"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.200006">
         <properties>
            <property name="SimulatedStartTime" value="76884"/>
            <property name="SimulatedEndTime" value="81918"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="8582"/>
            <property name="SimulatedEndTime" value="9624"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.105003">
         <properties>
            <property name="SimulatedStartTime" value="1003"/>
            <property name="SimulatedEndTime" value="6188"/>
            <property name="SimulatedDuration" value="5185"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="74582"/>
            <property name="SimulatedEndTime" value="75779"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006001">
         <properties>
            <property name="SimulatedStartTime" value="49071"/>
            <property name="SimulatedEndTime" value="50278"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus128VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="26961"/>
            <property name="SimulatedEndTime" value="28138"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus256TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="41562"/>
            <property name="SimulatedEndTime" value="42629"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus64VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="16191"/>
            <property name="SimulatedEndTime" value="17368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_0_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_0" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="81921"/>
            <property name="SimulatedEndTime" value="83068"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_1" tests="40" skipped="0" errors="0" failures="0" assertions="328" timestamp="2025-01-15T07:38:39.973325" time="0.103003" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=1 -do &quot;run_all.do&quot; 
# Start time: 07:38:36 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293075&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 1 started
# Testing bus(0) wishbone32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6188ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7368ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8579ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# ** Error: Bus Read timeout
#    Time: 9620 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9624ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 10635 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10639ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_0**********
# Testing bus(1) wishbone64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64_0**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 16188ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifySuccess_0**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 17368ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifyFail_0**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 18579ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutRead_0**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 19649ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutWrite_0**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 20689ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutWrite_0**********
# Testing bus(2) wishbone128 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus128_0**********
# testBus128 started
# Passed 39 verify instructions
# Passed 72 timeout monitored bus access instructions
# Success
# testBus128 ended
# Ended at simulation time of 26958ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus128_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus128VerifySuccess_0**********
# testBus128VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus128VerifySuccess ended
# Ended at simulation time of 28138ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus128VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus128VerifyFail_0**********
# testBus128VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus128VerifyFail ended
# Ended at simulation time of 29349ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus128VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus128TimeOutRead_0**********
# testBus128TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutRead ended
# Ended at simulation time of 30419ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus128TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus128TimeOutWrite_0**********
# testBus128TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutWrite ended
# Ended at simulation time of 31459ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus128TimeOutWrite_0**********
# Testing bus(3) wishbone256 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus256_0**********
# testBus256 started
# Passed 63 verify instructions
# Passed 120 timeout monitored bus access instructions
# Success
# testBus256 ended
# Ended at simulation time of 39168ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus256_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus256VerifySuccess_0**********
# testBus256VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus256VerifySuccess ended
# Ended at simulation time of 40348ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus256VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus256VerifyFail_0**********
# testBus256VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus256VerifyFail ended
# Ended at simulation time of 41559ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus256VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus256TimeOutRead_0**********
# testBus256TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutRead ended
# Ended at simulation time of 42629ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus256TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus256TimeOutWrite_0**********
# testBus256TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutWrite ended
# Ended at simulation time of 43669ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus256TimeOutWrite_0**********
# Testing bus(4) avalon32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 49068ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 50278ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 51515 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 51519ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 52599ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 53639ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_1**********
# Testing bus(5) avalon64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64_1**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 59458ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifySuccess_1**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 60668ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifyFail_1**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 61909ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutRead_1**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 62989ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutWrite_1**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 64029ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus64TimeOutWrite_1**********
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 71588ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 73158ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 74575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 74579ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 75779ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 76879ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_2**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 81918ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 83068ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 84275 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 84279ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 85339ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 86369ns
# **********END*TESTCASE*testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_2**********
# Main test main suite indexed Bus 1 ended
# ** Note: Verify passes 328
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 560
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 8 verify failures, got 4
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 16 bus timeout failures, got 2
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:44 on Jan 15,2025, Elapsed time: 0:00:08
# Errors: 6, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="7371"/>
            <property name="SimulatedEndTime" value="8579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus256TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.009">
         <properties>
            <property name="SimulatedStartTime" value="42632"/>
            <property name="SimulatedEndTime" value="43669"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="85342"/>
            <property name="SimulatedEndTime" value="86369"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus128TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100004">
         <properties>
            <property name="SimulatedStartTime" value="29352"/>
            <property name="SimulatedEndTime" value="30419"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="1003"/>
            <property name="SimulatedEndTime" value="6188"/>
            <property name="SimulatedDuration" value="5185"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus256TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="41562"/>
            <property name="SimulatedEndTime" value="42629"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="49071"/>
            <property name="SimulatedEndTime" value="50278"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="6191"/>
            <property name="SimulatedEndTime" value="7368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="83071"/>
            <property name="SimulatedEndTime" value="84279"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="16191"/>
            <property name="SimulatedEndTime" value="17368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.212007">
         <properties>
            <property name="SimulatedStartTime" value="43674"/>
            <property name="SimulatedEndTime" value="49068"/>
            <property name="SimulatedDuration" value="5394"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64_0" assertions="27" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.116003">
         <properties>
            <property name="SimulatedStartTime" value="10644"/>
            <property name="SimulatedEndTime" value="16188"/>
            <property name="SimulatedDuration" value="5544"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="73161"/>
            <property name="SimulatedEndTime" value="74579"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus128VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="28141"/>
            <property name="SimulatedEndTime" value="29349"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.118004">
         <properties>
            <property name="SimulatedStartTime" value="84282"/>
            <property name="SimulatedEndTime" value="85339"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099004">
         <properties>
            <property name="SimulatedStartTime" value="17371"/>
            <property name="SimulatedEndTime" value="18579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="60671"/>
            <property name="SimulatedEndTime" value="61909"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus256_0" assertions="63" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.303009">
         <properties>
            <property name="SimulatedStartTime" value="31464"/>
            <property name="SimulatedEndTime" value="39168"/>
            <property name="SimulatedDuration" value="7704"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.227007">
         <properties>
            <property name="SimulatedStartTime" value="64034"/>
            <property name="SimulatedEndTime" value="71588"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus128TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.102003">
         <properties>
            <property name="SimulatedStartTime" value="30422"/>
            <property name="SimulatedEndTime" value="31459"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="18582"/>
            <property name="SimulatedEndTime" value="19649"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="9627"/>
            <property name="SimulatedEndTime" value="10639"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098004">
         <properties>
            <property name="SimulatedStartTime" value="59461"/>
            <property name="SimulatedEndTime" value="60668"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64_1" assertions="27" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.199007">
         <properties>
            <property name="SimulatedStartTime" value="53644"/>
            <property name="SimulatedEndTime" value="59458"/>
            <property name="SimulatedDuration" value="5814"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="61912"/>
            <property name="SimulatedEndTime" value="62989"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus128VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="26961"/>
            <property name="SimulatedEndTime" value="28138"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus256VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101004">
         <properties>
            <property name="SimulatedStartTime" value="39171"/>
            <property name="SimulatedEndTime" value="40348"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus256VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098004">
         <properties>
            <property name="SimulatedStartTime" value="40351"/>
            <property name="SimulatedEndTime" value="41559"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.105003">
         <properties>
            <property name="SimulatedStartTime" value="74582"/>
            <property name="SimulatedEndTime" value="75779"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="8582"/>
            <property name="SimulatedEndTime" value="9624"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.104003">
         <properties>
            <property name="SimulatedStartTime" value="76884"/>
            <property name="SimulatedEndTime" value="81918"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.113004">
         <properties>
            <property name="SimulatedStartTime" value="51522"/>
            <property name="SimulatedEndTime" value="52599"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006001">
         <properties>
            <property name="SimulatedStartTime" value="62992"/>
            <property name="SimulatedEndTime" value="64029"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="52602"/>
            <property name="SimulatedEndTime" value="53639"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus128_0" assertions="39" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.200006">
         <properties>
            <property name="SimulatedStartTime" value="20694"/>
            <property name="SimulatedEndTime" value="26958"/>
            <property name="SimulatedDuration" value="6264"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="81921"/>
            <property name="SimulatedEndTime" value="83068"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus64TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="19652"/>
            <property name="SimulatedEndTime" value="20689"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="71591"/>
            <property name="SimulatedEndTime" value="73158"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.104003">
         <properties>
            <property name="SimulatedStartTime" value="50281"/>
            <property name="SimulatedEndTime" value="51519"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_1_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_1" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="75782"/>
            <property name="SimulatedEndTime" value="76879"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_2" tests="40" skipped="0" errors="0" failures="0" assertions="328" timestamp="2025-01-15T07:38:49.691628" time="0.106003" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=2 -do &quot;run_all.do&quot; 
# Start time: 07:38:38 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293523&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293228&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 2 started
# Testing bus(0) wishbone32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6188ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7368ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8579ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# ** Error: Bus Read timeout
#    Time: 9620 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9624ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 10635 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10639ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_0**********
# Testing bus(1) wishbone64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64_0**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 16188ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifySuccess_0**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 17368ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifyFail_0**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 18579ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutRead_0**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 19649ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutWrite_0**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 20689ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutWrite_0**********
# Testing bus(2) wishbone128 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus128_0**********
# testBus128 started
# Passed 39 verify instructions
# Passed 72 timeout monitored bus access instructions
# Success
# testBus128 ended
# Ended at simulation time of 26958ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus128_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus128VerifySuccess_0**********
# testBus128VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus128VerifySuccess ended
# Ended at simulation time of 28138ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus128VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus128VerifyFail_0**********
# testBus128VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus128VerifyFail ended
# Ended at simulation time of 29349ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus128VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus128TimeOutRead_0**********
# testBus128TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutRead ended
# Ended at simulation time of 30419ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus128TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus128TimeOutWrite_0**********
# testBus128TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutWrite ended
# Ended at simulation time of 31459ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus128TimeOutWrite_0**********
# Testing bus(3) wishbone256 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus256_0**********
# testBus256 started
# Passed 63 verify instructions
# Passed 120 timeout monitored bus access instructions
# Success
# testBus256 ended
# Ended at simulation time of 39168ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus256_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus256VerifySuccess_0**********
# testBus256VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus256VerifySuccess ended
# Ended at simulation time of 40348ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus256VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus256VerifyFail_0**********
# testBus256VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus256VerifyFail ended
# Ended at simulation time of 41559ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus256VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus256TimeOutRead_0**********
# testBus256TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutRead ended
# Ended at simulation time of 42629ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus256TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus256TimeOutWrite_0**********
# testBus256TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutWrite ended
# Ended at simulation time of 43669ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus256TimeOutWrite_0**********
# Testing bus(4) avalon32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 49068ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 50278ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 51515 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 51519ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 52599ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 53639ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_1**********
# Testing bus(5) avalon64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64_1**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 59458ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifySuccess_1**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 60668ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifyFail_1**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 61909ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutRead_1**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 62989ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutWrite_1**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 64029ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus64TimeOutWrite_1**********
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 71588ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 73158ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 74575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 74579ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 75779ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 76879ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_2**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 81918ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 83068ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 84275 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 84279ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 85339ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 86369ns
# **********END*TESTCASE*testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_2**********
# Main test main suite indexed Bus 2 ended
# ** Note: Verify passes 328
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 560
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 8 verify failures, got 4
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 16 bus timeout failures, got 2
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:53 on Jan 15,2025, Elapsed time: 0:00:15
# Errors: 6, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64_1" assertions="27" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="53644"/>
            <property name="SimulatedEndTime" value="59458"/>
            <property name="SimulatedDuration" value="5814"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus128TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100004">
         <properties>
            <property name="SimulatedStartTime" value="30422"/>
            <property name="SimulatedEndTime" value="31459"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.102003">
         <properties>
            <property name="SimulatedStartTime" value="43674"/>
            <property name="SimulatedEndTime" value="49068"/>
            <property name="SimulatedDuration" value="5394"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="18582"/>
            <property name="SimulatedEndTime" value="19649"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus128TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="29352"/>
            <property name="SimulatedEndTime" value="30419"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64_0" assertions="27" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.116004">
         <properties>
            <property name="SimulatedStartTime" value="10644"/>
            <property name="SimulatedEndTime" value="16188"/>
            <property name="SimulatedDuration" value="5544"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.112003">
         <properties>
            <property name="SimulatedStartTime" value="8582"/>
            <property name="SimulatedEndTime" value="9624"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006001">
         <properties>
            <property name="SimulatedStartTime" value="49071"/>
            <property name="SimulatedEndTime" value="50278"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.004001">
         <properties>
            <property name="SimulatedStartTime" value="6191"/>
            <property name="SimulatedEndTime" value="7368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="17371"/>
            <property name="SimulatedEndTime" value="18579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.01">
         <properties>
            <property name="SimulatedStartTime" value="83071"/>
            <property name="SimulatedEndTime" value="84279"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="51522"/>
            <property name="SimulatedEndTime" value="52599"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.133004">
         <properties>
            <property name="SimulatedStartTime" value="71591"/>
            <property name="SimulatedEndTime" value="73158"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.095003">
         <properties>
            <property name="SimulatedStartTime" value="61912"/>
            <property name="SimulatedEndTime" value="62989"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="50281"/>
            <property name="SimulatedEndTime" value="51519"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus256TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="41562"/>
            <property name="SimulatedEndTime" value="42629"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus128VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="26961"/>
            <property name="SimulatedEndTime" value="28138"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.113004">
         <properties>
            <property name="SimulatedStartTime" value="81921"/>
            <property name="SimulatedEndTime" value="83068"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus256VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="39171"/>
            <property name="SimulatedEndTime" value="40348"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.126004">
         <properties>
            <property name="SimulatedStartTime" value="74582"/>
            <property name="SimulatedEndTime" value="75779"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.235007">
         <properties>
            <property name="SimulatedStartTime" value="76884"/>
            <property name="SimulatedEndTime" value="81918"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.109004">
         <properties>
            <property name="SimulatedStartTime" value="60671"/>
            <property name="SimulatedEndTime" value="61909"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="75782"/>
            <property name="SimulatedEndTime" value="76879"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.108003">
         <properties>
            <property name="SimulatedStartTime" value="62992"/>
            <property name="SimulatedEndTime" value="64029"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="52602"/>
            <property name="SimulatedEndTime" value="53639"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106003">
         <properties>
            <property name="SimulatedStartTime" value="1003"/>
            <property name="SimulatedEndTime" value="6188"/>
            <property name="SimulatedDuration" value="5185"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.123004">
         <properties>
            <property name="SimulatedStartTime" value="85342"/>
            <property name="SimulatedEndTime" value="86369"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus128VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="28141"/>
            <property name="SimulatedEndTime" value="29349"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus256TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="42632"/>
            <property name="SimulatedEndTime" value="43669"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="9627"/>
            <property name="SimulatedEndTime" value="10639"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus256VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="40351"/>
            <property name="SimulatedEndTime" value="41559"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106003">
         <properties>
            <property name="SimulatedStartTime" value="19652"/>
            <property name="SimulatedEndTime" value="20689"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="84282"/>
            <property name="SimulatedEndTime" value="85339"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus256_0" assertions="63" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.204007">
         <properties>
            <property name="SimulatedStartTime" value="31464"/>
            <property name="SimulatedEndTime" value="39168"/>
            <property name="SimulatedDuration" value="7704"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="59461"/>
            <property name="SimulatedEndTime" value="60668"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.116003">
         <properties>
            <property name="SimulatedStartTime" value="7371"/>
            <property name="SimulatedEndTime" value="8579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="73161"/>
            <property name="SimulatedEndTime" value="74579"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus64VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="16191"/>
            <property name="SimulatedEndTime" value="17368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus128_0" assertions="39" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.197006">
         <properties>
            <property name="SimulatedStartTime" value="20694"/>
            <property name="SimulatedEndTime" value="26958"/>
            <property name="SimulatedDuration" value="6264"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_2_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_2" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.119004">
         <properties>
            <property name="SimulatedStartTime" value="64034"/>
            <property name="SimulatedEndTime" value="71588"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_3" tests="40" skipped="0" errors="0" failures="0" assertions="328" timestamp="2025-01-15T07:38:48.061577" time="0.117004" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=3 -do &quot;run_all.do&quot; 
# Start time: 07:38:40 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293157&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 294174&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 3 started
# Testing bus(0) wishbone32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6188ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7368ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8579ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# ** Error: Bus Read timeout
#    Time: 9620 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9624ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 10635 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10639ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_0**********
# Testing bus(1) wishbone64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64_0**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 16188ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifySuccess_0**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 17368ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifyFail_0**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 18579ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutRead_0**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 19649ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutWrite_0**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 20689ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutWrite_0**********
# Testing bus(2) wishbone128 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus128_0**********
# testBus128 started
# Passed 39 verify instructions
# Passed 72 timeout monitored bus access instructions
# Success
# testBus128 ended
# Ended at simulation time of 26958ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus128_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus128VerifySuccess_0**********
# testBus128VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus128VerifySuccess ended
# Ended at simulation time of 28138ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus128VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus128VerifyFail_0**********
# testBus128VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus128VerifyFail ended
# Ended at simulation time of 29349ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus128VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus128TimeOutRead_0**********
# testBus128TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutRead ended
# Ended at simulation time of 30419ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus128TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus128TimeOutWrite_0**********
# testBus128TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus128TimeOutWrite ended
# Ended at simulation time of 31459ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus128TimeOutWrite_0**********
# Testing bus(3) wishbone256 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus256_0**********
# testBus256 started
# Passed 63 verify instructions
# Passed 120 timeout monitored bus access instructions
# Success
# testBus256 ended
# Ended at simulation time of 39168ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus256_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus256VerifySuccess_0**********
# testBus256VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus256VerifySuccess ended
# Ended at simulation time of 40348ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus256VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus256VerifyFail_0**********
# testBus256VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus256VerifyFail ended
# Ended at simulation time of 41559ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus256VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus256TimeOutRead_0**********
# testBus256TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutRead ended
# Ended at simulation time of 42629ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus256TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus256TimeOutWrite_0**********
# testBus256TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus256TimeOutWrite ended
# Ended at simulation time of 43669ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus256TimeOutWrite_0**********
# Testing bus(4) avalon32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 49068ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 50278ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 51515 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 51519ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 52599ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 53639ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_1**********
# Testing bus(5) avalon64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64_1**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 59458ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifySuccess_1**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 60668ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifyFail_1**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 61909ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutRead_1**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 62989ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutWrite_1**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 64029ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus64TimeOutWrite_1**********
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 71588ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 73158ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 74575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 74579ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 75779ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 76879ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_2**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_2**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 81918ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_2**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 83068ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifySuccess_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_2**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 84275 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 84279ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32VerifyFail_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_2**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 85339ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutRead_2**********
# **********START*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_2**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 86369ns
# **********END*TESTCASE*testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_2**********
# Main test main suite indexed Bus 3 ended
# ** Note: Verify passes 328
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 560
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 8 verify failures, got 4
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 16 bus timeout failures, got 2
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 87372300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:52 on Jan 15,2025, Elapsed time: 0:00:12
# Errors: 6, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="51522"/>
            <property name="SimulatedEndTime" value="52599"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.104003">
         <properties>
            <property name="SimulatedStartTime" value="18582"/>
            <property name="SimulatedEndTime" value="19649"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106003">
         <properties>
            <property name="SimulatedStartTime" value="64034"/>
            <property name="SimulatedEndTime" value="71588"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="75782"/>
            <property name="SimulatedEndTime" value="76879"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.108003">
         <properties>
            <property name="SimulatedStartTime" value="52602"/>
            <property name="SimulatedEndTime" value="53639"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64_0" assertions="27" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.223007">
         <properties>
            <property name="SimulatedStartTime" value="10644"/>
            <property name="SimulatedEndTime" value="16188"/>
            <property name="SimulatedDuration" value="5544"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus256TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.125004">
         <properties>
            <property name="SimulatedStartTime" value="42632"/>
            <property name="SimulatedEndTime" value="43669"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.110003">
         <properties>
            <property name="SimulatedStartTime" value="43674"/>
            <property name="SimulatedEndTime" value="49068"/>
            <property name="SimulatedDuration" value="5394"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="7371"/>
            <property name="SimulatedEndTime" value="8579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="81921"/>
            <property name="SimulatedEndTime" value="83068"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.197006">
         <properties>
            <property name="SimulatedStartTime" value="62992"/>
            <property name="SimulatedEndTime" value="64029"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus256_0" assertions="63" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.209007">
         <properties>
            <property name="SimulatedStartTime" value="31464"/>
            <property name="SimulatedEndTime" value="39168"/>
            <property name="SimulatedDuration" value="7704"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="50281"/>
            <property name="SimulatedEndTime" value="51519"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus128TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="29352"/>
            <property name="SimulatedEndTime" value="30419"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus128_0" assertions="39" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.202007">
         <properties>
            <property name="SimulatedStartTime" value="20694"/>
            <property name="SimulatedEndTime" value="26958"/>
            <property name="SimulatedDuration" value="6264"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="61912"/>
            <property name="SimulatedEndTime" value="62989"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus256TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="41562"/>
            <property name="SimulatedEndTime" value="42629"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus256VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="39171"/>
            <property name="SimulatedEndTime" value="40348"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.108004">
         <properties>
            <property name="SimulatedStartTime" value="49071"/>
            <property name="SimulatedEndTime" value="50278"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="60671"/>
            <property name="SimulatedEndTime" value="61909"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.117004">
         <properties>
            <property name="SimulatedStartTime" value="1003"/>
            <property name="SimulatedEndTime" value="6188"/>
            <property name="SimulatedDuration" value="5185"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus256VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.118004">
         <properties>
            <property name="SimulatedStartTime" value="40351"/>
            <property name="SimulatedEndTime" value="41559"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="74582"/>
            <property name="SimulatedEndTime" value="75779"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifySuccess_2" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="71591"/>
            <property name="SimulatedEndTime" value="73158"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="83071"/>
            <property name="SimulatedEndTime" value="84279"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutRead_2" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="84282"/>
            <property name="SimulatedEndTime" value="85339"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32_2" assertions="21" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103004">
         <properties>
            <property name="SimulatedStartTime" value="76884"/>
            <property name="SimulatedEndTime" value="81918"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="59461"/>
            <property name="SimulatedEndTime" value="60668"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus128TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="30422"/>
            <property name="SimulatedEndTime" value="31459"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.118004">
         <properties>
            <property name="SimulatedStartTime" value="6191"/>
            <property name="SimulatedEndTime" value="7368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.099003">
         <properties>
            <property name="SimulatedStartTime" value="19652"/>
            <property name="SimulatedEndTime" value="20689"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus128VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.141004">
         <properties>
            <property name="SimulatedStartTime" value="28141"/>
            <property name="SimulatedEndTime" value="29349"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64_1" assertions="27" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.194006">
         <properties>
            <property name="SimulatedStartTime" value="53644"/>
            <property name="SimulatedEndTime" value="59458"/>
            <property name="SimulatedDuration" value="5814"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="9627"/>
            <property name="SimulatedEndTime" value="10639"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutWrite_2" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="85342"/>
            <property name="SimulatedEndTime" value="86369"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus128VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="26961"/>
            <property name="SimulatedEndTime" value="28138"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006001">
         <properties>
            <property name="SimulatedStartTime" value="17371"/>
            <property name="SimulatedEndTime" value="18579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106003">
         <properties>
            <property name="SimulatedStartTime" value="8582"/>
            <property name="SimulatedEndTime" value="9624"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus64VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="16191"/>
            <property name="SimulatedEndTime" value="17368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_3_testCaseBus32VerifyFail_2" assertions="4" classname="testSuiteIndexedBus_3" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="73161"/>
            <property name="SimulatedEndTime" value="74579"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_4" tests="20" skipped="0" errors="0" failures="0" assertions="134" timestamp="2025-01-15T07:38:50.613657" time="0.104003" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=4 -do &quot;run_all.do&quot; 
# Start time: 07:38:41 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293169&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293753&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 4 started
# Testing bus(4) avalon32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6398ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7608ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8845 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8849ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9929ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10969ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_0**********
# Testing bus(5) avalon64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus64_0**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 16788ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus64_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus64VerifySuccess_0**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 17998ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus64VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus64VerifyFail_0**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 19239ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus64VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus64TimeOutRead_0**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 20319ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus64TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus64TimeOutWrite_0**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 21359ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus64TimeOutWrite_0**********
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 28918ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 30488ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 31905 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 31909ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 33109ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 34209ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_1**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 39248ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 40398ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 41605 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 41609ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 42669ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 43699ns
# **********END*TESTCASE*testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_1**********
# Main test main suite indexed Bus 4 ended
# ** Note: Verify passes 134
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 220
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 4 verify failures, got 3
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 8 bus timeout failures, got 0
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:52 on Jan 15,2025, Elapsed time: 0:00:11
# Errors: 3, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="34214"/>
            <property name="SimulatedEndTime" value="39248"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="6401"/>
            <property name="SimulatedEndTime" value="7608"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106003">
         <properties>
            <property name="SimulatedStartTime" value="21364"/>
            <property name="SimulatedEndTime" value="28918"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus64VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="16791"/>
            <property name="SimulatedEndTime" value="17998"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus64TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="20322"/>
            <property name="SimulatedEndTime" value="21359"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="9932"/>
            <property name="SimulatedEndTime" value="10969"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus64TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="19242"/>
            <property name="SimulatedEndTime" value="20319"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="40401"/>
            <property name="SimulatedEndTime" value="41609"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="41612"/>
            <property name="SimulatedEndTime" value="42669"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007001">
         <properties>
            <property name="SimulatedStartTime" value="28921"/>
            <property name="SimulatedEndTime" value="30488"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus64_0" assertions="27" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.199007">
         <properties>
            <property name="SimulatedStartTime" value="10974"/>
            <property name="SimulatedEndTime" value="16788"/>
            <property name="SimulatedDuration" value="5814"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="8852"/>
            <property name="SimulatedEndTime" value="9929"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="30491"/>
            <property name="SimulatedEndTime" value="31909"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="31912"/>
            <property name="SimulatedEndTime" value="33109"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="39251"/>
            <property name="SimulatedEndTime" value="40398"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.101004">
         <properties>
            <property name="SimulatedStartTime" value="42672"/>
            <property name="SimulatedEndTime" value="43699"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.104003">
         <properties>
            <property name="SimulatedStartTime" value="1004"/>
            <property name="SimulatedEndTime" value="6398"/>
            <property name="SimulatedDuration" value="5394"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="33112"/>
            <property name="SimulatedEndTime" value="34209"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="7611"/>
            <property name="SimulatedEndTime" value="8849"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_4_testCaseBus64VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_4" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="18001"/>
            <property name="SimulatedEndTime" value="19239"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_5" tests="20" skipped="0" errors="0" failures="0" assertions="134" timestamp="2025-01-15T07:38:51.885696" time="0.196006" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=5 -do &quot;run_all.do&quot; 
# Start time: 07:38:42 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 293176&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 294214&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 5 started
# Testing bus(4) avalon32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6398ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7608ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8845 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8849ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9929ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10969ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_0**********
# Testing bus(5) avalon64 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus64_0**********
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 16788ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus64_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus64VerifySuccess_0**********
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 17998ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus64VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus64VerifyFail_0**********
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 19239ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus64VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus64TimeOutRead_0**********
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 20319ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus64TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus64TimeOutWrite_0**********
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 21359ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus64TimeOutWrite_0**********
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 28918ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 30488ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 31905 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 31909ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 33109ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 34209ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_1**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32_1**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 39248ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifySuccess_1**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 40398ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifySuccess_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifyFail_1**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 41605 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 41609ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32VerifyFail_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutRead_1**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 42669ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutRead_1**********
# **********START*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_1**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 43699ns
# **********END*TESTCASE*testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_1**********
# Main test main suite indexed Bus 5 ended
# ** Note: Verify passes 134
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 220
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 4 verify failures, got 3
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 8 bus timeout failures, got 0
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 44702300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:54 on Jan 15,2025, Elapsed time: 0:00:12
# Errors: 3, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_5_testCaseBus64TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.008">
         <properties>
            <property name="SimulatedStartTime" value="20322"/>
            <property name="SimulatedEndTime" value="21359"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.110004">
         <properties>
            <property name="SimulatedStartTime" value="28921"/>
            <property name="SimulatedEndTime" value="30488"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.121004">
         <properties>
            <property name="SimulatedStartTime" value="33112"/>
            <property name="SimulatedEndTime" value="34209"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus64VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="18001"/>
            <property name="SimulatedEndTime" value="19239"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.141004">
         <properties>
            <property name="SimulatedStartTime" value="34214"/>
            <property name="SimulatedEndTime" value="39248"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus64TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="19242"/>
            <property name="SimulatedEndTime" value="20319"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="7611"/>
            <property name="SimulatedEndTime" value="8849"/>
            <property name="SimulatedDuration" value="1238"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.196006">
         <properties>
            <property name="SimulatedStartTime" value="1004"/>
            <property name="SimulatedEndTime" value="6398"/>
            <property name="SimulatedDuration" value="5394"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32VerifySuccess_1" assertions="3" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="39251"/>
            <property name="SimulatedEndTime" value="40398"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.121004">
         <properties>
            <property name="SimulatedStartTime" value="30491"/>
            <property name="SimulatedEndTime" value="31909"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_1" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.111004">
         <properties>
            <property name="SimulatedStartTime" value="42672"/>
            <property name="SimulatedEndTime" value="43699"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="6401"/>
            <property name="SimulatedEndTime" value="7608"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus64VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="16791"/>
            <property name="SimulatedEndTime" value="17998"/>
            <property name="SimulatedDuration" value="1207"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="41612"/>
            <property name="SimulatedEndTime" value="42669"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32VerifyFail_1" assertions="4" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.123004">
         <properties>
            <property name="SimulatedStartTime" value="40401"/>
            <property name="SimulatedEndTime" value="41609"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="9932"/>
            <property name="SimulatedEndTime" value="10969"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32_1" assertions="21" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.129004">
         <properties>
            <property name="SimulatedStartTime" value="21364"/>
            <property name="SimulatedEndTime" value="28918"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32TimeOutRead_1" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="31912"/>
            <property name="SimulatedEndTime" value="33109"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="8852"/>
            <property name="SimulatedEndTime" value="9929"/>
            <property name="SimulatedDuration" value="1077"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_5_testCaseBus64_0" assertions="27" classname="testSuiteIndexedBus_5" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.113004">
         <properties>
            <property name="SimulatedStartTime" value="10974"/>
            <property name="SimulatedEndTime" value="16788"/>
            <property name="SimulatedDuration" value="5814"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_6" tests="10" skipped="0" errors="0" failures="0" assertions="64" timestamp="2025-01-15T07:38:45.989512" time="0.29401" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=6 -do &quot;run_all.do&quot; 
# Start time: 07:38:44 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 6 started
# Testing bus(6) axi4lite32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 8558ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 10128ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 11545 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 11549ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 12749ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 13849ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutWrite_0**********
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32_0**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 18888ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifySuccess_0**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 20038ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifySuccess_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifyFail_0**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 21245 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 21249ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32VerifyFail_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutRead_0**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 22309ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutRead_0**********
# **********START*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutWrite_0**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 23339ns
# **********END*TESTCASE*testSuiteIndexedBus_6_testCaseBus32TimeOutWrite_0**********
# Main test main suite indexed Bus 6 ended
# ** Note: Verify passes 64
#    Time: 24342300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 104
#    Time: 24342300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 verify failures, got 2
#    Time: 24342300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 4 bus timeout failures, got 0
#    Time: 24342300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 24342300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 24342300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:47 on Jan 15,2025, Elapsed time: 0:00:03
# Errors: 2, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.105003">
         <properties>
            <property name="SimulatedStartTime" value="18891"/>
            <property name="SimulatedEndTime" value="20038"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.098003">
         <properties>
            <property name="SimulatedStartTime" value="22312"/>
            <property name="SimulatedEndTime" value="23339"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32VerifySuccess_0" assertions="3" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.109003">
         <properties>
            <property name="SimulatedStartTime" value="8561"/>
            <property name="SimulatedEndTime" value="10128"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32TimeOutWrite_0" assertions="2" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.107003">
         <properties>
            <property name="SimulatedStartTime" value="12752"/>
            <property name="SimulatedEndTime" value="13849"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="21252"/>
            <property name="SimulatedEndTime" value="22309"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="10131"/>
            <property name="SimulatedEndTime" value="11549"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32VerifyFail_0" assertions="4" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="20041"/>
            <property name="SimulatedEndTime" value="21249"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.103003">
         <properties>
            <property name="SimulatedStartTime" value="13854"/>
            <property name="SimulatedEndTime" value="18888"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32TimeOutRead_0" assertions="2" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.115004">
         <properties>
            <property name="SimulatedStartTime" value="11552"/>
            <property name="SimulatedEndTime" value="12749"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_6_testCaseBus32_0" assertions="21" classname="testSuiteIndexedBus_6" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.29401">
         <properties>
            <property name="SimulatedStartTime" value="1004"/>
            <property name="SimulatedEndTime" value="8558"/>
            <property name="SimulatedDuration" value="7554"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteIndexedBus_7" tests="5" skipped="0" errors="0" failures="0" assertions="32" timestamp="2025-01-15T07:38:48.868602" time="0.106004" file="TestSuites/TestSuiteIndexedBus.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteIndexedBus.stm -gstimulus_main_entry_label=$testMainSuiteIndexedBus -gstimulus_test_suite_index=7 -do &quot;run_all.do&quot; 
# Start time: 07:38:44 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 294174&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus128.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus256.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteIndexedBus.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test main suite indexed Bus 7 started
# Testing bus(7) ram32 with machine value width 256
# **********START*TESTCASE*testSuiteIndexedBus_7_testCaseBus32_4294967295**********
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6038ns
# **********END*TESTCASE*testSuiteIndexedBus_7_testCaseBus32_4294967295**********
# **********START*TESTCASE*testSuiteIndexedBus_7_testCaseBus32VerifySuccess_4294967295**********
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7188ns
# **********END*TESTCASE*testSuiteIndexedBus_7_testCaseBus32VerifySuccess_4294967295**********
# **********START*TESTCASE*testSuiteIndexedBus_7_testCaseBus32VerifyFail_4294967295**********
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000000000000000000000000000000000000000000000000000
# address  = 0x0000000000000000000000000000000000000000000000000000000000000000
# read     = 0x0000000000000000000000000000000000000000000000000000000055555555
# expected = 0x0000000000000000000000000000000000000000000000000000000000000000
# mask     = 0x00000000000000000000000000000000000000000000000000000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8395 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8399ns
# **********END*TESTCASE*testSuiteIndexedBus_7_testCaseBus32VerifyFail_4294967295**********
# **********START*TESTCASE*testSuiteIndexedBus_7_testCaseBus32TimeOutRead_4294967295**********
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9459ns
# **********END*TESTCASE*testSuiteIndexedBus_7_testCaseBus32TimeOutRead_4294967295**********
# **********START*TESTCASE*testSuiteIndexedBus_7_testCaseBus32TimeOutWrite_4294967295**********
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10489ns
# **********END*TESTCASE*testSuiteIndexedBus_7_testCaseBus32TimeOutWrite_4294967295**********
# Main test main suite indexed Bus 7 ended
# ** Note: Verify passes 32
#    Time: 11492300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 52
#    Time: 11492300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 11492300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 0
#    Time: 11492300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 11492300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 11492300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:49 on Jan 15,2025, Elapsed time: 0:00:05
# Errors: 1, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteIndexedBus_7_testCaseBus32TimeOutWrite_4294967295" assertions="2" classname="testSuiteIndexedBus_7" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.132004">
         <properties>
            <property name="SimulatedStartTime" value="9462"/>
            <property name="SimulatedEndTime" value="10489"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_7_testCaseBus32VerifyFail_4294967295" assertions="4" classname="testSuiteIndexedBus_7" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="7191"/>
            <property name="SimulatedEndTime" value="8399"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_7_testCaseBus32_4294967295" assertions="21" classname="testSuiteIndexedBus_7" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.106004">
         <properties>
            <property name="SimulatedStartTime" value="1004"/>
            <property name="SimulatedEndTime" value="6038"/>
            <property name="SimulatedDuration" value="5034"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_7_testCaseBus32TimeOutRead_4294967295" assertions="2" classname="testSuiteIndexedBus_7" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="8402"/>
            <property name="SimulatedEndTime" value="9459"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteIndexedBus_7_testCaseBus32VerifySuccess_4294967295" assertions="3" classname="testSuiteIndexedBus_7" file="TestSuites/TestSuiteIndexedBus.stm" line="TestSuites/TestSuiteIndexedBus.stm" time="0.097003">
         <properties>
            <property name="SimulatedStartTime" value="6041"/>
            <property name="SimulatedEndTime" value="7188"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteSignal" tests="4" skipped="0" errors="0" failures="0" assertions="61" timestamp="2025-01-15T07:38:46.744536" time="0.007" file="TestSuites/TestSuiteSignal.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteSignal.stm -gstimulus_main_entry_label=$testMainSuiteSignal -do &quot;run_all.do&quot; 
# Start time: 07:38:44 on Jan 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_wishbone_128_pkg(body)
# Loading work.tb_bus_wishbone_256_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteSignal.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Signal started
# **********START*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# Started at simulation time of 1002ns
# testSignalWriteReadVerify started
# Passed 12 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testSignalWriteReadVerify ended
# Ended at simulation time of 1011ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# Started at simulation time of 1014ns
# testSignalVerifyFail started
# signal verify intended error on no match
# signal   = 0x00000000000000000000000000000000000000000000000000000000000007D0
# read     = 0x0000000000000000000000000000000000000000000000000000000000000000
# expected = 0x0000000000000000000000000000000000000000000000000000000000000001
# mask     = 0x0000000000000000000000000000000000000000000000000000000000000001
# ** Error:  line 58, signal_verify, file Signal/signal.stm
#    Time: 1017600 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testSignalVerifyFail ended
# Ended at simulation time of 1021ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# Started at simulation time of 1025ns
# testSignalPointerCopy started
# Passed 24 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testSignalPointerCopy ended
# Ended at simulation time of 1037ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Started at simulation time of 1040ns
# testSignalPointerGetSet started
# Passed 24 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testSignalPointerGetSet ended
# Ended at simulation time of 1053ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Main test suite Signal ended
# ** Note: Verify passes 61
#    Time: 2055500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2055500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 2055500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2055500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 07:38:47 on Jan 15,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteSignal_testCaseSignalWriteReadVerify" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1011"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerCopy" assertions="24" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.100003">
         <properties>
            <property name="SimulatedStartTime" value="1025"/>
            <property name="SimulatedEndTime" value="1037"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalVerifyFail" assertions="1" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="1014"/>
            <property name="SimulatedEndTime" value="1021"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerGetSet" assertions="24" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.101003">
         <properties>
            <property name="SimulatedStartTime" value="1040"/>
            <property name="SimulatedEndTime" value="1053"/>
            <property name="SimulatedDuration" value="13"/>
         </properties>
      </testcase>
   </testsuite>
</testsuites>
