// Seed: 3119672447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6 = 1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri1 id_3
);
  wire id_5;
  supply0 id_6;
  wire id_7;
  xnor primCall (id_2, id_1, id_5, id_0);
  assign id_6 = 1'b0 + id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2.id_3 = this == id_3 ? id_3 : 1;
  module_2 modCall_1 ();
  always id_2 <= id_3;
endmodule
