$date
	Sat May 15 09:59:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fadder_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " fcarry_out $end
$var wire 1 & half_sum_1 $end
$var wire 1 ' half_carry_2 $end
$var wire 1 ( half_carry_1 $end
$var wire 1 ! fsum $end
$scope module HA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#2
0"
0!
0'
0&
0(
0%
0$
0#
#4
1!
1%
#6
1&
0%
1$
#8
1"
0!
1'
1%
#13
