vsim -gui work.tb_timer
# vsim -gui work.tb_timer 
# Start time: 00:06:50 on Mar 17,2024
# Loading work.tb_timer
# Loading work.i2c_bit_timer
add wave -position insertpoint  \
sim:/tb_timer/SIZE \
sim:/tb_timer/clk \
sim:/tb_timer/rst_n \
sim:/tb_timer/start \
sim:/tb_timer/stop \
sim:/tb_timer/ticks \
sim:/tb_timer/timerOut \
sim:/tb_timer/errors \
sim:/tb_timer/bitCntr \
sim:/tb_timer/stop_cycles \
sim:/tb_timer/n_tests \
sim:/tb_timer/mod \
sim:/tb_timer/step \
sim:/tb_timer/data2load \
sim:/tb_timer/vExpected \
sim:/tb_timer/vObtained \
sim:/tb_timer/time_mark \
sim:/tb_timer/diff_time \
sim:/tb_timer/diff_cnt \
sim:/tb_timer/first
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: ELITEBOOK-QCOMM  ProcessID: 24968
#           Attempting to use alternate WLF file "./wlftjsw3d0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjsw3d0
run -all
# [Info-   47.00 ns] Test counter
#  
# ---------------------------------------------------------------------------------------------
# [Info-   47.00 ns] Reset
# No ticks!
# ---------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @   0] Errors =           0 | TimeGap =    0.00 ns | CyclesGap =           0
# ---------------------------------------------------------------------------------------------
#  
#  
# ---------------------------------------------------------------------------------------------
# [Info-   97.00 ns] Reset
# [Error!  167.00 ns] The value is 0 and should be 1
# [Error!  187.00 ns] The value is 0 and should be 1
# ---------------------------------------------------------------------------------------------
# ** TEST FAILED **
# [Results @   1] Errors =           2 | TimeGap =  187.00 ns | CyclesGap =           0
# ---------------------------------------------------------------------------------------------
#  
#  
# ---------------------------------------------------------------------------------------------
# [Info-  187.00 ns] Reset
# [Info-  327.00 ns] Successful check at time
# [Info-  417.00 ns] Successful check at time
# ---------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @   8] Errors =           0 | TimeGap =   90.00 ns | CyclesGap =           8
# ---------------------------------------------------------------------------------------------
#  
#  
# ---------------------------------------------------------------------------------------------
# [Info-  417.00 ns] Reset
# [Info-  627.00 ns] Successful check at time
# [Info-  787.00 ns] Successful check at time
# ---------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @  15] Errors =           0 | TimeGap =  160.00 ns | CyclesGap =          15
# ---------------------------------------------------------------------------------------------
#  
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p3/tb/tb_timer.v(93)
#    Time: 837 ns  Iteration: 0  Instance: /tb_timer
# Break in Module tb_timer at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p3/tb/tb_timer.v line 93
# Compile of i2c_bit_timer.v was successful.
# Compile of tb_timer.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_timer
# Loading work.i2c_bit_timer
run -all
# [Info-   47.00 ns] Test counter
#  
# ---------------------------------------------------------------------------------------------
# [Info-   47.00 ns] Reset
# No ticks!
# ---------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @   0] Errors =           0 | TimeGap =    0.00 ns | CyclesGap =           0
# ---------------------------------------------------------------------------------------------
#  
#  
# ---------------------------------------------------------------------------------------------
# [Info-   97.00 ns] Reset
# [Info-  167.00 ns] Successful check at time
# [Info-  187.00 ns] Successful check at time
# ---------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @   1] Errors =           0 | TimeGap =  187.00 ns | CyclesGap =           0
# ---------------------------------------------------------------------------------------------
#  
#  
# ---------------------------------------------------------------------------------------------
# [Info-  187.00 ns] Reset
# [Error!  327.00 ns] The value is 0 and should be 1
# [Error!  417.00 ns] The value is 0 and should be 1
# ---------------------------------------------------------------------------------------------
# ** TEST FAILED **
# [Results @   8] Errors =           2 | TimeGap =   90.00 ns | CyclesGap =           8
# ---------------------------------------------------------------------------------------------
#  
#  
# ---------------------------------------------------------------------------------------------
# [Info-  417.00 ns] Reset
# [Error!  627.00 ns] The value is 0 and should be 1
# [Error!  787.00 ns] The value is 0 and should be 1
# ---------------------------------------------------------------------------------------------
# ** TEST FAILED **
# [Results @  15] Errors =           2 | TimeGap =  160.00 ns | CyclesGap =          15
# ---------------------------------------------------------------------------------------------
#  
# ** Note: $stop    : C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p3/tb/tb_timer.v(93)
#    Time: 837 ns  Iteration: 0  Instance: /tb_timer
# Break in Module tb_timer at C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p3/tb/tb_timer.v line 93
