// Seed: 1252877015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3 ? id_2 : 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  always @(posedge 1 or posedge 1) if (id_7) assert ($display);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_1
  );
  tri1  id_10 = 1;
  uwire id_11;
  assign id_11 = 1;
endmodule
