#! 
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "C:\Users\amahesh\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\amahesh\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\amahesh\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\amahesh\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\amahesh\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\amahesh\OSS-CA~1\lib\ivl\v2009.vpi";
S_00000188454b4e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000188454b4fa0 .scope module, "cycle_tb" "cycle_tb" 3 4;
 .timescale -8 -8;
P_00000188454a1a30 .param/l "PWM_INTERVAL" 0 3 5, +C4<00000000000000000000010010110000>;
v0000018845510a90_0 .net "RGB_B", 0 0, L_000001884550ff50;  1 drivers
v00000188455104f0_0 .net "RGB_G", 0 0, L_0000018845511490;  1 drivers
v000001884550fd70_0 .net "RGB_R", 0 0, L_0000018845510ef0;  1 drivers
v0000018845510090_0 .var "clk", 0 0;
S_00000188454b5130 .scope module, "u0" "top" 3 10, 4 4 0, S_00000188454b4fa0;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "RGB_R";
    .port_info 2 /OUTPUT 1 "RGB_G";
    .port_info 3 /OUTPUT 1 "RGB_B";
P_00000188454a22b0 .param/l "PWM_INTERVAL" 0 4 5, +C4<00000000000000000000010010110000>;
v00000188454a44c0_0 .var "RGB", 2 0;
v00000188454a4b00_0 .net "RGB_B", 0 0, L_000001884550ff50;  alias, 1 drivers
v00000188454a4ba0_0 .net "RGB_G", 0 0, L_0000018845511490;  alias, 1 drivers
v00000188454a4ec0_0 .net "RGB_R", 0 0, L_0000018845510ef0;  alias, 1 drivers
v00000188454a4f60_0 .net *"_ivl_5", 2 0, v00000188454a44c0_0;  1 drivers
v00000188454a5000_0 .net "clk", 0 0, v0000018845510090_0;  1 drivers
v00000188454a50a0_0 .net "pwm_out", 0 0, L_0000018845510950;  1 drivers
v00000188454a5140_0 .net "pwm_value", 10 0, v00000188454a4740_0;  1 drivers
v00000188454a51e0_0 .net "state", 1 0, v00000188454a4880_0;  1 drivers
L_0000018845511490 .part v00000188454a44c0_0, 2, 1;
L_000001884550ff50 .part v00000188454a44c0_0, 1, 1;
L_0000018845510ef0 .part v00000188454a44c0_0, 0, 1;
S_00000188454b1b70 .scope module, "u1" "cycle" 4 22, 5 2 0, S_00000188454b5130;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 11 "pwm_value";
    .port_info 2 /OUTPUT 2 "state";
P_00000188454b1d00 .param/l "INC_DEC_INTERVAL" 0 5 3, +C4<00000000000000000010111011100000>;
P_00000188454b1d38 .param/l "INC_DEC_MAX" 0 5 4, +C4<00000000000000000000000011001000>;
P_00000188454b1d70 .param/l "INC_DEC_VAL" 0 5 6, +C4<00000000000000000000000000000110>;
P_00000188454b1da8 .param/l "PWM_DEC" 1 5 15, C4<1>;
P_00000188454b1de0 .param/l "PWM_INC" 1 5 14, C4<0>;
P_00000188454b1e18 .param/l "PWM_INTERVAL" 0 5 5, +C4<00000000000000000000010010110000>;
v00000188454a4d80_0 .net "clk", 0 0, v0000018845510090_0;  alias, 1 drivers
v00000188454a46a0_0 .var "count", 13 0;
v00000188454a5280_0 .var "current_state", 0 0;
v00000188454a4ce0_0 .var "inc_dec_count", 7 0;
v00000188454a4600_0 .var "next_state", 0 0;
v00000188454a4740_0 .var "pwm_value", 10 0;
v00000188454a4880_0 .var "state", 1 0;
v00000188454a47e0_0 .var "time_to_inc_dec", 0 0;
v00000188454a4c40_0 .var "time_to_transition", 0 0;
E_00000188454a1bf0 .event posedge, v00000188454a4d80_0;
E_00000188454a1870 .event anyedge, v00000188454a5280_0;
S_00000188454b1e60 .scope module, "u2" "pwm" 4 30, 6 3 0, S_00000188454b5130;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "pwm_value";
    .port_info 2 /OUTPUT 1 "pwm_out";
P_00000188454a1eb0 .param/l "PWM_INTERVAL" 0 6 4, +C4<00000000000000000000010010110000>;
v00000188454a4920_0 .net *"_ivl_0", 0 0, L_000001884550feb0;  1 drivers
L_00000188455118d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000188454a4560_0 .net/2u *"_ivl_2", 0 0, L_00000188455118d8;  1 drivers
L_0000018845511920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000188454a49c0_0 .net/2u *"_ivl_4", 0 0, L_0000018845511920;  1 drivers
v00000188454a4e20_0 .net "clk", 0 0, v0000018845510090_0;  alias, 1 drivers
v00000188454a4a60_0 .var "pwm_count", 10 0;
v00000188454a53c0_0 .net "pwm_out", 0 0, L_0000018845510950;  alias, 1 drivers
v00000188454a5320_0 .net "pwm_value", 10 0, v00000188454a4740_0;  alias, 1 drivers
L_000001884550feb0 .cmp/gt 11, v00000188454a4a60_0, v00000188454a4740_0;
L_0000018845510950 .functor MUXZ 1, L_0000018845511920, L_00000188455118d8, L_000001884550feb0, C4<>;
    .scope S_00000188454b1b70;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188454a5280_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000188454a46a0_0, 0, 14;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000188454a4ce0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188454a47e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188454a4c40_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_00000188454b1b70;
T_1 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000188454a4740_0, 0, 11;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000188454a4880_0, 0, 2;
    %end;
    .thread T_1;
    .scope S_00000188454b1b70;
T_2 ;
    %wait E_00000188454a1bf0;
    %load/vec4 v00000188454a4c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000188454a4600_0;
    %assign/vec4 v00000188454a5280_0, 0;
    %load/vec4 v00000188454a4880_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188454a4880_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000188454a4880_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000188454a4880_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000188454b1b70;
T_3 ;
Ewait_0 .event/or E_00000188454a1870, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000188454a5280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188454a4600_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188454a4600_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188454a4600_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000188454b1b70;
T_4 ;
    %wait E_00000188454a1bf0;
    %load/vec4 v00000188454a46a0_0;
    %pad/u 32;
    %cmpi/e 11999, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000188454a46a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188454a47e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000188454a46a0_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000188454a46a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188454a47e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000188454b1b70;
T_5 ;
    %wait E_00000188454a1bf0;
    %load/vec4 v00000188454a47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000188454a5280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000188454a4740_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v00000188454a4740_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000188454a4740_0;
    %pad/u 32;
    %subi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v00000188454a4740_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000188454b1b70;
T_6 ;
    %wait E_00000188454a1bf0;
    %load/vec4 v00000188454a47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000188454a4ce0_0;
    %pad/u 32;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000188454a4ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188454a4c40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000188454a4ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000188454a4ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188454a4c40_0, 0;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188454a4c40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000188454b1e60;
T_7 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000188454a4a60_0, 0, 11;
    %end;
    .thread T_7, $init;
    .scope S_00000188454b1e60;
T_8 ;
    %wait E_00000188454a1bf0;
    %load/vec4 v00000188454a4a60_0;
    %pad/u 32;
    %cmpi/e 1199, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000188454a4a60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000188454a4a60_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000188454a4a60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000188454b5130;
T_9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000188454a44c0_0, 0, 3;
    %end;
    .thread T_9;
    .scope S_00000188454b5130;
T_10 ;
    %wait E_00000188454a1bf0;
    %load/vec4 v00000188454a44c0_0;
    %assign/vec4 v00000188454a44c0_0, 0;
    %load/vec4 v00000188454a51e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v00000188454a50a0_0;
    %inv;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000188454a44c0_0, 4, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v00000188454a50a0_0;
    %inv;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000188454a44c0_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000188454a50a0_0;
    %inv;
    %ix/load 5, 0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000188454a44c0_0, 4, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000188454b4fa0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018845510090_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_00000188454b4fa0;
T_12 ;
    %vpi_call/w 3 18 "$dumpfile", "cycle.vcd" {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000188454b4fa0 {0 0 0};
    %delay 200000000, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000188454b4fa0;
T_13 ;
    %delay 4, 0;
    %load/vec4 v0000018845510090_0;
    %inv;
    %store/vec4 v0000018845510090_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "cycle_tb.sv";
    "./top.sv";
    "./cycle.sv";
    "./pwm.sv";
