
BikeCiclo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ea4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  00003ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000100  20000068  00003f0c  00020068  2**2
                  ALLOC
  3 .stack        00002000  20000168  0000400c  00020068  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  6 .debug_info   00021f19  00000000  00000000  000200e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003325  00000000  00000000  00042002  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000041ec  00000000  00000000  00045327  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000450  00000000  00000000  00049513  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000480  00000000  00000000  00049963  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018d46  00000000  00000000  00049de3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000acfa  00000000  00000000  00062b29  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008307b  00000000  00000000  0006d823  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000013d4  00000000  00000000  000f08a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	68 21 00 20 99 12 00 00 95 12 00 00 95 12 00 00     h!. ............
	...
      2c:	95 12 00 00 00 00 00 00 00 00 00 00 95 12 00 00     ................
      3c:	95 12 00 00 95 12 00 00 95 12 00 00 95 12 00 00     ................
      4c:	95 12 00 00 95 12 00 00 95 12 00 00 95 12 00 00     ................
      5c:	95 12 00 00 95 12 00 00 cd 0b 00 00 dd 0b 00 00     ................
      6c:	ed 0b 00 00 fd 0b 00 00 0d 0c 00 00 1d 0c 00 00     ................
      7c:	95 12 00 00 95 12 00 00 95 12 00 00 95 12 00 00     ................
      8c:	95 12 00 00 95 12 00 00 00 00 00 00 00 00 00 00     ................
      9c:	95 12 00 00 95 12 00 00 00 00 00 00 95 12 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000068 	.word	0x20000068
      d4:	00000000 	.word	0x00000000
      d8:	00003ea4 	.word	0x00003ea4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000006c 	.word	0x2000006c
     108:	00003ea4 	.word	0x00003ea4
     10c:	00003ea4 	.word	0x00003ea4
     110:	00000000 	.word	0x00000000

00000114 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	46de      	mov	lr, fp
     118:	4657      	mov	r7, sl
     11a:	464e      	mov	r6, r9
     11c:	4645      	mov	r5, r8
     11e:	b5e0      	push	{r5, r6, r7, lr}
     120:	b087      	sub	sp, #28
     122:	4680      	mov	r8, r0
     124:	9104      	str	r1, [sp, #16]
     126:	0016      	movs	r6, r2
     128:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     12a:	2200      	movs	r2, #0
     12c:	2300      	movs	r3, #0
     12e:	2100      	movs	r1, #0
     130:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     132:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     134:	2001      	movs	r0, #1
     136:	0021      	movs	r1, r4
     138:	9600      	str	r6, [sp, #0]
     13a:	9701      	str	r7, [sp, #4]
     13c:	465c      	mov	r4, fp
     13e:	9403      	str	r4, [sp, #12]
     140:	4644      	mov	r4, r8
     142:	9405      	str	r4, [sp, #20]
     144:	e013      	b.n	16e <long_division+0x5a>
     146:	2420      	movs	r4, #32
     148:	1a64      	subs	r4, r4, r1
     14a:	0005      	movs	r5, r0
     14c:	40e5      	lsrs	r5, r4
     14e:	46a8      	mov	r8, r5
     150:	e014      	b.n	17c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     152:	9c00      	ldr	r4, [sp, #0]
     154:	9d01      	ldr	r5, [sp, #4]
     156:	1b12      	subs	r2, r2, r4
     158:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     15a:	465c      	mov	r4, fp
     15c:	464d      	mov	r5, r9
     15e:	432c      	orrs	r4, r5
     160:	46a3      	mov	fp, r4
     162:	9c03      	ldr	r4, [sp, #12]
     164:	4645      	mov	r5, r8
     166:	432c      	orrs	r4, r5
     168:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     16a:	3901      	subs	r1, #1
     16c:	d325      	bcc.n	1ba <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     16e:	2420      	movs	r4, #32
     170:	4264      	negs	r4, r4
     172:	190c      	adds	r4, r1, r4
     174:	d4e7      	bmi.n	146 <long_division+0x32>
     176:	0005      	movs	r5, r0
     178:	40a5      	lsls	r5, r4
     17a:	46a8      	mov	r8, r5
     17c:	0004      	movs	r4, r0
     17e:	408c      	lsls	r4, r1
     180:	46a1      	mov	r9, r4
		r = r << 1;
     182:	1892      	adds	r2, r2, r2
     184:	415b      	adcs	r3, r3
     186:	0014      	movs	r4, r2
     188:	001d      	movs	r5, r3
		if (n & bit_shift) {
     18a:	9e05      	ldr	r6, [sp, #20]
     18c:	464f      	mov	r7, r9
     18e:	403e      	ands	r6, r7
     190:	46b4      	mov	ip, r6
     192:	9e04      	ldr	r6, [sp, #16]
     194:	4647      	mov	r7, r8
     196:	403e      	ands	r6, r7
     198:	46b2      	mov	sl, r6
     19a:	4666      	mov	r6, ip
     19c:	4657      	mov	r7, sl
     19e:	433e      	orrs	r6, r7
     1a0:	d003      	beq.n	1aa <long_division+0x96>
			r |= 0x01;
     1a2:	0006      	movs	r6, r0
     1a4:	4326      	orrs	r6, r4
     1a6:	0032      	movs	r2, r6
     1a8:	002b      	movs	r3, r5
		if (r >= d) {
     1aa:	9c00      	ldr	r4, [sp, #0]
     1ac:	9d01      	ldr	r5, [sp, #4]
     1ae:	429d      	cmp	r5, r3
     1b0:	d8db      	bhi.n	16a <long_division+0x56>
     1b2:	d1ce      	bne.n	152 <long_division+0x3e>
     1b4:	4294      	cmp	r4, r2
     1b6:	d8d8      	bhi.n	16a <long_division+0x56>
     1b8:	e7cb      	b.n	152 <long_division+0x3e>
     1ba:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     1bc:	4658      	mov	r0, fp
     1be:	0019      	movs	r1, r3
     1c0:	b007      	add	sp, #28
     1c2:	bc3c      	pop	{r2, r3, r4, r5}
     1c4:	4690      	mov	r8, r2
     1c6:	4699      	mov	r9, r3
     1c8:	46a2      	mov	sl, r4
     1ca:	46ab      	mov	fp, r5
     1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

000001ce <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     1ce:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     1d0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1d2:	2340      	movs	r3, #64	; 0x40
     1d4:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     1d6:	4281      	cmp	r1, r0
     1d8:	d202      	bcs.n	1e0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     1da:	0018      	movs	r0, r3
     1dc:	bd10      	pop	{r4, pc}
		baud_calculated++;
     1de:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     1e0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     1e2:	1c63      	adds	r3, r4, #1
     1e4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     1e6:	4288      	cmp	r0, r1
     1e8:	d9f9      	bls.n	1de <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1ea:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     1ec:	2cff      	cmp	r4, #255	; 0xff
     1ee:	d8f4      	bhi.n	1da <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     1f0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     1f2:	2300      	movs	r3, #0
     1f4:	e7f1      	b.n	1da <_sercom_get_sync_baud_val+0xc>
	...

000001f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1fa:	b083      	sub	sp, #12
     1fc:	000f      	movs	r7, r1
     1fe:	0016      	movs	r6, r2
     200:	aa08      	add	r2, sp, #32
     202:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     204:	0004      	movs	r4, r0
     206:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     208:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     20a:	42bc      	cmp	r4, r7
     20c:	d902      	bls.n	214 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     20e:	0010      	movs	r0, r2
     210:	b003      	add	sp, #12
     212:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     214:	2b00      	cmp	r3, #0
     216:	d114      	bne.n	242 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     218:	0002      	movs	r2, r0
     21a:	0008      	movs	r0, r1
     21c:	2100      	movs	r1, #0
     21e:	4c19      	ldr	r4, [pc, #100]	; (284 <_sercom_get_async_baud_val+0x8c>)
     220:	47a0      	blx	r4
     222:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     224:	003a      	movs	r2, r7
     226:	2300      	movs	r3, #0
     228:	2000      	movs	r0, #0
     22a:	4c17      	ldr	r4, [pc, #92]	; (288 <_sercom_get_async_baud_val+0x90>)
     22c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     22e:	2200      	movs	r2, #0
     230:	2301      	movs	r3, #1
     232:	1a12      	subs	r2, r2, r0
     234:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     236:	0c12      	lsrs	r2, r2, #16
     238:	041b      	lsls	r3, r3, #16
     23a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     23c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     23e:	2200      	movs	r2, #0
     240:	e7e5      	b.n	20e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     242:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     244:	2b01      	cmp	r3, #1
     246:	d1f9      	bne.n	23c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     248:	000a      	movs	r2, r1
     24a:	2300      	movs	r3, #0
     24c:	2100      	movs	r1, #0
     24e:	4c0d      	ldr	r4, [pc, #52]	; (284 <_sercom_get_async_baud_val+0x8c>)
     250:	47a0      	blx	r4
     252:	0002      	movs	r2, r0
     254:	000b      	movs	r3, r1
     256:	9200      	str	r2, [sp, #0]
     258:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     25a:	0038      	movs	r0, r7
     25c:	2100      	movs	r1, #0
     25e:	4c0a      	ldr	r4, [pc, #40]	; (288 <_sercom_get_async_baud_val+0x90>)
     260:	47a0      	blx	r4
     262:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     264:	2380      	movs	r3, #128	; 0x80
     266:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     268:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     26a:	4298      	cmp	r0, r3
     26c:	d8cf      	bhi.n	20e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     26e:	0f79      	lsrs	r1, r7, #29
     270:	00f8      	lsls	r0, r7, #3
     272:	9a00      	ldr	r2, [sp, #0]
     274:	9b01      	ldr	r3, [sp, #4]
     276:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     278:	00ea      	lsls	r2, r5, #3
     27a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     27c:	b2d2      	uxtb	r2, r2
     27e:	0352      	lsls	r2, r2, #13
     280:	432a      	orrs	r2, r5
     282:	e7db      	b.n	23c <_sercom_get_async_baud_val+0x44>
     284:	000016e1 	.word	0x000016e1
     288:	00000115 	.word	0x00000115

0000028c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     28c:	b510      	push	{r4, lr}
     28e:	b082      	sub	sp, #8
     290:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     292:	4b0e      	ldr	r3, [pc, #56]	; (2cc <sercom_set_gclk_generator+0x40>)
     294:	781b      	ldrb	r3, [r3, #0]
     296:	2b00      	cmp	r3, #0
     298:	d007      	beq.n	2aa <sercom_set_gclk_generator+0x1e>
     29a:	2900      	cmp	r1, #0
     29c:	d105      	bne.n	2aa <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     29e:	4b0b      	ldr	r3, [pc, #44]	; (2cc <sercom_set_gclk_generator+0x40>)
     2a0:	785b      	ldrb	r3, [r3, #1]
     2a2:	4283      	cmp	r3, r0
     2a4:	d010      	beq.n	2c8 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     2a6:	201d      	movs	r0, #29
     2a8:	e00c      	b.n	2c4 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     2aa:	a901      	add	r1, sp, #4
     2ac:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     2ae:	2013      	movs	r0, #19
     2b0:	4b07      	ldr	r3, [pc, #28]	; (2d0 <sercom_set_gclk_generator+0x44>)
     2b2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     2b4:	2013      	movs	r0, #19
     2b6:	4b07      	ldr	r3, [pc, #28]	; (2d4 <sercom_set_gclk_generator+0x48>)
     2b8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     2ba:	4b04      	ldr	r3, [pc, #16]	; (2cc <sercom_set_gclk_generator+0x40>)
     2bc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     2be:	2201      	movs	r2, #1
     2c0:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     2c2:	2000      	movs	r0, #0
}
     2c4:	b002      	add	sp, #8
     2c6:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     2c8:	2000      	movs	r0, #0
     2ca:	e7fb      	b.n	2c4 <sercom_set_gclk_generator+0x38>
     2cc:	20000084 	.word	0x20000084
     2d0:	0000113d 	.word	0x0000113d
     2d4:	000010b1 	.word	0x000010b1

000002d8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     2d8:	4b40      	ldr	r3, [pc, #256]	; (3dc <_sercom_get_default_pad+0x104>)
     2da:	4298      	cmp	r0, r3
     2dc:	d031      	beq.n	342 <_sercom_get_default_pad+0x6a>
     2de:	d90a      	bls.n	2f6 <_sercom_get_default_pad+0x1e>
     2e0:	4b3f      	ldr	r3, [pc, #252]	; (3e0 <_sercom_get_default_pad+0x108>)
     2e2:	4298      	cmp	r0, r3
     2e4:	d04d      	beq.n	382 <_sercom_get_default_pad+0xaa>
     2e6:	4b3f      	ldr	r3, [pc, #252]	; (3e4 <_sercom_get_default_pad+0x10c>)
     2e8:	4298      	cmp	r0, r3
     2ea:	d05a      	beq.n	3a2 <_sercom_get_default_pad+0xca>
     2ec:	4b3e      	ldr	r3, [pc, #248]	; (3e8 <_sercom_get_default_pad+0x110>)
     2ee:	4298      	cmp	r0, r3
     2f0:	d037      	beq.n	362 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     2f2:	2000      	movs	r0, #0
}
     2f4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     2f6:	4b3d      	ldr	r3, [pc, #244]	; (3ec <_sercom_get_default_pad+0x114>)
     2f8:	4298      	cmp	r0, r3
     2fa:	d00c      	beq.n	316 <_sercom_get_default_pad+0x3e>
     2fc:	4b3c      	ldr	r3, [pc, #240]	; (3f0 <_sercom_get_default_pad+0x118>)
     2fe:	4298      	cmp	r0, r3
     300:	d1f7      	bne.n	2f2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     302:	2901      	cmp	r1, #1
     304:	d017      	beq.n	336 <_sercom_get_default_pad+0x5e>
     306:	2900      	cmp	r1, #0
     308:	d05d      	beq.n	3c6 <_sercom_get_default_pad+0xee>
     30a:	2902      	cmp	r1, #2
     30c:	d015      	beq.n	33a <_sercom_get_default_pad+0x62>
     30e:	2903      	cmp	r1, #3
     310:	d015      	beq.n	33e <_sercom_get_default_pad+0x66>
	return 0;
     312:	2000      	movs	r0, #0
     314:	e7ee      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     316:	2901      	cmp	r1, #1
     318:	d007      	beq.n	32a <_sercom_get_default_pad+0x52>
     31a:	2900      	cmp	r1, #0
     31c:	d051      	beq.n	3c2 <_sercom_get_default_pad+0xea>
     31e:	2902      	cmp	r1, #2
     320:	d005      	beq.n	32e <_sercom_get_default_pad+0x56>
     322:	2903      	cmp	r1, #3
     324:	d005      	beq.n	332 <_sercom_get_default_pad+0x5a>
	return 0;
     326:	2000      	movs	r0, #0
     328:	e7e4      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     32a:	4832      	ldr	r0, [pc, #200]	; (3f4 <_sercom_get_default_pad+0x11c>)
     32c:	e7e2      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     32e:	4832      	ldr	r0, [pc, #200]	; (3f8 <_sercom_get_default_pad+0x120>)
     330:	e7e0      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     332:	4832      	ldr	r0, [pc, #200]	; (3fc <_sercom_get_default_pad+0x124>)
     334:	e7de      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     336:	4832      	ldr	r0, [pc, #200]	; (400 <_sercom_get_default_pad+0x128>)
     338:	e7dc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     33a:	4832      	ldr	r0, [pc, #200]	; (404 <_sercom_get_default_pad+0x12c>)
     33c:	e7da      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     33e:	4832      	ldr	r0, [pc, #200]	; (408 <_sercom_get_default_pad+0x130>)
     340:	e7d8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     342:	2901      	cmp	r1, #1
     344:	d007      	beq.n	356 <_sercom_get_default_pad+0x7e>
     346:	2900      	cmp	r1, #0
     348:	d03f      	beq.n	3ca <_sercom_get_default_pad+0xf2>
     34a:	2902      	cmp	r1, #2
     34c:	d005      	beq.n	35a <_sercom_get_default_pad+0x82>
     34e:	2903      	cmp	r1, #3
     350:	d005      	beq.n	35e <_sercom_get_default_pad+0x86>
	return 0;
     352:	2000      	movs	r0, #0
     354:	e7ce      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     356:	482d      	ldr	r0, [pc, #180]	; (40c <_sercom_get_default_pad+0x134>)
     358:	e7cc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     35a:	482d      	ldr	r0, [pc, #180]	; (410 <_sercom_get_default_pad+0x138>)
     35c:	e7ca      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     35e:	482d      	ldr	r0, [pc, #180]	; (414 <_sercom_get_default_pad+0x13c>)
     360:	e7c8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     362:	2901      	cmp	r1, #1
     364:	d007      	beq.n	376 <_sercom_get_default_pad+0x9e>
     366:	2900      	cmp	r1, #0
     368:	d031      	beq.n	3ce <_sercom_get_default_pad+0xf6>
     36a:	2902      	cmp	r1, #2
     36c:	d005      	beq.n	37a <_sercom_get_default_pad+0xa2>
     36e:	2903      	cmp	r1, #3
     370:	d005      	beq.n	37e <_sercom_get_default_pad+0xa6>
	return 0;
     372:	2000      	movs	r0, #0
     374:	e7be      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     376:	4828      	ldr	r0, [pc, #160]	; (418 <_sercom_get_default_pad+0x140>)
     378:	e7bc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     37a:	4828      	ldr	r0, [pc, #160]	; (41c <_sercom_get_default_pad+0x144>)
     37c:	e7ba      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     37e:	4828      	ldr	r0, [pc, #160]	; (420 <_sercom_get_default_pad+0x148>)
     380:	e7b8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     382:	2901      	cmp	r1, #1
     384:	d007      	beq.n	396 <_sercom_get_default_pad+0xbe>
     386:	2900      	cmp	r1, #0
     388:	d023      	beq.n	3d2 <_sercom_get_default_pad+0xfa>
     38a:	2902      	cmp	r1, #2
     38c:	d005      	beq.n	39a <_sercom_get_default_pad+0xc2>
     38e:	2903      	cmp	r1, #3
     390:	d005      	beq.n	39e <_sercom_get_default_pad+0xc6>
	return 0;
     392:	2000      	movs	r0, #0
     394:	e7ae      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     396:	4823      	ldr	r0, [pc, #140]	; (424 <_sercom_get_default_pad+0x14c>)
     398:	e7ac      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     39a:	4823      	ldr	r0, [pc, #140]	; (428 <_sercom_get_default_pad+0x150>)
     39c:	e7aa      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     39e:	4823      	ldr	r0, [pc, #140]	; (42c <_sercom_get_default_pad+0x154>)
     3a0:	e7a8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3a2:	2901      	cmp	r1, #1
     3a4:	d007      	beq.n	3b6 <_sercom_get_default_pad+0xde>
     3a6:	2900      	cmp	r1, #0
     3a8:	d015      	beq.n	3d6 <_sercom_get_default_pad+0xfe>
     3aa:	2902      	cmp	r1, #2
     3ac:	d005      	beq.n	3ba <_sercom_get_default_pad+0xe2>
     3ae:	2903      	cmp	r1, #3
     3b0:	d005      	beq.n	3be <_sercom_get_default_pad+0xe6>
	return 0;
     3b2:	2000      	movs	r0, #0
     3b4:	e79e      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3b6:	481e      	ldr	r0, [pc, #120]	; (430 <_sercom_get_default_pad+0x158>)
     3b8:	e79c      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ba:	481e      	ldr	r0, [pc, #120]	; (434 <_sercom_get_default_pad+0x15c>)
     3bc:	e79a      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3be:	481e      	ldr	r0, [pc, #120]	; (438 <_sercom_get_default_pad+0x160>)
     3c0:	e798      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3c2:	481e      	ldr	r0, [pc, #120]	; (43c <_sercom_get_default_pad+0x164>)
     3c4:	e796      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3c6:	2003      	movs	r0, #3
     3c8:	e794      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ca:	481d      	ldr	r0, [pc, #116]	; (440 <_sercom_get_default_pad+0x168>)
     3cc:	e792      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ce:	481d      	ldr	r0, [pc, #116]	; (444 <_sercom_get_default_pad+0x16c>)
     3d0:	e790      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3d2:	481d      	ldr	r0, [pc, #116]	; (448 <_sercom_get_default_pad+0x170>)
     3d4:	e78e      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3d6:	481d      	ldr	r0, [pc, #116]	; (44c <_sercom_get_default_pad+0x174>)
     3d8:	e78c      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3da:	46c0      	nop			; (mov r8, r8)
     3dc:	42001000 	.word	0x42001000
     3e0:	42001800 	.word	0x42001800
     3e4:	42001c00 	.word	0x42001c00
     3e8:	42001400 	.word	0x42001400
     3ec:	42000800 	.word	0x42000800
     3f0:	42000c00 	.word	0x42000c00
     3f4:	00050003 	.word	0x00050003
     3f8:	00060003 	.word	0x00060003
     3fc:	00070003 	.word	0x00070003
     400:	00010003 	.word	0x00010003
     404:	001e0003 	.word	0x001e0003
     408:	001f0003 	.word	0x001f0003
     40c:	000d0002 	.word	0x000d0002
     410:	000e0002 	.word	0x000e0002
     414:	000f0002 	.word	0x000f0002
     418:	00110003 	.word	0x00110003
     41c:	00120003 	.word	0x00120003
     420:	00130003 	.word	0x00130003
     424:	003f0005 	.word	0x003f0005
     428:	003e0005 	.word	0x003e0005
     42c:	00520005 	.word	0x00520005
     430:	00170003 	.word	0x00170003
     434:	00180003 	.word	0x00180003
     438:	00190003 	.word	0x00190003
     43c:	00040003 	.word	0x00040003
     440:	000c0002 	.word	0x000c0002
     444:	00100003 	.word	0x00100003
     448:	00530005 	.word	0x00530005
     44c:	00160003 	.word	0x00160003

00000450 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     450:	b530      	push	{r4, r5, lr}
     452:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     454:	4b0b      	ldr	r3, [pc, #44]	; (484 <_sercom_get_sercom_inst_index+0x34>)
     456:	466a      	mov	r2, sp
     458:	cb32      	ldmia	r3!, {r1, r4, r5}
     45a:	c232      	stmia	r2!, {r1, r4, r5}
     45c:	cb32      	ldmia	r3!, {r1, r4, r5}
     45e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     460:	9b00      	ldr	r3, [sp, #0]
     462:	4283      	cmp	r3, r0
     464:	d00b      	beq.n	47e <_sercom_get_sercom_inst_index+0x2e>
     466:	2301      	movs	r3, #1
     468:	009a      	lsls	r2, r3, #2
     46a:	4669      	mov	r1, sp
     46c:	5852      	ldr	r2, [r2, r1]
     46e:	4282      	cmp	r2, r0
     470:	d006      	beq.n	480 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     472:	3301      	adds	r3, #1
     474:	2b06      	cmp	r3, #6
     476:	d1f7      	bne.n	468 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     478:	2000      	movs	r0, #0
}
     47a:	b007      	add	sp, #28
     47c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     47e:	2300      	movs	r3, #0
			return i;
     480:	b2d8      	uxtb	r0, r3
     482:	e7fa      	b.n	47a <_sercom_get_sercom_inst_index+0x2a>
     484:	00003cac 	.word	0x00003cac

00000488 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     488:	b5f0      	push	{r4, r5, r6, r7, lr}
     48a:	46c6      	mov	lr, r8
     48c:	b500      	push	{lr}
     48e:	000c      	movs	r4, r1
     490:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     492:	2800      	cmp	r0, #0
     494:	d10f      	bne.n	4b6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
     496:	2a00      	cmp	r2, #0
     498:	dd11      	ble.n	4be <_read+0x36>
     49a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     49c:	4e09      	ldr	r6, [pc, #36]	; (4c4 <_read+0x3c>)
     49e:	4d0a      	ldr	r5, [pc, #40]	; (4c8 <_read+0x40>)
     4a0:	6830      	ldr	r0, [r6, #0]
     4a2:	0021      	movs	r1, r4
     4a4:	682b      	ldr	r3, [r5, #0]
     4a6:	4798      	blx	r3
		ptr++;
     4a8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
     4aa:	42bc      	cmp	r4, r7
     4ac:	d1f8      	bne.n	4a0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
     4ae:	4640      	mov	r0, r8
     4b0:	bc04      	pop	{r2}
     4b2:	4690      	mov	r8, r2
     4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
     4b6:	2301      	movs	r3, #1
     4b8:	425b      	negs	r3, r3
     4ba:	4698      	mov	r8, r3
     4bc:	e7f7      	b.n	4ae <_read+0x26>
	for (; len > 0; --len) {
     4be:	4680      	mov	r8, r0
     4c0:	e7f5      	b.n	4ae <_read+0x26>
     4c2:	46c0      	nop			; (mov r8, r8)
     4c4:	200000d4 	.word	0x200000d4
     4c8:	200000cc 	.word	0x200000cc

000004cc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     4cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     4ce:	46c6      	mov	lr, r8
     4d0:	b500      	push	{lr}
     4d2:	000e      	movs	r6, r1
     4d4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     4d6:	3801      	subs	r0, #1
     4d8:	2802      	cmp	r0, #2
     4da:	d810      	bhi.n	4fe <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     4dc:	2a00      	cmp	r2, #0
     4de:	d011      	beq.n	504 <_write+0x38>
     4e0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     4e2:	4b0c      	ldr	r3, [pc, #48]	; (514 <_write+0x48>)
     4e4:	4698      	mov	r8, r3
     4e6:	4f0c      	ldr	r7, [pc, #48]	; (518 <_write+0x4c>)
     4e8:	4643      	mov	r3, r8
     4ea:	6818      	ldr	r0, [r3, #0]
     4ec:	5d31      	ldrb	r1, [r6, r4]
     4ee:	683b      	ldr	r3, [r7, #0]
     4f0:	4798      	blx	r3
     4f2:	2800      	cmp	r0, #0
     4f4:	db08      	blt.n	508 <_write+0x3c>
			return -1;
		}
		++nChars;
     4f6:	3401      	adds	r4, #1
	for (; len != 0; --len) {
     4f8:	42a5      	cmp	r5, r4
     4fa:	d1f5      	bne.n	4e8 <_write+0x1c>
     4fc:	e006      	b.n	50c <_write+0x40>
		return -1;
     4fe:	2401      	movs	r4, #1
     500:	4264      	negs	r4, r4
     502:	e003      	b.n	50c <_write+0x40>
	for (; len != 0; --len) {
     504:	0014      	movs	r4, r2
     506:	e001      	b.n	50c <_write+0x40>
			return -1;
     508:	2401      	movs	r4, #1
     50a:	4264      	negs	r4, r4
	}
	return nChars;
}
     50c:	0020      	movs	r0, r4
     50e:	bc04      	pop	{r2}
     510:	4690      	mov	r8, r2
     512:	bdf0      	pop	{r4, r5, r6, r7, pc}
     514:	200000d4 	.word	0x200000d4
     518:	200000d0 	.word	0x200000d0

0000051c <getCircunferencia>:
 * \param roda tipo uint8_t Diâmetro da roda em polegadas
 * \param struct ciclometro guarda o valor calculado da circunferencia
 * \return none
 *
 */ 
void getCircunferencia(uint8_t roda, ciclometro *ciclo){
     51c:	b570      	push	{r4, r5, r6, lr}
     51e:	000d      	movs	r5, r1
	float circunferencia = (roda*2.54)*PI/100;
     520:	4b08      	ldr	r3, [pc, #32]	; (544 <getCircunferencia+0x28>)
     522:	4798      	blx	r3
     524:	4c08      	ldr	r4, [pc, #32]	; (548 <getCircunferencia+0x2c>)
     526:	4a09      	ldr	r2, [pc, #36]	; (54c <getCircunferencia+0x30>)
     528:	4b09      	ldr	r3, [pc, #36]	; (550 <getCircunferencia+0x34>)
     52a:	47a0      	blx	r4
     52c:	4a09      	ldr	r2, [pc, #36]	; (554 <getCircunferencia+0x38>)
     52e:	4b0a      	ldr	r3, [pc, #40]	; (558 <getCircunferencia+0x3c>)
     530:	47a0      	blx	r4
     532:	2200      	movs	r2, #0
     534:	4b09      	ldr	r3, [pc, #36]	; (55c <getCircunferencia+0x40>)
     536:	4c0a      	ldr	r4, [pc, #40]	; (560 <getCircunferencia+0x44>)
     538:	47a0      	blx	r4
     53a:	4b0a      	ldr	r3, [pc, #40]	; (564 <getCircunferencia+0x48>)
     53c:	4798      	blx	r3
     53e:	6028      	str	r0, [r5, #0]
	ciclo->tamRoda = circunferencia;
}
     540:	bd70      	pop	{r4, r5, r6, pc}
     542:	46c0      	nop			; (mov r8, r8)
     544:	000029d5 	.word	0x000029d5
     548:	000024d5 	.word	0x000024d5
     54c:	851eb852 	.word	0x851eb852
     550:	400451eb 	.word	0x400451eb
     554:	54442d18 	.word	0x54442d18
     558:	400921fb 	.word	0x400921fb
     55c:	40590000 	.word	0x40590000
     560:	00001e6d 	.word	0x00001e6d
     564:	00002a59 	.word	0x00002a59

00000568 <init_ciclo>:
 * \param &ciclo tipo ciclometro
 * \return none
 *
 */
void init_ciclo(ciclometro *ciclo){
	ciclo->currentSpeed = 0;
     568:	2300      	movs	r3, #0
     56a:	60c3      	str	r3, [r0, #12]
	ciclo->endTime = 0;
     56c:	2200      	movs	r2, #0
     56e:	6182      	str	r2, [r0, #24]
	ciclo->maxSpeed = 0;
     570:	6083      	str	r3, [r0, #8]
	ciclo->startTime = 0;
     572:	6042      	str	r2, [r0, #4]
	ciclo->tamRoda = 0;
     574:	6003      	str	r3, [r0, #0]
	ciclo->travelled = 0;
     576:	6143      	str	r3, [r0, #20]
}
     578:	4770      	bx	lr
	...

0000057c <sendValues>:
 *
 * \param ciclo tipo ciclometro 
 * \return none
 *
 */
void sendValues(ciclometro *ciclo){
     57c:	b5f0      	push	{r4, r5, r6, r7, lr}
     57e:	46ce      	mov	lr, r9
     580:	4647      	mov	r7, r8
     582:	b580      	push	{r7, lr}
     584:	b083      	sub	sp, #12
     586:	0006      	movs	r6, r0
	uint8_t decSpeed = 2, decTrav = 3;
	printf("%d,%d,%d,%d\r\n", (uint16_t) (ciclo->currentSpeed*100), (uint16_t) (ciclo->maxSpeed*100),
		(uint16_t) (ciclo->medSpeed*100),(uint16_t) (ciclo->travelled*1000));
     588:	4d11      	ldr	r5, [pc, #68]	; (5d0 <sendValues+0x54>)
     58a:	4912      	ldr	r1, [pc, #72]	; (5d4 <sendValues+0x58>)
     58c:	6900      	ldr	r0, [r0, #16]
     58e:	47a8      	blx	r5
     590:	4c11      	ldr	r4, [pc, #68]	; (5d8 <sendValues+0x5c>)
     592:	47a0      	blx	r4
	printf("%d,%d,%d,%d\r\n", (uint16_t) (ciclo->currentSpeed*100), (uint16_t) (ciclo->maxSpeed*100),
     594:	b283      	uxth	r3, r0
     596:	4699      	mov	r9, r3
     598:	490e      	ldr	r1, [pc, #56]	; (5d4 <sendValues+0x58>)
     59a:	68b0      	ldr	r0, [r6, #8]
     59c:	47a8      	blx	r5
     59e:	47a0      	blx	r4
     5a0:	b283      	uxth	r3, r0
     5a2:	4698      	mov	r8, r3
     5a4:	490b      	ldr	r1, [pc, #44]	; (5d4 <sendValues+0x58>)
     5a6:	68f0      	ldr	r0, [r6, #12]
     5a8:	47a8      	blx	r5
     5aa:	47a0      	blx	r4
     5ac:	b287      	uxth	r7, r0
		(uint16_t) (ciclo->medSpeed*100),(uint16_t) (ciclo->travelled*1000));
     5ae:	490b      	ldr	r1, [pc, #44]	; (5dc <sendValues+0x60>)
     5b0:	6970      	ldr	r0, [r6, #20]
     5b2:	47a8      	blx	r5
     5b4:	47a0      	blx	r4
	printf("%d,%d,%d,%d\r\n", (uint16_t) (ciclo->currentSpeed*100), (uint16_t) (ciclo->maxSpeed*100),
     5b6:	b280      	uxth	r0, r0
     5b8:	9000      	str	r0, [sp, #0]
     5ba:	464b      	mov	r3, r9
     5bc:	4642      	mov	r2, r8
     5be:	0039      	movs	r1, r7
     5c0:	4807      	ldr	r0, [pc, #28]	; (5e0 <sendValues+0x64>)
     5c2:	4c08      	ldr	r4, [pc, #32]	; (5e4 <sendValues+0x68>)
     5c4:	47a0      	blx	r4
}
     5c6:	b003      	add	sp, #12
     5c8:	bc0c      	pop	{r2, r3}
     5ca:	4690      	mov	r8, r2
     5cc:	4699      	mov	r9, r3
     5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5d0:	000018b5 	.word	0x000018b5
     5d4:	42c80000 	.word	0x42c80000
     5d8:	00001735 	.word	0x00001735
     5dc:	447a0000 	.word	0x447a0000
     5e0:	00003cc4 	.word	0x00003cc4
     5e4:	00002c01 	.word	0x00002c01

000005e8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     5e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ea:	46de      	mov	lr, fp
     5ec:	4657      	mov	r7, sl
     5ee:	464e      	mov	r6, r9
     5f0:	4645      	mov	r5, r8
     5f2:	b5e0      	push	{r5, r6, r7, lr}
     5f4:	b091      	sub	sp, #68	; 0x44
     5f6:	0005      	movs	r5, r0
     5f8:	000c      	movs	r4, r1
     5fa:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     5fc:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5fe:	0008      	movs	r0, r1
     600:	4bbc      	ldr	r3, [pc, #752]	; (8f4 <usart_init+0x30c>)
     602:	4798      	blx	r3
     604:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     606:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     608:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     60a:	07db      	lsls	r3, r3, #31
     60c:	d506      	bpl.n	61c <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     60e:	b011      	add	sp, #68	; 0x44
     610:	bc3c      	pop	{r2, r3, r4, r5}
     612:	4690      	mov	r8, r2
     614:	4699      	mov	r9, r3
     616:	46a2      	mov	sl, r4
     618:	46ab      	mov	fp, r5
     61a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     61c:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     61e:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     620:	079b      	lsls	r3, r3, #30
     622:	d4f4      	bmi.n	60e <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     624:	49b4      	ldr	r1, [pc, #720]	; (8f8 <usart_init+0x310>)
     626:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     628:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     62a:	2301      	movs	r3, #1
     62c:	40bb      	lsls	r3, r7
     62e:	4303      	orrs	r3, r0
     630:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     632:	a90f      	add	r1, sp, #60	; 0x3c
     634:	272d      	movs	r7, #45	; 0x2d
     636:	5df3      	ldrb	r3, [r6, r7]
     638:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     63a:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     63c:	b2d3      	uxtb	r3, r2
     63e:	9302      	str	r3, [sp, #8]
     640:	0018      	movs	r0, r3
     642:	4bae      	ldr	r3, [pc, #696]	; (8fc <usart_init+0x314>)
     644:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     646:	9802      	ldr	r0, [sp, #8]
     648:	4bad      	ldr	r3, [pc, #692]	; (900 <usart_init+0x318>)
     64a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     64c:	5df0      	ldrb	r0, [r6, r7]
     64e:	2100      	movs	r1, #0
     650:	4bac      	ldr	r3, [pc, #688]	; (904 <usart_init+0x31c>)
     652:	4798      	blx	r3
	module->character_size = config->character_size;
     654:	7af3      	ldrb	r3, [r6, #11]
     656:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     658:	2324      	movs	r3, #36	; 0x24
     65a:	5cf3      	ldrb	r3, [r6, r3]
     65c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     65e:	2325      	movs	r3, #37	; 0x25
     660:	5cf3      	ldrb	r3, [r6, r3]
     662:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     664:	7ef3      	ldrb	r3, [r6, #27]
     666:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     668:	7f33      	ldrb	r3, [r6, #28]
     66a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     66c:	682b      	ldr	r3, [r5, #0]
     66e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     670:	0018      	movs	r0, r3
     672:	4ba0      	ldr	r3, [pc, #640]	; (8f4 <usart_init+0x30c>)
     674:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     676:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     678:	2200      	movs	r2, #0
     67a:	230e      	movs	r3, #14
     67c:	a906      	add	r1, sp, #24
     67e:	468c      	mov	ip, r1
     680:	4463      	add	r3, ip
     682:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     684:	8a32      	ldrh	r2, [r6, #16]
     686:	9202      	str	r2, [sp, #8]
     688:	2380      	movs	r3, #128	; 0x80
     68a:	01db      	lsls	r3, r3, #7
     68c:	429a      	cmp	r2, r3
     68e:	d100      	bne.n	692 <usart_init+0xaa>
     690:	e09e      	b.n	7d0 <usart_init+0x1e8>
     692:	d90f      	bls.n	6b4 <usart_init+0xcc>
     694:	23c0      	movs	r3, #192	; 0xc0
     696:	01db      	lsls	r3, r3, #7
     698:	9a02      	ldr	r2, [sp, #8]
     69a:	429a      	cmp	r2, r3
     69c:	d100      	bne.n	6a0 <usart_init+0xb8>
     69e:	e092      	b.n	7c6 <usart_init+0x1de>
     6a0:	2380      	movs	r3, #128	; 0x80
     6a2:	021b      	lsls	r3, r3, #8
     6a4:	429a      	cmp	r2, r3
     6a6:	d000      	beq.n	6aa <usart_init+0xc2>
     6a8:	e11f      	b.n	8ea <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     6aa:	2303      	movs	r3, #3
     6ac:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     6ae:	2300      	movs	r3, #0
     6b0:	9307      	str	r3, [sp, #28]
     6b2:	e008      	b.n	6c6 <usart_init+0xde>
	switch (config->sample_rate) {
     6b4:	2380      	movs	r3, #128	; 0x80
     6b6:	019b      	lsls	r3, r3, #6
     6b8:	429a      	cmp	r2, r3
     6ba:	d000      	beq.n	6be <usart_init+0xd6>
     6bc:	e115      	b.n	8ea <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     6be:	2310      	movs	r3, #16
     6c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     6c2:	3b0f      	subs	r3, #15
     6c4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     6c6:	6833      	ldr	r3, [r6, #0]
     6c8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     6ca:	68f3      	ldr	r3, [r6, #12]
     6cc:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     6ce:	6973      	ldr	r3, [r6, #20]
     6d0:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     6d2:	7e33      	ldrb	r3, [r6, #24]
     6d4:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6d6:	2326      	movs	r3, #38	; 0x26
     6d8:	5cf3      	ldrb	r3, [r6, r3]
     6da:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     6dc:	6873      	ldr	r3, [r6, #4]
     6de:	4699      	mov	r9, r3
	switch (transfer_mode)
     6e0:	2b00      	cmp	r3, #0
     6e2:	d100      	bne.n	6e6 <usart_init+0xfe>
     6e4:	e0a0      	b.n	828 <usart_init+0x240>
     6e6:	2380      	movs	r3, #128	; 0x80
     6e8:	055b      	lsls	r3, r3, #21
     6ea:	4599      	cmp	r9, r3
     6ec:	d100      	bne.n	6f0 <usart_init+0x108>
     6ee:	e084      	b.n	7fa <usart_init+0x212>
	if(config->encoding_format_enable) {
     6f0:	7e73      	ldrb	r3, [r6, #25]
     6f2:	2b00      	cmp	r3, #0
     6f4:	d002      	beq.n	6fc <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     6f6:	7eb3      	ldrb	r3, [r6, #26]
     6f8:	4642      	mov	r2, r8
     6fa:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     6fc:	682a      	ldr	r2, [r5, #0]
     6fe:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     700:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     702:	2b00      	cmp	r3, #0
     704:	d1fc      	bne.n	700 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
     706:	330e      	adds	r3, #14
     708:	aa06      	add	r2, sp, #24
     70a:	4694      	mov	ip, r2
     70c:	4463      	add	r3, ip
     70e:	881b      	ldrh	r3, [r3, #0]
     710:	4642      	mov	r2, r8
     712:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     714:	9b05      	ldr	r3, [sp, #20]
     716:	9a03      	ldr	r2, [sp, #12]
     718:	4313      	orrs	r3, r2
     71a:	9a04      	ldr	r2, [sp, #16]
     71c:	4313      	orrs	r3, r2
     71e:	464a      	mov	r2, r9
     720:	4313      	orrs	r3, r2
     722:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     724:	465b      	mov	r3, fp
     726:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     728:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     72a:	4653      	mov	r3, sl
     72c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     72e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     730:	2327      	movs	r3, #39	; 0x27
     732:	5cf3      	ldrb	r3, [r6, r3]
     734:	2b00      	cmp	r3, #0
     736:	d101      	bne.n	73c <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     738:	3304      	adds	r3, #4
     73a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     73c:	7e73      	ldrb	r3, [r6, #25]
     73e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     740:	7f32      	ldrb	r2, [r6, #28]
     742:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     744:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     746:	7f72      	ldrb	r2, [r6, #29]
     748:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     74a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     74c:	2224      	movs	r2, #36	; 0x24
     74e:	5cb2      	ldrb	r2, [r6, r2]
     750:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     752:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     754:	2225      	movs	r2, #37	; 0x25
     756:	5cb2      	ldrb	r2, [r6, r2]
     758:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     75a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     75c:	7ab1      	ldrb	r1, [r6, #10]
     75e:	7af2      	ldrb	r2, [r6, #11]
     760:	4311      	orrs	r1, r2
     762:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     764:	8933      	ldrh	r3, [r6, #8]
     766:	2bff      	cmp	r3, #255	; 0xff
     768:	d100      	bne.n	76c <usart_init+0x184>
     76a:	e081      	b.n	870 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     76c:	2280      	movs	r2, #128	; 0x80
     76e:	0452      	lsls	r2, r2, #17
     770:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     772:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     774:	232c      	movs	r3, #44	; 0x2c
     776:	5cf3      	ldrb	r3, [r6, r3]
     778:	2b00      	cmp	r3, #0
     77a:	d103      	bne.n	784 <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     77c:	4b62      	ldr	r3, [pc, #392]	; (908 <usart_init+0x320>)
     77e:	789b      	ldrb	r3, [r3, #2]
     780:	079b      	lsls	r3, r3, #30
     782:	d501      	bpl.n	788 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     784:	2380      	movs	r3, #128	; 0x80
     786:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     788:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     78a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     78c:	2b00      	cmp	r3, #0
     78e:	d1fc      	bne.n	78a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
     790:	4643      	mov	r3, r8
     792:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     794:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     796:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     798:	2b00      	cmp	r3, #0
     79a:	d1fc      	bne.n	796 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
     79c:	4643      	mov	r3, r8
     79e:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     7a0:	ab0e      	add	r3, sp, #56	; 0x38
     7a2:	2280      	movs	r2, #128	; 0x80
     7a4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     7a6:	2200      	movs	r2, #0
     7a8:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     7aa:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     7ac:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     7ae:	6b33      	ldr	r3, [r6, #48]	; 0x30
     7b0:	930a      	str	r3, [sp, #40]	; 0x28
     7b2:	6b73      	ldr	r3, [r6, #52]	; 0x34
     7b4:	930b      	str	r3, [sp, #44]	; 0x2c
     7b6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     7b8:	930c      	str	r3, [sp, #48]	; 0x30
     7ba:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     7bc:	9302      	str	r3, [sp, #8]
     7be:	930d      	str	r3, [sp, #52]	; 0x34
     7c0:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     7c2:	ae0a      	add	r6, sp, #40	; 0x28
     7c4:	e063      	b.n	88e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     7c6:	2308      	movs	r3, #8
     7c8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     7ca:	3b07      	subs	r3, #7
     7cc:	9307      	str	r3, [sp, #28]
     7ce:	e77a      	b.n	6c6 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     7d0:	6833      	ldr	r3, [r6, #0]
     7d2:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     7d4:	68f3      	ldr	r3, [r6, #12]
     7d6:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     7d8:	6973      	ldr	r3, [r6, #20]
     7da:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     7dc:	7e33      	ldrb	r3, [r6, #24]
     7de:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     7e0:	2326      	movs	r3, #38	; 0x26
     7e2:	5cf3      	ldrb	r3, [r6, r3]
     7e4:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     7e6:	6873      	ldr	r3, [r6, #4]
     7e8:	4699      	mov	r9, r3
	switch (transfer_mode)
     7ea:	2b00      	cmp	r3, #0
     7ec:	d018      	beq.n	820 <usart_init+0x238>
     7ee:	2380      	movs	r3, #128	; 0x80
     7f0:	055b      	lsls	r3, r3, #21
     7f2:	4599      	cmp	r9, r3
     7f4:	d001      	beq.n	7fa <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
     7f6:	2000      	movs	r0, #0
     7f8:	e025      	b.n	846 <usart_init+0x25e>
			if (!config->use_external_clock) {
     7fa:	2327      	movs	r3, #39	; 0x27
     7fc:	5cf3      	ldrb	r3, [r6, r3]
     7fe:	2b00      	cmp	r3, #0
     800:	d000      	beq.n	804 <usart_init+0x21c>
     802:	e775      	b.n	6f0 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     804:	6a33      	ldr	r3, [r6, #32]
     806:	001f      	movs	r7, r3
     808:	b2c0      	uxtb	r0, r0
     80a:	4b40      	ldr	r3, [pc, #256]	; (90c <usart_init+0x324>)
     80c:	4798      	blx	r3
     80e:	0001      	movs	r1, r0
     810:	220e      	movs	r2, #14
     812:	ab06      	add	r3, sp, #24
     814:	469c      	mov	ip, r3
     816:	4462      	add	r2, ip
     818:	0038      	movs	r0, r7
     81a:	4b3d      	ldr	r3, [pc, #244]	; (910 <usart_init+0x328>)
     81c:	4798      	blx	r3
     81e:	e012      	b.n	846 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     820:	2308      	movs	r3, #8
     822:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     824:	2300      	movs	r3, #0
     826:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     828:	2327      	movs	r3, #39	; 0x27
     82a:	5cf3      	ldrb	r3, [r6, r3]
     82c:	2b00      	cmp	r3, #0
     82e:	d00e      	beq.n	84e <usart_init+0x266>
				status_code =
     830:	9b06      	ldr	r3, [sp, #24]
     832:	9300      	str	r3, [sp, #0]
     834:	9b07      	ldr	r3, [sp, #28]
     836:	220e      	movs	r2, #14
     838:	a906      	add	r1, sp, #24
     83a:	468c      	mov	ip, r1
     83c:	4462      	add	r2, ip
     83e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     840:	6a30      	ldr	r0, [r6, #32]
     842:	4f34      	ldr	r7, [pc, #208]	; (914 <usart_init+0x32c>)
     844:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     846:	2800      	cmp	r0, #0
     848:	d000      	beq.n	84c <usart_init+0x264>
     84a:	e6e0      	b.n	60e <usart_init+0x26>
     84c:	e750      	b.n	6f0 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     84e:	6a33      	ldr	r3, [r6, #32]
     850:	001f      	movs	r7, r3
     852:	b2c0      	uxtb	r0, r0
     854:	4b2d      	ldr	r3, [pc, #180]	; (90c <usart_init+0x324>)
     856:	4798      	blx	r3
     858:	0001      	movs	r1, r0
				status_code =
     85a:	9b06      	ldr	r3, [sp, #24]
     85c:	9300      	str	r3, [sp, #0]
     85e:	9b07      	ldr	r3, [sp, #28]
     860:	220e      	movs	r2, #14
     862:	a806      	add	r0, sp, #24
     864:	4684      	mov	ip, r0
     866:	4462      	add	r2, ip
     868:	0038      	movs	r0, r7
     86a:	4f2a      	ldr	r7, [pc, #168]	; (914 <usart_init+0x32c>)
     86c:	47b8      	blx	r7
     86e:	e7ea      	b.n	846 <usart_init+0x25e>
		if(config->lin_slave_enable) {
     870:	7ef3      	ldrb	r3, [r6, #27]
     872:	2b00      	cmp	r3, #0
     874:	d100      	bne.n	878 <usart_init+0x290>
     876:	e77d      	b.n	774 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     878:	2380      	movs	r3, #128	; 0x80
     87a:	04db      	lsls	r3, r3, #19
     87c:	431f      	orrs	r7, r3
     87e:	e779      	b.n	774 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     880:	0020      	movs	r0, r4
     882:	4b25      	ldr	r3, [pc, #148]	; (918 <usart_init+0x330>)
     884:	4798      	blx	r3
     886:	e007      	b.n	898 <usart_init+0x2b0>
     888:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     88a:	2f04      	cmp	r7, #4
     88c:	d00d      	beq.n	8aa <usart_init+0x2c2>
     88e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     890:	00bb      	lsls	r3, r7, #2
     892:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     894:	2800      	cmp	r0, #0
     896:	d0f3      	beq.n	880 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
     898:	1c43      	adds	r3, r0, #1
     89a:	d0f5      	beq.n	888 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     89c:	a90e      	add	r1, sp, #56	; 0x38
     89e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     8a0:	0c00      	lsrs	r0, r0, #16
     8a2:	b2c0      	uxtb	r0, r0
     8a4:	4b1d      	ldr	r3, [pc, #116]	; (91c <usart_init+0x334>)
     8a6:	4798      	blx	r3
     8a8:	e7ee      	b.n	888 <usart_init+0x2a0>
		module->callback[i]            = NULL;
     8aa:	2300      	movs	r3, #0
     8ac:	60eb      	str	r3, [r5, #12]
     8ae:	612b      	str	r3, [r5, #16]
     8b0:	616b      	str	r3, [r5, #20]
     8b2:	61ab      	str	r3, [r5, #24]
     8b4:	61eb      	str	r3, [r5, #28]
     8b6:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     8b8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     8ba:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     8bc:	2200      	movs	r2, #0
     8be:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     8c0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     8c2:	3330      	adds	r3, #48	; 0x30
     8c4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     8c6:	3301      	adds	r3, #1
     8c8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     8ca:	3301      	adds	r3, #1
     8cc:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     8ce:	3301      	adds	r3, #1
     8d0:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     8d2:	6828      	ldr	r0, [r5, #0]
     8d4:	4b07      	ldr	r3, [pc, #28]	; (8f4 <usart_init+0x30c>)
     8d6:	4798      	blx	r3
     8d8:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     8da:	4911      	ldr	r1, [pc, #68]	; (920 <usart_init+0x338>)
     8dc:	4b11      	ldr	r3, [pc, #68]	; (924 <usart_init+0x33c>)
     8de:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     8e0:	00a4      	lsls	r4, r4, #2
     8e2:	4b11      	ldr	r3, [pc, #68]	; (928 <usart_init+0x340>)
     8e4:	50e5      	str	r5, [r4, r3]
	return status_code;
     8e6:	2000      	movs	r0, #0
     8e8:	e691      	b.n	60e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     8ea:	2310      	movs	r3, #16
     8ec:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     8ee:	2300      	movs	r3, #0
     8f0:	9307      	str	r3, [sp, #28]
     8f2:	e6e8      	b.n	6c6 <usart_init+0xde>
     8f4:	00000451 	.word	0x00000451
     8f8:	40000400 	.word	0x40000400
     8fc:	0000113d 	.word	0x0000113d
     900:	000010b1 	.word	0x000010b1
     904:	0000028d 	.word	0x0000028d
     908:	41002000 	.word	0x41002000
     90c:	00001159 	.word	0x00001159
     910:	000001cf 	.word	0x000001cf
     914:	000001f9 	.word	0x000001f9
     918:	000002d9 	.word	0x000002d9
     91c:	00001235 	.word	0x00001235
     920:	000009c9 	.word	0x000009c9
     924:	00000b61 	.word	0x00000b61
     928:	200000d8 	.word	0x200000d8

0000092c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     92c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     92e:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     930:	2a00      	cmp	r2, #0
     932:	d101      	bne.n	938 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     934:	0018      	movs	r0, r3
     936:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     938:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     93a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     93c:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     93e:	2a00      	cmp	r2, #0
     940:	d1f8      	bne.n	934 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     942:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
     944:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     946:	2a00      	cmp	r2, #0
     948:	d1fc      	bne.n	944 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
     94a:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     94c:	2102      	movs	r1, #2
     94e:	7e1a      	ldrb	r2, [r3, #24]
     950:	420a      	tst	r2, r1
     952:	d0fc      	beq.n	94e <usart_write_wait+0x22>
	return STATUS_OK;
     954:	2300      	movs	r3, #0
     956:	e7ed      	b.n	934 <usart_write_wait+0x8>

00000958 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     958:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     95a:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
     95c:	2a00      	cmp	r2, #0
     95e:	d101      	bne.n	964 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
     960:	0018      	movs	r0, r3
     962:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
     964:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     966:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     968:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
     96a:	2a00      	cmp	r2, #0
     96c:	d1f8      	bne.n	960 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     96e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     970:	7e10      	ldrb	r0, [r2, #24]
     972:	0740      	lsls	r0, r0, #29
     974:	d5f4      	bpl.n	960 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
     976:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     978:	2b00      	cmp	r3, #0
     97a:	d1fc      	bne.n	976 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     97c:	8b53      	ldrh	r3, [r2, #26]
     97e:	b2db      	uxtb	r3, r3
	if (error_code) {
     980:	0698      	lsls	r0, r3, #26
     982:	d01d      	beq.n	9c0 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
     984:	0798      	lsls	r0, r3, #30
     986:	d503      	bpl.n	990 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     988:	2302      	movs	r3, #2
     98a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
     98c:	3318      	adds	r3, #24
     98e:	e7e7      	b.n	960 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     990:	0758      	lsls	r0, r3, #29
     992:	d503      	bpl.n	99c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     994:	2304      	movs	r3, #4
     996:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
     998:	331a      	adds	r3, #26
     99a:	e7e1      	b.n	960 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     99c:	07d8      	lsls	r0, r3, #31
     99e:	d503      	bpl.n	9a8 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     9a0:	2301      	movs	r3, #1
     9a2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
     9a4:	3312      	adds	r3, #18
     9a6:	e7db      	b.n	960 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     9a8:	06d8      	lsls	r0, r3, #27
     9aa:	d503      	bpl.n	9b4 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     9ac:	2310      	movs	r3, #16
     9ae:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
     9b0:	3332      	adds	r3, #50	; 0x32
     9b2:	e7d5      	b.n	960 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     9b4:	069b      	lsls	r3, r3, #26
     9b6:	d503      	bpl.n	9c0 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     9b8:	2320      	movs	r3, #32
     9ba:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
     9bc:	3321      	adds	r3, #33	; 0x21
     9be:	e7cf      	b.n	960 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
     9c0:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     9c2:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
     9c4:	2300      	movs	r3, #0
     9c6:	e7cb      	b.n	960 <usart_read_wait+0x8>

000009c8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     9ca:	0080      	lsls	r0, r0, #2
     9cc:	4b62      	ldr	r3, [pc, #392]	; (b58 <_usart_interrupt_handler+0x190>)
     9ce:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     9d0:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     9d2:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     9d4:	2b00      	cmp	r3, #0
     9d6:	d1fc      	bne.n	9d2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     9d8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     9da:	7da6      	ldrb	r6, [r4, #22]
     9dc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     9de:	2330      	movs	r3, #48	; 0x30
     9e0:	5ceb      	ldrb	r3, [r5, r3]
     9e2:	2231      	movs	r2, #49	; 0x31
     9e4:	5caf      	ldrb	r7, [r5, r2]
     9e6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     9e8:	07f3      	lsls	r3, r6, #31
     9ea:	d522      	bpl.n	a32 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     9ec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     9ee:	b29b      	uxth	r3, r3
     9f0:	2b00      	cmp	r3, #0
     9f2:	d01c      	beq.n	a2e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     9f4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     9f6:	7813      	ldrb	r3, [r2, #0]
     9f8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     9fa:	1c51      	adds	r1, r2, #1
     9fc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     9fe:	7969      	ldrb	r1, [r5, #5]
     a00:	2901      	cmp	r1, #1
     a02:	d00e      	beq.n	a22 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     a04:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     a06:	05db      	lsls	r3, r3, #23
     a08:	0ddb      	lsrs	r3, r3, #23
     a0a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     a0c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     a0e:	3b01      	subs	r3, #1
     a10:	b29b      	uxth	r3, r3
     a12:	85eb      	strh	r3, [r5, #46]	; 0x2e
     a14:	2b00      	cmp	r3, #0
     a16:	d10c      	bne.n	a32 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     a18:	3301      	adds	r3, #1
     a1a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     a1c:	3301      	adds	r3, #1
     a1e:	75a3      	strb	r3, [r4, #22]
     a20:	e007      	b.n	a32 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     a22:	7851      	ldrb	r1, [r2, #1]
     a24:	0209      	lsls	r1, r1, #8
     a26:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     a28:	3202      	adds	r2, #2
     a2a:	62aa      	str	r2, [r5, #40]	; 0x28
     a2c:	e7eb      	b.n	a06 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     a2e:	2301      	movs	r3, #1
     a30:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     a32:	07b3      	lsls	r3, r6, #30
     a34:	d506      	bpl.n	a44 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     a36:	2302      	movs	r3, #2
     a38:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     a3a:	2200      	movs	r2, #0
     a3c:	3331      	adds	r3, #49	; 0x31
     a3e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     a40:	07fb      	lsls	r3, r7, #31
     a42:	d41a      	bmi.n	a7a <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     a44:	0773      	lsls	r3, r6, #29
     a46:	d565      	bpl.n	b14 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     a48:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a4a:	b29b      	uxth	r3, r3
     a4c:	2b00      	cmp	r3, #0
     a4e:	d05f      	beq.n	b10 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a50:	8b63      	ldrh	r3, [r4, #26]
     a52:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     a54:	071a      	lsls	r2, r3, #28
     a56:	d414      	bmi.n	a82 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a58:	223f      	movs	r2, #63	; 0x3f
     a5a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     a5c:	2b00      	cmp	r3, #0
     a5e:	d034      	beq.n	aca <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     a60:	079a      	lsls	r2, r3, #30
     a62:	d511      	bpl.n	a88 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     a64:	221a      	movs	r2, #26
     a66:	2332      	movs	r3, #50	; 0x32
     a68:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     a6a:	3b30      	subs	r3, #48	; 0x30
     a6c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a6e:	077b      	lsls	r3, r7, #29
     a70:	d550      	bpl.n	b14 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a72:	0028      	movs	r0, r5
     a74:	696b      	ldr	r3, [r5, #20]
     a76:	4798      	blx	r3
     a78:	e04c      	b.n	b14 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     a7a:	0028      	movs	r0, r5
     a7c:	68eb      	ldr	r3, [r5, #12]
     a7e:	4798      	blx	r3
     a80:	e7e0      	b.n	a44 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     a82:	2237      	movs	r2, #55	; 0x37
     a84:	4013      	ands	r3, r2
     a86:	e7e9      	b.n	a5c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     a88:	075a      	lsls	r2, r3, #29
     a8a:	d505      	bpl.n	a98 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     a8c:	221e      	movs	r2, #30
     a8e:	2332      	movs	r3, #50	; 0x32
     a90:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     a92:	3b2e      	subs	r3, #46	; 0x2e
     a94:	8363      	strh	r3, [r4, #26]
     a96:	e7ea      	b.n	a6e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a98:	07da      	lsls	r2, r3, #31
     a9a:	d505      	bpl.n	aa8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     a9c:	2213      	movs	r2, #19
     a9e:	2332      	movs	r3, #50	; 0x32
     aa0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     aa2:	3b31      	subs	r3, #49	; 0x31
     aa4:	8363      	strh	r3, [r4, #26]
     aa6:	e7e2      	b.n	a6e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     aa8:	06da      	lsls	r2, r3, #27
     aaa:	d505      	bpl.n	ab8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     aac:	2242      	movs	r2, #66	; 0x42
     aae:	2332      	movs	r3, #50	; 0x32
     ab0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     ab2:	3b22      	subs	r3, #34	; 0x22
     ab4:	8363      	strh	r3, [r4, #26]
     ab6:	e7da      	b.n	a6e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     ab8:	2220      	movs	r2, #32
     aba:	421a      	tst	r2, r3
     abc:	d0d7      	beq.n	a6e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     abe:	3221      	adds	r2, #33	; 0x21
     ac0:	2332      	movs	r3, #50	; 0x32
     ac2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     ac4:	3b12      	subs	r3, #18
     ac6:	8363      	strh	r3, [r4, #26]
     ac8:	e7d1      	b.n	a6e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     aca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     acc:	05db      	lsls	r3, r3, #23
     ace:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     ad0:	b2da      	uxtb	r2, r3
     ad2:	6a69      	ldr	r1, [r5, #36]	; 0x24
     ad4:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     ad6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     ad8:	1c51      	adds	r1, r2, #1
     ada:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     adc:	7969      	ldrb	r1, [r5, #5]
     ade:	2901      	cmp	r1, #1
     ae0:	d010      	beq.n	b04 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     ae2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     ae4:	3b01      	subs	r3, #1
     ae6:	b29b      	uxth	r3, r3
     ae8:	85ab      	strh	r3, [r5, #44]	; 0x2c
     aea:	2b00      	cmp	r3, #0
     aec:	d112      	bne.n	b14 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     aee:	3304      	adds	r3, #4
     af0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     af2:	2200      	movs	r2, #0
     af4:	332e      	adds	r3, #46	; 0x2e
     af6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     af8:	07bb      	lsls	r3, r7, #30
     afa:	d50b      	bpl.n	b14 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     afc:	0028      	movs	r0, r5
     afe:	692b      	ldr	r3, [r5, #16]
     b00:	4798      	blx	r3
     b02:	e007      	b.n	b14 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     b04:	0a1b      	lsrs	r3, r3, #8
     b06:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     b08:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     b0a:	3301      	adds	r3, #1
     b0c:	626b      	str	r3, [r5, #36]	; 0x24
     b0e:	e7e8      	b.n	ae2 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     b10:	2304      	movs	r3, #4
     b12:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     b14:	06f3      	lsls	r3, r6, #27
     b16:	d504      	bpl.n	b22 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     b18:	2310      	movs	r3, #16
     b1a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     b1c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     b1e:	06fb      	lsls	r3, r7, #27
     b20:	d40e      	bmi.n	b40 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     b22:	06b3      	lsls	r3, r6, #26
     b24:	d504      	bpl.n	b30 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     b26:	2320      	movs	r3, #32
     b28:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     b2a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     b2c:	073b      	lsls	r3, r7, #28
     b2e:	d40b      	bmi.n	b48 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     b30:	0733      	lsls	r3, r6, #28
     b32:	d504      	bpl.n	b3e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     b34:	2308      	movs	r3, #8
     b36:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     b38:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     b3a:	06bb      	lsls	r3, r7, #26
     b3c:	d408      	bmi.n	b50 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     b40:	0028      	movs	r0, r5
     b42:	69eb      	ldr	r3, [r5, #28]
     b44:	4798      	blx	r3
     b46:	e7ec      	b.n	b22 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     b48:	0028      	movs	r0, r5
     b4a:	69ab      	ldr	r3, [r5, #24]
     b4c:	4798      	blx	r3
     b4e:	e7ef      	b.n	b30 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     b50:	6a2b      	ldr	r3, [r5, #32]
     b52:	0028      	movs	r0, r5
     b54:	4798      	blx	r3
}
     b56:	e7f2      	b.n	b3e <_usart_interrupt_handler+0x176>
     b58:	200000d8 	.word	0x200000d8

00000b5c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     b5c:	4770      	bx	lr
	...

00000b60 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     b60:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     b62:	4b0a      	ldr	r3, [pc, #40]	; (b8c <_sercom_set_handler+0x2c>)
     b64:	781b      	ldrb	r3, [r3, #0]
     b66:	2b00      	cmp	r3, #0
     b68:	d10c      	bne.n	b84 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b6a:	4f09      	ldr	r7, [pc, #36]	; (b90 <_sercom_set_handler+0x30>)
     b6c:	4e09      	ldr	r6, [pc, #36]	; (b94 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     b6e:	4d0a      	ldr	r5, [pc, #40]	; (b98 <_sercom_set_handler+0x38>)
     b70:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b72:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     b74:	195a      	adds	r2, r3, r5
     b76:	6014      	str	r4, [r2, #0]
     b78:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b7a:	2b18      	cmp	r3, #24
     b7c:	d1f9      	bne.n	b72 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     b7e:	2201      	movs	r2, #1
     b80:	4b02      	ldr	r3, [pc, #8]	; (b8c <_sercom_set_handler+0x2c>)
     b82:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     b84:	0080      	lsls	r0, r0, #2
     b86:	4b02      	ldr	r3, [pc, #8]	; (b90 <_sercom_set_handler+0x30>)
     b88:	50c1      	str	r1, [r0, r3]
}
     b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b8c:	20000086 	.word	0x20000086
     b90:	20000088 	.word	0x20000088
     b94:	00000b5d 	.word	0x00000b5d
     b98:	200000d8 	.word	0x200000d8

00000b9c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     b9c:	b500      	push	{lr}
     b9e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     ba0:	2309      	movs	r3, #9
     ba2:	466a      	mov	r2, sp
     ba4:	7013      	strb	r3, [r2, #0]
     ba6:	3301      	adds	r3, #1
     ba8:	7053      	strb	r3, [r2, #1]
     baa:	3301      	adds	r3, #1
     bac:	7093      	strb	r3, [r2, #2]
     bae:	3301      	adds	r3, #1
     bb0:	70d3      	strb	r3, [r2, #3]
     bb2:	3301      	adds	r3, #1
     bb4:	7113      	strb	r3, [r2, #4]
     bb6:	3301      	adds	r3, #1
     bb8:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     bba:	4b03      	ldr	r3, [pc, #12]	; (bc8 <_sercom_get_interrupt_vector+0x2c>)
     bbc:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     bbe:	466b      	mov	r3, sp
     bc0:	5618      	ldrsb	r0, [r3, r0]
}
     bc2:	b003      	add	sp, #12
     bc4:	bd00      	pop	{pc}
     bc6:	46c0      	nop			; (mov r8, r8)
     bc8:	00000451 	.word	0x00000451

00000bcc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     bcc:	b510      	push	{r4, lr}
     bce:	4b02      	ldr	r3, [pc, #8]	; (bd8 <SERCOM0_Handler+0xc>)
     bd0:	681b      	ldr	r3, [r3, #0]
     bd2:	2000      	movs	r0, #0
     bd4:	4798      	blx	r3
     bd6:	bd10      	pop	{r4, pc}
     bd8:	20000088 	.word	0x20000088

00000bdc <SERCOM1_Handler>:
     bdc:	b510      	push	{r4, lr}
     bde:	4b02      	ldr	r3, [pc, #8]	; (be8 <SERCOM1_Handler+0xc>)
     be0:	685b      	ldr	r3, [r3, #4]
     be2:	2001      	movs	r0, #1
     be4:	4798      	blx	r3
     be6:	bd10      	pop	{r4, pc}
     be8:	20000088 	.word	0x20000088

00000bec <SERCOM2_Handler>:
     bec:	b510      	push	{r4, lr}
     bee:	4b02      	ldr	r3, [pc, #8]	; (bf8 <SERCOM2_Handler+0xc>)
     bf0:	689b      	ldr	r3, [r3, #8]
     bf2:	2002      	movs	r0, #2
     bf4:	4798      	blx	r3
     bf6:	bd10      	pop	{r4, pc}
     bf8:	20000088 	.word	0x20000088

00000bfc <SERCOM3_Handler>:
     bfc:	b510      	push	{r4, lr}
     bfe:	4b02      	ldr	r3, [pc, #8]	; (c08 <SERCOM3_Handler+0xc>)
     c00:	68db      	ldr	r3, [r3, #12]
     c02:	2003      	movs	r0, #3
     c04:	4798      	blx	r3
     c06:	bd10      	pop	{r4, pc}
     c08:	20000088 	.word	0x20000088

00000c0c <SERCOM4_Handler>:
     c0c:	b510      	push	{r4, lr}
     c0e:	4b02      	ldr	r3, [pc, #8]	; (c18 <SERCOM4_Handler+0xc>)
     c10:	691b      	ldr	r3, [r3, #16]
     c12:	2004      	movs	r0, #4
     c14:	4798      	blx	r3
     c16:	bd10      	pop	{r4, pc}
     c18:	20000088 	.word	0x20000088

00000c1c <SERCOM5_Handler>:
     c1c:	b510      	push	{r4, lr}
     c1e:	4b02      	ldr	r3, [pc, #8]	; (c28 <SERCOM5_Handler+0xc>)
     c20:	695b      	ldr	r3, [r3, #20]
     c22:	2005      	movs	r0, #5
     c24:	4798      	blx	r3
     c26:	bd10      	pop	{r4, pc}
     c28:	20000088 	.word	0x20000088

00000c2c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     c2c:	4b0c      	ldr	r3, [pc, #48]	; (c60 <cpu_irq_enter_critical+0x34>)
     c2e:	681b      	ldr	r3, [r3, #0]
     c30:	2b00      	cmp	r3, #0
     c32:	d106      	bne.n	c42 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     c34:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     c38:	2b00      	cmp	r3, #0
     c3a:	d007      	beq.n	c4c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     c3c:	2200      	movs	r2, #0
     c3e:	4b09      	ldr	r3, [pc, #36]	; (c64 <cpu_irq_enter_critical+0x38>)
     c40:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     c42:	4a07      	ldr	r2, [pc, #28]	; (c60 <cpu_irq_enter_critical+0x34>)
     c44:	6813      	ldr	r3, [r2, #0]
     c46:	3301      	adds	r3, #1
     c48:	6013      	str	r3, [r2, #0]
}
     c4a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     c4c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     c4e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     c52:	2200      	movs	r2, #0
     c54:	4b04      	ldr	r3, [pc, #16]	; (c68 <cpu_irq_enter_critical+0x3c>)
     c56:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     c58:	3201      	adds	r2, #1
     c5a:	4b02      	ldr	r3, [pc, #8]	; (c64 <cpu_irq_enter_critical+0x38>)
     c5c:	701a      	strb	r2, [r3, #0]
     c5e:	e7f0      	b.n	c42 <cpu_irq_enter_critical+0x16>
     c60:	200000a0 	.word	0x200000a0
     c64:	200000a4 	.word	0x200000a4
     c68:	20000000 	.word	0x20000000

00000c6c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     c6c:	4b08      	ldr	r3, [pc, #32]	; (c90 <cpu_irq_leave_critical+0x24>)
     c6e:	681a      	ldr	r2, [r3, #0]
     c70:	3a01      	subs	r2, #1
     c72:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     c74:	681b      	ldr	r3, [r3, #0]
     c76:	2b00      	cmp	r3, #0
     c78:	d109      	bne.n	c8e <cpu_irq_leave_critical+0x22>
     c7a:	4b06      	ldr	r3, [pc, #24]	; (c94 <cpu_irq_leave_critical+0x28>)
     c7c:	781b      	ldrb	r3, [r3, #0]
     c7e:	2b00      	cmp	r3, #0
     c80:	d005      	beq.n	c8e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     c82:	2201      	movs	r2, #1
     c84:	4b04      	ldr	r3, [pc, #16]	; (c98 <cpu_irq_leave_critical+0x2c>)
     c86:	701a      	strb	r2, [r3, #0]
     c88:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     c8c:	b662      	cpsie	i
	}
}
     c8e:	4770      	bx	lr
     c90:	200000a0 	.word	0x200000a0
     c94:	200000a4 	.word	0x200000a4
     c98:	20000000 	.word	0x20000000

00000c9c <system_board_init>:




void system_board_init(void)
{
     c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
     c9e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     ca0:	ac01      	add	r4, sp, #4
     ca2:	2501      	movs	r5, #1
     ca4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     ca6:	2700      	movs	r7, #0
     ca8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     caa:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     cac:	0021      	movs	r1, r4
     cae:	2013      	movs	r0, #19
     cb0:	4e06      	ldr	r6, [pc, #24]	; (ccc <system_board_init+0x30>)
     cb2:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     cb4:	2280      	movs	r2, #128	; 0x80
     cb6:	0312      	lsls	r2, r2, #12
     cb8:	4b05      	ldr	r3, [pc, #20]	; (cd0 <system_board_init+0x34>)
     cba:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     cbc:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     cbe:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     cc0:	0021      	movs	r1, r4
     cc2:	201c      	movs	r0, #28
     cc4:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     cc6:	b003      	add	sp, #12
     cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cca:	46c0      	nop			; (mov r8, r8)
     ccc:	00000cd5 	.word	0x00000cd5
     cd0:	41004400 	.word	0x41004400

00000cd4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     cd4:	b500      	push	{lr}
     cd6:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     cd8:	ab01      	add	r3, sp, #4
     cda:	2280      	movs	r2, #128	; 0x80
     cdc:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     cde:	780a      	ldrb	r2, [r1, #0]
     ce0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     ce2:	784a      	ldrb	r2, [r1, #1]
     ce4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     ce6:	788a      	ldrb	r2, [r1, #2]
     ce8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     cea:	0019      	movs	r1, r3
     cec:	4b01      	ldr	r3, [pc, #4]	; (cf4 <port_pin_set_config+0x20>)
     cee:	4798      	blx	r3
}
     cf0:	b003      	add	sp, #12
     cf2:	bd00      	pop	{pc}
     cf4:	00001235 	.word	0x00001235

00000cf8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     cf8:	b510      	push	{r4, lr}
	switch (clock_source) {
     cfa:	2808      	cmp	r0, #8
     cfc:	d803      	bhi.n	d06 <system_clock_source_get_hz+0xe>
     cfe:	0080      	lsls	r0, r0, #2
     d00:	4b1b      	ldr	r3, [pc, #108]	; (d70 <system_clock_source_get_hz+0x78>)
     d02:	581b      	ldr	r3, [r3, r0]
     d04:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     d06:	2000      	movs	r0, #0
     d08:	e030      	b.n	d6c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
     d0a:	4b1a      	ldr	r3, [pc, #104]	; (d74 <system_clock_source_get_hz+0x7c>)
     d0c:	6918      	ldr	r0, [r3, #16]
     d0e:	e02d      	b.n	d6c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     d10:	4b19      	ldr	r3, [pc, #100]	; (d78 <system_clock_source_get_hz+0x80>)
     d12:	6a1b      	ldr	r3, [r3, #32]
     d14:	059b      	lsls	r3, r3, #22
     d16:	0f9b      	lsrs	r3, r3, #30
     d18:	4818      	ldr	r0, [pc, #96]	; (d7c <system_clock_source_get_hz+0x84>)
     d1a:	40d8      	lsrs	r0, r3
     d1c:	e026      	b.n	d6c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
     d1e:	4b15      	ldr	r3, [pc, #84]	; (d74 <system_clock_source_get_hz+0x7c>)
     d20:	6958      	ldr	r0, [r3, #20]
     d22:	e023      	b.n	d6c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     d24:	4b13      	ldr	r3, [pc, #76]	; (d74 <system_clock_source_get_hz+0x7c>)
     d26:	681b      	ldr	r3, [r3, #0]
			return 0;
     d28:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     d2a:	079b      	lsls	r3, r3, #30
     d2c:	d51e      	bpl.n	d6c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     d2e:	4912      	ldr	r1, [pc, #72]	; (d78 <system_clock_source_get_hz+0x80>)
     d30:	2210      	movs	r2, #16
     d32:	68cb      	ldr	r3, [r1, #12]
     d34:	421a      	tst	r2, r3
     d36:	d0fc      	beq.n	d32 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     d38:	4b0e      	ldr	r3, [pc, #56]	; (d74 <system_clock_source_get_hz+0x7c>)
     d3a:	681b      	ldr	r3, [r3, #0]
     d3c:	075b      	lsls	r3, r3, #29
     d3e:	d401      	bmi.n	d44 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
     d40:	480f      	ldr	r0, [pc, #60]	; (d80 <system_clock_source_get_hz+0x88>)
     d42:	e013      	b.n	d6c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     d44:	2000      	movs	r0, #0
     d46:	4b0f      	ldr	r3, [pc, #60]	; (d84 <system_clock_source_get_hz+0x8c>)
     d48:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     d4a:	4b0a      	ldr	r3, [pc, #40]	; (d74 <system_clock_source_get_hz+0x7c>)
     d4c:	689b      	ldr	r3, [r3, #8]
     d4e:	041b      	lsls	r3, r3, #16
     d50:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     d52:	4358      	muls	r0, r3
     d54:	e00a      	b.n	d6c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     d56:	2350      	movs	r3, #80	; 0x50
     d58:	4a07      	ldr	r2, [pc, #28]	; (d78 <system_clock_source_get_hz+0x80>)
     d5a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     d5c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     d5e:	075b      	lsls	r3, r3, #29
     d60:	d504      	bpl.n	d6c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
     d62:	4b04      	ldr	r3, [pc, #16]	; (d74 <system_clock_source_get_hz+0x7c>)
     d64:	68d8      	ldr	r0, [r3, #12]
     d66:	e001      	b.n	d6c <system_clock_source_get_hz+0x74>
		return 32768UL;
     d68:	2080      	movs	r0, #128	; 0x80
     d6a:	0200      	lsls	r0, r0, #8
	}
}
     d6c:	bd10      	pop	{r4, pc}
     d6e:	46c0      	nop			; (mov r8, r8)
     d70:	00003cd4 	.word	0x00003cd4
     d74:	200000a8 	.word	0x200000a8
     d78:	40000800 	.word	0x40000800
     d7c:	007a1200 	.word	0x007a1200
     d80:	02dc6c00 	.word	0x02dc6c00
     d84:	00001159 	.word	0x00001159

00000d88 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     d88:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     d8a:	490c      	ldr	r1, [pc, #48]	; (dbc <system_clock_source_osc8m_set_config+0x34>)
     d8c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     d8e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     d90:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     d92:	7840      	ldrb	r0, [r0, #1]
     d94:	2201      	movs	r2, #1
     d96:	4010      	ands	r0, r2
     d98:	0180      	lsls	r0, r0, #6
     d9a:	2640      	movs	r6, #64	; 0x40
     d9c:	43b3      	bics	r3, r6
     d9e:	4303      	orrs	r3, r0
     da0:	402a      	ands	r2, r5
     da2:	01d2      	lsls	r2, r2, #7
     da4:	2080      	movs	r0, #128	; 0x80
     da6:	4383      	bics	r3, r0
     da8:	4313      	orrs	r3, r2
     daa:	2203      	movs	r2, #3
     dac:	4022      	ands	r2, r4
     dae:	0212      	lsls	r2, r2, #8
     db0:	4803      	ldr	r0, [pc, #12]	; (dc0 <system_clock_source_osc8m_set_config+0x38>)
     db2:	4003      	ands	r3, r0
     db4:	4313      	orrs	r3, r2
     db6:	620b      	str	r3, [r1, #32]
}
     db8:	bd70      	pop	{r4, r5, r6, pc}
     dba:	46c0      	nop			; (mov r8, r8)
     dbc:	40000800 	.word	0x40000800
     dc0:	fffffcff 	.word	0xfffffcff

00000dc4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     dc4:	2808      	cmp	r0, #8
     dc6:	d803      	bhi.n	dd0 <system_clock_source_enable+0xc>
     dc8:	0080      	lsls	r0, r0, #2
     dca:	4b25      	ldr	r3, [pc, #148]	; (e60 <system_clock_source_enable+0x9c>)
     dcc:	581b      	ldr	r3, [r3, r0]
     dce:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     dd0:	2017      	movs	r0, #23
     dd2:	e044      	b.n	e5e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     dd4:	4a23      	ldr	r2, [pc, #140]	; (e64 <system_clock_source_enable+0xa0>)
     dd6:	6a13      	ldr	r3, [r2, #32]
     dd8:	2102      	movs	r1, #2
     dda:	430b      	orrs	r3, r1
     ddc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     dde:	2000      	movs	r0, #0
     de0:	e03d      	b.n	e5e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     de2:	4a20      	ldr	r2, [pc, #128]	; (e64 <system_clock_source_enable+0xa0>)
     de4:	6993      	ldr	r3, [r2, #24]
     de6:	2102      	movs	r1, #2
     de8:	430b      	orrs	r3, r1
     dea:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     dec:	2000      	movs	r0, #0
		break;
     dee:	e036      	b.n	e5e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     df0:	4a1c      	ldr	r2, [pc, #112]	; (e64 <system_clock_source_enable+0xa0>)
     df2:	8a13      	ldrh	r3, [r2, #16]
     df4:	2102      	movs	r1, #2
     df6:	430b      	orrs	r3, r1
     df8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     dfa:	2000      	movs	r0, #0
		break;
     dfc:	e02f      	b.n	e5e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     dfe:	4a19      	ldr	r2, [pc, #100]	; (e64 <system_clock_source_enable+0xa0>)
     e00:	8a93      	ldrh	r3, [r2, #20]
     e02:	2102      	movs	r1, #2
     e04:	430b      	orrs	r3, r1
     e06:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     e08:	2000      	movs	r0, #0
		break;
     e0a:	e028      	b.n	e5e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     e0c:	4916      	ldr	r1, [pc, #88]	; (e68 <system_clock_source_enable+0xa4>)
     e0e:	680b      	ldr	r3, [r1, #0]
     e10:	2202      	movs	r2, #2
     e12:	4313      	orrs	r3, r2
     e14:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     e16:	4b13      	ldr	r3, [pc, #76]	; (e64 <system_clock_source_enable+0xa0>)
     e18:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e1a:	0019      	movs	r1, r3
     e1c:	320e      	adds	r2, #14
     e1e:	68cb      	ldr	r3, [r1, #12]
     e20:	421a      	tst	r2, r3
     e22:	d0fc      	beq.n	e1e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     e24:	4a10      	ldr	r2, [pc, #64]	; (e68 <system_clock_source_enable+0xa4>)
     e26:	6891      	ldr	r1, [r2, #8]
     e28:	4b0e      	ldr	r3, [pc, #56]	; (e64 <system_clock_source_enable+0xa0>)
     e2a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     e2c:	6852      	ldr	r2, [r2, #4]
     e2e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     e30:	2200      	movs	r2, #0
     e32:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e34:	0019      	movs	r1, r3
     e36:	3210      	adds	r2, #16
     e38:	68cb      	ldr	r3, [r1, #12]
     e3a:	421a      	tst	r2, r3
     e3c:	d0fc      	beq.n	e38 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     e3e:	4b0a      	ldr	r3, [pc, #40]	; (e68 <system_clock_source_enable+0xa4>)
     e40:	681b      	ldr	r3, [r3, #0]
     e42:	b29b      	uxth	r3, r3
     e44:	4a07      	ldr	r2, [pc, #28]	; (e64 <system_clock_source_enable+0xa0>)
     e46:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     e48:	2000      	movs	r0, #0
     e4a:	e008      	b.n	e5e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     e4c:	4905      	ldr	r1, [pc, #20]	; (e64 <system_clock_source_enable+0xa0>)
     e4e:	2244      	movs	r2, #68	; 0x44
     e50:	5c8b      	ldrb	r3, [r1, r2]
     e52:	2002      	movs	r0, #2
     e54:	4303      	orrs	r3, r0
     e56:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     e58:	2000      	movs	r0, #0
		break;
     e5a:	e000      	b.n	e5e <system_clock_source_enable+0x9a>
		return STATUS_OK;
     e5c:	2000      	movs	r0, #0
}
     e5e:	4770      	bx	lr
     e60:	00003cf8 	.word	0x00003cf8
     e64:	40000800 	.word	0x40000800
     e68:	200000a8 	.word	0x200000a8

00000e6c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     e6c:	b530      	push	{r4, r5, lr}
     e6e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     e70:	22c2      	movs	r2, #194	; 0xc2
     e72:	00d2      	lsls	r2, r2, #3
     e74:	4b1a      	ldr	r3, [pc, #104]	; (ee0 <system_clock_init+0x74>)
     e76:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     e78:	4a1a      	ldr	r2, [pc, #104]	; (ee4 <system_clock_init+0x78>)
     e7a:	6853      	ldr	r3, [r2, #4]
     e7c:	211e      	movs	r1, #30
     e7e:	438b      	bics	r3, r1
     e80:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     e82:	2301      	movs	r3, #1
     e84:	466a      	mov	r2, sp
     e86:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e88:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     e8a:	4d17      	ldr	r5, [pc, #92]	; (ee8 <system_clock_init+0x7c>)
     e8c:	b2e0      	uxtb	r0, r4
     e8e:	4669      	mov	r1, sp
     e90:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e92:	3401      	adds	r4, #1
     e94:	2c25      	cmp	r4, #37	; 0x25
     e96:	d1f9      	bne.n	e8c <system_clock_init+0x20>
	config->run_in_standby  = false;
     e98:	a803      	add	r0, sp, #12
     e9a:	2400      	movs	r4, #0
     e9c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     e9e:	2501      	movs	r5, #1
     ea0:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     ea2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     ea4:	4b11      	ldr	r3, [pc, #68]	; (eec <system_clock_init+0x80>)
     ea6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     ea8:	2006      	movs	r0, #6
     eaa:	4b11      	ldr	r3, [pc, #68]	; (ef0 <system_clock_init+0x84>)
     eac:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     eae:	4b11      	ldr	r3, [pc, #68]	; (ef4 <system_clock_init+0x88>)
     eb0:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     eb2:	4b11      	ldr	r3, [pc, #68]	; (ef8 <system_clock_init+0x8c>)
     eb4:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     eb6:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     eb8:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     eba:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     ebc:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     ebe:	466b      	mov	r3, sp
     ec0:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     ec2:	2306      	movs	r3, #6
     ec4:	466a      	mov	r2, sp
     ec6:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
     ec8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     eca:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     ecc:	4669      	mov	r1, sp
     ece:	2000      	movs	r0, #0
     ed0:	4b0a      	ldr	r3, [pc, #40]	; (efc <system_clock_init+0x90>)
     ed2:	4798      	blx	r3
     ed4:	2000      	movs	r0, #0
     ed6:	4b0a      	ldr	r3, [pc, #40]	; (f00 <system_clock_init+0x94>)
     ed8:	4798      	blx	r3
#endif
}
     eda:	b005      	add	sp, #20
     edc:	bd30      	pop	{r4, r5, pc}
     ede:	46c0      	nop			; (mov r8, r8)
     ee0:	40000800 	.word	0x40000800
     ee4:	41004000 	.word	0x41004000
     ee8:	0000113d 	.word	0x0000113d
     eec:	00000d89 	.word	0x00000d89
     ef0:	00000dc5 	.word	0x00000dc5
     ef4:	00000f05 	.word	0x00000f05
     ef8:	40000400 	.word	0x40000400
     efc:	00000f29 	.word	0x00000f29
     f00:	00000fe1 	.word	0x00000fe1

00000f04 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     f04:	4a06      	ldr	r2, [pc, #24]	; (f20 <system_gclk_init+0x1c>)
     f06:	6993      	ldr	r3, [r2, #24]
     f08:	2108      	movs	r1, #8
     f0a:	430b      	orrs	r3, r1
     f0c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     f0e:	2201      	movs	r2, #1
     f10:	4b04      	ldr	r3, [pc, #16]	; (f24 <system_gclk_init+0x20>)
     f12:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     f14:	0019      	movs	r1, r3
     f16:	780b      	ldrb	r3, [r1, #0]
     f18:	4213      	tst	r3, r2
     f1a:	d1fc      	bne.n	f16 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     f1c:	4770      	bx	lr
     f1e:	46c0      	nop			; (mov r8, r8)
     f20:	40000400 	.word	0x40000400
     f24:	40000c00 	.word	0x40000c00

00000f28 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     f28:	b570      	push	{r4, r5, r6, lr}
     f2a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     f2c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     f2e:	780d      	ldrb	r5, [r1, #0]
     f30:	022d      	lsls	r5, r5, #8
     f32:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     f34:	784b      	ldrb	r3, [r1, #1]
     f36:	2b00      	cmp	r3, #0
     f38:	d002      	beq.n	f40 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     f3a:	2380      	movs	r3, #128	; 0x80
     f3c:	02db      	lsls	r3, r3, #11
     f3e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     f40:	7a4b      	ldrb	r3, [r1, #9]
     f42:	2b00      	cmp	r3, #0
     f44:	d002      	beq.n	f4c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     f46:	2380      	movs	r3, #128	; 0x80
     f48:	031b      	lsls	r3, r3, #12
     f4a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     f4c:	6848      	ldr	r0, [r1, #4]
     f4e:	2801      	cmp	r0, #1
     f50:	d910      	bls.n	f74 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     f52:	1e43      	subs	r3, r0, #1
     f54:	4218      	tst	r0, r3
     f56:	d134      	bne.n	fc2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     f58:	2802      	cmp	r0, #2
     f5a:	d930      	bls.n	fbe <system_gclk_gen_set_config+0x96>
     f5c:	2302      	movs	r3, #2
     f5e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     f60:	3201      	adds	r2, #1
						mask <<= 1) {
     f62:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     f64:	4298      	cmp	r0, r3
     f66:	d8fb      	bhi.n	f60 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     f68:	0212      	lsls	r2, r2, #8
     f6a:	4332      	orrs	r2, r6
     f6c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     f6e:	2380      	movs	r3, #128	; 0x80
     f70:	035b      	lsls	r3, r3, #13
     f72:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     f74:	7a0b      	ldrb	r3, [r1, #8]
     f76:	2b00      	cmp	r3, #0
     f78:	d002      	beq.n	f80 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     f7a:	2380      	movs	r3, #128	; 0x80
     f7c:	039b      	lsls	r3, r3, #14
     f7e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f80:	4a13      	ldr	r2, [pc, #76]	; (fd0 <system_gclk_gen_set_config+0xa8>)
     f82:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     f84:	b25b      	sxtb	r3, r3
     f86:	2b00      	cmp	r3, #0
     f88:	dbfb      	blt.n	f82 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     f8a:	4b12      	ldr	r3, [pc, #72]	; (fd4 <system_gclk_gen_set_config+0xac>)
     f8c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     f8e:	4b12      	ldr	r3, [pc, #72]	; (fd8 <system_gclk_gen_set_config+0xb0>)
     f90:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f92:	4a0f      	ldr	r2, [pc, #60]	; (fd0 <system_gclk_gen_set_config+0xa8>)
     f94:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     f96:	b25b      	sxtb	r3, r3
     f98:	2b00      	cmp	r3, #0
     f9a:	dbfb      	blt.n	f94 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     f9c:	4b0c      	ldr	r3, [pc, #48]	; (fd0 <system_gclk_gen_set_config+0xa8>)
     f9e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     fa0:	001a      	movs	r2, r3
     fa2:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     fa4:	b25b      	sxtb	r3, r3
     fa6:	2b00      	cmp	r3, #0
     fa8:	dbfb      	blt.n	fa2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     faa:	4a09      	ldr	r2, [pc, #36]	; (fd0 <system_gclk_gen_set_config+0xa8>)
     fac:	6853      	ldr	r3, [r2, #4]
     fae:	2180      	movs	r1, #128	; 0x80
     fb0:	0249      	lsls	r1, r1, #9
     fb2:	400b      	ands	r3, r1
     fb4:	431d      	orrs	r5, r3
     fb6:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     fb8:	4b08      	ldr	r3, [pc, #32]	; (fdc <system_gclk_gen_set_config+0xb4>)
     fba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     fbc:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     fbe:	2200      	movs	r2, #0
     fc0:	e7d2      	b.n	f68 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     fc2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     fc4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     fc6:	2380      	movs	r3, #128	; 0x80
     fc8:	029b      	lsls	r3, r3, #10
     fca:	431d      	orrs	r5, r3
     fcc:	e7d2      	b.n	f74 <system_gclk_gen_set_config+0x4c>
     fce:	46c0      	nop			; (mov r8, r8)
     fd0:	40000c00 	.word	0x40000c00
     fd4:	00000c2d 	.word	0x00000c2d
     fd8:	40000c08 	.word	0x40000c08
     fdc:	00000c6d 	.word	0x00000c6d

00000fe0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     fe0:	b510      	push	{r4, lr}
     fe2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     fe4:	4a0b      	ldr	r2, [pc, #44]	; (1014 <system_gclk_gen_enable+0x34>)
     fe6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     fe8:	b25b      	sxtb	r3, r3
     fea:	2b00      	cmp	r3, #0
     fec:	dbfb      	blt.n	fe6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     fee:	4b0a      	ldr	r3, [pc, #40]	; (1018 <system_gclk_gen_enable+0x38>)
     ff0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     ff2:	4b0a      	ldr	r3, [pc, #40]	; (101c <system_gclk_gen_enable+0x3c>)
     ff4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     ff6:	4a07      	ldr	r2, [pc, #28]	; (1014 <system_gclk_gen_enable+0x34>)
     ff8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     ffa:	b25b      	sxtb	r3, r3
     ffc:	2b00      	cmp	r3, #0
     ffe:	dbfb      	blt.n	ff8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1000:	4a04      	ldr	r2, [pc, #16]	; (1014 <system_gclk_gen_enable+0x34>)
    1002:	6851      	ldr	r1, [r2, #4]
    1004:	2380      	movs	r3, #128	; 0x80
    1006:	025b      	lsls	r3, r3, #9
    1008:	430b      	orrs	r3, r1
    100a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    100c:	4b04      	ldr	r3, [pc, #16]	; (1020 <system_gclk_gen_enable+0x40>)
    100e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1010:	bd10      	pop	{r4, pc}
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	40000c00 	.word	0x40000c00
    1018:	00000c2d 	.word	0x00000c2d
    101c:	40000c04 	.word	0x40000c04
    1020:	00000c6d 	.word	0x00000c6d

00001024 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1024:	b570      	push	{r4, r5, r6, lr}
    1026:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1028:	4a1a      	ldr	r2, [pc, #104]	; (1094 <system_gclk_gen_get_hz+0x70>)
    102a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    102c:	b25b      	sxtb	r3, r3
    102e:	2b00      	cmp	r3, #0
    1030:	dbfb      	blt.n	102a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1032:	4b19      	ldr	r3, [pc, #100]	; (1098 <system_gclk_gen_get_hz+0x74>)
    1034:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1036:	4b19      	ldr	r3, [pc, #100]	; (109c <system_gclk_gen_get_hz+0x78>)
    1038:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    103a:	4a16      	ldr	r2, [pc, #88]	; (1094 <system_gclk_gen_get_hz+0x70>)
    103c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    103e:	b25b      	sxtb	r3, r3
    1040:	2b00      	cmp	r3, #0
    1042:	dbfb      	blt.n	103c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1044:	4e13      	ldr	r6, [pc, #76]	; (1094 <system_gclk_gen_get_hz+0x70>)
    1046:	6870      	ldr	r0, [r6, #4]
    1048:	04c0      	lsls	r0, r0, #19
    104a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    104c:	4b14      	ldr	r3, [pc, #80]	; (10a0 <system_gclk_gen_get_hz+0x7c>)
    104e:	4798      	blx	r3
    1050:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1052:	4b12      	ldr	r3, [pc, #72]	; (109c <system_gclk_gen_get_hz+0x78>)
    1054:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1056:	6876      	ldr	r6, [r6, #4]
    1058:	02f6      	lsls	r6, r6, #11
    105a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    105c:	4b11      	ldr	r3, [pc, #68]	; (10a4 <system_gclk_gen_get_hz+0x80>)
    105e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1060:	4a0c      	ldr	r2, [pc, #48]	; (1094 <system_gclk_gen_get_hz+0x70>)
    1062:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1064:	b25b      	sxtb	r3, r3
    1066:	2b00      	cmp	r3, #0
    1068:	dbfb      	blt.n	1062 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    106a:	4b0a      	ldr	r3, [pc, #40]	; (1094 <system_gclk_gen_get_hz+0x70>)
    106c:	689c      	ldr	r4, [r3, #8]
    106e:	0224      	lsls	r4, r4, #8
    1070:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1072:	4b0d      	ldr	r3, [pc, #52]	; (10a8 <system_gclk_gen_get_hz+0x84>)
    1074:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1076:	2e00      	cmp	r6, #0
    1078:	d107      	bne.n	108a <system_gclk_gen_get_hz+0x66>
    107a:	2c01      	cmp	r4, #1
    107c:	d907      	bls.n	108e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    107e:	0021      	movs	r1, r4
    1080:	0028      	movs	r0, r5
    1082:	4b0a      	ldr	r3, [pc, #40]	; (10ac <system_gclk_gen_get_hz+0x88>)
    1084:	4798      	blx	r3
    1086:	0005      	movs	r5, r0
    1088:	e001      	b.n	108e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    108a:	3401      	adds	r4, #1
    108c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    108e:	0028      	movs	r0, r5
    1090:	bd70      	pop	{r4, r5, r6, pc}
    1092:	46c0      	nop			; (mov r8, r8)
    1094:	40000c00 	.word	0x40000c00
    1098:	00000c2d 	.word	0x00000c2d
    109c:	40000c04 	.word	0x40000c04
    10a0:	00000cf9 	.word	0x00000cf9
    10a4:	40000c08 	.word	0x40000c08
    10a8:	00000c6d 	.word	0x00000c6d
    10ac:	00001555 	.word	0x00001555

000010b0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    10b0:	b510      	push	{r4, lr}
    10b2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    10b4:	4b06      	ldr	r3, [pc, #24]	; (10d0 <system_gclk_chan_enable+0x20>)
    10b6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    10b8:	4b06      	ldr	r3, [pc, #24]	; (10d4 <system_gclk_chan_enable+0x24>)
    10ba:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    10bc:	4a06      	ldr	r2, [pc, #24]	; (10d8 <system_gclk_chan_enable+0x28>)
    10be:	8853      	ldrh	r3, [r2, #2]
    10c0:	2180      	movs	r1, #128	; 0x80
    10c2:	01c9      	lsls	r1, r1, #7
    10c4:	430b      	orrs	r3, r1
    10c6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    10c8:	4b04      	ldr	r3, [pc, #16]	; (10dc <system_gclk_chan_enable+0x2c>)
    10ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10cc:	bd10      	pop	{r4, pc}
    10ce:	46c0      	nop			; (mov r8, r8)
    10d0:	00000c2d 	.word	0x00000c2d
    10d4:	40000c02 	.word	0x40000c02
    10d8:	40000c00 	.word	0x40000c00
    10dc:	00000c6d 	.word	0x00000c6d

000010e0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    10e0:	b510      	push	{r4, lr}
    10e2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    10e4:	4b0f      	ldr	r3, [pc, #60]	; (1124 <system_gclk_chan_disable+0x44>)
    10e6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    10e8:	4b0f      	ldr	r3, [pc, #60]	; (1128 <system_gclk_chan_disable+0x48>)
    10ea:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    10ec:	4a0f      	ldr	r2, [pc, #60]	; (112c <system_gclk_chan_disable+0x4c>)
    10ee:	8853      	ldrh	r3, [r2, #2]
    10f0:	051b      	lsls	r3, r3, #20
    10f2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    10f4:	8853      	ldrh	r3, [r2, #2]
    10f6:	490e      	ldr	r1, [pc, #56]	; (1130 <system_gclk_chan_disable+0x50>)
    10f8:	400b      	ands	r3, r1
    10fa:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    10fc:	8853      	ldrh	r3, [r2, #2]
    10fe:	490d      	ldr	r1, [pc, #52]	; (1134 <system_gclk_chan_disable+0x54>)
    1100:	400b      	ands	r3, r1
    1102:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1104:	0011      	movs	r1, r2
    1106:	2280      	movs	r2, #128	; 0x80
    1108:	01d2      	lsls	r2, r2, #7
    110a:	884b      	ldrh	r3, [r1, #2]
    110c:	4213      	tst	r3, r2
    110e:	d1fc      	bne.n	110a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1110:	4906      	ldr	r1, [pc, #24]	; (112c <system_gclk_chan_disable+0x4c>)
    1112:	884a      	ldrh	r2, [r1, #2]
    1114:	0203      	lsls	r3, r0, #8
    1116:	4806      	ldr	r0, [pc, #24]	; (1130 <system_gclk_chan_disable+0x50>)
    1118:	4002      	ands	r2, r0
    111a:	4313      	orrs	r3, r2
    111c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    111e:	4b06      	ldr	r3, [pc, #24]	; (1138 <system_gclk_chan_disable+0x58>)
    1120:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1122:	bd10      	pop	{r4, pc}
    1124:	00000c2d 	.word	0x00000c2d
    1128:	40000c02 	.word	0x40000c02
    112c:	40000c00 	.word	0x40000c00
    1130:	fffff0ff 	.word	0xfffff0ff
    1134:	ffffbfff 	.word	0xffffbfff
    1138:	00000c6d 	.word	0x00000c6d

0000113c <system_gclk_chan_set_config>:
{
    113c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    113e:	780c      	ldrb	r4, [r1, #0]
    1140:	0224      	lsls	r4, r4, #8
    1142:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1144:	4b02      	ldr	r3, [pc, #8]	; (1150 <system_gclk_chan_set_config+0x14>)
    1146:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1148:	b2a4      	uxth	r4, r4
    114a:	4b02      	ldr	r3, [pc, #8]	; (1154 <system_gclk_chan_set_config+0x18>)
    114c:	805c      	strh	r4, [r3, #2]
}
    114e:	bd10      	pop	{r4, pc}
    1150:	000010e1 	.word	0x000010e1
    1154:	40000c00 	.word	0x40000c00

00001158 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1158:	b510      	push	{r4, lr}
    115a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    115c:	4b06      	ldr	r3, [pc, #24]	; (1178 <system_gclk_chan_get_hz+0x20>)
    115e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1160:	4b06      	ldr	r3, [pc, #24]	; (117c <system_gclk_chan_get_hz+0x24>)
    1162:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1164:	4b06      	ldr	r3, [pc, #24]	; (1180 <system_gclk_chan_get_hz+0x28>)
    1166:	885c      	ldrh	r4, [r3, #2]
    1168:	0524      	lsls	r4, r4, #20
    116a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    116c:	4b05      	ldr	r3, [pc, #20]	; (1184 <system_gclk_chan_get_hz+0x2c>)
    116e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1170:	0020      	movs	r0, r4
    1172:	4b05      	ldr	r3, [pc, #20]	; (1188 <system_gclk_chan_get_hz+0x30>)
    1174:	4798      	blx	r3
}
    1176:	bd10      	pop	{r4, pc}
    1178:	00000c2d 	.word	0x00000c2d
    117c:	40000c02 	.word	0x40000c02
    1180:	40000c00 	.word	0x40000c00
    1184:	00000c6d 	.word	0x00000c6d
    1188:	00001025 	.word	0x00001025

0000118c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    118c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    118e:	78d3      	ldrb	r3, [r2, #3]
    1190:	2b00      	cmp	r3, #0
    1192:	d135      	bne.n	1200 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1194:	7813      	ldrb	r3, [r2, #0]
    1196:	2b80      	cmp	r3, #128	; 0x80
    1198:	d029      	beq.n	11ee <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    119a:	061b      	lsls	r3, r3, #24
    119c:	2480      	movs	r4, #128	; 0x80
    119e:	0264      	lsls	r4, r4, #9
    11a0:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    11a2:	7854      	ldrb	r4, [r2, #1]
    11a4:	2502      	movs	r5, #2
    11a6:	43ac      	bics	r4, r5
    11a8:	d106      	bne.n	11b8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    11aa:	7894      	ldrb	r4, [r2, #2]
    11ac:	2c00      	cmp	r4, #0
    11ae:	d120      	bne.n	11f2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    11b0:	2480      	movs	r4, #128	; 0x80
    11b2:	02a4      	lsls	r4, r4, #10
    11b4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    11b6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    11b8:	7854      	ldrb	r4, [r2, #1]
    11ba:	3c01      	subs	r4, #1
    11bc:	2c01      	cmp	r4, #1
    11be:	d91c      	bls.n	11fa <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    11c0:	040d      	lsls	r5, r1, #16
    11c2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    11c4:	24a0      	movs	r4, #160	; 0xa0
    11c6:	05e4      	lsls	r4, r4, #23
    11c8:	432c      	orrs	r4, r5
    11ca:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11cc:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    11ce:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    11d0:	24d0      	movs	r4, #208	; 0xd0
    11d2:	0624      	lsls	r4, r4, #24
    11d4:	432c      	orrs	r4, r5
    11d6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11d8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    11da:	78d4      	ldrb	r4, [r2, #3]
    11dc:	2c00      	cmp	r4, #0
    11de:	d122      	bne.n	1226 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    11e0:	035b      	lsls	r3, r3, #13
    11e2:	d51c      	bpl.n	121e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    11e4:	7893      	ldrb	r3, [r2, #2]
    11e6:	2b01      	cmp	r3, #1
    11e8:	d01e      	beq.n	1228 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    11ea:	6141      	str	r1, [r0, #20]
    11ec:	e017      	b.n	121e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    11ee:	2300      	movs	r3, #0
    11f0:	e7d7      	b.n	11a2 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    11f2:	24c0      	movs	r4, #192	; 0xc0
    11f4:	02e4      	lsls	r4, r4, #11
    11f6:	4323      	orrs	r3, r4
    11f8:	e7dd      	b.n	11b6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    11fa:	4c0d      	ldr	r4, [pc, #52]	; (1230 <_system_pinmux_config+0xa4>)
    11fc:	4023      	ands	r3, r4
    11fe:	e7df      	b.n	11c0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1200:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1202:	040c      	lsls	r4, r1, #16
    1204:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1206:	23a0      	movs	r3, #160	; 0xa0
    1208:	05db      	lsls	r3, r3, #23
    120a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    120c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    120e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1210:	23d0      	movs	r3, #208	; 0xd0
    1212:	061b      	lsls	r3, r3, #24
    1214:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1216:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1218:	78d3      	ldrb	r3, [r2, #3]
    121a:	2b00      	cmp	r3, #0
    121c:	d103      	bne.n	1226 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    121e:	7853      	ldrb	r3, [r2, #1]
    1220:	3b01      	subs	r3, #1
    1222:	2b01      	cmp	r3, #1
    1224:	d902      	bls.n	122c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1226:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1228:	6181      	str	r1, [r0, #24]
    122a:	e7f8      	b.n	121e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    122c:	6081      	str	r1, [r0, #8]
}
    122e:	e7fa      	b.n	1226 <_system_pinmux_config+0x9a>
    1230:	fffbffff 	.word	0xfffbffff

00001234 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1234:	b510      	push	{r4, lr}
    1236:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1238:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    123a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    123c:	2900      	cmp	r1, #0
    123e:	d104      	bne.n	124a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1240:	0943      	lsrs	r3, r0, #5
    1242:	01db      	lsls	r3, r3, #7
    1244:	4905      	ldr	r1, [pc, #20]	; (125c <system_pinmux_pin_set_config+0x28>)
    1246:	468c      	mov	ip, r1
    1248:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    124a:	241f      	movs	r4, #31
    124c:	4020      	ands	r0, r4
    124e:	2101      	movs	r1, #1
    1250:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1252:	0018      	movs	r0, r3
    1254:	4b02      	ldr	r3, [pc, #8]	; (1260 <system_pinmux_pin_set_config+0x2c>)
    1256:	4798      	blx	r3
}
    1258:	bd10      	pop	{r4, pc}
    125a:	46c0      	nop			; (mov r8, r8)
    125c:	41004400 	.word	0x41004400
    1260:	0000118d 	.word	0x0000118d

00001264 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1264:	4770      	bx	lr
	...

00001268 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1268:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    126a:	4b05      	ldr	r3, [pc, #20]	; (1280 <system_init+0x18>)
    126c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    126e:	4b05      	ldr	r3, [pc, #20]	; (1284 <system_init+0x1c>)
    1270:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1272:	4b05      	ldr	r3, [pc, #20]	; (1288 <system_init+0x20>)
    1274:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1276:	4b05      	ldr	r3, [pc, #20]	; (128c <system_init+0x24>)
    1278:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    127a:	4b05      	ldr	r3, [pc, #20]	; (1290 <system_init+0x28>)
    127c:	4798      	blx	r3
}
    127e:	bd10      	pop	{r4, pc}
    1280:	00000e6d 	.word	0x00000e6d
    1284:	00000c9d 	.word	0x00000c9d
    1288:	00001265 	.word	0x00001265
    128c:	00001265 	.word	0x00001265
    1290:	00001265 	.word	0x00001265

00001294 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1294:	e7fe      	b.n	1294 <Dummy_Handler>
	...

00001298 <Reset_Handler>:
{
    1298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    129a:	4a2a      	ldr	r2, [pc, #168]	; (1344 <Reset_Handler+0xac>)
    129c:	4b2a      	ldr	r3, [pc, #168]	; (1348 <Reset_Handler+0xb0>)
    129e:	429a      	cmp	r2, r3
    12a0:	d011      	beq.n	12c6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    12a2:	001a      	movs	r2, r3
    12a4:	4b29      	ldr	r3, [pc, #164]	; (134c <Reset_Handler+0xb4>)
    12a6:	429a      	cmp	r2, r3
    12a8:	d20d      	bcs.n	12c6 <Reset_Handler+0x2e>
    12aa:	4a29      	ldr	r2, [pc, #164]	; (1350 <Reset_Handler+0xb8>)
    12ac:	3303      	adds	r3, #3
    12ae:	1a9b      	subs	r3, r3, r2
    12b0:	089b      	lsrs	r3, r3, #2
    12b2:	3301      	adds	r3, #1
    12b4:	009b      	lsls	r3, r3, #2
    12b6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    12b8:	4823      	ldr	r0, [pc, #140]	; (1348 <Reset_Handler+0xb0>)
    12ba:	4922      	ldr	r1, [pc, #136]	; (1344 <Reset_Handler+0xac>)
    12bc:	588c      	ldr	r4, [r1, r2]
    12be:	5084      	str	r4, [r0, r2]
    12c0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    12c2:	429a      	cmp	r2, r3
    12c4:	d1fa      	bne.n	12bc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    12c6:	4a23      	ldr	r2, [pc, #140]	; (1354 <Reset_Handler+0xbc>)
    12c8:	4b23      	ldr	r3, [pc, #140]	; (1358 <Reset_Handler+0xc0>)
    12ca:	429a      	cmp	r2, r3
    12cc:	d20a      	bcs.n	12e4 <Reset_Handler+0x4c>
    12ce:	43d3      	mvns	r3, r2
    12d0:	4921      	ldr	r1, [pc, #132]	; (1358 <Reset_Handler+0xc0>)
    12d2:	185b      	adds	r3, r3, r1
    12d4:	2103      	movs	r1, #3
    12d6:	438b      	bics	r3, r1
    12d8:	3304      	adds	r3, #4
    12da:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    12dc:	2100      	movs	r1, #0
    12de:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    12e0:	4293      	cmp	r3, r2
    12e2:	d1fc      	bne.n	12de <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    12e4:	4a1d      	ldr	r2, [pc, #116]	; (135c <Reset_Handler+0xc4>)
    12e6:	21ff      	movs	r1, #255	; 0xff
    12e8:	4b1d      	ldr	r3, [pc, #116]	; (1360 <Reset_Handler+0xc8>)
    12ea:	438b      	bics	r3, r1
    12ec:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    12ee:	39fd      	subs	r1, #253	; 0xfd
    12f0:	2390      	movs	r3, #144	; 0x90
    12f2:	005b      	lsls	r3, r3, #1
    12f4:	4a1b      	ldr	r2, [pc, #108]	; (1364 <Reset_Handler+0xcc>)
    12f6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    12f8:	4a1b      	ldr	r2, [pc, #108]	; (1368 <Reset_Handler+0xd0>)
    12fa:	78d3      	ldrb	r3, [r2, #3]
    12fc:	2503      	movs	r5, #3
    12fe:	43ab      	bics	r3, r5
    1300:	2402      	movs	r4, #2
    1302:	4323      	orrs	r3, r4
    1304:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1306:	78d3      	ldrb	r3, [r2, #3]
    1308:	270c      	movs	r7, #12
    130a:	43bb      	bics	r3, r7
    130c:	2608      	movs	r6, #8
    130e:	4333      	orrs	r3, r6
    1310:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1312:	4b16      	ldr	r3, [pc, #88]	; (136c <Reset_Handler+0xd4>)
    1314:	7b98      	ldrb	r0, [r3, #14]
    1316:	2230      	movs	r2, #48	; 0x30
    1318:	4390      	bics	r0, r2
    131a:	2220      	movs	r2, #32
    131c:	4310      	orrs	r0, r2
    131e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1320:	7b99      	ldrb	r1, [r3, #14]
    1322:	43b9      	bics	r1, r7
    1324:	4331      	orrs	r1, r6
    1326:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1328:	7b9a      	ldrb	r2, [r3, #14]
    132a:	43aa      	bics	r2, r5
    132c:	4322      	orrs	r2, r4
    132e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1330:	4a0f      	ldr	r2, [pc, #60]	; (1370 <Reset_Handler+0xd8>)
    1332:	6853      	ldr	r3, [r2, #4]
    1334:	2180      	movs	r1, #128	; 0x80
    1336:	430b      	orrs	r3, r1
    1338:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    133a:	4b0e      	ldr	r3, [pc, #56]	; (1374 <Reset_Handler+0xdc>)
    133c:	4798      	blx	r3
        main();
    133e:	4b0e      	ldr	r3, [pc, #56]	; (1378 <Reset_Handler+0xe0>)
    1340:	4798      	blx	r3
    1342:	e7fe      	b.n	1342 <Reset_Handler+0xaa>
    1344:	00003ea4 	.word	0x00003ea4
    1348:	20000000 	.word	0x20000000
    134c:	20000068 	.word	0x20000068
    1350:	20000004 	.word	0x20000004
    1354:	20000068 	.word	0x20000068
    1358:	20000168 	.word	0x20000168
    135c:	e000ed00 	.word	0xe000ed00
    1360:	00000000 	.word	0x00000000
    1364:	41007000 	.word	0x41007000
    1368:	41005000 	.word	0x41005000
    136c:	41004800 	.word	0x41004800
    1370:	41004000 	.word	0x41004000
    1374:	00002ba9 	.word	0x00002ba9
    1378:	000013fd 	.word	0x000013fd

0000137c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    137c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    137e:	4a06      	ldr	r2, [pc, #24]	; (1398 <_sbrk+0x1c>)
    1380:	6812      	ldr	r2, [r2, #0]
    1382:	2a00      	cmp	r2, #0
    1384:	d004      	beq.n	1390 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1386:	4a04      	ldr	r2, [pc, #16]	; (1398 <_sbrk+0x1c>)
    1388:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    138a:	18c3      	adds	r3, r0, r3
    138c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    138e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1390:	4902      	ldr	r1, [pc, #8]	; (139c <_sbrk+0x20>)
    1392:	4a01      	ldr	r2, [pc, #4]	; (1398 <_sbrk+0x1c>)
    1394:	6011      	str	r1, [r2, #0]
    1396:	e7f6      	b.n	1386 <_sbrk+0xa>
    1398:	200000c0 	.word	0x200000c0
    139c:	20002168 	.word	0x20002168

000013a0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    13a0:	2001      	movs	r0, #1
    13a2:	4240      	negs	r0, r0
    13a4:	4770      	bx	lr

000013a6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    13a6:	2380      	movs	r3, #128	; 0x80
    13a8:	019b      	lsls	r3, r3, #6
    13aa:	604b      	str	r3, [r1, #4]

	return 0;
}
    13ac:	2000      	movs	r0, #0
    13ae:	4770      	bx	lr

000013b0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    13b0:	2001      	movs	r0, #1
    13b2:	4770      	bx	lr

000013b4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    13b4:	2000      	movs	r0, #0
    13b6:	4770      	bx	lr

000013b8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    13b8:	b570      	push	{r4, r5, r6, lr}
    13ba:	b082      	sub	sp, #8
    13bc:	0005      	movs	r5, r0
    13be:	000e      	movs	r6, r1
	uint16_t temp = 0;
    13c0:	2200      	movs	r2, #0
    13c2:	466b      	mov	r3, sp
    13c4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    13c6:	4c06      	ldr	r4, [pc, #24]	; (13e0 <usart_serial_getchar+0x28>)
    13c8:	466b      	mov	r3, sp
    13ca:	1d99      	adds	r1, r3, #6
    13cc:	0028      	movs	r0, r5
    13ce:	47a0      	blx	r4
    13d0:	2800      	cmp	r0, #0
    13d2:	d1f9      	bne.n	13c8 <usart_serial_getchar+0x10>

	*c = temp;
    13d4:	466b      	mov	r3, sp
    13d6:	3306      	adds	r3, #6
    13d8:	881b      	ldrh	r3, [r3, #0]
    13da:	7033      	strb	r3, [r6, #0]
}
    13dc:	b002      	add	sp, #8
    13de:	bd70      	pop	{r4, r5, r6, pc}
    13e0:	00000959 	.word	0x00000959

000013e4 <usart_serial_putchar>:
{
    13e4:	b570      	push	{r4, r5, r6, lr}
    13e6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    13e8:	b28c      	uxth	r4, r1
    13ea:	4e03      	ldr	r6, [pc, #12]	; (13f8 <usart_serial_putchar+0x14>)
    13ec:	0021      	movs	r1, r4
    13ee:	0028      	movs	r0, r5
    13f0:	47b0      	blx	r6
    13f2:	2800      	cmp	r0, #0
    13f4:	d1fa      	bne.n	13ec <usart_serial_putchar+0x8>
}
    13f6:	bd70      	pop	{r4, r5, r6, pc}
    13f8:	0000092d 	.word	0x0000092d

000013fc <main>:

struct usart_module usart_instance;
struct usart_config usart_conf;

int main (void)
{
    13fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    13fe:	b089      	sub	sp, #36	; 0x24
	system_init();
    1400:	4b3c      	ldr	r3, [pc, #240]	; (14f4 <main+0xf8>)
    1402:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1404:	4a3c      	ldr	r2, [pc, #240]	; (14f8 <main+0xfc>)
    1406:	2380      	movs	r3, #128	; 0x80
    1408:	05db      	lsls	r3, r3, #23
    140a:	6013      	str	r3, [r2, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    140c:	2300      	movs	r3, #0
    140e:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    1410:	21ff      	movs	r1, #255	; 0xff
    1412:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    1414:	2100      	movs	r1, #0
    1416:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1418:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
    141a:	2096      	movs	r0, #150	; 0x96
    141c:	0180      	lsls	r0, r0, #6
    141e:	6210      	str	r0, [r2, #32]
	config->receiver_enable  = true;
    1420:	2401      	movs	r4, #1
    1422:	2024      	movs	r0, #36	; 0x24
    1424:	5414      	strb	r4, [r2, r0]
	config->transmitter_enable = true;
    1426:	3001      	adds	r0, #1
    1428:	5414      	strb	r4, [r2, r0]
	config->clock_polarity_inverted = false;
    142a:	3001      	adds	r0, #1
    142c:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    142e:	3001      	adds	r0, #1
    1430:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    1432:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1434:	3005      	adds	r0, #5
    1436:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    1438:	3001      	adds	r0, #1
    143a:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    143c:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    143e:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1440:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1442:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1444:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1446:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    1448:	2313      	movs	r3, #19
    144a:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    144c:	7751      	strb	r1, [r2, #29]
	 *		entre a placa e o PC, por exemplo.
	 *		Padão: 9600bps,  8 bits
	 */
	usart_get_config_defaults(&usart_conf);
	usart_conf.baudrate    = 9600;
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    144e:	2380      	movs	r3, #128	; 0x80
    1450:	035b      	lsls	r3, r3, #13
    1452:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1454:	4b29      	ldr	r3, [pc, #164]	; (14fc <main+0x100>)
    1456:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1458:	4b29      	ldr	r3, [pc, #164]	; (1500 <main+0x104>)
    145a:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    145c:	2301      	movs	r3, #1
    145e:	425b      	negs	r3, r3
    1460:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    1462:	63d3      	str	r3, [r2, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1464:	4d27      	ldr	r5, [pc, #156]	; (1504 <main+0x108>)
    1466:	4b28      	ldr	r3, [pc, #160]	; (1508 <main+0x10c>)
    1468:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    146a:	4928      	ldr	r1, [pc, #160]	; (150c <main+0x110>)
    146c:	4b28      	ldr	r3, [pc, #160]	; (1510 <main+0x114>)
    146e:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1470:	4928      	ldr	r1, [pc, #160]	; (1514 <main+0x118>)
    1472:	4b29      	ldr	r3, [pc, #164]	; (1518 <main+0x11c>)
    1474:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    1476:	4929      	ldr	r1, [pc, #164]	; (151c <main+0x120>)
    1478:	0028      	movs	r0, r5
    147a:	4b29      	ldr	r3, [pc, #164]	; (1520 <main+0x124>)
    147c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    147e:	4f29      	ldr	r7, [pc, #164]	; (1524 <main+0x128>)
    1480:	683b      	ldr	r3, [r7, #0]
    1482:	6898      	ldr	r0, [r3, #8]
    1484:	2100      	movs	r1, #0
    1486:	4e28      	ldr	r6, [pc, #160]	; (1528 <main+0x12c>)
    1488:	47b0      	blx	r6
	setbuf(stdin, NULL);
    148a:	683b      	ldr	r3, [r7, #0]
    148c:	6858      	ldr	r0, [r3, #4]
    148e:	2100      	movs	r1, #0
    1490:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1492:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1494:	0030      	movs	r0, r6
    1496:	4b25      	ldr	r3, [pc, #148]	; (152c <main+0x130>)
    1498:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    149a:	231f      	movs	r3, #31
    149c:	4018      	ands	r0, r3
    149e:	4084      	lsls	r4, r0
    14a0:	4b23      	ldr	r3, [pc, #140]	; (1530 <main+0x134>)
    14a2:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    14a4:	682b      	ldr	r3, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    14a6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    14a8:	2a00      	cmp	r2, #0
    14aa:	d1fc      	bne.n	14a6 <main+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    14ac:	6833      	ldr	r3, [r6, #0]
    14ae:	3202      	adds	r2, #2
    14b0:	4313      	orrs	r3, r2
    14b2:	6033      	str	r3, [r6, #0]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);

	usart_enable(&usart_instance);

	printf("hello");
    14b4:	481f      	ldr	r0, [pc, #124]	; (1534 <main+0x138>)
    14b6:	4b20      	ldr	r3, [pc, #128]	; (1538 <main+0x13c>)
    14b8:	4798      	blx	r3
	ciclometro ciclo;
	init_ciclo(&ciclo);
    14ba:	a801      	add	r0, sp, #4
    14bc:	4b1f      	ldr	r3, [pc, #124]	; (153c <main+0x140>)
    14be:	4798      	blx	r3
	
	/* This skeleton code simply sets the LED to the state of the button. */
	getCircunferencia(DIAMETRO_RODA, &ciclo);
    14c0:	a901      	add	r1, sp, #4
    14c2:	201d      	movs	r0, #29
    14c4:	4b1e      	ldr	r3, [pc, #120]	; (1540 <main+0x144>)
    14c6:	4798      	blx	r3
	while (1) {
		/* Is button pressed? */
		if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
			/* Yes, so turn LED on. */
			port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
			printf("LED ON\r\n");
    14c8:	4c1e      	ldr	r4, [pc, #120]	; (1544 <main+0x148>)
    14ca:	4e1f      	ldr	r6, [pc, #124]	; (1548 <main+0x14c>)
			sendValues(&ciclo);
    14cc:	4d1f      	ldr	r5, [pc, #124]	; (154c <main+0x150>)
    14ce:	e007      	b.n	14e0 <main+0xe4>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    14d0:	2280      	movs	r2, #128	; 0x80
    14d2:	0312      	lsls	r2, r2, #12
    14d4:	4b1e      	ldr	r3, [pc, #120]	; (1550 <main+0x154>)
    14d6:	615a      	str	r2, [r3, #20]
			printf("LED ON\r\n");
    14d8:	0020      	movs	r0, r4
    14da:	47b0      	blx	r6
			sendValues(&ciclo);
    14dc:	a801      	add	r0, sp, #4
    14de:	47a8      	blx	r5
	return (port_base->IN.reg & pin_mask);
    14e0:	4b1b      	ldr	r3, [pc, #108]	; (1550 <main+0x154>)
    14e2:	6a1b      	ldr	r3, [r3, #32]
		if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
    14e4:	00db      	lsls	r3, r3, #3
    14e6:	d5f3      	bpl.n	14d0 <main+0xd4>
		port_base->OUTSET.reg = pin_mask;
    14e8:	2280      	movs	r2, #128	; 0x80
    14ea:	0312      	lsls	r2, r2, #12
    14ec:	4b18      	ldr	r3, [pc, #96]	; (1550 <main+0x154>)
    14ee:	619a      	str	r2, [r3, #24]
    14f0:	e7f6      	b.n	14e0 <main+0xe4>
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	00001269 	.word	0x00001269
    14f8:	20000124 	.word	0x20000124
    14fc:	00040003 	.word	0x00040003
    1500:	00050003 	.word	0x00050003
    1504:	200000f0 	.word	0x200000f0
    1508:	200000d4 	.word	0x200000d4
    150c:	000013e5 	.word	0x000013e5
    1510:	200000d0 	.word	0x200000d0
    1514:	000013b9 	.word	0x000013b9
    1518:	200000cc 	.word	0x200000cc
    151c:	42000800 	.word	0x42000800
    1520:	000005e9 	.word	0x000005e9
    1524:	20000004 	.word	0x20000004
    1528:	00002d09 	.word	0x00002d09
    152c:	00000b9d 	.word	0x00000b9d
    1530:	e000e100 	.word	0xe000e100
    1534:	00003d1c 	.word	0x00003d1c
    1538:	00002c01 	.word	0x00002c01
    153c:	00000569 	.word	0x00000569
    1540:	0000051d 	.word	0x0000051d
    1544:	00003d24 	.word	0x00003d24
    1548:	00002cf5 	.word	0x00002cf5
    154c:	0000057d 	.word	0x0000057d
    1550:	41004400 	.word	0x41004400

00001554 <__udivsi3>:
    1554:	2200      	movs	r2, #0
    1556:	0843      	lsrs	r3, r0, #1
    1558:	428b      	cmp	r3, r1
    155a:	d374      	bcc.n	1646 <__udivsi3+0xf2>
    155c:	0903      	lsrs	r3, r0, #4
    155e:	428b      	cmp	r3, r1
    1560:	d35f      	bcc.n	1622 <__udivsi3+0xce>
    1562:	0a03      	lsrs	r3, r0, #8
    1564:	428b      	cmp	r3, r1
    1566:	d344      	bcc.n	15f2 <__udivsi3+0x9e>
    1568:	0b03      	lsrs	r3, r0, #12
    156a:	428b      	cmp	r3, r1
    156c:	d328      	bcc.n	15c0 <__udivsi3+0x6c>
    156e:	0c03      	lsrs	r3, r0, #16
    1570:	428b      	cmp	r3, r1
    1572:	d30d      	bcc.n	1590 <__udivsi3+0x3c>
    1574:	22ff      	movs	r2, #255	; 0xff
    1576:	0209      	lsls	r1, r1, #8
    1578:	ba12      	rev	r2, r2
    157a:	0c03      	lsrs	r3, r0, #16
    157c:	428b      	cmp	r3, r1
    157e:	d302      	bcc.n	1586 <__udivsi3+0x32>
    1580:	1212      	asrs	r2, r2, #8
    1582:	0209      	lsls	r1, r1, #8
    1584:	d065      	beq.n	1652 <__udivsi3+0xfe>
    1586:	0b03      	lsrs	r3, r0, #12
    1588:	428b      	cmp	r3, r1
    158a:	d319      	bcc.n	15c0 <__udivsi3+0x6c>
    158c:	e000      	b.n	1590 <__udivsi3+0x3c>
    158e:	0a09      	lsrs	r1, r1, #8
    1590:	0bc3      	lsrs	r3, r0, #15
    1592:	428b      	cmp	r3, r1
    1594:	d301      	bcc.n	159a <__udivsi3+0x46>
    1596:	03cb      	lsls	r3, r1, #15
    1598:	1ac0      	subs	r0, r0, r3
    159a:	4152      	adcs	r2, r2
    159c:	0b83      	lsrs	r3, r0, #14
    159e:	428b      	cmp	r3, r1
    15a0:	d301      	bcc.n	15a6 <__udivsi3+0x52>
    15a2:	038b      	lsls	r3, r1, #14
    15a4:	1ac0      	subs	r0, r0, r3
    15a6:	4152      	adcs	r2, r2
    15a8:	0b43      	lsrs	r3, r0, #13
    15aa:	428b      	cmp	r3, r1
    15ac:	d301      	bcc.n	15b2 <__udivsi3+0x5e>
    15ae:	034b      	lsls	r3, r1, #13
    15b0:	1ac0      	subs	r0, r0, r3
    15b2:	4152      	adcs	r2, r2
    15b4:	0b03      	lsrs	r3, r0, #12
    15b6:	428b      	cmp	r3, r1
    15b8:	d301      	bcc.n	15be <__udivsi3+0x6a>
    15ba:	030b      	lsls	r3, r1, #12
    15bc:	1ac0      	subs	r0, r0, r3
    15be:	4152      	adcs	r2, r2
    15c0:	0ac3      	lsrs	r3, r0, #11
    15c2:	428b      	cmp	r3, r1
    15c4:	d301      	bcc.n	15ca <__udivsi3+0x76>
    15c6:	02cb      	lsls	r3, r1, #11
    15c8:	1ac0      	subs	r0, r0, r3
    15ca:	4152      	adcs	r2, r2
    15cc:	0a83      	lsrs	r3, r0, #10
    15ce:	428b      	cmp	r3, r1
    15d0:	d301      	bcc.n	15d6 <__udivsi3+0x82>
    15d2:	028b      	lsls	r3, r1, #10
    15d4:	1ac0      	subs	r0, r0, r3
    15d6:	4152      	adcs	r2, r2
    15d8:	0a43      	lsrs	r3, r0, #9
    15da:	428b      	cmp	r3, r1
    15dc:	d301      	bcc.n	15e2 <__udivsi3+0x8e>
    15de:	024b      	lsls	r3, r1, #9
    15e0:	1ac0      	subs	r0, r0, r3
    15e2:	4152      	adcs	r2, r2
    15e4:	0a03      	lsrs	r3, r0, #8
    15e6:	428b      	cmp	r3, r1
    15e8:	d301      	bcc.n	15ee <__udivsi3+0x9a>
    15ea:	020b      	lsls	r3, r1, #8
    15ec:	1ac0      	subs	r0, r0, r3
    15ee:	4152      	adcs	r2, r2
    15f0:	d2cd      	bcs.n	158e <__udivsi3+0x3a>
    15f2:	09c3      	lsrs	r3, r0, #7
    15f4:	428b      	cmp	r3, r1
    15f6:	d301      	bcc.n	15fc <__udivsi3+0xa8>
    15f8:	01cb      	lsls	r3, r1, #7
    15fa:	1ac0      	subs	r0, r0, r3
    15fc:	4152      	adcs	r2, r2
    15fe:	0983      	lsrs	r3, r0, #6
    1600:	428b      	cmp	r3, r1
    1602:	d301      	bcc.n	1608 <__udivsi3+0xb4>
    1604:	018b      	lsls	r3, r1, #6
    1606:	1ac0      	subs	r0, r0, r3
    1608:	4152      	adcs	r2, r2
    160a:	0943      	lsrs	r3, r0, #5
    160c:	428b      	cmp	r3, r1
    160e:	d301      	bcc.n	1614 <__udivsi3+0xc0>
    1610:	014b      	lsls	r3, r1, #5
    1612:	1ac0      	subs	r0, r0, r3
    1614:	4152      	adcs	r2, r2
    1616:	0903      	lsrs	r3, r0, #4
    1618:	428b      	cmp	r3, r1
    161a:	d301      	bcc.n	1620 <__udivsi3+0xcc>
    161c:	010b      	lsls	r3, r1, #4
    161e:	1ac0      	subs	r0, r0, r3
    1620:	4152      	adcs	r2, r2
    1622:	08c3      	lsrs	r3, r0, #3
    1624:	428b      	cmp	r3, r1
    1626:	d301      	bcc.n	162c <__udivsi3+0xd8>
    1628:	00cb      	lsls	r3, r1, #3
    162a:	1ac0      	subs	r0, r0, r3
    162c:	4152      	adcs	r2, r2
    162e:	0883      	lsrs	r3, r0, #2
    1630:	428b      	cmp	r3, r1
    1632:	d301      	bcc.n	1638 <__udivsi3+0xe4>
    1634:	008b      	lsls	r3, r1, #2
    1636:	1ac0      	subs	r0, r0, r3
    1638:	4152      	adcs	r2, r2
    163a:	0843      	lsrs	r3, r0, #1
    163c:	428b      	cmp	r3, r1
    163e:	d301      	bcc.n	1644 <__udivsi3+0xf0>
    1640:	004b      	lsls	r3, r1, #1
    1642:	1ac0      	subs	r0, r0, r3
    1644:	4152      	adcs	r2, r2
    1646:	1a41      	subs	r1, r0, r1
    1648:	d200      	bcs.n	164c <__udivsi3+0xf8>
    164a:	4601      	mov	r1, r0
    164c:	4152      	adcs	r2, r2
    164e:	4610      	mov	r0, r2
    1650:	4770      	bx	lr
    1652:	e7ff      	b.n	1654 <__udivsi3+0x100>
    1654:	b501      	push	{r0, lr}
    1656:	2000      	movs	r0, #0
    1658:	f000 f806 	bl	1668 <__aeabi_idiv0>
    165c:	bd02      	pop	{r1, pc}
    165e:	46c0      	nop			; (mov r8, r8)

00001660 <__aeabi_uidivmod>:
    1660:	2900      	cmp	r1, #0
    1662:	d0f7      	beq.n	1654 <__udivsi3+0x100>
    1664:	e776      	b.n	1554 <__udivsi3>
    1666:	4770      	bx	lr

00001668 <__aeabi_idiv0>:
    1668:	4770      	bx	lr
    166a:	46c0      	nop			; (mov r8, r8)

0000166c <__aeabi_cfrcmple>:
    166c:	4684      	mov	ip, r0
    166e:	1c08      	adds	r0, r1, #0
    1670:	4661      	mov	r1, ip
    1672:	e7ff      	b.n	1674 <__aeabi_cfcmpeq>

00001674 <__aeabi_cfcmpeq>:
    1674:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    1676:	f000 f8db 	bl	1830 <__lesf2>
    167a:	2800      	cmp	r0, #0
    167c:	d401      	bmi.n	1682 <__aeabi_cfcmpeq+0xe>
    167e:	2100      	movs	r1, #0
    1680:	42c8      	cmn	r0, r1
    1682:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00001684 <__aeabi_fcmpeq>:
    1684:	b510      	push	{r4, lr}
    1686:	f000 f86d 	bl	1764 <__eqsf2>
    168a:	4240      	negs	r0, r0
    168c:	3001      	adds	r0, #1
    168e:	bd10      	pop	{r4, pc}

00001690 <__aeabi_fcmplt>:
    1690:	b510      	push	{r4, lr}
    1692:	f000 f8cd 	bl	1830 <__lesf2>
    1696:	2800      	cmp	r0, #0
    1698:	db01      	blt.n	169e <__aeabi_fcmplt+0xe>
    169a:	2000      	movs	r0, #0
    169c:	bd10      	pop	{r4, pc}
    169e:	2001      	movs	r0, #1
    16a0:	bd10      	pop	{r4, pc}
    16a2:	46c0      	nop			; (mov r8, r8)

000016a4 <__aeabi_fcmple>:
    16a4:	b510      	push	{r4, lr}
    16a6:	f000 f8c3 	bl	1830 <__lesf2>
    16aa:	2800      	cmp	r0, #0
    16ac:	dd01      	ble.n	16b2 <__aeabi_fcmple+0xe>
    16ae:	2000      	movs	r0, #0
    16b0:	bd10      	pop	{r4, pc}
    16b2:	2001      	movs	r0, #1
    16b4:	bd10      	pop	{r4, pc}
    16b6:	46c0      	nop			; (mov r8, r8)

000016b8 <__aeabi_fcmpgt>:
    16b8:	b510      	push	{r4, lr}
    16ba:	f000 f879 	bl	17b0 <__gesf2>
    16be:	2800      	cmp	r0, #0
    16c0:	dc01      	bgt.n	16c6 <__aeabi_fcmpgt+0xe>
    16c2:	2000      	movs	r0, #0
    16c4:	bd10      	pop	{r4, pc}
    16c6:	2001      	movs	r0, #1
    16c8:	bd10      	pop	{r4, pc}
    16ca:	46c0      	nop			; (mov r8, r8)

000016cc <__aeabi_fcmpge>:
    16cc:	b510      	push	{r4, lr}
    16ce:	f000 f86f 	bl	17b0 <__gesf2>
    16d2:	2800      	cmp	r0, #0
    16d4:	da01      	bge.n	16da <__aeabi_fcmpge+0xe>
    16d6:	2000      	movs	r0, #0
    16d8:	bd10      	pop	{r4, pc}
    16da:	2001      	movs	r0, #1
    16dc:	bd10      	pop	{r4, pc}
    16de:	46c0      	nop			; (mov r8, r8)

000016e0 <__aeabi_lmul>:
    16e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    16e2:	46ce      	mov	lr, r9
    16e4:	4647      	mov	r7, r8
    16e6:	0415      	lsls	r5, r2, #16
    16e8:	0c2d      	lsrs	r5, r5, #16
    16ea:	002e      	movs	r6, r5
    16ec:	b580      	push	{r7, lr}
    16ee:	0407      	lsls	r7, r0, #16
    16f0:	0c14      	lsrs	r4, r2, #16
    16f2:	0c3f      	lsrs	r7, r7, #16
    16f4:	4699      	mov	r9, r3
    16f6:	0c03      	lsrs	r3, r0, #16
    16f8:	437e      	muls	r6, r7
    16fa:	435d      	muls	r5, r3
    16fc:	4367      	muls	r7, r4
    16fe:	4363      	muls	r3, r4
    1700:	197f      	adds	r7, r7, r5
    1702:	0c34      	lsrs	r4, r6, #16
    1704:	19e4      	adds	r4, r4, r7
    1706:	469c      	mov	ip, r3
    1708:	42a5      	cmp	r5, r4
    170a:	d903      	bls.n	1714 <__aeabi_lmul+0x34>
    170c:	2380      	movs	r3, #128	; 0x80
    170e:	025b      	lsls	r3, r3, #9
    1710:	4698      	mov	r8, r3
    1712:	44c4      	add	ip, r8
    1714:	464b      	mov	r3, r9
    1716:	4351      	muls	r1, r2
    1718:	4343      	muls	r3, r0
    171a:	0436      	lsls	r6, r6, #16
    171c:	0c36      	lsrs	r6, r6, #16
    171e:	0c25      	lsrs	r5, r4, #16
    1720:	0424      	lsls	r4, r4, #16
    1722:	4465      	add	r5, ip
    1724:	19a4      	adds	r4, r4, r6
    1726:	1859      	adds	r1, r3, r1
    1728:	1949      	adds	r1, r1, r5
    172a:	0020      	movs	r0, r4
    172c:	bc0c      	pop	{r2, r3}
    172e:	4690      	mov	r8, r2
    1730:	4699      	mov	r9, r3
    1732:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001734 <__aeabi_f2uiz>:
    1734:	219e      	movs	r1, #158	; 0x9e
    1736:	b510      	push	{r4, lr}
    1738:	05c9      	lsls	r1, r1, #23
    173a:	1c04      	adds	r4, r0, #0
    173c:	f7ff ffc6 	bl	16cc <__aeabi_fcmpge>
    1740:	2800      	cmp	r0, #0
    1742:	d103      	bne.n	174c <__aeabi_f2uiz+0x18>
    1744:	1c20      	adds	r0, r4, #0
    1746:	f000 fb71 	bl	1e2c <__aeabi_f2iz>
    174a:	bd10      	pop	{r4, pc}
    174c:	219e      	movs	r1, #158	; 0x9e
    174e:	1c20      	adds	r0, r4, #0
    1750:	05c9      	lsls	r1, r1, #23
    1752:	f000 f9cf 	bl	1af4 <__aeabi_fsub>
    1756:	f000 fb69 	bl	1e2c <__aeabi_f2iz>
    175a:	2380      	movs	r3, #128	; 0x80
    175c:	061b      	lsls	r3, r3, #24
    175e:	469c      	mov	ip, r3
    1760:	4460      	add	r0, ip
    1762:	e7f2      	b.n	174a <__aeabi_f2uiz+0x16>

00001764 <__eqsf2>:
    1764:	b570      	push	{r4, r5, r6, lr}
    1766:	0042      	lsls	r2, r0, #1
    1768:	0245      	lsls	r5, r0, #9
    176a:	024e      	lsls	r6, r1, #9
    176c:	004c      	lsls	r4, r1, #1
    176e:	0fc3      	lsrs	r3, r0, #31
    1770:	0a6d      	lsrs	r5, r5, #9
    1772:	0e12      	lsrs	r2, r2, #24
    1774:	0a76      	lsrs	r6, r6, #9
    1776:	0e24      	lsrs	r4, r4, #24
    1778:	0fc9      	lsrs	r1, r1, #31
    177a:	2001      	movs	r0, #1
    177c:	2aff      	cmp	r2, #255	; 0xff
    177e:	d006      	beq.n	178e <__eqsf2+0x2a>
    1780:	2cff      	cmp	r4, #255	; 0xff
    1782:	d003      	beq.n	178c <__eqsf2+0x28>
    1784:	42a2      	cmp	r2, r4
    1786:	d101      	bne.n	178c <__eqsf2+0x28>
    1788:	42b5      	cmp	r5, r6
    178a:	d006      	beq.n	179a <__eqsf2+0x36>
    178c:	bd70      	pop	{r4, r5, r6, pc}
    178e:	2d00      	cmp	r5, #0
    1790:	d1fc      	bne.n	178c <__eqsf2+0x28>
    1792:	2cff      	cmp	r4, #255	; 0xff
    1794:	d1fa      	bne.n	178c <__eqsf2+0x28>
    1796:	2e00      	cmp	r6, #0
    1798:	d1f8      	bne.n	178c <__eqsf2+0x28>
    179a:	428b      	cmp	r3, r1
    179c:	d006      	beq.n	17ac <__eqsf2+0x48>
    179e:	2001      	movs	r0, #1
    17a0:	2a00      	cmp	r2, #0
    17a2:	d1f3      	bne.n	178c <__eqsf2+0x28>
    17a4:	0028      	movs	r0, r5
    17a6:	1e45      	subs	r5, r0, #1
    17a8:	41a8      	sbcs	r0, r5
    17aa:	e7ef      	b.n	178c <__eqsf2+0x28>
    17ac:	2000      	movs	r0, #0
    17ae:	e7ed      	b.n	178c <__eqsf2+0x28>

000017b0 <__gesf2>:
    17b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17b2:	0042      	lsls	r2, r0, #1
    17b4:	0245      	lsls	r5, r0, #9
    17b6:	024c      	lsls	r4, r1, #9
    17b8:	0fc3      	lsrs	r3, r0, #31
    17ba:	0048      	lsls	r0, r1, #1
    17bc:	0a6d      	lsrs	r5, r5, #9
    17be:	0e12      	lsrs	r2, r2, #24
    17c0:	0a64      	lsrs	r4, r4, #9
    17c2:	0e00      	lsrs	r0, r0, #24
    17c4:	0fc9      	lsrs	r1, r1, #31
    17c6:	2aff      	cmp	r2, #255	; 0xff
    17c8:	d01e      	beq.n	1808 <__gesf2+0x58>
    17ca:	28ff      	cmp	r0, #255	; 0xff
    17cc:	d021      	beq.n	1812 <__gesf2+0x62>
    17ce:	2a00      	cmp	r2, #0
    17d0:	d10a      	bne.n	17e8 <__gesf2+0x38>
    17d2:	426e      	negs	r6, r5
    17d4:	416e      	adcs	r6, r5
    17d6:	b2f6      	uxtb	r6, r6
    17d8:	2800      	cmp	r0, #0
    17da:	d10f      	bne.n	17fc <__gesf2+0x4c>
    17dc:	2c00      	cmp	r4, #0
    17de:	d10d      	bne.n	17fc <__gesf2+0x4c>
    17e0:	2000      	movs	r0, #0
    17e2:	2d00      	cmp	r5, #0
    17e4:	d009      	beq.n	17fa <__gesf2+0x4a>
    17e6:	e005      	b.n	17f4 <__gesf2+0x44>
    17e8:	2800      	cmp	r0, #0
    17ea:	d101      	bne.n	17f0 <__gesf2+0x40>
    17ec:	2c00      	cmp	r4, #0
    17ee:	d001      	beq.n	17f4 <__gesf2+0x44>
    17f0:	428b      	cmp	r3, r1
    17f2:	d011      	beq.n	1818 <__gesf2+0x68>
    17f4:	2101      	movs	r1, #1
    17f6:	4258      	negs	r0, r3
    17f8:	4308      	orrs	r0, r1
    17fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17fc:	2e00      	cmp	r6, #0
    17fe:	d0f7      	beq.n	17f0 <__gesf2+0x40>
    1800:	2001      	movs	r0, #1
    1802:	3901      	subs	r1, #1
    1804:	4308      	orrs	r0, r1
    1806:	e7f8      	b.n	17fa <__gesf2+0x4a>
    1808:	2d00      	cmp	r5, #0
    180a:	d0de      	beq.n	17ca <__gesf2+0x1a>
    180c:	2002      	movs	r0, #2
    180e:	4240      	negs	r0, r0
    1810:	e7f3      	b.n	17fa <__gesf2+0x4a>
    1812:	2c00      	cmp	r4, #0
    1814:	d0db      	beq.n	17ce <__gesf2+0x1e>
    1816:	e7f9      	b.n	180c <__gesf2+0x5c>
    1818:	4282      	cmp	r2, r0
    181a:	dceb      	bgt.n	17f4 <__gesf2+0x44>
    181c:	db04      	blt.n	1828 <__gesf2+0x78>
    181e:	42a5      	cmp	r5, r4
    1820:	d8e8      	bhi.n	17f4 <__gesf2+0x44>
    1822:	2000      	movs	r0, #0
    1824:	42a5      	cmp	r5, r4
    1826:	d2e8      	bcs.n	17fa <__gesf2+0x4a>
    1828:	2101      	movs	r1, #1
    182a:	1e58      	subs	r0, r3, #1
    182c:	4308      	orrs	r0, r1
    182e:	e7e4      	b.n	17fa <__gesf2+0x4a>

00001830 <__lesf2>:
    1830:	b5f0      	push	{r4, r5, r6, r7, lr}
    1832:	0042      	lsls	r2, r0, #1
    1834:	024d      	lsls	r5, r1, #9
    1836:	004c      	lsls	r4, r1, #1
    1838:	0246      	lsls	r6, r0, #9
    183a:	0a76      	lsrs	r6, r6, #9
    183c:	0e12      	lsrs	r2, r2, #24
    183e:	0fc3      	lsrs	r3, r0, #31
    1840:	0a6d      	lsrs	r5, r5, #9
    1842:	0e24      	lsrs	r4, r4, #24
    1844:	0fc9      	lsrs	r1, r1, #31
    1846:	2aff      	cmp	r2, #255	; 0xff
    1848:	d016      	beq.n	1878 <__lesf2+0x48>
    184a:	2cff      	cmp	r4, #255	; 0xff
    184c:	d018      	beq.n	1880 <__lesf2+0x50>
    184e:	2a00      	cmp	r2, #0
    1850:	d10a      	bne.n	1868 <__lesf2+0x38>
    1852:	4270      	negs	r0, r6
    1854:	4170      	adcs	r0, r6
    1856:	b2c0      	uxtb	r0, r0
    1858:	2c00      	cmp	r4, #0
    185a:	d015      	beq.n	1888 <__lesf2+0x58>
    185c:	2800      	cmp	r0, #0
    185e:	d005      	beq.n	186c <__lesf2+0x3c>
    1860:	2001      	movs	r0, #1
    1862:	3901      	subs	r1, #1
    1864:	4308      	orrs	r0, r1
    1866:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1868:	2c00      	cmp	r4, #0
    186a:	d013      	beq.n	1894 <__lesf2+0x64>
    186c:	4299      	cmp	r1, r3
    186e:	d014      	beq.n	189a <__lesf2+0x6a>
    1870:	2001      	movs	r0, #1
    1872:	425b      	negs	r3, r3
    1874:	4318      	orrs	r0, r3
    1876:	e7f6      	b.n	1866 <__lesf2+0x36>
    1878:	2002      	movs	r0, #2
    187a:	2e00      	cmp	r6, #0
    187c:	d1f3      	bne.n	1866 <__lesf2+0x36>
    187e:	e7e4      	b.n	184a <__lesf2+0x1a>
    1880:	2002      	movs	r0, #2
    1882:	2d00      	cmp	r5, #0
    1884:	d1ef      	bne.n	1866 <__lesf2+0x36>
    1886:	e7e2      	b.n	184e <__lesf2+0x1e>
    1888:	2d00      	cmp	r5, #0
    188a:	d1e7      	bne.n	185c <__lesf2+0x2c>
    188c:	2000      	movs	r0, #0
    188e:	2e00      	cmp	r6, #0
    1890:	d0e9      	beq.n	1866 <__lesf2+0x36>
    1892:	e7ed      	b.n	1870 <__lesf2+0x40>
    1894:	2d00      	cmp	r5, #0
    1896:	d1e9      	bne.n	186c <__lesf2+0x3c>
    1898:	e7ea      	b.n	1870 <__lesf2+0x40>
    189a:	42a2      	cmp	r2, r4
    189c:	dc06      	bgt.n	18ac <__lesf2+0x7c>
    189e:	dbdf      	blt.n	1860 <__lesf2+0x30>
    18a0:	42ae      	cmp	r6, r5
    18a2:	d803      	bhi.n	18ac <__lesf2+0x7c>
    18a4:	2000      	movs	r0, #0
    18a6:	42ae      	cmp	r6, r5
    18a8:	d3da      	bcc.n	1860 <__lesf2+0x30>
    18aa:	e7dc      	b.n	1866 <__lesf2+0x36>
    18ac:	2001      	movs	r0, #1
    18ae:	4249      	negs	r1, r1
    18b0:	4308      	orrs	r0, r1
    18b2:	e7d8      	b.n	1866 <__lesf2+0x36>

000018b4 <__aeabi_fmul>:
    18b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18b6:	4657      	mov	r7, sl
    18b8:	464e      	mov	r6, r9
    18ba:	4645      	mov	r5, r8
    18bc:	46de      	mov	lr, fp
    18be:	b5e0      	push	{r5, r6, r7, lr}
    18c0:	0247      	lsls	r7, r0, #9
    18c2:	0046      	lsls	r6, r0, #1
    18c4:	4688      	mov	r8, r1
    18c6:	0a7f      	lsrs	r7, r7, #9
    18c8:	0e36      	lsrs	r6, r6, #24
    18ca:	0fc4      	lsrs	r4, r0, #31
    18cc:	2e00      	cmp	r6, #0
    18ce:	d047      	beq.n	1960 <__aeabi_fmul+0xac>
    18d0:	2eff      	cmp	r6, #255	; 0xff
    18d2:	d024      	beq.n	191e <__aeabi_fmul+0x6a>
    18d4:	00fb      	lsls	r3, r7, #3
    18d6:	2780      	movs	r7, #128	; 0x80
    18d8:	04ff      	lsls	r7, r7, #19
    18da:	431f      	orrs	r7, r3
    18dc:	2300      	movs	r3, #0
    18de:	4699      	mov	r9, r3
    18e0:	469a      	mov	sl, r3
    18e2:	3e7f      	subs	r6, #127	; 0x7f
    18e4:	4643      	mov	r3, r8
    18e6:	025d      	lsls	r5, r3, #9
    18e8:	0058      	lsls	r0, r3, #1
    18ea:	0fdb      	lsrs	r3, r3, #31
    18ec:	0a6d      	lsrs	r5, r5, #9
    18ee:	0e00      	lsrs	r0, r0, #24
    18f0:	4698      	mov	r8, r3
    18f2:	d043      	beq.n	197c <__aeabi_fmul+0xc8>
    18f4:	28ff      	cmp	r0, #255	; 0xff
    18f6:	d03b      	beq.n	1970 <__aeabi_fmul+0xbc>
    18f8:	00eb      	lsls	r3, r5, #3
    18fa:	2580      	movs	r5, #128	; 0x80
    18fc:	2200      	movs	r2, #0
    18fe:	04ed      	lsls	r5, r5, #19
    1900:	431d      	orrs	r5, r3
    1902:	387f      	subs	r0, #127	; 0x7f
    1904:	1836      	adds	r6, r6, r0
    1906:	1c73      	adds	r3, r6, #1
    1908:	4641      	mov	r1, r8
    190a:	469b      	mov	fp, r3
    190c:	464b      	mov	r3, r9
    190e:	4061      	eors	r1, r4
    1910:	4313      	orrs	r3, r2
    1912:	2b0f      	cmp	r3, #15
    1914:	d864      	bhi.n	19e0 <__aeabi_fmul+0x12c>
    1916:	4875      	ldr	r0, [pc, #468]	; (1aec <__aeabi_fmul+0x238>)
    1918:	009b      	lsls	r3, r3, #2
    191a:	58c3      	ldr	r3, [r0, r3]
    191c:	469f      	mov	pc, r3
    191e:	2f00      	cmp	r7, #0
    1920:	d142      	bne.n	19a8 <__aeabi_fmul+0xf4>
    1922:	2308      	movs	r3, #8
    1924:	4699      	mov	r9, r3
    1926:	3b06      	subs	r3, #6
    1928:	26ff      	movs	r6, #255	; 0xff
    192a:	469a      	mov	sl, r3
    192c:	e7da      	b.n	18e4 <__aeabi_fmul+0x30>
    192e:	4641      	mov	r1, r8
    1930:	2a02      	cmp	r2, #2
    1932:	d028      	beq.n	1986 <__aeabi_fmul+0xd2>
    1934:	2a03      	cmp	r2, #3
    1936:	d100      	bne.n	193a <__aeabi_fmul+0x86>
    1938:	e0ce      	b.n	1ad8 <__aeabi_fmul+0x224>
    193a:	2a01      	cmp	r2, #1
    193c:	d000      	beq.n	1940 <__aeabi_fmul+0x8c>
    193e:	e0ac      	b.n	1a9a <__aeabi_fmul+0x1e6>
    1940:	4011      	ands	r1, r2
    1942:	2000      	movs	r0, #0
    1944:	2200      	movs	r2, #0
    1946:	b2cc      	uxtb	r4, r1
    1948:	0240      	lsls	r0, r0, #9
    194a:	05d2      	lsls	r2, r2, #23
    194c:	0a40      	lsrs	r0, r0, #9
    194e:	07e4      	lsls	r4, r4, #31
    1950:	4310      	orrs	r0, r2
    1952:	4320      	orrs	r0, r4
    1954:	bc3c      	pop	{r2, r3, r4, r5}
    1956:	4690      	mov	r8, r2
    1958:	4699      	mov	r9, r3
    195a:	46a2      	mov	sl, r4
    195c:	46ab      	mov	fp, r5
    195e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1960:	2f00      	cmp	r7, #0
    1962:	d115      	bne.n	1990 <__aeabi_fmul+0xdc>
    1964:	2304      	movs	r3, #4
    1966:	4699      	mov	r9, r3
    1968:	3b03      	subs	r3, #3
    196a:	2600      	movs	r6, #0
    196c:	469a      	mov	sl, r3
    196e:	e7b9      	b.n	18e4 <__aeabi_fmul+0x30>
    1970:	20ff      	movs	r0, #255	; 0xff
    1972:	2202      	movs	r2, #2
    1974:	2d00      	cmp	r5, #0
    1976:	d0c5      	beq.n	1904 <__aeabi_fmul+0x50>
    1978:	2203      	movs	r2, #3
    197a:	e7c3      	b.n	1904 <__aeabi_fmul+0x50>
    197c:	2d00      	cmp	r5, #0
    197e:	d119      	bne.n	19b4 <__aeabi_fmul+0x100>
    1980:	2000      	movs	r0, #0
    1982:	2201      	movs	r2, #1
    1984:	e7be      	b.n	1904 <__aeabi_fmul+0x50>
    1986:	2401      	movs	r4, #1
    1988:	22ff      	movs	r2, #255	; 0xff
    198a:	400c      	ands	r4, r1
    198c:	2000      	movs	r0, #0
    198e:	e7db      	b.n	1948 <__aeabi_fmul+0x94>
    1990:	0038      	movs	r0, r7
    1992:	f001 f8eb 	bl	2b6c <__clzsi2>
    1996:	2676      	movs	r6, #118	; 0x76
    1998:	1f43      	subs	r3, r0, #5
    199a:	409f      	lsls	r7, r3
    199c:	2300      	movs	r3, #0
    199e:	4276      	negs	r6, r6
    19a0:	1a36      	subs	r6, r6, r0
    19a2:	4699      	mov	r9, r3
    19a4:	469a      	mov	sl, r3
    19a6:	e79d      	b.n	18e4 <__aeabi_fmul+0x30>
    19a8:	230c      	movs	r3, #12
    19aa:	4699      	mov	r9, r3
    19ac:	3b09      	subs	r3, #9
    19ae:	26ff      	movs	r6, #255	; 0xff
    19b0:	469a      	mov	sl, r3
    19b2:	e797      	b.n	18e4 <__aeabi_fmul+0x30>
    19b4:	0028      	movs	r0, r5
    19b6:	f001 f8d9 	bl	2b6c <__clzsi2>
    19ba:	1f43      	subs	r3, r0, #5
    19bc:	409d      	lsls	r5, r3
    19be:	2376      	movs	r3, #118	; 0x76
    19c0:	425b      	negs	r3, r3
    19c2:	1a18      	subs	r0, r3, r0
    19c4:	2200      	movs	r2, #0
    19c6:	e79d      	b.n	1904 <__aeabi_fmul+0x50>
    19c8:	2080      	movs	r0, #128	; 0x80
    19ca:	2400      	movs	r4, #0
    19cc:	03c0      	lsls	r0, r0, #15
    19ce:	22ff      	movs	r2, #255	; 0xff
    19d0:	e7ba      	b.n	1948 <__aeabi_fmul+0x94>
    19d2:	003d      	movs	r5, r7
    19d4:	4652      	mov	r2, sl
    19d6:	e7ab      	b.n	1930 <__aeabi_fmul+0x7c>
    19d8:	003d      	movs	r5, r7
    19da:	0021      	movs	r1, r4
    19dc:	4652      	mov	r2, sl
    19de:	e7a7      	b.n	1930 <__aeabi_fmul+0x7c>
    19e0:	0c3b      	lsrs	r3, r7, #16
    19e2:	469c      	mov	ip, r3
    19e4:	042a      	lsls	r2, r5, #16
    19e6:	0c12      	lsrs	r2, r2, #16
    19e8:	0c2b      	lsrs	r3, r5, #16
    19ea:	0014      	movs	r4, r2
    19ec:	4660      	mov	r0, ip
    19ee:	4665      	mov	r5, ip
    19f0:	043f      	lsls	r7, r7, #16
    19f2:	0c3f      	lsrs	r7, r7, #16
    19f4:	437c      	muls	r4, r7
    19f6:	4342      	muls	r2, r0
    19f8:	435d      	muls	r5, r3
    19fa:	437b      	muls	r3, r7
    19fc:	0c27      	lsrs	r7, r4, #16
    19fe:	189b      	adds	r3, r3, r2
    1a00:	18ff      	adds	r7, r7, r3
    1a02:	42ba      	cmp	r2, r7
    1a04:	d903      	bls.n	1a0e <__aeabi_fmul+0x15a>
    1a06:	2380      	movs	r3, #128	; 0x80
    1a08:	025b      	lsls	r3, r3, #9
    1a0a:	469c      	mov	ip, r3
    1a0c:	4465      	add	r5, ip
    1a0e:	0424      	lsls	r4, r4, #16
    1a10:	043a      	lsls	r2, r7, #16
    1a12:	0c24      	lsrs	r4, r4, #16
    1a14:	1912      	adds	r2, r2, r4
    1a16:	0193      	lsls	r3, r2, #6
    1a18:	1e5c      	subs	r4, r3, #1
    1a1a:	41a3      	sbcs	r3, r4
    1a1c:	0c3f      	lsrs	r7, r7, #16
    1a1e:	0e92      	lsrs	r2, r2, #26
    1a20:	197d      	adds	r5, r7, r5
    1a22:	431a      	orrs	r2, r3
    1a24:	01ad      	lsls	r5, r5, #6
    1a26:	4315      	orrs	r5, r2
    1a28:	012b      	lsls	r3, r5, #4
    1a2a:	d504      	bpl.n	1a36 <__aeabi_fmul+0x182>
    1a2c:	2301      	movs	r3, #1
    1a2e:	465e      	mov	r6, fp
    1a30:	086a      	lsrs	r2, r5, #1
    1a32:	401d      	ands	r5, r3
    1a34:	4315      	orrs	r5, r2
    1a36:	0032      	movs	r2, r6
    1a38:	327f      	adds	r2, #127	; 0x7f
    1a3a:	2a00      	cmp	r2, #0
    1a3c:	dd25      	ble.n	1a8a <__aeabi_fmul+0x1d6>
    1a3e:	076b      	lsls	r3, r5, #29
    1a40:	d004      	beq.n	1a4c <__aeabi_fmul+0x198>
    1a42:	230f      	movs	r3, #15
    1a44:	402b      	ands	r3, r5
    1a46:	2b04      	cmp	r3, #4
    1a48:	d000      	beq.n	1a4c <__aeabi_fmul+0x198>
    1a4a:	3504      	adds	r5, #4
    1a4c:	012b      	lsls	r3, r5, #4
    1a4e:	d503      	bpl.n	1a58 <__aeabi_fmul+0x1a4>
    1a50:	0032      	movs	r2, r6
    1a52:	4b27      	ldr	r3, [pc, #156]	; (1af0 <__aeabi_fmul+0x23c>)
    1a54:	3280      	adds	r2, #128	; 0x80
    1a56:	401d      	ands	r5, r3
    1a58:	2afe      	cmp	r2, #254	; 0xfe
    1a5a:	dc94      	bgt.n	1986 <__aeabi_fmul+0xd2>
    1a5c:	2401      	movs	r4, #1
    1a5e:	01a8      	lsls	r0, r5, #6
    1a60:	0a40      	lsrs	r0, r0, #9
    1a62:	b2d2      	uxtb	r2, r2
    1a64:	400c      	ands	r4, r1
    1a66:	e76f      	b.n	1948 <__aeabi_fmul+0x94>
    1a68:	2080      	movs	r0, #128	; 0x80
    1a6a:	03c0      	lsls	r0, r0, #15
    1a6c:	4207      	tst	r7, r0
    1a6e:	d007      	beq.n	1a80 <__aeabi_fmul+0x1cc>
    1a70:	4205      	tst	r5, r0
    1a72:	d105      	bne.n	1a80 <__aeabi_fmul+0x1cc>
    1a74:	4328      	orrs	r0, r5
    1a76:	0240      	lsls	r0, r0, #9
    1a78:	0a40      	lsrs	r0, r0, #9
    1a7a:	4644      	mov	r4, r8
    1a7c:	22ff      	movs	r2, #255	; 0xff
    1a7e:	e763      	b.n	1948 <__aeabi_fmul+0x94>
    1a80:	4338      	orrs	r0, r7
    1a82:	0240      	lsls	r0, r0, #9
    1a84:	0a40      	lsrs	r0, r0, #9
    1a86:	22ff      	movs	r2, #255	; 0xff
    1a88:	e75e      	b.n	1948 <__aeabi_fmul+0x94>
    1a8a:	2401      	movs	r4, #1
    1a8c:	1aa3      	subs	r3, r4, r2
    1a8e:	2b1b      	cmp	r3, #27
    1a90:	dd05      	ble.n	1a9e <__aeabi_fmul+0x1ea>
    1a92:	400c      	ands	r4, r1
    1a94:	2200      	movs	r2, #0
    1a96:	2000      	movs	r0, #0
    1a98:	e756      	b.n	1948 <__aeabi_fmul+0x94>
    1a9a:	465e      	mov	r6, fp
    1a9c:	e7cb      	b.n	1a36 <__aeabi_fmul+0x182>
    1a9e:	002a      	movs	r2, r5
    1aa0:	2020      	movs	r0, #32
    1aa2:	40da      	lsrs	r2, r3
    1aa4:	1ac3      	subs	r3, r0, r3
    1aa6:	409d      	lsls	r5, r3
    1aa8:	002b      	movs	r3, r5
    1aaa:	1e5d      	subs	r5, r3, #1
    1aac:	41ab      	sbcs	r3, r5
    1aae:	4313      	orrs	r3, r2
    1ab0:	075a      	lsls	r2, r3, #29
    1ab2:	d004      	beq.n	1abe <__aeabi_fmul+0x20a>
    1ab4:	220f      	movs	r2, #15
    1ab6:	401a      	ands	r2, r3
    1ab8:	2a04      	cmp	r2, #4
    1aba:	d000      	beq.n	1abe <__aeabi_fmul+0x20a>
    1abc:	3304      	adds	r3, #4
    1abe:	015a      	lsls	r2, r3, #5
    1ac0:	d504      	bpl.n	1acc <__aeabi_fmul+0x218>
    1ac2:	2401      	movs	r4, #1
    1ac4:	2201      	movs	r2, #1
    1ac6:	400c      	ands	r4, r1
    1ac8:	2000      	movs	r0, #0
    1aca:	e73d      	b.n	1948 <__aeabi_fmul+0x94>
    1acc:	2401      	movs	r4, #1
    1ace:	019b      	lsls	r3, r3, #6
    1ad0:	0a58      	lsrs	r0, r3, #9
    1ad2:	400c      	ands	r4, r1
    1ad4:	2200      	movs	r2, #0
    1ad6:	e737      	b.n	1948 <__aeabi_fmul+0x94>
    1ad8:	2080      	movs	r0, #128	; 0x80
    1ada:	2401      	movs	r4, #1
    1adc:	03c0      	lsls	r0, r0, #15
    1ade:	4328      	orrs	r0, r5
    1ae0:	0240      	lsls	r0, r0, #9
    1ae2:	0a40      	lsrs	r0, r0, #9
    1ae4:	400c      	ands	r4, r1
    1ae6:	22ff      	movs	r2, #255	; 0xff
    1ae8:	e72e      	b.n	1948 <__aeabi_fmul+0x94>
    1aea:	46c0      	nop			; (mov r8, r8)
    1aec:	00003d2c 	.word	0x00003d2c
    1af0:	f7ffffff 	.word	0xf7ffffff

00001af4 <__aeabi_fsub>:
    1af4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1af6:	464f      	mov	r7, r9
    1af8:	46d6      	mov	lr, sl
    1afa:	4646      	mov	r6, r8
    1afc:	0044      	lsls	r4, r0, #1
    1afe:	b5c0      	push	{r6, r7, lr}
    1b00:	0fc2      	lsrs	r2, r0, #31
    1b02:	0247      	lsls	r7, r0, #9
    1b04:	0248      	lsls	r0, r1, #9
    1b06:	0a40      	lsrs	r0, r0, #9
    1b08:	4684      	mov	ip, r0
    1b0a:	4666      	mov	r6, ip
    1b0c:	0a7b      	lsrs	r3, r7, #9
    1b0e:	0048      	lsls	r0, r1, #1
    1b10:	0fc9      	lsrs	r1, r1, #31
    1b12:	469a      	mov	sl, r3
    1b14:	0e24      	lsrs	r4, r4, #24
    1b16:	0015      	movs	r5, r2
    1b18:	00db      	lsls	r3, r3, #3
    1b1a:	0e00      	lsrs	r0, r0, #24
    1b1c:	4689      	mov	r9, r1
    1b1e:	00f6      	lsls	r6, r6, #3
    1b20:	28ff      	cmp	r0, #255	; 0xff
    1b22:	d100      	bne.n	1b26 <__aeabi_fsub+0x32>
    1b24:	e08f      	b.n	1c46 <__aeabi_fsub+0x152>
    1b26:	2101      	movs	r1, #1
    1b28:	464f      	mov	r7, r9
    1b2a:	404f      	eors	r7, r1
    1b2c:	0039      	movs	r1, r7
    1b2e:	4291      	cmp	r1, r2
    1b30:	d066      	beq.n	1c00 <__aeabi_fsub+0x10c>
    1b32:	1a22      	subs	r2, r4, r0
    1b34:	2a00      	cmp	r2, #0
    1b36:	dc00      	bgt.n	1b3a <__aeabi_fsub+0x46>
    1b38:	e09d      	b.n	1c76 <__aeabi_fsub+0x182>
    1b3a:	2800      	cmp	r0, #0
    1b3c:	d13d      	bne.n	1bba <__aeabi_fsub+0xc6>
    1b3e:	2e00      	cmp	r6, #0
    1b40:	d100      	bne.n	1b44 <__aeabi_fsub+0x50>
    1b42:	e08b      	b.n	1c5c <__aeabi_fsub+0x168>
    1b44:	1e51      	subs	r1, r2, #1
    1b46:	2900      	cmp	r1, #0
    1b48:	d000      	beq.n	1b4c <__aeabi_fsub+0x58>
    1b4a:	e0b5      	b.n	1cb8 <__aeabi_fsub+0x1c4>
    1b4c:	2401      	movs	r4, #1
    1b4e:	1b9b      	subs	r3, r3, r6
    1b50:	015a      	lsls	r2, r3, #5
    1b52:	d544      	bpl.n	1bde <__aeabi_fsub+0xea>
    1b54:	019b      	lsls	r3, r3, #6
    1b56:	099f      	lsrs	r7, r3, #6
    1b58:	0038      	movs	r0, r7
    1b5a:	f001 f807 	bl	2b6c <__clzsi2>
    1b5e:	3805      	subs	r0, #5
    1b60:	4087      	lsls	r7, r0
    1b62:	4284      	cmp	r4, r0
    1b64:	dd00      	ble.n	1b68 <__aeabi_fsub+0x74>
    1b66:	e096      	b.n	1c96 <__aeabi_fsub+0x1a2>
    1b68:	1b04      	subs	r4, r0, r4
    1b6a:	003a      	movs	r2, r7
    1b6c:	2020      	movs	r0, #32
    1b6e:	3401      	adds	r4, #1
    1b70:	40e2      	lsrs	r2, r4
    1b72:	1b04      	subs	r4, r0, r4
    1b74:	40a7      	lsls	r7, r4
    1b76:	003b      	movs	r3, r7
    1b78:	1e5f      	subs	r7, r3, #1
    1b7a:	41bb      	sbcs	r3, r7
    1b7c:	2400      	movs	r4, #0
    1b7e:	4313      	orrs	r3, r2
    1b80:	075a      	lsls	r2, r3, #29
    1b82:	d004      	beq.n	1b8e <__aeabi_fsub+0x9a>
    1b84:	220f      	movs	r2, #15
    1b86:	401a      	ands	r2, r3
    1b88:	2a04      	cmp	r2, #4
    1b8a:	d000      	beq.n	1b8e <__aeabi_fsub+0x9a>
    1b8c:	3304      	adds	r3, #4
    1b8e:	015a      	lsls	r2, r3, #5
    1b90:	d527      	bpl.n	1be2 <__aeabi_fsub+0xee>
    1b92:	3401      	adds	r4, #1
    1b94:	2cff      	cmp	r4, #255	; 0xff
    1b96:	d100      	bne.n	1b9a <__aeabi_fsub+0xa6>
    1b98:	e079      	b.n	1c8e <__aeabi_fsub+0x19a>
    1b9a:	2201      	movs	r2, #1
    1b9c:	019b      	lsls	r3, r3, #6
    1b9e:	0a5b      	lsrs	r3, r3, #9
    1ba0:	b2e4      	uxtb	r4, r4
    1ba2:	402a      	ands	r2, r5
    1ba4:	025b      	lsls	r3, r3, #9
    1ba6:	05e4      	lsls	r4, r4, #23
    1ba8:	0a58      	lsrs	r0, r3, #9
    1baa:	07d2      	lsls	r2, r2, #31
    1bac:	4320      	orrs	r0, r4
    1bae:	4310      	orrs	r0, r2
    1bb0:	bc1c      	pop	{r2, r3, r4}
    1bb2:	4690      	mov	r8, r2
    1bb4:	4699      	mov	r9, r3
    1bb6:	46a2      	mov	sl, r4
    1bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bba:	2cff      	cmp	r4, #255	; 0xff
    1bbc:	d0e0      	beq.n	1b80 <__aeabi_fsub+0x8c>
    1bbe:	2180      	movs	r1, #128	; 0x80
    1bc0:	04c9      	lsls	r1, r1, #19
    1bc2:	430e      	orrs	r6, r1
    1bc4:	2a1b      	cmp	r2, #27
    1bc6:	dc7b      	bgt.n	1cc0 <__aeabi_fsub+0x1cc>
    1bc8:	0031      	movs	r1, r6
    1bca:	2020      	movs	r0, #32
    1bcc:	40d1      	lsrs	r1, r2
    1bce:	1a82      	subs	r2, r0, r2
    1bd0:	4096      	lsls	r6, r2
    1bd2:	1e72      	subs	r2, r6, #1
    1bd4:	4196      	sbcs	r6, r2
    1bd6:	430e      	orrs	r6, r1
    1bd8:	1b9b      	subs	r3, r3, r6
    1bda:	015a      	lsls	r2, r3, #5
    1bdc:	d4ba      	bmi.n	1b54 <__aeabi_fsub+0x60>
    1bde:	075a      	lsls	r2, r3, #29
    1be0:	d1d0      	bne.n	1b84 <__aeabi_fsub+0x90>
    1be2:	2201      	movs	r2, #1
    1be4:	08df      	lsrs	r7, r3, #3
    1be6:	402a      	ands	r2, r5
    1be8:	2cff      	cmp	r4, #255	; 0xff
    1bea:	d133      	bne.n	1c54 <__aeabi_fsub+0x160>
    1bec:	2f00      	cmp	r7, #0
    1bee:	d100      	bne.n	1bf2 <__aeabi_fsub+0xfe>
    1bf0:	e0a8      	b.n	1d44 <__aeabi_fsub+0x250>
    1bf2:	2380      	movs	r3, #128	; 0x80
    1bf4:	03db      	lsls	r3, r3, #15
    1bf6:	433b      	orrs	r3, r7
    1bf8:	025b      	lsls	r3, r3, #9
    1bfa:	0a5b      	lsrs	r3, r3, #9
    1bfc:	24ff      	movs	r4, #255	; 0xff
    1bfe:	e7d1      	b.n	1ba4 <__aeabi_fsub+0xb0>
    1c00:	1a21      	subs	r1, r4, r0
    1c02:	2900      	cmp	r1, #0
    1c04:	dd4c      	ble.n	1ca0 <__aeabi_fsub+0x1ac>
    1c06:	2800      	cmp	r0, #0
    1c08:	d02a      	beq.n	1c60 <__aeabi_fsub+0x16c>
    1c0a:	2cff      	cmp	r4, #255	; 0xff
    1c0c:	d0b8      	beq.n	1b80 <__aeabi_fsub+0x8c>
    1c0e:	2080      	movs	r0, #128	; 0x80
    1c10:	04c0      	lsls	r0, r0, #19
    1c12:	4306      	orrs	r6, r0
    1c14:	291b      	cmp	r1, #27
    1c16:	dd00      	ble.n	1c1a <__aeabi_fsub+0x126>
    1c18:	e0af      	b.n	1d7a <__aeabi_fsub+0x286>
    1c1a:	0030      	movs	r0, r6
    1c1c:	2720      	movs	r7, #32
    1c1e:	40c8      	lsrs	r0, r1
    1c20:	1a79      	subs	r1, r7, r1
    1c22:	408e      	lsls	r6, r1
    1c24:	1e71      	subs	r1, r6, #1
    1c26:	418e      	sbcs	r6, r1
    1c28:	4306      	orrs	r6, r0
    1c2a:	199b      	adds	r3, r3, r6
    1c2c:	0159      	lsls	r1, r3, #5
    1c2e:	d5d6      	bpl.n	1bde <__aeabi_fsub+0xea>
    1c30:	3401      	adds	r4, #1
    1c32:	2cff      	cmp	r4, #255	; 0xff
    1c34:	d100      	bne.n	1c38 <__aeabi_fsub+0x144>
    1c36:	e085      	b.n	1d44 <__aeabi_fsub+0x250>
    1c38:	2201      	movs	r2, #1
    1c3a:	497a      	ldr	r1, [pc, #488]	; (1e24 <__aeabi_fsub+0x330>)
    1c3c:	401a      	ands	r2, r3
    1c3e:	085b      	lsrs	r3, r3, #1
    1c40:	400b      	ands	r3, r1
    1c42:	4313      	orrs	r3, r2
    1c44:	e79c      	b.n	1b80 <__aeabi_fsub+0x8c>
    1c46:	2e00      	cmp	r6, #0
    1c48:	d000      	beq.n	1c4c <__aeabi_fsub+0x158>
    1c4a:	e770      	b.n	1b2e <__aeabi_fsub+0x3a>
    1c4c:	e76b      	b.n	1b26 <__aeabi_fsub+0x32>
    1c4e:	1e3b      	subs	r3, r7, #0
    1c50:	d1c5      	bne.n	1bde <__aeabi_fsub+0xea>
    1c52:	2200      	movs	r2, #0
    1c54:	027b      	lsls	r3, r7, #9
    1c56:	0a5b      	lsrs	r3, r3, #9
    1c58:	b2e4      	uxtb	r4, r4
    1c5a:	e7a3      	b.n	1ba4 <__aeabi_fsub+0xb0>
    1c5c:	0014      	movs	r4, r2
    1c5e:	e78f      	b.n	1b80 <__aeabi_fsub+0x8c>
    1c60:	2e00      	cmp	r6, #0
    1c62:	d04d      	beq.n	1d00 <__aeabi_fsub+0x20c>
    1c64:	1e48      	subs	r0, r1, #1
    1c66:	2800      	cmp	r0, #0
    1c68:	d157      	bne.n	1d1a <__aeabi_fsub+0x226>
    1c6a:	199b      	adds	r3, r3, r6
    1c6c:	2401      	movs	r4, #1
    1c6e:	015a      	lsls	r2, r3, #5
    1c70:	d5b5      	bpl.n	1bde <__aeabi_fsub+0xea>
    1c72:	2402      	movs	r4, #2
    1c74:	e7e0      	b.n	1c38 <__aeabi_fsub+0x144>
    1c76:	2a00      	cmp	r2, #0
    1c78:	d125      	bne.n	1cc6 <__aeabi_fsub+0x1d2>
    1c7a:	1c62      	adds	r2, r4, #1
    1c7c:	b2d2      	uxtb	r2, r2
    1c7e:	2a01      	cmp	r2, #1
    1c80:	dd72      	ble.n	1d68 <__aeabi_fsub+0x274>
    1c82:	1b9f      	subs	r7, r3, r6
    1c84:	017a      	lsls	r2, r7, #5
    1c86:	d535      	bpl.n	1cf4 <__aeabi_fsub+0x200>
    1c88:	1af7      	subs	r7, r6, r3
    1c8a:	000d      	movs	r5, r1
    1c8c:	e764      	b.n	1b58 <__aeabi_fsub+0x64>
    1c8e:	2201      	movs	r2, #1
    1c90:	2300      	movs	r3, #0
    1c92:	402a      	ands	r2, r5
    1c94:	e786      	b.n	1ba4 <__aeabi_fsub+0xb0>
    1c96:	003b      	movs	r3, r7
    1c98:	4a63      	ldr	r2, [pc, #396]	; (1e28 <__aeabi_fsub+0x334>)
    1c9a:	1a24      	subs	r4, r4, r0
    1c9c:	4013      	ands	r3, r2
    1c9e:	e76f      	b.n	1b80 <__aeabi_fsub+0x8c>
    1ca0:	2900      	cmp	r1, #0
    1ca2:	d16c      	bne.n	1d7e <__aeabi_fsub+0x28a>
    1ca4:	1c61      	adds	r1, r4, #1
    1ca6:	b2c8      	uxtb	r0, r1
    1ca8:	2801      	cmp	r0, #1
    1caa:	dd4e      	ble.n	1d4a <__aeabi_fsub+0x256>
    1cac:	29ff      	cmp	r1, #255	; 0xff
    1cae:	d049      	beq.n	1d44 <__aeabi_fsub+0x250>
    1cb0:	199b      	adds	r3, r3, r6
    1cb2:	085b      	lsrs	r3, r3, #1
    1cb4:	000c      	movs	r4, r1
    1cb6:	e763      	b.n	1b80 <__aeabi_fsub+0x8c>
    1cb8:	2aff      	cmp	r2, #255	; 0xff
    1cba:	d041      	beq.n	1d40 <__aeabi_fsub+0x24c>
    1cbc:	000a      	movs	r2, r1
    1cbe:	e781      	b.n	1bc4 <__aeabi_fsub+0xd0>
    1cc0:	2601      	movs	r6, #1
    1cc2:	1b9b      	subs	r3, r3, r6
    1cc4:	e789      	b.n	1bda <__aeabi_fsub+0xe6>
    1cc6:	2c00      	cmp	r4, #0
    1cc8:	d01c      	beq.n	1d04 <__aeabi_fsub+0x210>
    1cca:	28ff      	cmp	r0, #255	; 0xff
    1ccc:	d021      	beq.n	1d12 <__aeabi_fsub+0x21e>
    1cce:	2480      	movs	r4, #128	; 0x80
    1cd0:	04e4      	lsls	r4, r4, #19
    1cd2:	4252      	negs	r2, r2
    1cd4:	4323      	orrs	r3, r4
    1cd6:	2a1b      	cmp	r2, #27
    1cd8:	dd00      	ble.n	1cdc <__aeabi_fsub+0x1e8>
    1cda:	e096      	b.n	1e0a <__aeabi_fsub+0x316>
    1cdc:	001c      	movs	r4, r3
    1cde:	2520      	movs	r5, #32
    1ce0:	40d4      	lsrs	r4, r2
    1ce2:	1aaa      	subs	r2, r5, r2
    1ce4:	4093      	lsls	r3, r2
    1ce6:	1e5a      	subs	r2, r3, #1
    1ce8:	4193      	sbcs	r3, r2
    1cea:	4323      	orrs	r3, r4
    1cec:	1af3      	subs	r3, r6, r3
    1cee:	0004      	movs	r4, r0
    1cf0:	000d      	movs	r5, r1
    1cf2:	e72d      	b.n	1b50 <__aeabi_fsub+0x5c>
    1cf4:	2f00      	cmp	r7, #0
    1cf6:	d000      	beq.n	1cfa <__aeabi_fsub+0x206>
    1cf8:	e72e      	b.n	1b58 <__aeabi_fsub+0x64>
    1cfa:	2200      	movs	r2, #0
    1cfc:	2400      	movs	r4, #0
    1cfe:	e7a9      	b.n	1c54 <__aeabi_fsub+0x160>
    1d00:	000c      	movs	r4, r1
    1d02:	e73d      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d04:	2b00      	cmp	r3, #0
    1d06:	d058      	beq.n	1dba <__aeabi_fsub+0x2c6>
    1d08:	43d2      	mvns	r2, r2
    1d0a:	2a00      	cmp	r2, #0
    1d0c:	d0ee      	beq.n	1cec <__aeabi_fsub+0x1f8>
    1d0e:	28ff      	cmp	r0, #255	; 0xff
    1d10:	d1e1      	bne.n	1cd6 <__aeabi_fsub+0x1e2>
    1d12:	0033      	movs	r3, r6
    1d14:	24ff      	movs	r4, #255	; 0xff
    1d16:	000d      	movs	r5, r1
    1d18:	e732      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d1a:	29ff      	cmp	r1, #255	; 0xff
    1d1c:	d010      	beq.n	1d40 <__aeabi_fsub+0x24c>
    1d1e:	0001      	movs	r1, r0
    1d20:	e778      	b.n	1c14 <__aeabi_fsub+0x120>
    1d22:	2b00      	cmp	r3, #0
    1d24:	d06e      	beq.n	1e04 <__aeabi_fsub+0x310>
    1d26:	24ff      	movs	r4, #255	; 0xff
    1d28:	2e00      	cmp	r6, #0
    1d2a:	d100      	bne.n	1d2e <__aeabi_fsub+0x23a>
    1d2c:	e728      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d2e:	2280      	movs	r2, #128	; 0x80
    1d30:	4651      	mov	r1, sl
    1d32:	03d2      	lsls	r2, r2, #15
    1d34:	4211      	tst	r1, r2
    1d36:	d003      	beq.n	1d40 <__aeabi_fsub+0x24c>
    1d38:	4661      	mov	r1, ip
    1d3a:	4211      	tst	r1, r2
    1d3c:	d100      	bne.n	1d40 <__aeabi_fsub+0x24c>
    1d3e:	0033      	movs	r3, r6
    1d40:	24ff      	movs	r4, #255	; 0xff
    1d42:	e71d      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d44:	24ff      	movs	r4, #255	; 0xff
    1d46:	2300      	movs	r3, #0
    1d48:	e72c      	b.n	1ba4 <__aeabi_fsub+0xb0>
    1d4a:	2c00      	cmp	r4, #0
    1d4c:	d1e9      	bne.n	1d22 <__aeabi_fsub+0x22e>
    1d4e:	2b00      	cmp	r3, #0
    1d50:	d063      	beq.n	1e1a <__aeabi_fsub+0x326>
    1d52:	2e00      	cmp	r6, #0
    1d54:	d100      	bne.n	1d58 <__aeabi_fsub+0x264>
    1d56:	e713      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d58:	199b      	adds	r3, r3, r6
    1d5a:	015a      	lsls	r2, r3, #5
    1d5c:	d400      	bmi.n	1d60 <__aeabi_fsub+0x26c>
    1d5e:	e73e      	b.n	1bde <__aeabi_fsub+0xea>
    1d60:	4a31      	ldr	r2, [pc, #196]	; (1e28 <__aeabi_fsub+0x334>)
    1d62:	000c      	movs	r4, r1
    1d64:	4013      	ands	r3, r2
    1d66:	e70b      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d68:	2c00      	cmp	r4, #0
    1d6a:	d11e      	bne.n	1daa <__aeabi_fsub+0x2b6>
    1d6c:	2b00      	cmp	r3, #0
    1d6e:	d12f      	bne.n	1dd0 <__aeabi_fsub+0x2dc>
    1d70:	2e00      	cmp	r6, #0
    1d72:	d04f      	beq.n	1e14 <__aeabi_fsub+0x320>
    1d74:	0033      	movs	r3, r6
    1d76:	000d      	movs	r5, r1
    1d78:	e702      	b.n	1b80 <__aeabi_fsub+0x8c>
    1d7a:	2601      	movs	r6, #1
    1d7c:	e755      	b.n	1c2a <__aeabi_fsub+0x136>
    1d7e:	2c00      	cmp	r4, #0
    1d80:	d11f      	bne.n	1dc2 <__aeabi_fsub+0x2ce>
    1d82:	2b00      	cmp	r3, #0
    1d84:	d043      	beq.n	1e0e <__aeabi_fsub+0x31a>
    1d86:	43c9      	mvns	r1, r1
    1d88:	2900      	cmp	r1, #0
    1d8a:	d00b      	beq.n	1da4 <__aeabi_fsub+0x2b0>
    1d8c:	28ff      	cmp	r0, #255	; 0xff
    1d8e:	d039      	beq.n	1e04 <__aeabi_fsub+0x310>
    1d90:	291b      	cmp	r1, #27
    1d92:	dc44      	bgt.n	1e1e <__aeabi_fsub+0x32a>
    1d94:	001c      	movs	r4, r3
    1d96:	2720      	movs	r7, #32
    1d98:	40cc      	lsrs	r4, r1
    1d9a:	1a79      	subs	r1, r7, r1
    1d9c:	408b      	lsls	r3, r1
    1d9e:	1e59      	subs	r1, r3, #1
    1da0:	418b      	sbcs	r3, r1
    1da2:	4323      	orrs	r3, r4
    1da4:	199b      	adds	r3, r3, r6
    1da6:	0004      	movs	r4, r0
    1da8:	e740      	b.n	1c2c <__aeabi_fsub+0x138>
    1daa:	2b00      	cmp	r3, #0
    1dac:	d11a      	bne.n	1de4 <__aeabi_fsub+0x2f0>
    1dae:	2e00      	cmp	r6, #0
    1db0:	d124      	bne.n	1dfc <__aeabi_fsub+0x308>
    1db2:	2780      	movs	r7, #128	; 0x80
    1db4:	2200      	movs	r2, #0
    1db6:	03ff      	lsls	r7, r7, #15
    1db8:	e71b      	b.n	1bf2 <__aeabi_fsub+0xfe>
    1dba:	0033      	movs	r3, r6
    1dbc:	0004      	movs	r4, r0
    1dbe:	000d      	movs	r5, r1
    1dc0:	e6de      	b.n	1b80 <__aeabi_fsub+0x8c>
    1dc2:	28ff      	cmp	r0, #255	; 0xff
    1dc4:	d01e      	beq.n	1e04 <__aeabi_fsub+0x310>
    1dc6:	2480      	movs	r4, #128	; 0x80
    1dc8:	04e4      	lsls	r4, r4, #19
    1dca:	4249      	negs	r1, r1
    1dcc:	4323      	orrs	r3, r4
    1dce:	e7df      	b.n	1d90 <__aeabi_fsub+0x29c>
    1dd0:	2e00      	cmp	r6, #0
    1dd2:	d100      	bne.n	1dd6 <__aeabi_fsub+0x2e2>
    1dd4:	e6d4      	b.n	1b80 <__aeabi_fsub+0x8c>
    1dd6:	1b9f      	subs	r7, r3, r6
    1dd8:	017a      	lsls	r2, r7, #5
    1dda:	d400      	bmi.n	1dde <__aeabi_fsub+0x2ea>
    1ddc:	e737      	b.n	1c4e <__aeabi_fsub+0x15a>
    1dde:	1af3      	subs	r3, r6, r3
    1de0:	000d      	movs	r5, r1
    1de2:	e6cd      	b.n	1b80 <__aeabi_fsub+0x8c>
    1de4:	24ff      	movs	r4, #255	; 0xff
    1de6:	2e00      	cmp	r6, #0
    1de8:	d100      	bne.n	1dec <__aeabi_fsub+0x2f8>
    1dea:	e6c9      	b.n	1b80 <__aeabi_fsub+0x8c>
    1dec:	2280      	movs	r2, #128	; 0x80
    1dee:	4650      	mov	r0, sl
    1df0:	03d2      	lsls	r2, r2, #15
    1df2:	4210      	tst	r0, r2
    1df4:	d0a4      	beq.n	1d40 <__aeabi_fsub+0x24c>
    1df6:	4660      	mov	r0, ip
    1df8:	4210      	tst	r0, r2
    1dfa:	d1a1      	bne.n	1d40 <__aeabi_fsub+0x24c>
    1dfc:	0033      	movs	r3, r6
    1dfe:	000d      	movs	r5, r1
    1e00:	24ff      	movs	r4, #255	; 0xff
    1e02:	e6bd      	b.n	1b80 <__aeabi_fsub+0x8c>
    1e04:	0033      	movs	r3, r6
    1e06:	24ff      	movs	r4, #255	; 0xff
    1e08:	e6ba      	b.n	1b80 <__aeabi_fsub+0x8c>
    1e0a:	2301      	movs	r3, #1
    1e0c:	e76e      	b.n	1cec <__aeabi_fsub+0x1f8>
    1e0e:	0033      	movs	r3, r6
    1e10:	0004      	movs	r4, r0
    1e12:	e6b5      	b.n	1b80 <__aeabi_fsub+0x8c>
    1e14:	2700      	movs	r7, #0
    1e16:	2200      	movs	r2, #0
    1e18:	e71c      	b.n	1c54 <__aeabi_fsub+0x160>
    1e1a:	0033      	movs	r3, r6
    1e1c:	e6b0      	b.n	1b80 <__aeabi_fsub+0x8c>
    1e1e:	2301      	movs	r3, #1
    1e20:	e7c0      	b.n	1da4 <__aeabi_fsub+0x2b0>
    1e22:	46c0      	nop			; (mov r8, r8)
    1e24:	7dffffff 	.word	0x7dffffff
    1e28:	fbffffff 	.word	0xfbffffff

00001e2c <__aeabi_f2iz>:
    1e2c:	0241      	lsls	r1, r0, #9
    1e2e:	0043      	lsls	r3, r0, #1
    1e30:	0fc2      	lsrs	r2, r0, #31
    1e32:	0a49      	lsrs	r1, r1, #9
    1e34:	0e1b      	lsrs	r3, r3, #24
    1e36:	2000      	movs	r0, #0
    1e38:	2b7e      	cmp	r3, #126	; 0x7e
    1e3a:	dd0d      	ble.n	1e58 <__aeabi_f2iz+0x2c>
    1e3c:	2b9d      	cmp	r3, #157	; 0x9d
    1e3e:	dc0c      	bgt.n	1e5a <__aeabi_f2iz+0x2e>
    1e40:	2080      	movs	r0, #128	; 0x80
    1e42:	0400      	lsls	r0, r0, #16
    1e44:	4301      	orrs	r1, r0
    1e46:	2b95      	cmp	r3, #149	; 0x95
    1e48:	dc0a      	bgt.n	1e60 <__aeabi_f2iz+0x34>
    1e4a:	2096      	movs	r0, #150	; 0x96
    1e4c:	1ac3      	subs	r3, r0, r3
    1e4e:	40d9      	lsrs	r1, r3
    1e50:	4248      	negs	r0, r1
    1e52:	2a00      	cmp	r2, #0
    1e54:	d100      	bne.n	1e58 <__aeabi_f2iz+0x2c>
    1e56:	0008      	movs	r0, r1
    1e58:	4770      	bx	lr
    1e5a:	4b03      	ldr	r3, [pc, #12]	; (1e68 <__aeabi_f2iz+0x3c>)
    1e5c:	18d0      	adds	r0, r2, r3
    1e5e:	e7fb      	b.n	1e58 <__aeabi_f2iz+0x2c>
    1e60:	3b96      	subs	r3, #150	; 0x96
    1e62:	4099      	lsls	r1, r3
    1e64:	e7f4      	b.n	1e50 <__aeabi_f2iz+0x24>
    1e66:	46c0      	nop			; (mov r8, r8)
    1e68:	7fffffff 	.word	0x7fffffff

00001e6c <__aeabi_ddiv>:
    1e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e6e:	4657      	mov	r7, sl
    1e70:	4645      	mov	r5, r8
    1e72:	46de      	mov	lr, fp
    1e74:	464e      	mov	r6, r9
    1e76:	b5e0      	push	{r5, r6, r7, lr}
    1e78:	004c      	lsls	r4, r1, #1
    1e7a:	030e      	lsls	r6, r1, #12
    1e7c:	b087      	sub	sp, #28
    1e7e:	4683      	mov	fp, r0
    1e80:	4692      	mov	sl, r2
    1e82:	001d      	movs	r5, r3
    1e84:	4680      	mov	r8, r0
    1e86:	0b36      	lsrs	r6, r6, #12
    1e88:	0d64      	lsrs	r4, r4, #21
    1e8a:	0fcf      	lsrs	r7, r1, #31
    1e8c:	2c00      	cmp	r4, #0
    1e8e:	d04f      	beq.n	1f30 <__aeabi_ddiv+0xc4>
    1e90:	4b6f      	ldr	r3, [pc, #444]	; (2050 <STACK_SIZE+0x50>)
    1e92:	429c      	cmp	r4, r3
    1e94:	d035      	beq.n	1f02 <__aeabi_ddiv+0x96>
    1e96:	2380      	movs	r3, #128	; 0x80
    1e98:	0f42      	lsrs	r2, r0, #29
    1e9a:	041b      	lsls	r3, r3, #16
    1e9c:	00f6      	lsls	r6, r6, #3
    1e9e:	4313      	orrs	r3, r2
    1ea0:	4333      	orrs	r3, r6
    1ea2:	4699      	mov	r9, r3
    1ea4:	00c3      	lsls	r3, r0, #3
    1ea6:	4698      	mov	r8, r3
    1ea8:	4b6a      	ldr	r3, [pc, #424]	; (2054 <STACK_SIZE+0x54>)
    1eaa:	2600      	movs	r6, #0
    1eac:	469c      	mov	ip, r3
    1eae:	2300      	movs	r3, #0
    1eb0:	4464      	add	r4, ip
    1eb2:	9303      	str	r3, [sp, #12]
    1eb4:	032b      	lsls	r3, r5, #12
    1eb6:	0b1b      	lsrs	r3, r3, #12
    1eb8:	469b      	mov	fp, r3
    1eba:	006b      	lsls	r3, r5, #1
    1ebc:	0fed      	lsrs	r5, r5, #31
    1ebe:	4650      	mov	r0, sl
    1ec0:	0d5b      	lsrs	r3, r3, #21
    1ec2:	9501      	str	r5, [sp, #4]
    1ec4:	d05e      	beq.n	1f84 <__aeabi_ddiv+0x118>
    1ec6:	4a62      	ldr	r2, [pc, #392]	; (2050 <STACK_SIZE+0x50>)
    1ec8:	4293      	cmp	r3, r2
    1eca:	d053      	beq.n	1f74 <__aeabi_ddiv+0x108>
    1ecc:	465a      	mov	r2, fp
    1ece:	00d1      	lsls	r1, r2, #3
    1ed0:	2280      	movs	r2, #128	; 0x80
    1ed2:	0f40      	lsrs	r0, r0, #29
    1ed4:	0412      	lsls	r2, r2, #16
    1ed6:	4302      	orrs	r2, r0
    1ed8:	430a      	orrs	r2, r1
    1eda:	4693      	mov	fp, r2
    1edc:	4652      	mov	r2, sl
    1ede:	00d1      	lsls	r1, r2, #3
    1ee0:	4a5c      	ldr	r2, [pc, #368]	; (2054 <STACK_SIZE+0x54>)
    1ee2:	4694      	mov	ip, r2
    1ee4:	2200      	movs	r2, #0
    1ee6:	4463      	add	r3, ip
    1ee8:	0038      	movs	r0, r7
    1eea:	4068      	eors	r0, r5
    1eec:	4684      	mov	ip, r0
    1eee:	9002      	str	r0, [sp, #8]
    1ef0:	1ae4      	subs	r4, r4, r3
    1ef2:	4316      	orrs	r6, r2
    1ef4:	2e0f      	cmp	r6, #15
    1ef6:	d900      	bls.n	1efa <__aeabi_ddiv+0x8e>
    1ef8:	e0b4      	b.n	2064 <STACK_SIZE+0x64>
    1efa:	4b57      	ldr	r3, [pc, #348]	; (2058 <STACK_SIZE+0x58>)
    1efc:	00b6      	lsls	r6, r6, #2
    1efe:	599b      	ldr	r3, [r3, r6]
    1f00:	469f      	mov	pc, r3
    1f02:	0003      	movs	r3, r0
    1f04:	4333      	orrs	r3, r6
    1f06:	4699      	mov	r9, r3
    1f08:	d16c      	bne.n	1fe4 <__aeabi_ddiv+0x178>
    1f0a:	2300      	movs	r3, #0
    1f0c:	4698      	mov	r8, r3
    1f0e:	3302      	adds	r3, #2
    1f10:	2608      	movs	r6, #8
    1f12:	9303      	str	r3, [sp, #12]
    1f14:	e7ce      	b.n	1eb4 <__aeabi_ddiv+0x48>
    1f16:	46cb      	mov	fp, r9
    1f18:	4641      	mov	r1, r8
    1f1a:	9a03      	ldr	r2, [sp, #12]
    1f1c:	9701      	str	r7, [sp, #4]
    1f1e:	2a02      	cmp	r2, #2
    1f20:	d165      	bne.n	1fee <__aeabi_ddiv+0x182>
    1f22:	9b01      	ldr	r3, [sp, #4]
    1f24:	4c4a      	ldr	r4, [pc, #296]	; (2050 <STACK_SIZE+0x50>)
    1f26:	469c      	mov	ip, r3
    1f28:	2300      	movs	r3, #0
    1f2a:	2200      	movs	r2, #0
    1f2c:	4698      	mov	r8, r3
    1f2e:	e06b      	b.n	2008 <STACK_SIZE+0x8>
    1f30:	0003      	movs	r3, r0
    1f32:	4333      	orrs	r3, r6
    1f34:	4699      	mov	r9, r3
    1f36:	d04e      	beq.n	1fd6 <__aeabi_ddiv+0x16a>
    1f38:	2e00      	cmp	r6, #0
    1f3a:	d100      	bne.n	1f3e <__aeabi_ddiv+0xd2>
    1f3c:	e1bc      	b.n	22b8 <STACK_SIZE+0x2b8>
    1f3e:	0030      	movs	r0, r6
    1f40:	f000 fe14 	bl	2b6c <__clzsi2>
    1f44:	0003      	movs	r3, r0
    1f46:	3b0b      	subs	r3, #11
    1f48:	2b1c      	cmp	r3, #28
    1f4a:	dd00      	ble.n	1f4e <__aeabi_ddiv+0xe2>
    1f4c:	e1ac      	b.n	22a8 <STACK_SIZE+0x2a8>
    1f4e:	221d      	movs	r2, #29
    1f50:	1ad3      	subs	r3, r2, r3
    1f52:	465a      	mov	r2, fp
    1f54:	0001      	movs	r1, r0
    1f56:	40da      	lsrs	r2, r3
    1f58:	3908      	subs	r1, #8
    1f5a:	408e      	lsls	r6, r1
    1f5c:	0013      	movs	r3, r2
    1f5e:	4333      	orrs	r3, r6
    1f60:	4699      	mov	r9, r3
    1f62:	465b      	mov	r3, fp
    1f64:	408b      	lsls	r3, r1
    1f66:	4698      	mov	r8, r3
    1f68:	2300      	movs	r3, #0
    1f6a:	4c3c      	ldr	r4, [pc, #240]	; (205c <STACK_SIZE+0x5c>)
    1f6c:	2600      	movs	r6, #0
    1f6e:	1a24      	subs	r4, r4, r0
    1f70:	9303      	str	r3, [sp, #12]
    1f72:	e79f      	b.n	1eb4 <__aeabi_ddiv+0x48>
    1f74:	4651      	mov	r1, sl
    1f76:	465a      	mov	r2, fp
    1f78:	4311      	orrs	r1, r2
    1f7a:	d129      	bne.n	1fd0 <__aeabi_ddiv+0x164>
    1f7c:	2200      	movs	r2, #0
    1f7e:	4693      	mov	fp, r2
    1f80:	3202      	adds	r2, #2
    1f82:	e7b1      	b.n	1ee8 <__aeabi_ddiv+0x7c>
    1f84:	4659      	mov	r1, fp
    1f86:	4301      	orrs	r1, r0
    1f88:	d01e      	beq.n	1fc8 <__aeabi_ddiv+0x15c>
    1f8a:	465b      	mov	r3, fp
    1f8c:	2b00      	cmp	r3, #0
    1f8e:	d100      	bne.n	1f92 <__aeabi_ddiv+0x126>
    1f90:	e19e      	b.n	22d0 <STACK_SIZE+0x2d0>
    1f92:	4658      	mov	r0, fp
    1f94:	f000 fdea 	bl	2b6c <__clzsi2>
    1f98:	0003      	movs	r3, r0
    1f9a:	3b0b      	subs	r3, #11
    1f9c:	2b1c      	cmp	r3, #28
    1f9e:	dd00      	ble.n	1fa2 <__aeabi_ddiv+0x136>
    1fa0:	e18f      	b.n	22c2 <STACK_SIZE+0x2c2>
    1fa2:	0002      	movs	r2, r0
    1fa4:	4659      	mov	r1, fp
    1fa6:	3a08      	subs	r2, #8
    1fa8:	4091      	lsls	r1, r2
    1faa:	468b      	mov	fp, r1
    1fac:	211d      	movs	r1, #29
    1fae:	1acb      	subs	r3, r1, r3
    1fb0:	4651      	mov	r1, sl
    1fb2:	40d9      	lsrs	r1, r3
    1fb4:	000b      	movs	r3, r1
    1fb6:	4659      	mov	r1, fp
    1fb8:	430b      	orrs	r3, r1
    1fba:	4651      	mov	r1, sl
    1fbc:	469b      	mov	fp, r3
    1fbe:	4091      	lsls	r1, r2
    1fc0:	4b26      	ldr	r3, [pc, #152]	; (205c <STACK_SIZE+0x5c>)
    1fc2:	2200      	movs	r2, #0
    1fc4:	1a1b      	subs	r3, r3, r0
    1fc6:	e78f      	b.n	1ee8 <__aeabi_ddiv+0x7c>
    1fc8:	2300      	movs	r3, #0
    1fca:	2201      	movs	r2, #1
    1fcc:	469b      	mov	fp, r3
    1fce:	e78b      	b.n	1ee8 <__aeabi_ddiv+0x7c>
    1fd0:	4651      	mov	r1, sl
    1fd2:	2203      	movs	r2, #3
    1fd4:	e788      	b.n	1ee8 <__aeabi_ddiv+0x7c>
    1fd6:	2300      	movs	r3, #0
    1fd8:	4698      	mov	r8, r3
    1fda:	3301      	adds	r3, #1
    1fdc:	2604      	movs	r6, #4
    1fde:	2400      	movs	r4, #0
    1fe0:	9303      	str	r3, [sp, #12]
    1fe2:	e767      	b.n	1eb4 <__aeabi_ddiv+0x48>
    1fe4:	2303      	movs	r3, #3
    1fe6:	46b1      	mov	r9, r6
    1fe8:	9303      	str	r3, [sp, #12]
    1fea:	260c      	movs	r6, #12
    1fec:	e762      	b.n	1eb4 <__aeabi_ddiv+0x48>
    1fee:	2a03      	cmp	r2, #3
    1ff0:	d100      	bne.n	1ff4 <__aeabi_ddiv+0x188>
    1ff2:	e25c      	b.n	24ae <STACK_SIZE+0x4ae>
    1ff4:	9b01      	ldr	r3, [sp, #4]
    1ff6:	2a01      	cmp	r2, #1
    1ff8:	d000      	beq.n	1ffc <__aeabi_ddiv+0x190>
    1ffa:	e1e4      	b.n	23c6 <STACK_SIZE+0x3c6>
    1ffc:	4013      	ands	r3, r2
    1ffe:	469c      	mov	ip, r3
    2000:	2300      	movs	r3, #0
    2002:	2400      	movs	r4, #0
    2004:	2200      	movs	r2, #0
    2006:	4698      	mov	r8, r3
    2008:	2100      	movs	r1, #0
    200a:	0312      	lsls	r2, r2, #12
    200c:	0b13      	lsrs	r3, r2, #12
    200e:	0d0a      	lsrs	r2, r1, #20
    2010:	0512      	lsls	r2, r2, #20
    2012:	431a      	orrs	r2, r3
    2014:	0523      	lsls	r3, r4, #20
    2016:	4c12      	ldr	r4, [pc, #72]	; (2060 <STACK_SIZE+0x60>)
    2018:	4640      	mov	r0, r8
    201a:	4022      	ands	r2, r4
    201c:	4313      	orrs	r3, r2
    201e:	4662      	mov	r2, ip
    2020:	005b      	lsls	r3, r3, #1
    2022:	07d2      	lsls	r2, r2, #31
    2024:	085b      	lsrs	r3, r3, #1
    2026:	4313      	orrs	r3, r2
    2028:	0019      	movs	r1, r3
    202a:	b007      	add	sp, #28
    202c:	bc3c      	pop	{r2, r3, r4, r5}
    202e:	4690      	mov	r8, r2
    2030:	4699      	mov	r9, r3
    2032:	46a2      	mov	sl, r4
    2034:	46ab      	mov	fp, r5
    2036:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2038:	2300      	movs	r3, #0
    203a:	2280      	movs	r2, #128	; 0x80
    203c:	469c      	mov	ip, r3
    203e:	0312      	lsls	r2, r2, #12
    2040:	4698      	mov	r8, r3
    2042:	4c03      	ldr	r4, [pc, #12]	; (2050 <STACK_SIZE+0x50>)
    2044:	e7e0      	b.n	2008 <STACK_SIZE+0x8>
    2046:	2300      	movs	r3, #0
    2048:	4c01      	ldr	r4, [pc, #4]	; (2050 <STACK_SIZE+0x50>)
    204a:	2200      	movs	r2, #0
    204c:	4698      	mov	r8, r3
    204e:	e7db      	b.n	2008 <STACK_SIZE+0x8>
    2050:	000007ff 	.word	0x000007ff
    2054:	fffffc01 	.word	0xfffffc01
    2058:	00003d6c 	.word	0x00003d6c
    205c:	fffffc0d 	.word	0xfffffc0d
    2060:	800fffff 	.word	0x800fffff
    2064:	45d9      	cmp	r9, fp
    2066:	d900      	bls.n	206a <STACK_SIZE+0x6a>
    2068:	e139      	b.n	22de <STACK_SIZE+0x2de>
    206a:	d100      	bne.n	206e <STACK_SIZE+0x6e>
    206c:	e134      	b.n	22d8 <STACK_SIZE+0x2d8>
    206e:	2300      	movs	r3, #0
    2070:	4646      	mov	r6, r8
    2072:	464d      	mov	r5, r9
    2074:	469a      	mov	sl, r3
    2076:	3c01      	subs	r4, #1
    2078:	465b      	mov	r3, fp
    207a:	0e0a      	lsrs	r2, r1, #24
    207c:	021b      	lsls	r3, r3, #8
    207e:	431a      	orrs	r2, r3
    2080:	020b      	lsls	r3, r1, #8
    2082:	0c17      	lsrs	r7, r2, #16
    2084:	9303      	str	r3, [sp, #12]
    2086:	0413      	lsls	r3, r2, #16
    2088:	0c1b      	lsrs	r3, r3, #16
    208a:	0039      	movs	r1, r7
    208c:	0028      	movs	r0, r5
    208e:	4690      	mov	r8, r2
    2090:	9301      	str	r3, [sp, #4]
    2092:	f7ff fa5f 	bl	1554 <__udivsi3>
    2096:	0002      	movs	r2, r0
    2098:	9b01      	ldr	r3, [sp, #4]
    209a:	4683      	mov	fp, r0
    209c:	435a      	muls	r2, r3
    209e:	0028      	movs	r0, r5
    20a0:	0039      	movs	r1, r7
    20a2:	4691      	mov	r9, r2
    20a4:	f7ff fadc 	bl	1660 <__aeabi_uidivmod>
    20a8:	0c35      	lsrs	r5, r6, #16
    20aa:	0409      	lsls	r1, r1, #16
    20ac:	430d      	orrs	r5, r1
    20ae:	45a9      	cmp	r9, r5
    20b0:	d90d      	bls.n	20ce <STACK_SIZE+0xce>
    20b2:	465b      	mov	r3, fp
    20b4:	4445      	add	r5, r8
    20b6:	3b01      	subs	r3, #1
    20b8:	45a8      	cmp	r8, r5
    20ba:	d900      	bls.n	20be <STACK_SIZE+0xbe>
    20bc:	e13a      	b.n	2334 <STACK_SIZE+0x334>
    20be:	45a9      	cmp	r9, r5
    20c0:	d800      	bhi.n	20c4 <STACK_SIZE+0xc4>
    20c2:	e137      	b.n	2334 <STACK_SIZE+0x334>
    20c4:	2302      	movs	r3, #2
    20c6:	425b      	negs	r3, r3
    20c8:	469c      	mov	ip, r3
    20ca:	4445      	add	r5, r8
    20cc:	44e3      	add	fp, ip
    20ce:	464b      	mov	r3, r9
    20d0:	1aeb      	subs	r3, r5, r3
    20d2:	0039      	movs	r1, r7
    20d4:	0018      	movs	r0, r3
    20d6:	9304      	str	r3, [sp, #16]
    20d8:	f7ff fa3c 	bl	1554 <__udivsi3>
    20dc:	9b01      	ldr	r3, [sp, #4]
    20de:	0005      	movs	r5, r0
    20e0:	4343      	muls	r3, r0
    20e2:	0039      	movs	r1, r7
    20e4:	9804      	ldr	r0, [sp, #16]
    20e6:	4699      	mov	r9, r3
    20e8:	f7ff faba 	bl	1660 <__aeabi_uidivmod>
    20ec:	0433      	lsls	r3, r6, #16
    20ee:	0409      	lsls	r1, r1, #16
    20f0:	0c1b      	lsrs	r3, r3, #16
    20f2:	430b      	orrs	r3, r1
    20f4:	4599      	cmp	r9, r3
    20f6:	d909      	bls.n	210c <STACK_SIZE+0x10c>
    20f8:	4443      	add	r3, r8
    20fa:	1e6a      	subs	r2, r5, #1
    20fc:	4598      	cmp	r8, r3
    20fe:	d900      	bls.n	2102 <STACK_SIZE+0x102>
    2100:	e11a      	b.n	2338 <STACK_SIZE+0x338>
    2102:	4599      	cmp	r9, r3
    2104:	d800      	bhi.n	2108 <STACK_SIZE+0x108>
    2106:	e117      	b.n	2338 <STACK_SIZE+0x338>
    2108:	3d02      	subs	r5, #2
    210a:	4443      	add	r3, r8
    210c:	464a      	mov	r2, r9
    210e:	1a9b      	subs	r3, r3, r2
    2110:	465a      	mov	r2, fp
    2112:	0412      	lsls	r2, r2, #16
    2114:	432a      	orrs	r2, r5
    2116:	9903      	ldr	r1, [sp, #12]
    2118:	4693      	mov	fp, r2
    211a:	0c10      	lsrs	r0, r2, #16
    211c:	0c0a      	lsrs	r2, r1, #16
    211e:	4691      	mov	r9, r2
    2120:	0409      	lsls	r1, r1, #16
    2122:	465a      	mov	r2, fp
    2124:	0c09      	lsrs	r1, r1, #16
    2126:	464e      	mov	r6, r9
    2128:	000d      	movs	r5, r1
    212a:	0412      	lsls	r2, r2, #16
    212c:	0c12      	lsrs	r2, r2, #16
    212e:	4345      	muls	r5, r0
    2130:	9105      	str	r1, [sp, #20]
    2132:	4351      	muls	r1, r2
    2134:	4372      	muls	r2, r6
    2136:	4370      	muls	r0, r6
    2138:	1952      	adds	r2, r2, r5
    213a:	0c0e      	lsrs	r6, r1, #16
    213c:	18b2      	adds	r2, r6, r2
    213e:	4295      	cmp	r5, r2
    2140:	d903      	bls.n	214a <STACK_SIZE+0x14a>
    2142:	2580      	movs	r5, #128	; 0x80
    2144:	026d      	lsls	r5, r5, #9
    2146:	46ac      	mov	ip, r5
    2148:	4460      	add	r0, ip
    214a:	0c15      	lsrs	r5, r2, #16
    214c:	0409      	lsls	r1, r1, #16
    214e:	0412      	lsls	r2, r2, #16
    2150:	0c09      	lsrs	r1, r1, #16
    2152:	1828      	adds	r0, r5, r0
    2154:	1852      	adds	r2, r2, r1
    2156:	4283      	cmp	r3, r0
    2158:	d200      	bcs.n	215c <STACK_SIZE+0x15c>
    215a:	e0ce      	b.n	22fa <STACK_SIZE+0x2fa>
    215c:	d100      	bne.n	2160 <STACK_SIZE+0x160>
    215e:	e0c8      	b.n	22f2 <STACK_SIZE+0x2f2>
    2160:	1a1d      	subs	r5, r3, r0
    2162:	4653      	mov	r3, sl
    2164:	1a9e      	subs	r6, r3, r2
    2166:	45b2      	cmp	sl, r6
    2168:	4192      	sbcs	r2, r2
    216a:	4252      	negs	r2, r2
    216c:	1aab      	subs	r3, r5, r2
    216e:	469a      	mov	sl, r3
    2170:	4598      	cmp	r8, r3
    2172:	d100      	bne.n	2176 <STACK_SIZE+0x176>
    2174:	e117      	b.n	23a6 <STACK_SIZE+0x3a6>
    2176:	0039      	movs	r1, r7
    2178:	0018      	movs	r0, r3
    217a:	f7ff f9eb 	bl	1554 <__udivsi3>
    217e:	9b01      	ldr	r3, [sp, #4]
    2180:	0005      	movs	r5, r0
    2182:	4343      	muls	r3, r0
    2184:	0039      	movs	r1, r7
    2186:	4650      	mov	r0, sl
    2188:	9304      	str	r3, [sp, #16]
    218a:	f7ff fa69 	bl	1660 <__aeabi_uidivmod>
    218e:	9804      	ldr	r0, [sp, #16]
    2190:	040b      	lsls	r3, r1, #16
    2192:	0c31      	lsrs	r1, r6, #16
    2194:	4319      	orrs	r1, r3
    2196:	4288      	cmp	r0, r1
    2198:	d909      	bls.n	21ae <STACK_SIZE+0x1ae>
    219a:	4441      	add	r1, r8
    219c:	1e6b      	subs	r3, r5, #1
    219e:	4588      	cmp	r8, r1
    21a0:	d900      	bls.n	21a4 <STACK_SIZE+0x1a4>
    21a2:	e107      	b.n	23b4 <STACK_SIZE+0x3b4>
    21a4:	4288      	cmp	r0, r1
    21a6:	d800      	bhi.n	21aa <STACK_SIZE+0x1aa>
    21a8:	e104      	b.n	23b4 <STACK_SIZE+0x3b4>
    21aa:	3d02      	subs	r5, #2
    21ac:	4441      	add	r1, r8
    21ae:	9b04      	ldr	r3, [sp, #16]
    21b0:	1acb      	subs	r3, r1, r3
    21b2:	0018      	movs	r0, r3
    21b4:	0039      	movs	r1, r7
    21b6:	9304      	str	r3, [sp, #16]
    21b8:	f7ff f9cc 	bl	1554 <__udivsi3>
    21bc:	9b01      	ldr	r3, [sp, #4]
    21be:	4682      	mov	sl, r0
    21c0:	4343      	muls	r3, r0
    21c2:	0039      	movs	r1, r7
    21c4:	9804      	ldr	r0, [sp, #16]
    21c6:	9301      	str	r3, [sp, #4]
    21c8:	f7ff fa4a 	bl	1660 <__aeabi_uidivmod>
    21cc:	9801      	ldr	r0, [sp, #4]
    21ce:	040b      	lsls	r3, r1, #16
    21d0:	0431      	lsls	r1, r6, #16
    21d2:	0c09      	lsrs	r1, r1, #16
    21d4:	4319      	orrs	r1, r3
    21d6:	4288      	cmp	r0, r1
    21d8:	d90d      	bls.n	21f6 <STACK_SIZE+0x1f6>
    21da:	4653      	mov	r3, sl
    21dc:	4441      	add	r1, r8
    21de:	3b01      	subs	r3, #1
    21e0:	4588      	cmp	r8, r1
    21e2:	d900      	bls.n	21e6 <STACK_SIZE+0x1e6>
    21e4:	e0e8      	b.n	23b8 <STACK_SIZE+0x3b8>
    21e6:	4288      	cmp	r0, r1
    21e8:	d800      	bhi.n	21ec <STACK_SIZE+0x1ec>
    21ea:	e0e5      	b.n	23b8 <STACK_SIZE+0x3b8>
    21ec:	2302      	movs	r3, #2
    21ee:	425b      	negs	r3, r3
    21f0:	469c      	mov	ip, r3
    21f2:	4441      	add	r1, r8
    21f4:	44e2      	add	sl, ip
    21f6:	9b01      	ldr	r3, [sp, #4]
    21f8:	042d      	lsls	r5, r5, #16
    21fa:	1ace      	subs	r6, r1, r3
    21fc:	4651      	mov	r1, sl
    21fe:	4329      	orrs	r1, r5
    2200:	9d05      	ldr	r5, [sp, #20]
    2202:	464f      	mov	r7, r9
    2204:	002a      	movs	r2, r5
    2206:	040b      	lsls	r3, r1, #16
    2208:	0c08      	lsrs	r0, r1, #16
    220a:	0c1b      	lsrs	r3, r3, #16
    220c:	435a      	muls	r2, r3
    220e:	4345      	muls	r5, r0
    2210:	437b      	muls	r3, r7
    2212:	4378      	muls	r0, r7
    2214:	195b      	adds	r3, r3, r5
    2216:	0c17      	lsrs	r7, r2, #16
    2218:	18fb      	adds	r3, r7, r3
    221a:	429d      	cmp	r5, r3
    221c:	d903      	bls.n	2226 <STACK_SIZE+0x226>
    221e:	2580      	movs	r5, #128	; 0x80
    2220:	026d      	lsls	r5, r5, #9
    2222:	46ac      	mov	ip, r5
    2224:	4460      	add	r0, ip
    2226:	0c1d      	lsrs	r5, r3, #16
    2228:	0412      	lsls	r2, r2, #16
    222a:	041b      	lsls	r3, r3, #16
    222c:	0c12      	lsrs	r2, r2, #16
    222e:	1828      	adds	r0, r5, r0
    2230:	189b      	adds	r3, r3, r2
    2232:	4286      	cmp	r6, r0
    2234:	d200      	bcs.n	2238 <STACK_SIZE+0x238>
    2236:	e093      	b.n	2360 <STACK_SIZE+0x360>
    2238:	d100      	bne.n	223c <STACK_SIZE+0x23c>
    223a:	e08e      	b.n	235a <STACK_SIZE+0x35a>
    223c:	2301      	movs	r3, #1
    223e:	4319      	orrs	r1, r3
    2240:	4ba0      	ldr	r3, [pc, #640]	; (24c4 <STACK_SIZE+0x4c4>)
    2242:	18e3      	adds	r3, r4, r3
    2244:	2b00      	cmp	r3, #0
    2246:	dc00      	bgt.n	224a <STACK_SIZE+0x24a>
    2248:	e099      	b.n	237e <STACK_SIZE+0x37e>
    224a:	074a      	lsls	r2, r1, #29
    224c:	d000      	beq.n	2250 <STACK_SIZE+0x250>
    224e:	e09e      	b.n	238e <STACK_SIZE+0x38e>
    2250:	465a      	mov	r2, fp
    2252:	01d2      	lsls	r2, r2, #7
    2254:	d506      	bpl.n	2264 <STACK_SIZE+0x264>
    2256:	465a      	mov	r2, fp
    2258:	4b9b      	ldr	r3, [pc, #620]	; (24c8 <STACK_SIZE+0x4c8>)
    225a:	401a      	ands	r2, r3
    225c:	2380      	movs	r3, #128	; 0x80
    225e:	4693      	mov	fp, r2
    2260:	00db      	lsls	r3, r3, #3
    2262:	18e3      	adds	r3, r4, r3
    2264:	4a99      	ldr	r2, [pc, #612]	; (24cc <STACK_SIZE+0x4cc>)
    2266:	4293      	cmp	r3, r2
    2268:	dd68      	ble.n	233c <STACK_SIZE+0x33c>
    226a:	2301      	movs	r3, #1
    226c:	9a02      	ldr	r2, [sp, #8]
    226e:	4c98      	ldr	r4, [pc, #608]	; (24d0 <STACK_SIZE+0x4d0>)
    2270:	401a      	ands	r2, r3
    2272:	2300      	movs	r3, #0
    2274:	4694      	mov	ip, r2
    2276:	4698      	mov	r8, r3
    2278:	2200      	movs	r2, #0
    227a:	e6c5      	b.n	2008 <STACK_SIZE+0x8>
    227c:	2280      	movs	r2, #128	; 0x80
    227e:	464b      	mov	r3, r9
    2280:	0312      	lsls	r2, r2, #12
    2282:	4213      	tst	r3, r2
    2284:	d00a      	beq.n	229c <STACK_SIZE+0x29c>
    2286:	465b      	mov	r3, fp
    2288:	4213      	tst	r3, r2
    228a:	d106      	bne.n	229a <STACK_SIZE+0x29a>
    228c:	431a      	orrs	r2, r3
    228e:	0312      	lsls	r2, r2, #12
    2290:	0b12      	lsrs	r2, r2, #12
    2292:	46ac      	mov	ip, r5
    2294:	4688      	mov	r8, r1
    2296:	4c8e      	ldr	r4, [pc, #568]	; (24d0 <STACK_SIZE+0x4d0>)
    2298:	e6b6      	b.n	2008 <STACK_SIZE+0x8>
    229a:	464b      	mov	r3, r9
    229c:	431a      	orrs	r2, r3
    229e:	0312      	lsls	r2, r2, #12
    22a0:	0b12      	lsrs	r2, r2, #12
    22a2:	46bc      	mov	ip, r7
    22a4:	4c8a      	ldr	r4, [pc, #552]	; (24d0 <STACK_SIZE+0x4d0>)
    22a6:	e6af      	b.n	2008 <STACK_SIZE+0x8>
    22a8:	0003      	movs	r3, r0
    22aa:	465a      	mov	r2, fp
    22ac:	3b28      	subs	r3, #40	; 0x28
    22ae:	409a      	lsls	r2, r3
    22b0:	2300      	movs	r3, #0
    22b2:	4691      	mov	r9, r2
    22b4:	4698      	mov	r8, r3
    22b6:	e657      	b.n	1f68 <__aeabi_ddiv+0xfc>
    22b8:	4658      	mov	r0, fp
    22ba:	f000 fc57 	bl	2b6c <__clzsi2>
    22be:	3020      	adds	r0, #32
    22c0:	e640      	b.n	1f44 <__aeabi_ddiv+0xd8>
    22c2:	0003      	movs	r3, r0
    22c4:	4652      	mov	r2, sl
    22c6:	3b28      	subs	r3, #40	; 0x28
    22c8:	409a      	lsls	r2, r3
    22ca:	2100      	movs	r1, #0
    22cc:	4693      	mov	fp, r2
    22ce:	e677      	b.n	1fc0 <__aeabi_ddiv+0x154>
    22d0:	f000 fc4c 	bl	2b6c <__clzsi2>
    22d4:	3020      	adds	r0, #32
    22d6:	e65f      	b.n	1f98 <__aeabi_ddiv+0x12c>
    22d8:	4588      	cmp	r8, r1
    22da:	d200      	bcs.n	22de <STACK_SIZE+0x2de>
    22dc:	e6c7      	b.n	206e <STACK_SIZE+0x6e>
    22de:	464b      	mov	r3, r9
    22e0:	07de      	lsls	r6, r3, #31
    22e2:	085d      	lsrs	r5, r3, #1
    22e4:	4643      	mov	r3, r8
    22e6:	085b      	lsrs	r3, r3, #1
    22e8:	431e      	orrs	r6, r3
    22ea:	4643      	mov	r3, r8
    22ec:	07db      	lsls	r3, r3, #31
    22ee:	469a      	mov	sl, r3
    22f0:	e6c2      	b.n	2078 <STACK_SIZE+0x78>
    22f2:	2500      	movs	r5, #0
    22f4:	4592      	cmp	sl, r2
    22f6:	d300      	bcc.n	22fa <STACK_SIZE+0x2fa>
    22f8:	e733      	b.n	2162 <STACK_SIZE+0x162>
    22fa:	9e03      	ldr	r6, [sp, #12]
    22fc:	4659      	mov	r1, fp
    22fe:	46b4      	mov	ip, r6
    2300:	44e2      	add	sl, ip
    2302:	45b2      	cmp	sl, r6
    2304:	41ad      	sbcs	r5, r5
    2306:	426d      	negs	r5, r5
    2308:	4445      	add	r5, r8
    230a:	18eb      	adds	r3, r5, r3
    230c:	3901      	subs	r1, #1
    230e:	4598      	cmp	r8, r3
    2310:	d207      	bcs.n	2322 <STACK_SIZE+0x322>
    2312:	4298      	cmp	r0, r3
    2314:	d900      	bls.n	2318 <STACK_SIZE+0x318>
    2316:	e07f      	b.n	2418 <STACK_SIZE+0x418>
    2318:	d100      	bne.n	231c <STACK_SIZE+0x31c>
    231a:	e0bc      	b.n	2496 <STACK_SIZE+0x496>
    231c:	1a1d      	subs	r5, r3, r0
    231e:	468b      	mov	fp, r1
    2320:	e71f      	b.n	2162 <STACK_SIZE+0x162>
    2322:	4598      	cmp	r8, r3
    2324:	d1fa      	bne.n	231c <STACK_SIZE+0x31c>
    2326:	9d03      	ldr	r5, [sp, #12]
    2328:	4555      	cmp	r5, sl
    232a:	d9f2      	bls.n	2312 <STACK_SIZE+0x312>
    232c:	4643      	mov	r3, r8
    232e:	468b      	mov	fp, r1
    2330:	1a1d      	subs	r5, r3, r0
    2332:	e716      	b.n	2162 <STACK_SIZE+0x162>
    2334:	469b      	mov	fp, r3
    2336:	e6ca      	b.n	20ce <STACK_SIZE+0xce>
    2338:	0015      	movs	r5, r2
    233a:	e6e7      	b.n	210c <STACK_SIZE+0x10c>
    233c:	465a      	mov	r2, fp
    233e:	08c9      	lsrs	r1, r1, #3
    2340:	0752      	lsls	r2, r2, #29
    2342:	430a      	orrs	r2, r1
    2344:	055b      	lsls	r3, r3, #21
    2346:	4690      	mov	r8, r2
    2348:	0d5c      	lsrs	r4, r3, #21
    234a:	465a      	mov	r2, fp
    234c:	2301      	movs	r3, #1
    234e:	9902      	ldr	r1, [sp, #8]
    2350:	0252      	lsls	r2, r2, #9
    2352:	4019      	ands	r1, r3
    2354:	0b12      	lsrs	r2, r2, #12
    2356:	468c      	mov	ip, r1
    2358:	e656      	b.n	2008 <STACK_SIZE+0x8>
    235a:	2b00      	cmp	r3, #0
    235c:	d100      	bne.n	2360 <STACK_SIZE+0x360>
    235e:	e76f      	b.n	2240 <STACK_SIZE+0x240>
    2360:	4446      	add	r6, r8
    2362:	1e4a      	subs	r2, r1, #1
    2364:	45b0      	cmp	r8, r6
    2366:	d929      	bls.n	23bc <STACK_SIZE+0x3bc>
    2368:	0011      	movs	r1, r2
    236a:	4286      	cmp	r6, r0
    236c:	d000      	beq.n	2370 <STACK_SIZE+0x370>
    236e:	e765      	b.n	223c <STACK_SIZE+0x23c>
    2370:	9a03      	ldr	r2, [sp, #12]
    2372:	4293      	cmp	r3, r2
    2374:	d000      	beq.n	2378 <STACK_SIZE+0x378>
    2376:	e761      	b.n	223c <STACK_SIZE+0x23c>
    2378:	e762      	b.n	2240 <STACK_SIZE+0x240>
    237a:	2101      	movs	r1, #1
    237c:	4249      	negs	r1, r1
    237e:	2001      	movs	r0, #1
    2380:	1ac2      	subs	r2, r0, r3
    2382:	2a38      	cmp	r2, #56	; 0x38
    2384:	dd21      	ble.n	23ca <STACK_SIZE+0x3ca>
    2386:	9b02      	ldr	r3, [sp, #8]
    2388:	4003      	ands	r3, r0
    238a:	469c      	mov	ip, r3
    238c:	e638      	b.n	2000 <STACK_SIZE>
    238e:	220f      	movs	r2, #15
    2390:	400a      	ands	r2, r1
    2392:	2a04      	cmp	r2, #4
    2394:	d100      	bne.n	2398 <STACK_SIZE+0x398>
    2396:	e75b      	b.n	2250 <STACK_SIZE+0x250>
    2398:	000a      	movs	r2, r1
    239a:	1d11      	adds	r1, r2, #4
    239c:	4291      	cmp	r1, r2
    239e:	4192      	sbcs	r2, r2
    23a0:	4252      	negs	r2, r2
    23a2:	4493      	add	fp, r2
    23a4:	e754      	b.n	2250 <STACK_SIZE+0x250>
    23a6:	4b47      	ldr	r3, [pc, #284]	; (24c4 <STACK_SIZE+0x4c4>)
    23a8:	18e3      	adds	r3, r4, r3
    23aa:	2b00      	cmp	r3, #0
    23ac:	dde5      	ble.n	237a <STACK_SIZE+0x37a>
    23ae:	2201      	movs	r2, #1
    23b0:	4252      	negs	r2, r2
    23b2:	e7f2      	b.n	239a <STACK_SIZE+0x39a>
    23b4:	001d      	movs	r5, r3
    23b6:	e6fa      	b.n	21ae <STACK_SIZE+0x1ae>
    23b8:	469a      	mov	sl, r3
    23ba:	e71c      	b.n	21f6 <STACK_SIZE+0x1f6>
    23bc:	42b0      	cmp	r0, r6
    23be:	d839      	bhi.n	2434 <STACK_SIZE+0x434>
    23c0:	d06e      	beq.n	24a0 <STACK_SIZE+0x4a0>
    23c2:	0011      	movs	r1, r2
    23c4:	e73a      	b.n	223c <STACK_SIZE+0x23c>
    23c6:	9302      	str	r3, [sp, #8]
    23c8:	e73a      	b.n	2240 <STACK_SIZE+0x240>
    23ca:	2a1f      	cmp	r2, #31
    23cc:	dc3c      	bgt.n	2448 <STACK_SIZE+0x448>
    23ce:	2320      	movs	r3, #32
    23d0:	1a9b      	subs	r3, r3, r2
    23d2:	000c      	movs	r4, r1
    23d4:	4658      	mov	r0, fp
    23d6:	4099      	lsls	r1, r3
    23d8:	4098      	lsls	r0, r3
    23da:	1e4b      	subs	r3, r1, #1
    23dc:	4199      	sbcs	r1, r3
    23de:	465b      	mov	r3, fp
    23e0:	40d4      	lsrs	r4, r2
    23e2:	40d3      	lsrs	r3, r2
    23e4:	4320      	orrs	r0, r4
    23e6:	4308      	orrs	r0, r1
    23e8:	001a      	movs	r2, r3
    23ea:	0743      	lsls	r3, r0, #29
    23ec:	d009      	beq.n	2402 <STACK_SIZE+0x402>
    23ee:	230f      	movs	r3, #15
    23f0:	4003      	ands	r3, r0
    23f2:	2b04      	cmp	r3, #4
    23f4:	d005      	beq.n	2402 <STACK_SIZE+0x402>
    23f6:	0001      	movs	r1, r0
    23f8:	1d08      	adds	r0, r1, #4
    23fa:	4288      	cmp	r0, r1
    23fc:	419b      	sbcs	r3, r3
    23fe:	425b      	negs	r3, r3
    2400:	18d2      	adds	r2, r2, r3
    2402:	0213      	lsls	r3, r2, #8
    2404:	d53a      	bpl.n	247c <STACK_SIZE+0x47c>
    2406:	2301      	movs	r3, #1
    2408:	9a02      	ldr	r2, [sp, #8]
    240a:	2401      	movs	r4, #1
    240c:	401a      	ands	r2, r3
    240e:	2300      	movs	r3, #0
    2410:	4694      	mov	ip, r2
    2412:	4698      	mov	r8, r3
    2414:	2200      	movs	r2, #0
    2416:	e5f7      	b.n	2008 <STACK_SIZE+0x8>
    2418:	2102      	movs	r1, #2
    241a:	4249      	negs	r1, r1
    241c:	468c      	mov	ip, r1
    241e:	9d03      	ldr	r5, [sp, #12]
    2420:	44e3      	add	fp, ip
    2422:	46ac      	mov	ip, r5
    2424:	44e2      	add	sl, ip
    2426:	45aa      	cmp	sl, r5
    2428:	41ad      	sbcs	r5, r5
    242a:	426d      	negs	r5, r5
    242c:	4445      	add	r5, r8
    242e:	18ed      	adds	r5, r5, r3
    2430:	1a2d      	subs	r5, r5, r0
    2432:	e696      	b.n	2162 <STACK_SIZE+0x162>
    2434:	1e8a      	subs	r2, r1, #2
    2436:	9903      	ldr	r1, [sp, #12]
    2438:	004d      	lsls	r5, r1, #1
    243a:	428d      	cmp	r5, r1
    243c:	4189      	sbcs	r1, r1
    243e:	4249      	negs	r1, r1
    2440:	4441      	add	r1, r8
    2442:	1876      	adds	r6, r6, r1
    2444:	9503      	str	r5, [sp, #12]
    2446:	e78f      	b.n	2368 <STACK_SIZE+0x368>
    2448:	201f      	movs	r0, #31
    244a:	4240      	negs	r0, r0
    244c:	1ac3      	subs	r3, r0, r3
    244e:	4658      	mov	r0, fp
    2450:	40d8      	lsrs	r0, r3
    2452:	0003      	movs	r3, r0
    2454:	2a20      	cmp	r2, #32
    2456:	d028      	beq.n	24aa <STACK_SIZE+0x4aa>
    2458:	2040      	movs	r0, #64	; 0x40
    245a:	465d      	mov	r5, fp
    245c:	1a82      	subs	r2, r0, r2
    245e:	4095      	lsls	r5, r2
    2460:	4329      	orrs	r1, r5
    2462:	1e4a      	subs	r2, r1, #1
    2464:	4191      	sbcs	r1, r2
    2466:	4319      	orrs	r1, r3
    2468:	2307      	movs	r3, #7
    246a:	2200      	movs	r2, #0
    246c:	400b      	ands	r3, r1
    246e:	d009      	beq.n	2484 <STACK_SIZE+0x484>
    2470:	230f      	movs	r3, #15
    2472:	2200      	movs	r2, #0
    2474:	400b      	ands	r3, r1
    2476:	0008      	movs	r0, r1
    2478:	2b04      	cmp	r3, #4
    247a:	d1bd      	bne.n	23f8 <STACK_SIZE+0x3f8>
    247c:	0001      	movs	r1, r0
    247e:	0753      	lsls	r3, r2, #29
    2480:	0252      	lsls	r2, r2, #9
    2482:	0b12      	lsrs	r2, r2, #12
    2484:	08c9      	lsrs	r1, r1, #3
    2486:	4319      	orrs	r1, r3
    2488:	2301      	movs	r3, #1
    248a:	4688      	mov	r8, r1
    248c:	9902      	ldr	r1, [sp, #8]
    248e:	2400      	movs	r4, #0
    2490:	4019      	ands	r1, r3
    2492:	468c      	mov	ip, r1
    2494:	e5b8      	b.n	2008 <STACK_SIZE+0x8>
    2496:	4552      	cmp	r2, sl
    2498:	d8be      	bhi.n	2418 <STACK_SIZE+0x418>
    249a:	468b      	mov	fp, r1
    249c:	2500      	movs	r5, #0
    249e:	e660      	b.n	2162 <STACK_SIZE+0x162>
    24a0:	9d03      	ldr	r5, [sp, #12]
    24a2:	429d      	cmp	r5, r3
    24a4:	d3c6      	bcc.n	2434 <STACK_SIZE+0x434>
    24a6:	0011      	movs	r1, r2
    24a8:	e762      	b.n	2370 <STACK_SIZE+0x370>
    24aa:	2500      	movs	r5, #0
    24ac:	e7d8      	b.n	2460 <STACK_SIZE+0x460>
    24ae:	2280      	movs	r2, #128	; 0x80
    24b0:	465b      	mov	r3, fp
    24b2:	0312      	lsls	r2, r2, #12
    24b4:	431a      	orrs	r2, r3
    24b6:	9b01      	ldr	r3, [sp, #4]
    24b8:	0312      	lsls	r2, r2, #12
    24ba:	0b12      	lsrs	r2, r2, #12
    24bc:	469c      	mov	ip, r3
    24be:	4688      	mov	r8, r1
    24c0:	4c03      	ldr	r4, [pc, #12]	; (24d0 <STACK_SIZE+0x4d0>)
    24c2:	e5a1      	b.n	2008 <STACK_SIZE+0x8>
    24c4:	000003ff 	.word	0x000003ff
    24c8:	feffffff 	.word	0xfeffffff
    24cc:	000007fe 	.word	0x000007fe
    24d0:	000007ff 	.word	0x000007ff

000024d4 <__aeabi_dmul>:
    24d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    24d6:	4657      	mov	r7, sl
    24d8:	4645      	mov	r5, r8
    24da:	46de      	mov	lr, fp
    24dc:	464e      	mov	r6, r9
    24de:	b5e0      	push	{r5, r6, r7, lr}
    24e0:	030c      	lsls	r4, r1, #12
    24e2:	4698      	mov	r8, r3
    24e4:	004e      	lsls	r6, r1, #1
    24e6:	0b23      	lsrs	r3, r4, #12
    24e8:	b087      	sub	sp, #28
    24ea:	0007      	movs	r7, r0
    24ec:	4692      	mov	sl, r2
    24ee:	469b      	mov	fp, r3
    24f0:	0d76      	lsrs	r6, r6, #21
    24f2:	0fcd      	lsrs	r5, r1, #31
    24f4:	2e00      	cmp	r6, #0
    24f6:	d06b      	beq.n	25d0 <__aeabi_dmul+0xfc>
    24f8:	4b6d      	ldr	r3, [pc, #436]	; (26b0 <__aeabi_dmul+0x1dc>)
    24fa:	429e      	cmp	r6, r3
    24fc:	d035      	beq.n	256a <__aeabi_dmul+0x96>
    24fe:	2480      	movs	r4, #128	; 0x80
    2500:	465b      	mov	r3, fp
    2502:	0f42      	lsrs	r2, r0, #29
    2504:	0424      	lsls	r4, r4, #16
    2506:	00db      	lsls	r3, r3, #3
    2508:	4314      	orrs	r4, r2
    250a:	431c      	orrs	r4, r3
    250c:	00c3      	lsls	r3, r0, #3
    250e:	4699      	mov	r9, r3
    2510:	4b68      	ldr	r3, [pc, #416]	; (26b4 <__aeabi_dmul+0x1e0>)
    2512:	46a3      	mov	fp, r4
    2514:	469c      	mov	ip, r3
    2516:	2300      	movs	r3, #0
    2518:	2700      	movs	r7, #0
    251a:	4466      	add	r6, ip
    251c:	9302      	str	r3, [sp, #8]
    251e:	4643      	mov	r3, r8
    2520:	031c      	lsls	r4, r3, #12
    2522:	005a      	lsls	r2, r3, #1
    2524:	0fdb      	lsrs	r3, r3, #31
    2526:	4650      	mov	r0, sl
    2528:	0b24      	lsrs	r4, r4, #12
    252a:	0d52      	lsrs	r2, r2, #21
    252c:	4698      	mov	r8, r3
    252e:	d100      	bne.n	2532 <__aeabi_dmul+0x5e>
    2530:	e076      	b.n	2620 <__aeabi_dmul+0x14c>
    2532:	4b5f      	ldr	r3, [pc, #380]	; (26b0 <__aeabi_dmul+0x1dc>)
    2534:	429a      	cmp	r2, r3
    2536:	d06d      	beq.n	2614 <__aeabi_dmul+0x140>
    2538:	2380      	movs	r3, #128	; 0x80
    253a:	0f41      	lsrs	r1, r0, #29
    253c:	041b      	lsls	r3, r3, #16
    253e:	430b      	orrs	r3, r1
    2540:	495c      	ldr	r1, [pc, #368]	; (26b4 <__aeabi_dmul+0x1e0>)
    2542:	00e4      	lsls	r4, r4, #3
    2544:	468c      	mov	ip, r1
    2546:	431c      	orrs	r4, r3
    2548:	00c3      	lsls	r3, r0, #3
    254a:	2000      	movs	r0, #0
    254c:	4462      	add	r2, ip
    254e:	4641      	mov	r1, r8
    2550:	18b6      	adds	r6, r6, r2
    2552:	4069      	eors	r1, r5
    2554:	1c72      	adds	r2, r6, #1
    2556:	9101      	str	r1, [sp, #4]
    2558:	4694      	mov	ip, r2
    255a:	4307      	orrs	r7, r0
    255c:	2f0f      	cmp	r7, #15
    255e:	d900      	bls.n	2562 <__aeabi_dmul+0x8e>
    2560:	e0b0      	b.n	26c4 <__aeabi_dmul+0x1f0>
    2562:	4a55      	ldr	r2, [pc, #340]	; (26b8 <__aeabi_dmul+0x1e4>)
    2564:	00bf      	lsls	r7, r7, #2
    2566:	59d2      	ldr	r2, [r2, r7]
    2568:	4697      	mov	pc, r2
    256a:	465b      	mov	r3, fp
    256c:	4303      	orrs	r3, r0
    256e:	4699      	mov	r9, r3
    2570:	d000      	beq.n	2574 <__aeabi_dmul+0xa0>
    2572:	e087      	b.n	2684 <__aeabi_dmul+0x1b0>
    2574:	2300      	movs	r3, #0
    2576:	469b      	mov	fp, r3
    2578:	3302      	adds	r3, #2
    257a:	2708      	movs	r7, #8
    257c:	9302      	str	r3, [sp, #8]
    257e:	e7ce      	b.n	251e <__aeabi_dmul+0x4a>
    2580:	4642      	mov	r2, r8
    2582:	9201      	str	r2, [sp, #4]
    2584:	2802      	cmp	r0, #2
    2586:	d067      	beq.n	2658 <__aeabi_dmul+0x184>
    2588:	2803      	cmp	r0, #3
    258a:	d100      	bne.n	258e <__aeabi_dmul+0xba>
    258c:	e20e      	b.n	29ac <__aeabi_dmul+0x4d8>
    258e:	2801      	cmp	r0, #1
    2590:	d000      	beq.n	2594 <__aeabi_dmul+0xc0>
    2592:	e162      	b.n	285a <__aeabi_dmul+0x386>
    2594:	2300      	movs	r3, #0
    2596:	2400      	movs	r4, #0
    2598:	2200      	movs	r2, #0
    259a:	4699      	mov	r9, r3
    259c:	9901      	ldr	r1, [sp, #4]
    259e:	4001      	ands	r1, r0
    25a0:	b2cd      	uxtb	r5, r1
    25a2:	2100      	movs	r1, #0
    25a4:	0312      	lsls	r2, r2, #12
    25a6:	0d0b      	lsrs	r3, r1, #20
    25a8:	0b12      	lsrs	r2, r2, #12
    25aa:	051b      	lsls	r3, r3, #20
    25ac:	4313      	orrs	r3, r2
    25ae:	4a43      	ldr	r2, [pc, #268]	; (26bc <__aeabi_dmul+0x1e8>)
    25b0:	0524      	lsls	r4, r4, #20
    25b2:	4013      	ands	r3, r2
    25b4:	431c      	orrs	r4, r3
    25b6:	0064      	lsls	r4, r4, #1
    25b8:	07ed      	lsls	r5, r5, #31
    25ba:	0864      	lsrs	r4, r4, #1
    25bc:	432c      	orrs	r4, r5
    25be:	4648      	mov	r0, r9
    25c0:	0021      	movs	r1, r4
    25c2:	b007      	add	sp, #28
    25c4:	bc3c      	pop	{r2, r3, r4, r5}
    25c6:	4690      	mov	r8, r2
    25c8:	4699      	mov	r9, r3
    25ca:	46a2      	mov	sl, r4
    25cc:	46ab      	mov	fp, r5
    25ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25d0:	4303      	orrs	r3, r0
    25d2:	4699      	mov	r9, r3
    25d4:	d04f      	beq.n	2676 <__aeabi_dmul+0x1a2>
    25d6:	465b      	mov	r3, fp
    25d8:	2b00      	cmp	r3, #0
    25da:	d100      	bne.n	25de <__aeabi_dmul+0x10a>
    25dc:	e189      	b.n	28f2 <__aeabi_dmul+0x41e>
    25de:	4658      	mov	r0, fp
    25e0:	f000 fac4 	bl	2b6c <__clzsi2>
    25e4:	0003      	movs	r3, r0
    25e6:	3b0b      	subs	r3, #11
    25e8:	2b1c      	cmp	r3, #28
    25ea:	dd00      	ble.n	25ee <__aeabi_dmul+0x11a>
    25ec:	e17a      	b.n	28e4 <__aeabi_dmul+0x410>
    25ee:	221d      	movs	r2, #29
    25f0:	1ad3      	subs	r3, r2, r3
    25f2:	003a      	movs	r2, r7
    25f4:	0001      	movs	r1, r0
    25f6:	465c      	mov	r4, fp
    25f8:	40da      	lsrs	r2, r3
    25fa:	3908      	subs	r1, #8
    25fc:	408c      	lsls	r4, r1
    25fe:	0013      	movs	r3, r2
    2600:	408f      	lsls	r7, r1
    2602:	4323      	orrs	r3, r4
    2604:	469b      	mov	fp, r3
    2606:	46b9      	mov	r9, r7
    2608:	2300      	movs	r3, #0
    260a:	4e2d      	ldr	r6, [pc, #180]	; (26c0 <__aeabi_dmul+0x1ec>)
    260c:	2700      	movs	r7, #0
    260e:	1a36      	subs	r6, r6, r0
    2610:	9302      	str	r3, [sp, #8]
    2612:	e784      	b.n	251e <__aeabi_dmul+0x4a>
    2614:	4653      	mov	r3, sl
    2616:	4323      	orrs	r3, r4
    2618:	d12a      	bne.n	2670 <__aeabi_dmul+0x19c>
    261a:	2400      	movs	r4, #0
    261c:	2002      	movs	r0, #2
    261e:	e796      	b.n	254e <__aeabi_dmul+0x7a>
    2620:	4653      	mov	r3, sl
    2622:	4323      	orrs	r3, r4
    2624:	d020      	beq.n	2668 <__aeabi_dmul+0x194>
    2626:	2c00      	cmp	r4, #0
    2628:	d100      	bne.n	262c <__aeabi_dmul+0x158>
    262a:	e157      	b.n	28dc <__aeabi_dmul+0x408>
    262c:	0020      	movs	r0, r4
    262e:	f000 fa9d 	bl	2b6c <__clzsi2>
    2632:	0003      	movs	r3, r0
    2634:	3b0b      	subs	r3, #11
    2636:	2b1c      	cmp	r3, #28
    2638:	dd00      	ble.n	263c <__aeabi_dmul+0x168>
    263a:	e149      	b.n	28d0 <__aeabi_dmul+0x3fc>
    263c:	211d      	movs	r1, #29
    263e:	1acb      	subs	r3, r1, r3
    2640:	4651      	mov	r1, sl
    2642:	0002      	movs	r2, r0
    2644:	40d9      	lsrs	r1, r3
    2646:	4653      	mov	r3, sl
    2648:	3a08      	subs	r2, #8
    264a:	4094      	lsls	r4, r2
    264c:	4093      	lsls	r3, r2
    264e:	430c      	orrs	r4, r1
    2650:	4a1b      	ldr	r2, [pc, #108]	; (26c0 <__aeabi_dmul+0x1ec>)
    2652:	1a12      	subs	r2, r2, r0
    2654:	2000      	movs	r0, #0
    2656:	e77a      	b.n	254e <__aeabi_dmul+0x7a>
    2658:	2501      	movs	r5, #1
    265a:	9b01      	ldr	r3, [sp, #4]
    265c:	4c14      	ldr	r4, [pc, #80]	; (26b0 <__aeabi_dmul+0x1dc>)
    265e:	401d      	ands	r5, r3
    2660:	2300      	movs	r3, #0
    2662:	2200      	movs	r2, #0
    2664:	4699      	mov	r9, r3
    2666:	e79c      	b.n	25a2 <__aeabi_dmul+0xce>
    2668:	2400      	movs	r4, #0
    266a:	2200      	movs	r2, #0
    266c:	2001      	movs	r0, #1
    266e:	e76e      	b.n	254e <__aeabi_dmul+0x7a>
    2670:	4653      	mov	r3, sl
    2672:	2003      	movs	r0, #3
    2674:	e76b      	b.n	254e <__aeabi_dmul+0x7a>
    2676:	2300      	movs	r3, #0
    2678:	469b      	mov	fp, r3
    267a:	3301      	adds	r3, #1
    267c:	2704      	movs	r7, #4
    267e:	2600      	movs	r6, #0
    2680:	9302      	str	r3, [sp, #8]
    2682:	e74c      	b.n	251e <__aeabi_dmul+0x4a>
    2684:	2303      	movs	r3, #3
    2686:	4681      	mov	r9, r0
    2688:	270c      	movs	r7, #12
    268a:	9302      	str	r3, [sp, #8]
    268c:	e747      	b.n	251e <__aeabi_dmul+0x4a>
    268e:	2280      	movs	r2, #128	; 0x80
    2690:	2300      	movs	r3, #0
    2692:	2500      	movs	r5, #0
    2694:	0312      	lsls	r2, r2, #12
    2696:	4699      	mov	r9, r3
    2698:	4c05      	ldr	r4, [pc, #20]	; (26b0 <__aeabi_dmul+0x1dc>)
    269a:	e782      	b.n	25a2 <__aeabi_dmul+0xce>
    269c:	465c      	mov	r4, fp
    269e:	464b      	mov	r3, r9
    26a0:	9802      	ldr	r0, [sp, #8]
    26a2:	e76f      	b.n	2584 <__aeabi_dmul+0xb0>
    26a4:	465c      	mov	r4, fp
    26a6:	464b      	mov	r3, r9
    26a8:	9501      	str	r5, [sp, #4]
    26aa:	9802      	ldr	r0, [sp, #8]
    26ac:	e76a      	b.n	2584 <__aeabi_dmul+0xb0>
    26ae:	46c0      	nop			; (mov r8, r8)
    26b0:	000007ff 	.word	0x000007ff
    26b4:	fffffc01 	.word	0xfffffc01
    26b8:	00003dac 	.word	0x00003dac
    26bc:	800fffff 	.word	0x800fffff
    26c0:	fffffc0d 	.word	0xfffffc0d
    26c4:	464a      	mov	r2, r9
    26c6:	4649      	mov	r1, r9
    26c8:	0c17      	lsrs	r7, r2, #16
    26ca:	0c1a      	lsrs	r2, r3, #16
    26cc:	041b      	lsls	r3, r3, #16
    26ce:	0c1b      	lsrs	r3, r3, #16
    26d0:	0408      	lsls	r0, r1, #16
    26d2:	0019      	movs	r1, r3
    26d4:	0c00      	lsrs	r0, r0, #16
    26d6:	4341      	muls	r1, r0
    26d8:	0015      	movs	r5, r2
    26da:	4688      	mov	r8, r1
    26dc:	0019      	movs	r1, r3
    26de:	437d      	muls	r5, r7
    26e0:	4379      	muls	r1, r7
    26e2:	9503      	str	r5, [sp, #12]
    26e4:	4689      	mov	r9, r1
    26e6:	0029      	movs	r1, r5
    26e8:	0015      	movs	r5, r2
    26ea:	4345      	muls	r5, r0
    26ec:	444d      	add	r5, r9
    26ee:	9502      	str	r5, [sp, #8]
    26f0:	4645      	mov	r5, r8
    26f2:	0c2d      	lsrs	r5, r5, #16
    26f4:	46aa      	mov	sl, r5
    26f6:	9d02      	ldr	r5, [sp, #8]
    26f8:	4455      	add	r5, sl
    26fa:	45a9      	cmp	r9, r5
    26fc:	d906      	bls.n	270c <__aeabi_dmul+0x238>
    26fe:	468a      	mov	sl, r1
    2700:	2180      	movs	r1, #128	; 0x80
    2702:	0249      	lsls	r1, r1, #9
    2704:	4689      	mov	r9, r1
    2706:	44ca      	add	sl, r9
    2708:	4651      	mov	r1, sl
    270a:	9103      	str	r1, [sp, #12]
    270c:	0c29      	lsrs	r1, r5, #16
    270e:	9104      	str	r1, [sp, #16]
    2710:	4641      	mov	r1, r8
    2712:	0409      	lsls	r1, r1, #16
    2714:	042d      	lsls	r5, r5, #16
    2716:	0c09      	lsrs	r1, r1, #16
    2718:	4688      	mov	r8, r1
    271a:	0029      	movs	r1, r5
    271c:	0c25      	lsrs	r5, r4, #16
    271e:	0424      	lsls	r4, r4, #16
    2720:	4441      	add	r1, r8
    2722:	0c24      	lsrs	r4, r4, #16
    2724:	9105      	str	r1, [sp, #20]
    2726:	0021      	movs	r1, r4
    2728:	4341      	muls	r1, r0
    272a:	4688      	mov	r8, r1
    272c:	0021      	movs	r1, r4
    272e:	4379      	muls	r1, r7
    2730:	468a      	mov	sl, r1
    2732:	4368      	muls	r0, r5
    2734:	4641      	mov	r1, r8
    2736:	4450      	add	r0, sl
    2738:	4681      	mov	r9, r0
    273a:	0c08      	lsrs	r0, r1, #16
    273c:	4448      	add	r0, r9
    273e:	436f      	muls	r7, r5
    2740:	4582      	cmp	sl, r0
    2742:	d903      	bls.n	274c <__aeabi_dmul+0x278>
    2744:	2180      	movs	r1, #128	; 0x80
    2746:	0249      	lsls	r1, r1, #9
    2748:	4689      	mov	r9, r1
    274a:	444f      	add	r7, r9
    274c:	0c01      	lsrs	r1, r0, #16
    274e:	4689      	mov	r9, r1
    2750:	0039      	movs	r1, r7
    2752:	4449      	add	r1, r9
    2754:	9102      	str	r1, [sp, #8]
    2756:	4641      	mov	r1, r8
    2758:	040f      	lsls	r7, r1, #16
    275a:	9904      	ldr	r1, [sp, #16]
    275c:	0c3f      	lsrs	r7, r7, #16
    275e:	4688      	mov	r8, r1
    2760:	0400      	lsls	r0, r0, #16
    2762:	19c0      	adds	r0, r0, r7
    2764:	4480      	add	r8, r0
    2766:	4641      	mov	r1, r8
    2768:	9104      	str	r1, [sp, #16]
    276a:	4659      	mov	r1, fp
    276c:	0c0f      	lsrs	r7, r1, #16
    276e:	0409      	lsls	r1, r1, #16
    2770:	0c09      	lsrs	r1, r1, #16
    2772:	4688      	mov	r8, r1
    2774:	4359      	muls	r1, r3
    2776:	468a      	mov	sl, r1
    2778:	0039      	movs	r1, r7
    277a:	4351      	muls	r1, r2
    277c:	4689      	mov	r9, r1
    277e:	4641      	mov	r1, r8
    2780:	434a      	muls	r2, r1
    2782:	4651      	mov	r1, sl
    2784:	0c09      	lsrs	r1, r1, #16
    2786:	468b      	mov	fp, r1
    2788:	437b      	muls	r3, r7
    278a:	18d2      	adds	r2, r2, r3
    278c:	445a      	add	r2, fp
    278e:	4293      	cmp	r3, r2
    2790:	d903      	bls.n	279a <__aeabi_dmul+0x2c6>
    2792:	2380      	movs	r3, #128	; 0x80
    2794:	025b      	lsls	r3, r3, #9
    2796:	469b      	mov	fp, r3
    2798:	44d9      	add	r9, fp
    279a:	4651      	mov	r1, sl
    279c:	0409      	lsls	r1, r1, #16
    279e:	0c09      	lsrs	r1, r1, #16
    27a0:	468a      	mov	sl, r1
    27a2:	4641      	mov	r1, r8
    27a4:	4361      	muls	r1, r4
    27a6:	437c      	muls	r4, r7
    27a8:	0c13      	lsrs	r3, r2, #16
    27aa:	0412      	lsls	r2, r2, #16
    27ac:	444b      	add	r3, r9
    27ae:	4452      	add	r2, sl
    27b0:	46a1      	mov	r9, r4
    27b2:	468a      	mov	sl, r1
    27b4:	003c      	movs	r4, r7
    27b6:	4641      	mov	r1, r8
    27b8:	436c      	muls	r4, r5
    27ba:	434d      	muls	r5, r1
    27bc:	4651      	mov	r1, sl
    27be:	444d      	add	r5, r9
    27c0:	0c0f      	lsrs	r7, r1, #16
    27c2:	197d      	adds	r5, r7, r5
    27c4:	45a9      	cmp	r9, r5
    27c6:	d903      	bls.n	27d0 <__aeabi_dmul+0x2fc>
    27c8:	2180      	movs	r1, #128	; 0x80
    27ca:	0249      	lsls	r1, r1, #9
    27cc:	4688      	mov	r8, r1
    27ce:	4444      	add	r4, r8
    27d0:	9f04      	ldr	r7, [sp, #16]
    27d2:	9903      	ldr	r1, [sp, #12]
    27d4:	46b8      	mov	r8, r7
    27d6:	4441      	add	r1, r8
    27d8:	468b      	mov	fp, r1
    27da:	4583      	cmp	fp, r0
    27dc:	4180      	sbcs	r0, r0
    27de:	4241      	negs	r1, r0
    27e0:	4688      	mov	r8, r1
    27e2:	4651      	mov	r1, sl
    27e4:	0408      	lsls	r0, r1, #16
    27e6:	042f      	lsls	r7, r5, #16
    27e8:	0c00      	lsrs	r0, r0, #16
    27ea:	183f      	adds	r7, r7, r0
    27ec:	4658      	mov	r0, fp
    27ee:	9902      	ldr	r1, [sp, #8]
    27f0:	1810      	adds	r0, r2, r0
    27f2:	4689      	mov	r9, r1
    27f4:	4290      	cmp	r0, r2
    27f6:	4192      	sbcs	r2, r2
    27f8:	444f      	add	r7, r9
    27fa:	46ba      	mov	sl, r7
    27fc:	4252      	negs	r2, r2
    27fe:	4699      	mov	r9, r3
    2800:	4693      	mov	fp, r2
    2802:	44c2      	add	sl, r8
    2804:	44d1      	add	r9, sl
    2806:	44cb      	add	fp, r9
    2808:	428f      	cmp	r7, r1
    280a:	41bf      	sbcs	r7, r7
    280c:	45c2      	cmp	sl, r8
    280e:	4189      	sbcs	r1, r1
    2810:	4599      	cmp	r9, r3
    2812:	419b      	sbcs	r3, r3
    2814:	4593      	cmp	fp, r2
    2816:	4192      	sbcs	r2, r2
    2818:	427f      	negs	r7, r7
    281a:	4249      	negs	r1, r1
    281c:	0c2d      	lsrs	r5, r5, #16
    281e:	4252      	negs	r2, r2
    2820:	430f      	orrs	r7, r1
    2822:	425b      	negs	r3, r3
    2824:	4313      	orrs	r3, r2
    2826:	197f      	adds	r7, r7, r5
    2828:	18ff      	adds	r7, r7, r3
    282a:	465b      	mov	r3, fp
    282c:	193c      	adds	r4, r7, r4
    282e:	0ddb      	lsrs	r3, r3, #23
    2830:	9a05      	ldr	r2, [sp, #20]
    2832:	0264      	lsls	r4, r4, #9
    2834:	431c      	orrs	r4, r3
    2836:	0243      	lsls	r3, r0, #9
    2838:	4313      	orrs	r3, r2
    283a:	1e5d      	subs	r5, r3, #1
    283c:	41ab      	sbcs	r3, r5
    283e:	465a      	mov	r2, fp
    2840:	0dc0      	lsrs	r0, r0, #23
    2842:	4303      	orrs	r3, r0
    2844:	0252      	lsls	r2, r2, #9
    2846:	4313      	orrs	r3, r2
    2848:	01e2      	lsls	r2, r4, #7
    284a:	d556      	bpl.n	28fa <__aeabi_dmul+0x426>
    284c:	2001      	movs	r0, #1
    284e:	085a      	lsrs	r2, r3, #1
    2850:	4003      	ands	r3, r0
    2852:	4313      	orrs	r3, r2
    2854:	07e2      	lsls	r2, r4, #31
    2856:	4313      	orrs	r3, r2
    2858:	0864      	lsrs	r4, r4, #1
    285a:	485a      	ldr	r0, [pc, #360]	; (29c4 <__aeabi_dmul+0x4f0>)
    285c:	4460      	add	r0, ip
    285e:	2800      	cmp	r0, #0
    2860:	dd4d      	ble.n	28fe <__aeabi_dmul+0x42a>
    2862:	075a      	lsls	r2, r3, #29
    2864:	d009      	beq.n	287a <__aeabi_dmul+0x3a6>
    2866:	220f      	movs	r2, #15
    2868:	401a      	ands	r2, r3
    286a:	2a04      	cmp	r2, #4
    286c:	d005      	beq.n	287a <__aeabi_dmul+0x3a6>
    286e:	1d1a      	adds	r2, r3, #4
    2870:	429a      	cmp	r2, r3
    2872:	419b      	sbcs	r3, r3
    2874:	425b      	negs	r3, r3
    2876:	18e4      	adds	r4, r4, r3
    2878:	0013      	movs	r3, r2
    287a:	01e2      	lsls	r2, r4, #7
    287c:	d504      	bpl.n	2888 <__aeabi_dmul+0x3b4>
    287e:	2080      	movs	r0, #128	; 0x80
    2880:	4a51      	ldr	r2, [pc, #324]	; (29c8 <__aeabi_dmul+0x4f4>)
    2882:	00c0      	lsls	r0, r0, #3
    2884:	4014      	ands	r4, r2
    2886:	4460      	add	r0, ip
    2888:	4a50      	ldr	r2, [pc, #320]	; (29cc <__aeabi_dmul+0x4f8>)
    288a:	4290      	cmp	r0, r2
    288c:	dd00      	ble.n	2890 <__aeabi_dmul+0x3bc>
    288e:	e6e3      	b.n	2658 <__aeabi_dmul+0x184>
    2890:	2501      	movs	r5, #1
    2892:	08db      	lsrs	r3, r3, #3
    2894:	0762      	lsls	r2, r4, #29
    2896:	431a      	orrs	r2, r3
    2898:	0264      	lsls	r4, r4, #9
    289a:	9b01      	ldr	r3, [sp, #4]
    289c:	4691      	mov	r9, r2
    289e:	0b22      	lsrs	r2, r4, #12
    28a0:	0544      	lsls	r4, r0, #21
    28a2:	0d64      	lsrs	r4, r4, #21
    28a4:	401d      	ands	r5, r3
    28a6:	e67c      	b.n	25a2 <__aeabi_dmul+0xce>
    28a8:	2280      	movs	r2, #128	; 0x80
    28aa:	4659      	mov	r1, fp
    28ac:	0312      	lsls	r2, r2, #12
    28ae:	4211      	tst	r1, r2
    28b0:	d008      	beq.n	28c4 <__aeabi_dmul+0x3f0>
    28b2:	4214      	tst	r4, r2
    28b4:	d106      	bne.n	28c4 <__aeabi_dmul+0x3f0>
    28b6:	4322      	orrs	r2, r4
    28b8:	0312      	lsls	r2, r2, #12
    28ba:	0b12      	lsrs	r2, r2, #12
    28bc:	4645      	mov	r5, r8
    28be:	4699      	mov	r9, r3
    28c0:	4c43      	ldr	r4, [pc, #268]	; (29d0 <__aeabi_dmul+0x4fc>)
    28c2:	e66e      	b.n	25a2 <__aeabi_dmul+0xce>
    28c4:	465b      	mov	r3, fp
    28c6:	431a      	orrs	r2, r3
    28c8:	0312      	lsls	r2, r2, #12
    28ca:	0b12      	lsrs	r2, r2, #12
    28cc:	4c40      	ldr	r4, [pc, #256]	; (29d0 <__aeabi_dmul+0x4fc>)
    28ce:	e668      	b.n	25a2 <__aeabi_dmul+0xce>
    28d0:	0003      	movs	r3, r0
    28d2:	4654      	mov	r4, sl
    28d4:	3b28      	subs	r3, #40	; 0x28
    28d6:	409c      	lsls	r4, r3
    28d8:	2300      	movs	r3, #0
    28da:	e6b9      	b.n	2650 <__aeabi_dmul+0x17c>
    28dc:	f000 f946 	bl	2b6c <__clzsi2>
    28e0:	3020      	adds	r0, #32
    28e2:	e6a6      	b.n	2632 <__aeabi_dmul+0x15e>
    28e4:	0003      	movs	r3, r0
    28e6:	3b28      	subs	r3, #40	; 0x28
    28e8:	409f      	lsls	r7, r3
    28ea:	2300      	movs	r3, #0
    28ec:	46bb      	mov	fp, r7
    28ee:	4699      	mov	r9, r3
    28f0:	e68a      	b.n	2608 <__aeabi_dmul+0x134>
    28f2:	f000 f93b 	bl	2b6c <__clzsi2>
    28f6:	3020      	adds	r0, #32
    28f8:	e674      	b.n	25e4 <__aeabi_dmul+0x110>
    28fa:	46b4      	mov	ip, r6
    28fc:	e7ad      	b.n	285a <__aeabi_dmul+0x386>
    28fe:	2501      	movs	r5, #1
    2900:	1a2a      	subs	r2, r5, r0
    2902:	2a38      	cmp	r2, #56	; 0x38
    2904:	dd06      	ble.n	2914 <__aeabi_dmul+0x440>
    2906:	9b01      	ldr	r3, [sp, #4]
    2908:	2400      	movs	r4, #0
    290a:	401d      	ands	r5, r3
    290c:	2300      	movs	r3, #0
    290e:	2200      	movs	r2, #0
    2910:	4699      	mov	r9, r3
    2912:	e646      	b.n	25a2 <__aeabi_dmul+0xce>
    2914:	2a1f      	cmp	r2, #31
    2916:	dc21      	bgt.n	295c <__aeabi_dmul+0x488>
    2918:	2520      	movs	r5, #32
    291a:	0020      	movs	r0, r4
    291c:	1aad      	subs	r5, r5, r2
    291e:	001e      	movs	r6, r3
    2920:	40ab      	lsls	r3, r5
    2922:	40a8      	lsls	r0, r5
    2924:	40d6      	lsrs	r6, r2
    2926:	1e5d      	subs	r5, r3, #1
    2928:	41ab      	sbcs	r3, r5
    292a:	4330      	orrs	r0, r6
    292c:	4318      	orrs	r0, r3
    292e:	40d4      	lsrs	r4, r2
    2930:	0743      	lsls	r3, r0, #29
    2932:	d009      	beq.n	2948 <__aeabi_dmul+0x474>
    2934:	230f      	movs	r3, #15
    2936:	4003      	ands	r3, r0
    2938:	2b04      	cmp	r3, #4
    293a:	d005      	beq.n	2948 <__aeabi_dmul+0x474>
    293c:	0003      	movs	r3, r0
    293e:	1d18      	adds	r0, r3, #4
    2940:	4298      	cmp	r0, r3
    2942:	419b      	sbcs	r3, r3
    2944:	425b      	negs	r3, r3
    2946:	18e4      	adds	r4, r4, r3
    2948:	0223      	lsls	r3, r4, #8
    294a:	d521      	bpl.n	2990 <__aeabi_dmul+0x4bc>
    294c:	2501      	movs	r5, #1
    294e:	9b01      	ldr	r3, [sp, #4]
    2950:	2401      	movs	r4, #1
    2952:	401d      	ands	r5, r3
    2954:	2300      	movs	r3, #0
    2956:	2200      	movs	r2, #0
    2958:	4699      	mov	r9, r3
    295a:	e622      	b.n	25a2 <__aeabi_dmul+0xce>
    295c:	251f      	movs	r5, #31
    295e:	0021      	movs	r1, r4
    2960:	426d      	negs	r5, r5
    2962:	1a28      	subs	r0, r5, r0
    2964:	40c1      	lsrs	r1, r0
    2966:	0008      	movs	r0, r1
    2968:	2a20      	cmp	r2, #32
    296a:	d01d      	beq.n	29a8 <__aeabi_dmul+0x4d4>
    296c:	355f      	adds	r5, #95	; 0x5f
    296e:	1aaa      	subs	r2, r5, r2
    2970:	4094      	lsls	r4, r2
    2972:	4323      	orrs	r3, r4
    2974:	1e5c      	subs	r4, r3, #1
    2976:	41a3      	sbcs	r3, r4
    2978:	2507      	movs	r5, #7
    297a:	4303      	orrs	r3, r0
    297c:	401d      	ands	r5, r3
    297e:	2200      	movs	r2, #0
    2980:	2d00      	cmp	r5, #0
    2982:	d009      	beq.n	2998 <__aeabi_dmul+0x4c4>
    2984:	220f      	movs	r2, #15
    2986:	2400      	movs	r4, #0
    2988:	401a      	ands	r2, r3
    298a:	0018      	movs	r0, r3
    298c:	2a04      	cmp	r2, #4
    298e:	d1d6      	bne.n	293e <__aeabi_dmul+0x46a>
    2990:	0003      	movs	r3, r0
    2992:	0765      	lsls	r5, r4, #29
    2994:	0264      	lsls	r4, r4, #9
    2996:	0b22      	lsrs	r2, r4, #12
    2998:	08db      	lsrs	r3, r3, #3
    299a:	432b      	orrs	r3, r5
    299c:	2501      	movs	r5, #1
    299e:	4699      	mov	r9, r3
    29a0:	9b01      	ldr	r3, [sp, #4]
    29a2:	2400      	movs	r4, #0
    29a4:	401d      	ands	r5, r3
    29a6:	e5fc      	b.n	25a2 <__aeabi_dmul+0xce>
    29a8:	2400      	movs	r4, #0
    29aa:	e7e2      	b.n	2972 <__aeabi_dmul+0x49e>
    29ac:	2280      	movs	r2, #128	; 0x80
    29ae:	2501      	movs	r5, #1
    29b0:	0312      	lsls	r2, r2, #12
    29b2:	4322      	orrs	r2, r4
    29b4:	9901      	ldr	r1, [sp, #4]
    29b6:	0312      	lsls	r2, r2, #12
    29b8:	0b12      	lsrs	r2, r2, #12
    29ba:	400d      	ands	r5, r1
    29bc:	4699      	mov	r9, r3
    29be:	4c04      	ldr	r4, [pc, #16]	; (29d0 <__aeabi_dmul+0x4fc>)
    29c0:	e5ef      	b.n	25a2 <__aeabi_dmul+0xce>
    29c2:	46c0      	nop			; (mov r8, r8)
    29c4:	000003ff 	.word	0x000003ff
    29c8:	feffffff 	.word	0xfeffffff
    29cc:	000007fe 	.word	0x000007fe
    29d0:	000007ff 	.word	0x000007ff

000029d4 <__aeabi_i2d>:
    29d4:	b570      	push	{r4, r5, r6, lr}
    29d6:	2800      	cmp	r0, #0
    29d8:	d030      	beq.n	2a3c <__aeabi_i2d+0x68>
    29da:	17c3      	asrs	r3, r0, #31
    29dc:	18c4      	adds	r4, r0, r3
    29de:	405c      	eors	r4, r3
    29e0:	0fc5      	lsrs	r5, r0, #31
    29e2:	0020      	movs	r0, r4
    29e4:	f000 f8c2 	bl	2b6c <__clzsi2>
    29e8:	4b17      	ldr	r3, [pc, #92]	; (2a48 <__aeabi_i2d+0x74>)
    29ea:	4a18      	ldr	r2, [pc, #96]	; (2a4c <__aeabi_i2d+0x78>)
    29ec:	1a1b      	subs	r3, r3, r0
    29ee:	1ad2      	subs	r2, r2, r3
    29f0:	2a1f      	cmp	r2, #31
    29f2:	dd18      	ble.n	2a26 <__aeabi_i2d+0x52>
    29f4:	4a16      	ldr	r2, [pc, #88]	; (2a50 <__aeabi_i2d+0x7c>)
    29f6:	1ad2      	subs	r2, r2, r3
    29f8:	4094      	lsls	r4, r2
    29fa:	2200      	movs	r2, #0
    29fc:	0324      	lsls	r4, r4, #12
    29fe:	055b      	lsls	r3, r3, #21
    2a00:	0b24      	lsrs	r4, r4, #12
    2a02:	0d5b      	lsrs	r3, r3, #21
    2a04:	2100      	movs	r1, #0
    2a06:	0010      	movs	r0, r2
    2a08:	0324      	lsls	r4, r4, #12
    2a0a:	0d0a      	lsrs	r2, r1, #20
    2a0c:	0b24      	lsrs	r4, r4, #12
    2a0e:	0512      	lsls	r2, r2, #20
    2a10:	4322      	orrs	r2, r4
    2a12:	4c10      	ldr	r4, [pc, #64]	; (2a54 <__aeabi_i2d+0x80>)
    2a14:	051b      	lsls	r3, r3, #20
    2a16:	4022      	ands	r2, r4
    2a18:	4313      	orrs	r3, r2
    2a1a:	005b      	lsls	r3, r3, #1
    2a1c:	07ed      	lsls	r5, r5, #31
    2a1e:	085b      	lsrs	r3, r3, #1
    2a20:	432b      	orrs	r3, r5
    2a22:	0019      	movs	r1, r3
    2a24:	bd70      	pop	{r4, r5, r6, pc}
    2a26:	0021      	movs	r1, r4
    2a28:	4091      	lsls	r1, r2
    2a2a:	000a      	movs	r2, r1
    2a2c:	210b      	movs	r1, #11
    2a2e:	1a08      	subs	r0, r1, r0
    2a30:	40c4      	lsrs	r4, r0
    2a32:	055b      	lsls	r3, r3, #21
    2a34:	0324      	lsls	r4, r4, #12
    2a36:	0b24      	lsrs	r4, r4, #12
    2a38:	0d5b      	lsrs	r3, r3, #21
    2a3a:	e7e3      	b.n	2a04 <__aeabi_i2d+0x30>
    2a3c:	2500      	movs	r5, #0
    2a3e:	2300      	movs	r3, #0
    2a40:	2400      	movs	r4, #0
    2a42:	2200      	movs	r2, #0
    2a44:	e7de      	b.n	2a04 <__aeabi_i2d+0x30>
    2a46:	46c0      	nop			; (mov r8, r8)
    2a48:	0000041e 	.word	0x0000041e
    2a4c:	00000433 	.word	0x00000433
    2a50:	00000413 	.word	0x00000413
    2a54:	800fffff 	.word	0x800fffff

00002a58 <__aeabi_d2f>:
    2a58:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a5a:	004c      	lsls	r4, r1, #1
    2a5c:	0d64      	lsrs	r4, r4, #21
    2a5e:	030b      	lsls	r3, r1, #12
    2a60:	1c62      	adds	r2, r4, #1
    2a62:	0f45      	lsrs	r5, r0, #29
    2a64:	0a5b      	lsrs	r3, r3, #9
    2a66:	0552      	lsls	r2, r2, #21
    2a68:	432b      	orrs	r3, r5
    2a6a:	0fc9      	lsrs	r1, r1, #31
    2a6c:	00c5      	lsls	r5, r0, #3
    2a6e:	0d52      	lsrs	r2, r2, #21
    2a70:	2a01      	cmp	r2, #1
    2a72:	dd28      	ble.n	2ac6 <__aeabi_d2f+0x6e>
    2a74:	4a3a      	ldr	r2, [pc, #232]	; (2b60 <__aeabi_d2f+0x108>)
    2a76:	18a6      	adds	r6, r4, r2
    2a78:	2efe      	cmp	r6, #254	; 0xfe
    2a7a:	dc1b      	bgt.n	2ab4 <__aeabi_d2f+0x5c>
    2a7c:	2e00      	cmp	r6, #0
    2a7e:	dd3e      	ble.n	2afe <__aeabi_d2f+0xa6>
    2a80:	0180      	lsls	r0, r0, #6
    2a82:	0002      	movs	r2, r0
    2a84:	1e50      	subs	r0, r2, #1
    2a86:	4182      	sbcs	r2, r0
    2a88:	0f6d      	lsrs	r5, r5, #29
    2a8a:	432a      	orrs	r2, r5
    2a8c:	00db      	lsls	r3, r3, #3
    2a8e:	4313      	orrs	r3, r2
    2a90:	075a      	lsls	r2, r3, #29
    2a92:	d004      	beq.n	2a9e <__aeabi_d2f+0x46>
    2a94:	220f      	movs	r2, #15
    2a96:	401a      	ands	r2, r3
    2a98:	2a04      	cmp	r2, #4
    2a9a:	d000      	beq.n	2a9e <__aeabi_d2f+0x46>
    2a9c:	3304      	adds	r3, #4
    2a9e:	2280      	movs	r2, #128	; 0x80
    2aa0:	04d2      	lsls	r2, r2, #19
    2aa2:	401a      	ands	r2, r3
    2aa4:	d05a      	beq.n	2b5c <__aeabi_d2f+0x104>
    2aa6:	3601      	adds	r6, #1
    2aa8:	2eff      	cmp	r6, #255	; 0xff
    2aaa:	d003      	beq.n	2ab4 <__aeabi_d2f+0x5c>
    2aac:	019b      	lsls	r3, r3, #6
    2aae:	0a5b      	lsrs	r3, r3, #9
    2ab0:	b2f4      	uxtb	r4, r6
    2ab2:	e001      	b.n	2ab8 <__aeabi_d2f+0x60>
    2ab4:	24ff      	movs	r4, #255	; 0xff
    2ab6:	2300      	movs	r3, #0
    2ab8:	0258      	lsls	r0, r3, #9
    2aba:	05e4      	lsls	r4, r4, #23
    2abc:	0a40      	lsrs	r0, r0, #9
    2abe:	07c9      	lsls	r1, r1, #31
    2ac0:	4320      	orrs	r0, r4
    2ac2:	4308      	orrs	r0, r1
    2ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ac6:	2c00      	cmp	r4, #0
    2ac8:	d007      	beq.n	2ada <__aeabi_d2f+0x82>
    2aca:	431d      	orrs	r5, r3
    2acc:	d0f2      	beq.n	2ab4 <__aeabi_d2f+0x5c>
    2ace:	2080      	movs	r0, #128	; 0x80
    2ad0:	00db      	lsls	r3, r3, #3
    2ad2:	0480      	lsls	r0, r0, #18
    2ad4:	4303      	orrs	r3, r0
    2ad6:	26ff      	movs	r6, #255	; 0xff
    2ad8:	e7da      	b.n	2a90 <__aeabi_d2f+0x38>
    2ada:	432b      	orrs	r3, r5
    2adc:	d003      	beq.n	2ae6 <__aeabi_d2f+0x8e>
    2ade:	2305      	movs	r3, #5
    2ae0:	08db      	lsrs	r3, r3, #3
    2ae2:	2cff      	cmp	r4, #255	; 0xff
    2ae4:	d003      	beq.n	2aee <__aeabi_d2f+0x96>
    2ae6:	025b      	lsls	r3, r3, #9
    2ae8:	0a5b      	lsrs	r3, r3, #9
    2aea:	b2e4      	uxtb	r4, r4
    2aec:	e7e4      	b.n	2ab8 <__aeabi_d2f+0x60>
    2aee:	2b00      	cmp	r3, #0
    2af0:	d032      	beq.n	2b58 <__aeabi_d2f+0x100>
    2af2:	2080      	movs	r0, #128	; 0x80
    2af4:	03c0      	lsls	r0, r0, #15
    2af6:	4303      	orrs	r3, r0
    2af8:	025b      	lsls	r3, r3, #9
    2afa:	0a5b      	lsrs	r3, r3, #9
    2afc:	e7dc      	b.n	2ab8 <__aeabi_d2f+0x60>
    2afe:	0032      	movs	r2, r6
    2b00:	3217      	adds	r2, #23
    2b02:	db14      	blt.n	2b2e <__aeabi_d2f+0xd6>
    2b04:	2280      	movs	r2, #128	; 0x80
    2b06:	271e      	movs	r7, #30
    2b08:	0412      	lsls	r2, r2, #16
    2b0a:	4313      	orrs	r3, r2
    2b0c:	1bbf      	subs	r7, r7, r6
    2b0e:	2f1f      	cmp	r7, #31
    2b10:	dc0f      	bgt.n	2b32 <__aeabi_d2f+0xda>
    2b12:	4a14      	ldr	r2, [pc, #80]	; (2b64 <__aeabi_d2f+0x10c>)
    2b14:	4694      	mov	ip, r2
    2b16:	4464      	add	r4, ip
    2b18:	002a      	movs	r2, r5
    2b1a:	40a5      	lsls	r5, r4
    2b1c:	002e      	movs	r6, r5
    2b1e:	40a3      	lsls	r3, r4
    2b20:	1e75      	subs	r5, r6, #1
    2b22:	41ae      	sbcs	r6, r5
    2b24:	40fa      	lsrs	r2, r7
    2b26:	4333      	orrs	r3, r6
    2b28:	4313      	orrs	r3, r2
    2b2a:	2600      	movs	r6, #0
    2b2c:	e7b0      	b.n	2a90 <__aeabi_d2f+0x38>
    2b2e:	2400      	movs	r4, #0
    2b30:	e7d5      	b.n	2ade <__aeabi_d2f+0x86>
    2b32:	2202      	movs	r2, #2
    2b34:	4252      	negs	r2, r2
    2b36:	1b96      	subs	r6, r2, r6
    2b38:	001a      	movs	r2, r3
    2b3a:	40f2      	lsrs	r2, r6
    2b3c:	2f20      	cmp	r7, #32
    2b3e:	d009      	beq.n	2b54 <__aeabi_d2f+0xfc>
    2b40:	4809      	ldr	r0, [pc, #36]	; (2b68 <__aeabi_d2f+0x110>)
    2b42:	4684      	mov	ip, r0
    2b44:	4464      	add	r4, ip
    2b46:	40a3      	lsls	r3, r4
    2b48:	432b      	orrs	r3, r5
    2b4a:	1e5d      	subs	r5, r3, #1
    2b4c:	41ab      	sbcs	r3, r5
    2b4e:	2600      	movs	r6, #0
    2b50:	4313      	orrs	r3, r2
    2b52:	e79d      	b.n	2a90 <__aeabi_d2f+0x38>
    2b54:	2300      	movs	r3, #0
    2b56:	e7f7      	b.n	2b48 <__aeabi_d2f+0xf0>
    2b58:	2300      	movs	r3, #0
    2b5a:	e7ad      	b.n	2ab8 <__aeabi_d2f+0x60>
    2b5c:	0034      	movs	r4, r6
    2b5e:	e7bf      	b.n	2ae0 <__aeabi_d2f+0x88>
    2b60:	fffffc80 	.word	0xfffffc80
    2b64:	fffffc82 	.word	0xfffffc82
    2b68:	fffffca2 	.word	0xfffffca2

00002b6c <__clzsi2>:
    2b6c:	211c      	movs	r1, #28
    2b6e:	2301      	movs	r3, #1
    2b70:	041b      	lsls	r3, r3, #16
    2b72:	4298      	cmp	r0, r3
    2b74:	d301      	bcc.n	2b7a <__clzsi2+0xe>
    2b76:	0c00      	lsrs	r0, r0, #16
    2b78:	3910      	subs	r1, #16
    2b7a:	0a1b      	lsrs	r3, r3, #8
    2b7c:	4298      	cmp	r0, r3
    2b7e:	d301      	bcc.n	2b84 <__clzsi2+0x18>
    2b80:	0a00      	lsrs	r0, r0, #8
    2b82:	3908      	subs	r1, #8
    2b84:	091b      	lsrs	r3, r3, #4
    2b86:	4298      	cmp	r0, r3
    2b88:	d301      	bcc.n	2b8e <__clzsi2+0x22>
    2b8a:	0900      	lsrs	r0, r0, #4
    2b8c:	3904      	subs	r1, #4
    2b8e:	a202      	add	r2, pc, #8	; (adr r2, 2b98 <__clzsi2+0x2c>)
    2b90:	5c10      	ldrb	r0, [r2, r0]
    2b92:	1840      	adds	r0, r0, r1
    2b94:	4770      	bx	lr
    2b96:	46c0      	nop			; (mov r8, r8)
    2b98:	02020304 	.word	0x02020304
    2b9c:	01010101 	.word	0x01010101
	...

00002ba8 <__libc_init_array>:
    2ba8:	b570      	push	{r4, r5, r6, lr}
    2baa:	2600      	movs	r6, #0
    2bac:	4d0c      	ldr	r5, [pc, #48]	; (2be0 <__libc_init_array+0x38>)
    2bae:	4c0d      	ldr	r4, [pc, #52]	; (2be4 <__libc_init_array+0x3c>)
    2bb0:	1b64      	subs	r4, r4, r5
    2bb2:	10a4      	asrs	r4, r4, #2
    2bb4:	42a6      	cmp	r6, r4
    2bb6:	d109      	bne.n	2bcc <__libc_init_array+0x24>
    2bb8:	2600      	movs	r6, #0
    2bba:	f001 f963 	bl	3e84 <_init>
    2bbe:	4d0a      	ldr	r5, [pc, #40]	; (2be8 <__libc_init_array+0x40>)
    2bc0:	4c0a      	ldr	r4, [pc, #40]	; (2bec <__libc_init_array+0x44>)
    2bc2:	1b64      	subs	r4, r4, r5
    2bc4:	10a4      	asrs	r4, r4, #2
    2bc6:	42a6      	cmp	r6, r4
    2bc8:	d105      	bne.n	2bd6 <__libc_init_array+0x2e>
    2bca:	bd70      	pop	{r4, r5, r6, pc}
    2bcc:	00b3      	lsls	r3, r6, #2
    2bce:	58eb      	ldr	r3, [r5, r3]
    2bd0:	4798      	blx	r3
    2bd2:	3601      	adds	r6, #1
    2bd4:	e7ee      	b.n	2bb4 <__libc_init_array+0xc>
    2bd6:	00b3      	lsls	r3, r6, #2
    2bd8:	58eb      	ldr	r3, [r5, r3]
    2bda:	4798      	blx	r3
    2bdc:	3601      	adds	r6, #1
    2bde:	e7f2      	b.n	2bc6 <__libc_init_array+0x1e>
    2be0:	00003e90 	.word	0x00003e90
    2be4:	00003e90 	.word	0x00003e90
    2be8:	00003e90 	.word	0x00003e90
    2bec:	00003e94 	.word	0x00003e94

00002bf0 <memset>:
    2bf0:	0003      	movs	r3, r0
    2bf2:	1882      	adds	r2, r0, r2
    2bf4:	4293      	cmp	r3, r2
    2bf6:	d100      	bne.n	2bfa <memset+0xa>
    2bf8:	4770      	bx	lr
    2bfa:	7019      	strb	r1, [r3, #0]
    2bfc:	3301      	adds	r3, #1
    2bfe:	e7f9      	b.n	2bf4 <memset+0x4>

00002c00 <iprintf>:
    2c00:	b40f      	push	{r0, r1, r2, r3}
    2c02:	4b0b      	ldr	r3, [pc, #44]	; (2c30 <iprintf+0x30>)
    2c04:	b513      	push	{r0, r1, r4, lr}
    2c06:	681c      	ldr	r4, [r3, #0]
    2c08:	2c00      	cmp	r4, #0
    2c0a:	d005      	beq.n	2c18 <iprintf+0x18>
    2c0c:	69a3      	ldr	r3, [r4, #24]
    2c0e:	2b00      	cmp	r3, #0
    2c10:	d102      	bne.n	2c18 <iprintf+0x18>
    2c12:	0020      	movs	r0, r4
    2c14:	f000 faf2 	bl	31fc <__sinit>
    2c18:	ab05      	add	r3, sp, #20
    2c1a:	9a04      	ldr	r2, [sp, #16]
    2c1c:	68a1      	ldr	r1, [r4, #8]
    2c1e:	0020      	movs	r0, r4
    2c20:	9301      	str	r3, [sp, #4]
    2c22:	f000 fcc1 	bl	35a8 <_vfiprintf_r>
    2c26:	bc16      	pop	{r1, r2, r4}
    2c28:	bc08      	pop	{r3}
    2c2a:	b004      	add	sp, #16
    2c2c:	4718      	bx	r3
    2c2e:	46c0      	nop			; (mov r8, r8)
    2c30:	20000004 	.word	0x20000004

00002c34 <_puts_r>:
    2c34:	b570      	push	{r4, r5, r6, lr}
    2c36:	0005      	movs	r5, r0
    2c38:	000e      	movs	r6, r1
    2c3a:	2800      	cmp	r0, #0
    2c3c:	d004      	beq.n	2c48 <_puts_r+0x14>
    2c3e:	6983      	ldr	r3, [r0, #24]
    2c40:	2b00      	cmp	r3, #0
    2c42:	d101      	bne.n	2c48 <_puts_r+0x14>
    2c44:	f000 fada 	bl	31fc <__sinit>
    2c48:	69ab      	ldr	r3, [r5, #24]
    2c4a:	68ac      	ldr	r4, [r5, #8]
    2c4c:	2b00      	cmp	r3, #0
    2c4e:	d102      	bne.n	2c56 <_puts_r+0x22>
    2c50:	0028      	movs	r0, r5
    2c52:	f000 fad3 	bl	31fc <__sinit>
    2c56:	4b24      	ldr	r3, [pc, #144]	; (2ce8 <_puts_r+0xb4>)
    2c58:	429c      	cmp	r4, r3
    2c5a:	d10f      	bne.n	2c7c <_puts_r+0x48>
    2c5c:	686c      	ldr	r4, [r5, #4]
    2c5e:	89a3      	ldrh	r3, [r4, #12]
    2c60:	071b      	lsls	r3, r3, #28
    2c62:	d502      	bpl.n	2c6a <_puts_r+0x36>
    2c64:	6923      	ldr	r3, [r4, #16]
    2c66:	2b00      	cmp	r3, #0
    2c68:	d120      	bne.n	2cac <_puts_r+0x78>
    2c6a:	0021      	movs	r1, r4
    2c6c:	0028      	movs	r0, r5
    2c6e:	f000 f957 	bl	2f20 <__swsetup_r>
    2c72:	2800      	cmp	r0, #0
    2c74:	d01a      	beq.n	2cac <_puts_r+0x78>
    2c76:	2001      	movs	r0, #1
    2c78:	4240      	negs	r0, r0
    2c7a:	bd70      	pop	{r4, r5, r6, pc}
    2c7c:	4b1b      	ldr	r3, [pc, #108]	; (2cec <_puts_r+0xb8>)
    2c7e:	429c      	cmp	r4, r3
    2c80:	d101      	bne.n	2c86 <_puts_r+0x52>
    2c82:	68ac      	ldr	r4, [r5, #8]
    2c84:	e7eb      	b.n	2c5e <_puts_r+0x2a>
    2c86:	4b1a      	ldr	r3, [pc, #104]	; (2cf0 <_puts_r+0xbc>)
    2c88:	429c      	cmp	r4, r3
    2c8a:	d1e8      	bne.n	2c5e <_puts_r+0x2a>
    2c8c:	68ec      	ldr	r4, [r5, #12]
    2c8e:	e7e6      	b.n	2c5e <_puts_r+0x2a>
    2c90:	3b01      	subs	r3, #1
    2c92:	3601      	adds	r6, #1
    2c94:	60a3      	str	r3, [r4, #8]
    2c96:	2b00      	cmp	r3, #0
    2c98:	da04      	bge.n	2ca4 <_puts_r+0x70>
    2c9a:	69a2      	ldr	r2, [r4, #24]
    2c9c:	4293      	cmp	r3, r2
    2c9e:	db16      	blt.n	2cce <_puts_r+0x9a>
    2ca0:	290a      	cmp	r1, #10
    2ca2:	d014      	beq.n	2cce <_puts_r+0x9a>
    2ca4:	6823      	ldr	r3, [r4, #0]
    2ca6:	1c5a      	adds	r2, r3, #1
    2ca8:	6022      	str	r2, [r4, #0]
    2caa:	7019      	strb	r1, [r3, #0]
    2cac:	7831      	ldrb	r1, [r6, #0]
    2cae:	68a3      	ldr	r3, [r4, #8]
    2cb0:	2900      	cmp	r1, #0
    2cb2:	d1ed      	bne.n	2c90 <_puts_r+0x5c>
    2cb4:	3b01      	subs	r3, #1
    2cb6:	60a3      	str	r3, [r4, #8]
    2cb8:	2b00      	cmp	r3, #0
    2cba:	da0f      	bge.n	2cdc <_puts_r+0xa8>
    2cbc:	0022      	movs	r2, r4
    2cbe:	310a      	adds	r1, #10
    2cc0:	0028      	movs	r0, r5
    2cc2:	f000 f8d7 	bl	2e74 <__swbuf_r>
    2cc6:	1c43      	adds	r3, r0, #1
    2cc8:	d0d5      	beq.n	2c76 <_puts_r+0x42>
    2cca:	200a      	movs	r0, #10
    2ccc:	e7d5      	b.n	2c7a <_puts_r+0x46>
    2cce:	0022      	movs	r2, r4
    2cd0:	0028      	movs	r0, r5
    2cd2:	f000 f8cf 	bl	2e74 <__swbuf_r>
    2cd6:	1c43      	adds	r3, r0, #1
    2cd8:	d1e8      	bne.n	2cac <_puts_r+0x78>
    2cda:	e7cc      	b.n	2c76 <_puts_r+0x42>
    2cdc:	200a      	movs	r0, #10
    2cde:	6823      	ldr	r3, [r4, #0]
    2ce0:	1c5a      	adds	r2, r3, #1
    2ce2:	6022      	str	r2, [r4, #0]
    2ce4:	7018      	strb	r0, [r3, #0]
    2ce6:	e7c8      	b.n	2c7a <_puts_r+0x46>
    2ce8:	00003e10 	.word	0x00003e10
    2cec:	00003e30 	.word	0x00003e30
    2cf0:	00003df0 	.word	0x00003df0

00002cf4 <puts>:
    2cf4:	b510      	push	{r4, lr}
    2cf6:	4b03      	ldr	r3, [pc, #12]	; (2d04 <puts+0x10>)
    2cf8:	0001      	movs	r1, r0
    2cfa:	6818      	ldr	r0, [r3, #0]
    2cfc:	f7ff ff9a 	bl	2c34 <_puts_r>
    2d00:	bd10      	pop	{r4, pc}
    2d02:	46c0      	nop			; (mov r8, r8)
    2d04:	20000004 	.word	0x20000004

00002d08 <setbuf>:
    2d08:	424a      	negs	r2, r1
    2d0a:	414a      	adcs	r2, r1
    2d0c:	2380      	movs	r3, #128	; 0x80
    2d0e:	b510      	push	{r4, lr}
    2d10:	0052      	lsls	r2, r2, #1
    2d12:	00db      	lsls	r3, r3, #3
    2d14:	f000 f802 	bl	2d1c <setvbuf>
    2d18:	bd10      	pop	{r4, pc}
	...

00002d1c <setvbuf>:
    2d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d1e:	001d      	movs	r5, r3
    2d20:	4b4f      	ldr	r3, [pc, #316]	; (2e60 <setvbuf+0x144>)
    2d22:	b085      	sub	sp, #20
    2d24:	681e      	ldr	r6, [r3, #0]
    2d26:	0004      	movs	r4, r0
    2d28:	000f      	movs	r7, r1
    2d2a:	9200      	str	r2, [sp, #0]
    2d2c:	2e00      	cmp	r6, #0
    2d2e:	d005      	beq.n	2d3c <setvbuf+0x20>
    2d30:	69b3      	ldr	r3, [r6, #24]
    2d32:	2b00      	cmp	r3, #0
    2d34:	d102      	bne.n	2d3c <setvbuf+0x20>
    2d36:	0030      	movs	r0, r6
    2d38:	f000 fa60 	bl	31fc <__sinit>
    2d3c:	4b49      	ldr	r3, [pc, #292]	; (2e64 <setvbuf+0x148>)
    2d3e:	429c      	cmp	r4, r3
    2d40:	d150      	bne.n	2de4 <setvbuf+0xc8>
    2d42:	6874      	ldr	r4, [r6, #4]
    2d44:	9b00      	ldr	r3, [sp, #0]
    2d46:	2b02      	cmp	r3, #2
    2d48:	d005      	beq.n	2d56 <setvbuf+0x3a>
    2d4a:	2b01      	cmp	r3, #1
    2d4c:	d900      	bls.n	2d50 <setvbuf+0x34>
    2d4e:	e084      	b.n	2e5a <setvbuf+0x13e>
    2d50:	2d00      	cmp	r5, #0
    2d52:	da00      	bge.n	2d56 <setvbuf+0x3a>
    2d54:	e081      	b.n	2e5a <setvbuf+0x13e>
    2d56:	0021      	movs	r1, r4
    2d58:	0030      	movs	r0, r6
    2d5a:	f000 f9e1 	bl	3120 <_fflush_r>
    2d5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2d60:	2900      	cmp	r1, #0
    2d62:	d008      	beq.n	2d76 <setvbuf+0x5a>
    2d64:	0023      	movs	r3, r4
    2d66:	3344      	adds	r3, #68	; 0x44
    2d68:	4299      	cmp	r1, r3
    2d6a:	d002      	beq.n	2d72 <setvbuf+0x56>
    2d6c:	0030      	movs	r0, r6
    2d6e:	f000 fb4b 	bl	3408 <_free_r>
    2d72:	2300      	movs	r3, #0
    2d74:	6363      	str	r3, [r4, #52]	; 0x34
    2d76:	2300      	movs	r3, #0
    2d78:	61a3      	str	r3, [r4, #24]
    2d7a:	6063      	str	r3, [r4, #4]
    2d7c:	89a3      	ldrh	r3, [r4, #12]
    2d7e:	061b      	lsls	r3, r3, #24
    2d80:	d503      	bpl.n	2d8a <setvbuf+0x6e>
    2d82:	6921      	ldr	r1, [r4, #16]
    2d84:	0030      	movs	r0, r6
    2d86:	f000 fb3f 	bl	3408 <_free_r>
    2d8a:	89a3      	ldrh	r3, [r4, #12]
    2d8c:	4a36      	ldr	r2, [pc, #216]	; (2e68 <setvbuf+0x14c>)
    2d8e:	4013      	ands	r3, r2
    2d90:	81a3      	strh	r3, [r4, #12]
    2d92:	9b00      	ldr	r3, [sp, #0]
    2d94:	2b02      	cmp	r3, #2
    2d96:	d05a      	beq.n	2e4e <setvbuf+0x132>
    2d98:	ab03      	add	r3, sp, #12
    2d9a:	aa02      	add	r2, sp, #8
    2d9c:	0021      	movs	r1, r4
    2d9e:	0030      	movs	r0, r6
    2da0:	f000 fac2 	bl	3328 <__swhatbuf_r>
    2da4:	89a3      	ldrh	r3, [r4, #12]
    2da6:	4318      	orrs	r0, r3
    2da8:	81a0      	strh	r0, [r4, #12]
    2daa:	2d00      	cmp	r5, #0
    2dac:	d124      	bne.n	2df8 <setvbuf+0xdc>
    2dae:	9d02      	ldr	r5, [sp, #8]
    2db0:	0028      	movs	r0, r5
    2db2:	f000 fb1f 	bl	33f4 <malloc>
    2db6:	9501      	str	r5, [sp, #4]
    2db8:	1e07      	subs	r7, r0, #0
    2dba:	d142      	bne.n	2e42 <setvbuf+0x126>
    2dbc:	9b02      	ldr	r3, [sp, #8]
    2dbe:	9301      	str	r3, [sp, #4]
    2dc0:	42ab      	cmp	r3, r5
    2dc2:	d139      	bne.n	2e38 <setvbuf+0x11c>
    2dc4:	2001      	movs	r0, #1
    2dc6:	4240      	negs	r0, r0
    2dc8:	2302      	movs	r3, #2
    2dca:	89a2      	ldrh	r2, [r4, #12]
    2dcc:	4313      	orrs	r3, r2
    2dce:	81a3      	strh	r3, [r4, #12]
    2dd0:	2300      	movs	r3, #0
    2dd2:	60a3      	str	r3, [r4, #8]
    2dd4:	0023      	movs	r3, r4
    2dd6:	3347      	adds	r3, #71	; 0x47
    2dd8:	6023      	str	r3, [r4, #0]
    2dda:	6123      	str	r3, [r4, #16]
    2ddc:	2301      	movs	r3, #1
    2dde:	6163      	str	r3, [r4, #20]
    2de0:	b005      	add	sp, #20
    2de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2de4:	4b21      	ldr	r3, [pc, #132]	; (2e6c <setvbuf+0x150>)
    2de6:	429c      	cmp	r4, r3
    2de8:	d101      	bne.n	2dee <setvbuf+0xd2>
    2dea:	68b4      	ldr	r4, [r6, #8]
    2dec:	e7aa      	b.n	2d44 <setvbuf+0x28>
    2dee:	4b20      	ldr	r3, [pc, #128]	; (2e70 <setvbuf+0x154>)
    2df0:	429c      	cmp	r4, r3
    2df2:	d1a7      	bne.n	2d44 <setvbuf+0x28>
    2df4:	68f4      	ldr	r4, [r6, #12]
    2df6:	e7a5      	b.n	2d44 <setvbuf+0x28>
    2df8:	2f00      	cmp	r7, #0
    2dfa:	d0d9      	beq.n	2db0 <setvbuf+0x94>
    2dfc:	69b3      	ldr	r3, [r6, #24]
    2dfe:	2b00      	cmp	r3, #0
    2e00:	d102      	bne.n	2e08 <setvbuf+0xec>
    2e02:	0030      	movs	r0, r6
    2e04:	f000 f9fa 	bl	31fc <__sinit>
    2e08:	9b00      	ldr	r3, [sp, #0]
    2e0a:	2b01      	cmp	r3, #1
    2e0c:	d103      	bne.n	2e16 <setvbuf+0xfa>
    2e0e:	89a3      	ldrh	r3, [r4, #12]
    2e10:	9a00      	ldr	r2, [sp, #0]
    2e12:	431a      	orrs	r2, r3
    2e14:	81a2      	strh	r2, [r4, #12]
    2e16:	2008      	movs	r0, #8
    2e18:	89a3      	ldrh	r3, [r4, #12]
    2e1a:	6027      	str	r7, [r4, #0]
    2e1c:	6127      	str	r7, [r4, #16]
    2e1e:	6165      	str	r5, [r4, #20]
    2e20:	4018      	ands	r0, r3
    2e22:	d018      	beq.n	2e56 <setvbuf+0x13a>
    2e24:	2001      	movs	r0, #1
    2e26:	4018      	ands	r0, r3
    2e28:	2300      	movs	r3, #0
    2e2a:	4298      	cmp	r0, r3
    2e2c:	d011      	beq.n	2e52 <setvbuf+0x136>
    2e2e:	426d      	negs	r5, r5
    2e30:	60a3      	str	r3, [r4, #8]
    2e32:	61a5      	str	r5, [r4, #24]
    2e34:	0018      	movs	r0, r3
    2e36:	e7d3      	b.n	2de0 <setvbuf+0xc4>
    2e38:	9801      	ldr	r0, [sp, #4]
    2e3a:	f000 fadb 	bl	33f4 <malloc>
    2e3e:	1e07      	subs	r7, r0, #0
    2e40:	d0c0      	beq.n	2dc4 <setvbuf+0xa8>
    2e42:	2380      	movs	r3, #128	; 0x80
    2e44:	89a2      	ldrh	r2, [r4, #12]
    2e46:	9d01      	ldr	r5, [sp, #4]
    2e48:	4313      	orrs	r3, r2
    2e4a:	81a3      	strh	r3, [r4, #12]
    2e4c:	e7d6      	b.n	2dfc <setvbuf+0xe0>
    2e4e:	2000      	movs	r0, #0
    2e50:	e7ba      	b.n	2dc8 <setvbuf+0xac>
    2e52:	60a5      	str	r5, [r4, #8]
    2e54:	e7c4      	b.n	2de0 <setvbuf+0xc4>
    2e56:	60a0      	str	r0, [r4, #8]
    2e58:	e7c2      	b.n	2de0 <setvbuf+0xc4>
    2e5a:	2001      	movs	r0, #1
    2e5c:	4240      	negs	r0, r0
    2e5e:	e7bf      	b.n	2de0 <setvbuf+0xc4>
    2e60:	20000004 	.word	0x20000004
    2e64:	00003e10 	.word	0x00003e10
    2e68:	fffff35c 	.word	0xfffff35c
    2e6c:	00003e30 	.word	0x00003e30
    2e70:	00003df0 	.word	0x00003df0

00002e74 <__swbuf_r>:
    2e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e76:	0005      	movs	r5, r0
    2e78:	000e      	movs	r6, r1
    2e7a:	0014      	movs	r4, r2
    2e7c:	2800      	cmp	r0, #0
    2e7e:	d004      	beq.n	2e8a <__swbuf_r+0x16>
    2e80:	6983      	ldr	r3, [r0, #24]
    2e82:	2b00      	cmp	r3, #0
    2e84:	d101      	bne.n	2e8a <__swbuf_r+0x16>
    2e86:	f000 f9b9 	bl	31fc <__sinit>
    2e8a:	4b22      	ldr	r3, [pc, #136]	; (2f14 <__swbuf_r+0xa0>)
    2e8c:	429c      	cmp	r4, r3
    2e8e:	d12d      	bne.n	2eec <__swbuf_r+0x78>
    2e90:	686c      	ldr	r4, [r5, #4]
    2e92:	69a3      	ldr	r3, [r4, #24]
    2e94:	60a3      	str	r3, [r4, #8]
    2e96:	89a3      	ldrh	r3, [r4, #12]
    2e98:	071b      	lsls	r3, r3, #28
    2e9a:	d531      	bpl.n	2f00 <__swbuf_r+0x8c>
    2e9c:	6923      	ldr	r3, [r4, #16]
    2e9e:	2b00      	cmp	r3, #0
    2ea0:	d02e      	beq.n	2f00 <__swbuf_r+0x8c>
    2ea2:	6823      	ldr	r3, [r4, #0]
    2ea4:	6922      	ldr	r2, [r4, #16]
    2ea6:	b2f7      	uxtb	r7, r6
    2ea8:	1a98      	subs	r0, r3, r2
    2eaa:	6963      	ldr	r3, [r4, #20]
    2eac:	b2f6      	uxtb	r6, r6
    2eae:	4298      	cmp	r0, r3
    2eb0:	db05      	blt.n	2ebe <__swbuf_r+0x4a>
    2eb2:	0021      	movs	r1, r4
    2eb4:	0028      	movs	r0, r5
    2eb6:	f000 f933 	bl	3120 <_fflush_r>
    2eba:	2800      	cmp	r0, #0
    2ebc:	d126      	bne.n	2f0c <__swbuf_r+0x98>
    2ebe:	68a3      	ldr	r3, [r4, #8]
    2ec0:	3001      	adds	r0, #1
    2ec2:	3b01      	subs	r3, #1
    2ec4:	60a3      	str	r3, [r4, #8]
    2ec6:	6823      	ldr	r3, [r4, #0]
    2ec8:	1c5a      	adds	r2, r3, #1
    2eca:	6022      	str	r2, [r4, #0]
    2ecc:	701f      	strb	r7, [r3, #0]
    2ece:	6963      	ldr	r3, [r4, #20]
    2ed0:	4298      	cmp	r0, r3
    2ed2:	d004      	beq.n	2ede <__swbuf_r+0x6a>
    2ed4:	89a3      	ldrh	r3, [r4, #12]
    2ed6:	07db      	lsls	r3, r3, #31
    2ed8:	d51a      	bpl.n	2f10 <__swbuf_r+0x9c>
    2eda:	2e0a      	cmp	r6, #10
    2edc:	d118      	bne.n	2f10 <__swbuf_r+0x9c>
    2ede:	0021      	movs	r1, r4
    2ee0:	0028      	movs	r0, r5
    2ee2:	f000 f91d 	bl	3120 <_fflush_r>
    2ee6:	2800      	cmp	r0, #0
    2ee8:	d012      	beq.n	2f10 <__swbuf_r+0x9c>
    2eea:	e00f      	b.n	2f0c <__swbuf_r+0x98>
    2eec:	4b0a      	ldr	r3, [pc, #40]	; (2f18 <__swbuf_r+0xa4>)
    2eee:	429c      	cmp	r4, r3
    2ef0:	d101      	bne.n	2ef6 <__swbuf_r+0x82>
    2ef2:	68ac      	ldr	r4, [r5, #8]
    2ef4:	e7cd      	b.n	2e92 <__swbuf_r+0x1e>
    2ef6:	4b09      	ldr	r3, [pc, #36]	; (2f1c <__swbuf_r+0xa8>)
    2ef8:	429c      	cmp	r4, r3
    2efa:	d1ca      	bne.n	2e92 <__swbuf_r+0x1e>
    2efc:	68ec      	ldr	r4, [r5, #12]
    2efe:	e7c8      	b.n	2e92 <__swbuf_r+0x1e>
    2f00:	0021      	movs	r1, r4
    2f02:	0028      	movs	r0, r5
    2f04:	f000 f80c 	bl	2f20 <__swsetup_r>
    2f08:	2800      	cmp	r0, #0
    2f0a:	d0ca      	beq.n	2ea2 <__swbuf_r+0x2e>
    2f0c:	2601      	movs	r6, #1
    2f0e:	4276      	negs	r6, r6
    2f10:	0030      	movs	r0, r6
    2f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2f14:	00003e10 	.word	0x00003e10
    2f18:	00003e30 	.word	0x00003e30
    2f1c:	00003df0 	.word	0x00003df0

00002f20 <__swsetup_r>:
    2f20:	4b36      	ldr	r3, [pc, #216]	; (2ffc <__swsetup_r+0xdc>)
    2f22:	b570      	push	{r4, r5, r6, lr}
    2f24:	681d      	ldr	r5, [r3, #0]
    2f26:	0006      	movs	r6, r0
    2f28:	000c      	movs	r4, r1
    2f2a:	2d00      	cmp	r5, #0
    2f2c:	d005      	beq.n	2f3a <__swsetup_r+0x1a>
    2f2e:	69ab      	ldr	r3, [r5, #24]
    2f30:	2b00      	cmp	r3, #0
    2f32:	d102      	bne.n	2f3a <__swsetup_r+0x1a>
    2f34:	0028      	movs	r0, r5
    2f36:	f000 f961 	bl	31fc <__sinit>
    2f3a:	4b31      	ldr	r3, [pc, #196]	; (3000 <__swsetup_r+0xe0>)
    2f3c:	429c      	cmp	r4, r3
    2f3e:	d10f      	bne.n	2f60 <__swsetup_r+0x40>
    2f40:	686c      	ldr	r4, [r5, #4]
    2f42:	230c      	movs	r3, #12
    2f44:	5ee2      	ldrsh	r2, [r4, r3]
    2f46:	b293      	uxth	r3, r2
    2f48:	0719      	lsls	r1, r3, #28
    2f4a:	d42d      	bmi.n	2fa8 <__swsetup_r+0x88>
    2f4c:	06d9      	lsls	r1, r3, #27
    2f4e:	d411      	bmi.n	2f74 <__swsetup_r+0x54>
    2f50:	2309      	movs	r3, #9
    2f52:	2001      	movs	r0, #1
    2f54:	6033      	str	r3, [r6, #0]
    2f56:	3337      	adds	r3, #55	; 0x37
    2f58:	4313      	orrs	r3, r2
    2f5a:	81a3      	strh	r3, [r4, #12]
    2f5c:	4240      	negs	r0, r0
    2f5e:	bd70      	pop	{r4, r5, r6, pc}
    2f60:	4b28      	ldr	r3, [pc, #160]	; (3004 <__swsetup_r+0xe4>)
    2f62:	429c      	cmp	r4, r3
    2f64:	d101      	bne.n	2f6a <__swsetup_r+0x4a>
    2f66:	68ac      	ldr	r4, [r5, #8]
    2f68:	e7eb      	b.n	2f42 <__swsetup_r+0x22>
    2f6a:	4b27      	ldr	r3, [pc, #156]	; (3008 <__swsetup_r+0xe8>)
    2f6c:	429c      	cmp	r4, r3
    2f6e:	d1e8      	bne.n	2f42 <__swsetup_r+0x22>
    2f70:	68ec      	ldr	r4, [r5, #12]
    2f72:	e7e6      	b.n	2f42 <__swsetup_r+0x22>
    2f74:	075b      	lsls	r3, r3, #29
    2f76:	d513      	bpl.n	2fa0 <__swsetup_r+0x80>
    2f78:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2f7a:	2900      	cmp	r1, #0
    2f7c:	d008      	beq.n	2f90 <__swsetup_r+0x70>
    2f7e:	0023      	movs	r3, r4
    2f80:	3344      	adds	r3, #68	; 0x44
    2f82:	4299      	cmp	r1, r3
    2f84:	d002      	beq.n	2f8c <__swsetup_r+0x6c>
    2f86:	0030      	movs	r0, r6
    2f88:	f000 fa3e 	bl	3408 <_free_r>
    2f8c:	2300      	movs	r3, #0
    2f8e:	6363      	str	r3, [r4, #52]	; 0x34
    2f90:	2224      	movs	r2, #36	; 0x24
    2f92:	89a3      	ldrh	r3, [r4, #12]
    2f94:	4393      	bics	r3, r2
    2f96:	81a3      	strh	r3, [r4, #12]
    2f98:	2300      	movs	r3, #0
    2f9a:	6063      	str	r3, [r4, #4]
    2f9c:	6923      	ldr	r3, [r4, #16]
    2f9e:	6023      	str	r3, [r4, #0]
    2fa0:	2308      	movs	r3, #8
    2fa2:	89a2      	ldrh	r2, [r4, #12]
    2fa4:	4313      	orrs	r3, r2
    2fa6:	81a3      	strh	r3, [r4, #12]
    2fa8:	6923      	ldr	r3, [r4, #16]
    2faa:	2b00      	cmp	r3, #0
    2fac:	d10b      	bne.n	2fc6 <__swsetup_r+0xa6>
    2fae:	21a0      	movs	r1, #160	; 0xa0
    2fb0:	2280      	movs	r2, #128	; 0x80
    2fb2:	89a3      	ldrh	r3, [r4, #12]
    2fb4:	0089      	lsls	r1, r1, #2
    2fb6:	0092      	lsls	r2, r2, #2
    2fb8:	400b      	ands	r3, r1
    2fba:	4293      	cmp	r3, r2
    2fbc:	d003      	beq.n	2fc6 <__swsetup_r+0xa6>
    2fbe:	0021      	movs	r1, r4
    2fc0:	0030      	movs	r0, r6
    2fc2:	f000 f9d9 	bl	3378 <__smakebuf_r>
    2fc6:	2301      	movs	r3, #1
    2fc8:	89a2      	ldrh	r2, [r4, #12]
    2fca:	4013      	ands	r3, r2
    2fcc:	d011      	beq.n	2ff2 <__swsetup_r+0xd2>
    2fce:	2300      	movs	r3, #0
    2fd0:	60a3      	str	r3, [r4, #8]
    2fd2:	6963      	ldr	r3, [r4, #20]
    2fd4:	425b      	negs	r3, r3
    2fd6:	61a3      	str	r3, [r4, #24]
    2fd8:	2000      	movs	r0, #0
    2fda:	6923      	ldr	r3, [r4, #16]
    2fdc:	4283      	cmp	r3, r0
    2fde:	d1be      	bne.n	2f5e <__swsetup_r+0x3e>
    2fe0:	230c      	movs	r3, #12
    2fe2:	5ee2      	ldrsh	r2, [r4, r3]
    2fe4:	0613      	lsls	r3, r2, #24
    2fe6:	d5ba      	bpl.n	2f5e <__swsetup_r+0x3e>
    2fe8:	2340      	movs	r3, #64	; 0x40
    2fea:	4313      	orrs	r3, r2
    2fec:	81a3      	strh	r3, [r4, #12]
    2fee:	3801      	subs	r0, #1
    2ff0:	e7b5      	b.n	2f5e <__swsetup_r+0x3e>
    2ff2:	0792      	lsls	r2, r2, #30
    2ff4:	d400      	bmi.n	2ff8 <__swsetup_r+0xd8>
    2ff6:	6963      	ldr	r3, [r4, #20]
    2ff8:	60a3      	str	r3, [r4, #8]
    2ffa:	e7ed      	b.n	2fd8 <__swsetup_r+0xb8>
    2ffc:	20000004 	.word	0x20000004
    3000:	00003e10 	.word	0x00003e10
    3004:	00003e30 	.word	0x00003e30
    3008:	00003df0 	.word	0x00003df0

0000300c <__sflush_r>:
    300c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    300e:	898a      	ldrh	r2, [r1, #12]
    3010:	0005      	movs	r5, r0
    3012:	000c      	movs	r4, r1
    3014:	0713      	lsls	r3, r2, #28
    3016:	d460      	bmi.n	30da <__sflush_r+0xce>
    3018:	684b      	ldr	r3, [r1, #4]
    301a:	2b00      	cmp	r3, #0
    301c:	dc04      	bgt.n	3028 <__sflush_r+0x1c>
    301e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3020:	2b00      	cmp	r3, #0
    3022:	dc01      	bgt.n	3028 <__sflush_r+0x1c>
    3024:	2000      	movs	r0, #0
    3026:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3028:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    302a:	2f00      	cmp	r7, #0
    302c:	d0fa      	beq.n	3024 <__sflush_r+0x18>
    302e:	2300      	movs	r3, #0
    3030:	682e      	ldr	r6, [r5, #0]
    3032:	602b      	str	r3, [r5, #0]
    3034:	2380      	movs	r3, #128	; 0x80
    3036:	015b      	lsls	r3, r3, #5
    3038:	401a      	ands	r2, r3
    303a:	d034      	beq.n	30a6 <__sflush_r+0x9a>
    303c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    303e:	89a3      	ldrh	r3, [r4, #12]
    3040:	075b      	lsls	r3, r3, #29
    3042:	d506      	bpl.n	3052 <__sflush_r+0x46>
    3044:	6863      	ldr	r3, [r4, #4]
    3046:	1ac0      	subs	r0, r0, r3
    3048:	6b63      	ldr	r3, [r4, #52]	; 0x34
    304a:	2b00      	cmp	r3, #0
    304c:	d001      	beq.n	3052 <__sflush_r+0x46>
    304e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3050:	1ac0      	subs	r0, r0, r3
    3052:	0002      	movs	r2, r0
    3054:	6a21      	ldr	r1, [r4, #32]
    3056:	2300      	movs	r3, #0
    3058:	0028      	movs	r0, r5
    305a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    305c:	47b8      	blx	r7
    305e:	89a1      	ldrh	r1, [r4, #12]
    3060:	1c43      	adds	r3, r0, #1
    3062:	d106      	bne.n	3072 <__sflush_r+0x66>
    3064:	682b      	ldr	r3, [r5, #0]
    3066:	2b1d      	cmp	r3, #29
    3068:	d831      	bhi.n	30ce <__sflush_r+0xc2>
    306a:	4a2c      	ldr	r2, [pc, #176]	; (311c <__sflush_r+0x110>)
    306c:	40da      	lsrs	r2, r3
    306e:	07d3      	lsls	r3, r2, #31
    3070:	d52d      	bpl.n	30ce <__sflush_r+0xc2>
    3072:	2300      	movs	r3, #0
    3074:	6063      	str	r3, [r4, #4]
    3076:	6923      	ldr	r3, [r4, #16]
    3078:	6023      	str	r3, [r4, #0]
    307a:	04cb      	lsls	r3, r1, #19
    307c:	d505      	bpl.n	308a <__sflush_r+0x7e>
    307e:	1c43      	adds	r3, r0, #1
    3080:	d102      	bne.n	3088 <__sflush_r+0x7c>
    3082:	682b      	ldr	r3, [r5, #0]
    3084:	2b00      	cmp	r3, #0
    3086:	d100      	bne.n	308a <__sflush_r+0x7e>
    3088:	6560      	str	r0, [r4, #84]	; 0x54
    308a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    308c:	602e      	str	r6, [r5, #0]
    308e:	2900      	cmp	r1, #0
    3090:	d0c8      	beq.n	3024 <__sflush_r+0x18>
    3092:	0023      	movs	r3, r4
    3094:	3344      	adds	r3, #68	; 0x44
    3096:	4299      	cmp	r1, r3
    3098:	d002      	beq.n	30a0 <__sflush_r+0x94>
    309a:	0028      	movs	r0, r5
    309c:	f000 f9b4 	bl	3408 <_free_r>
    30a0:	2000      	movs	r0, #0
    30a2:	6360      	str	r0, [r4, #52]	; 0x34
    30a4:	e7bf      	b.n	3026 <__sflush_r+0x1a>
    30a6:	2301      	movs	r3, #1
    30a8:	6a21      	ldr	r1, [r4, #32]
    30aa:	0028      	movs	r0, r5
    30ac:	47b8      	blx	r7
    30ae:	1c43      	adds	r3, r0, #1
    30b0:	d1c5      	bne.n	303e <__sflush_r+0x32>
    30b2:	682b      	ldr	r3, [r5, #0]
    30b4:	2b00      	cmp	r3, #0
    30b6:	d0c2      	beq.n	303e <__sflush_r+0x32>
    30b8:	2b1d      	cmp	r3, #29
    30ba:	d001      	beq.n	30c0 <__sflush_r+0xb4>
    30bc:	2b16      	cmp	r3, #22
    30be:	d101      	bne.n	30c4 <__sflush_r+0xb8>
    30c0:	602e      	str	r6, [r5, #0]
    30c2:	e7af      	b.n	3024 <__sflush_r+0x18>
    30c4:	2340      	movs	r3, #64	; 0x40
    30c6:	89a2      	ldrh	r2, [r4, #12]
    30c8:	4313      	orrs	r3, r2
    30ca:	81a3      	strh	r3, [r4, #12]
    30cc:	e7ab      	b.n	3026 <__sflush_r+0x1a>
    30ce:	2340      	movs	r3, #64	; 0x40
    30d0:	430b      	orrs	r3, r1
    30d2:	2001      	movs	r0, #1
    30d4:	81a3      	strh	r3, [r4, #12]
    30d6:	4240      	negs	r0, r0
    30d8:	e7a5      	b.n	3026 <__sflush_r+0x1a>
    30da:	690f      	ldr	r7, [r1, #16]
    30dc:	2f00      	cmp	r7, #0
    30de:	d0a1      	beq.n	3024 <__sflush_r+0x18>
    30e0:	680b      	ldr	r3, [r1, #0]
    30e2:	600f      	str	r7, [r1, #0]
    30e4:	1bdb      	subs	r3, r3, r7
    30e6:	9301      	str	r3, [sp, #4]
    30e8:	2300      	movs	r3, #0
    30ea:	0792      	lsls	r2, r2, #30
    30ec:	d100      	bne.n	30f0 <__sflush_r+0xe4>
    30ee:	694b      	ldr	r3, [r1, #20]
    30f0:	60a3      	str	r3, [r4, #8]
    30f2:	9b01      	ldr	r3, [sp, #4]
    30f4:	2b00      	cmp	r3, #0
    30f6:	dc00      	bgt.n	30fa <__sflush_r+0xee>
    30f8:	e794      	b.n	3024 <__sflush_r+0x18>
    30fa:	9b01      	ldr	r3, [sp, #4]
    30fc:	003a      	movs	r2, r7
    30fe:	6a21      	ldr	r1, [r4, #32]
    3100:	0028      	movs	r0, r5
    3102:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3104:	47b0      	blx	r6
    3106:	2800      	cmp	r0, #0
    3108:	dc03      	bgt.n	3112 <__sflush_r+0x106>
    310a:	2340      	movs	r3, #64	; 0x40
    310c:	89a2      	ldrh	r2, [r4, #12]
    310e:	4313      	orrs	r3, r2
    3110:	e7df      	b.n	30d2 <__sflush_r+0xc6>
    3112:	9b01      	ldr	r3, [sp, #4]
    3114:	183f      	adds	r7, r7, r0
    3116:	1a1b      	subs	r3, r3, r0
    3118:	9301      	str	r3, [sp, #4]
    311a:	e7ea      	b.n	30f2 <__sflush_r+0xe6>
    311c:	20400001 	.word	0x20400001

00003120 <_fflush_r>:
    3120:	690b      	ldr	r3, [r1, #16]
    3122:	b570      	push	{r4, r5, r6, lr}
    3124:	0005      	movs	r5, r0
    3126:	000c      	movs	r4, r1
    3128:	2b00      	cmp	r3, #0
    312a:	d101      	bne.n	3130 <_fflush_r+0x10>
    312c:	2000      	movs	r0, #0
    312e:	bd70      	pop	{r4, r5, r6, pc}
    3130:	2800      	cmp	r0, #0
    3132:	d004      	beq.n	313e <_fflush_r+0x1e>
    3134:	6983      	ldr	r3, [r0, #24]
    3136:	2b00      	cmp	r3, #0
    3138:	d101      	bne.n	313e <_fflush_r+0x1e>
    313a:	f000 f85f 	bl	31fc <__sinit>
    313e:	4b0b      	ldr	r3, [pc, #44]	; (316c <_fflush_r+0x4c>)
    3140:	429c      	cmp	r4, r3
    3142:	d109      	bne.n	3158 <_fflush_r+0x38>
    3144:	686c      	ldr	r4, [r5, #4]
    3146:	220c      	movs	r2, #12
    3148:	5ea3      	ldrsh	r3, [r4, r2]
    314a:	2b00      	cmp	r3, #0
    314c:	d0ee      	beq.n	312c <_fflush_r+0xc>
    314e:	0021      	movs	r1, r4
    3150:	0028      	movs	r0, r5
    3152:	f7ff ff5b 	bl	300c <__sflush_r>
    3156:	e7ea      	b.n	312e <_fflush_r+0xe>
    3158:	4b05      	ldr	r3, [pc, #20]	; (3170 <_fflush_r+0x50>)
    315a:	429c      	cmp	r4, r3
    315c:	d101      	bne.n	3162 <_fflush_r+0x42>
    315e:	68ac      	ldr	r4, [r5, #8]
    3160:	e7f1      	b.n	3146 <_fflush_r+0x26>
    3162:	4b04      	ldr	r3, [pc, #16]	; (3174 <_fflush_r+0x54>)
    3164:	429c      	cmp	r4, r3
    3166:	d1ee      	bne.n	3146 <_fflush_r+0x26>
    3168:	68ec      	ldr	r4, [r5, #12]
    316a:	e7ec      	b.n	3146 <_fflush_r+0x26>
    316c:	00003e10 	.word	0x00003e10
    3170:	00003e30 	.word	0x00003e30
    3174:	00003df0 	.word	0x00003df0

00003178 <_cleanup_r>:
    3178:	b510      	push	{r4, lr}
    317a:	4902      	ldr	r1, [pc, #8]	; (3184 <_cleanup_r+0xc>)
    317c:	f000 f8b2 	bl	32e4 <_fwalk_reent>
    3180:	bd10      	pop	{r4, pc}
    3182:	46c0      	nop			; (mov r8, r8)
    3184:	00003121 	.word	0x00003121

00003188 <std.isra.0>:
    3188:	2300      	movs	r3, #0
    318a:	b510      	push	{r4, lr}
    318c:	0004      	movs	r4, r0
    318e:	6003      	str	r3, [r0, #0]
    3190:	6043      	str	r3, [r0, #4]
    3192:	6083      	str	r3, [r0, #8]
    3194:	8181      	strh	r1, [r0, #12]
    3196:	6643      	str	r3, [r0, #100]	; 0x64
    3198:	81c2      	strh	r2, [r0, #14]
    319a:	6103      	str	r3, [r0, #16]
    319c:	6143      	str	r3, [r0, #20]
    319e:	6183      	str	r3, [r0, #24]
    31a0:	0019      	movs	r1, r3
    31a2:	2208      	movs	r2, #8
    31a4:	305c      	adds	r0, #92	; 0x5c
    31a6:	f7ff fd23 	bl	2bf0 <memset>
    31aa:	4b05      	ldr	r3, [pc, #20]	; (31c0 <std.isra.0+0x38>)
    31ac:	6224      	str	r4, [r4, #32]
    31ae:	6263      	str	r3, [r4, #36]	; 0x24
    31b0:	4b04      	ldr	r3, [pc, #16]	; (31c4 <std.isra.0+0x3c>)
    31b2:	62a3      	str	r3, [r4, #40]	; 0x28
    31b4:	4b04      	ldr	r3, [pc, #16]	; (31c8 <std.isra.0+0x40>)
    31b6:	62e3      	str	r3, [r4, #44]	; 0x2c
    31b8:	4b04      	ldr	r3, [pc, #16]	; (31cc <std.isra.0+0x44>)
    31ba:	6323      	str	r3, [r4, #48]	; 0x30
    31bc:	bd10      	pop	{r4, pc}
    31be:	46c0      	nop			; (mov r8, r8)
    31c0:	00003b15 	.word	0x00003b15
    31c4:	00003b3d 	.word	0x00003b3d
    31c8:	00003b75 	.word	0x00003b75
    31cc:	00003ba1 	.word	0x00003ba1

000031d0 <__sfmoreglue>:
    31d0:	b570      	push	{r4, r5, r6, lr}
    31d2:	2568      	movs	r5, #104	; 0x68
    31d4:	1e4a      	subs	r2, r1, #1
    31d6:	4355      	muls	r5, r2
    31d8:	000e      	movs	r6, r1
    31da:	0029      	movs	r1, r5
    31dc:	3174      	adds	r1, #116	; 0x74
    31de:	f000 f95d 	bl	349c <_malloc_r>
    31e2:	1e04      	subs	r4, r0, #0
    31e4:	d008      	beq.n	31f8 <__sfmoreglue+0x28>
    31e6:	2100      	movs	r1, #0
    31e8:	002a      	movs	r2, r5
    31ea:	6001      	str	r1, [r0, #0]
    31ec:	6046      	str	r6, [r0, #4]
    31ee:	300c      	adds	r0, #12
    31f0:	60a0      	str	r0, [r4, #8]
    31f2:	3268      	adds	r2, #104	; 0x68
    31f4:	f7ff fcfc 	bl	2bf0 <memset>
    31f8:	0020      	movs	r0, r4
    31fa:	bd70      	pop	{r4, r5, r6, pc}

000031fc <__sinit>:
    31fc:	6983      	ldr	r3, [r0, #24]
    31fe:	b513      	push	{r0, r1, r4, lr}
    3200:	0004      	movs	r4, r0
    3202:	2b00      	cmp	r3, #0
    3204:	d128      	bne.n	3258 <__sinit+0x5c>
    3206:	6483      	str	r3, [r0, #72]	; 0x48
    3208:	64c3      	str	r3, [r0, #76]	; 0x4c
    320a:	6503      	str	r3, [r0, #80]	; 0x50
    320c:	4b13      	ldr	r3, [pc, #76]	; (325c <__sinit+0x60>)
    320e:	4a14      	ldr	r2, [pc, #80]	; (3260 <__sinit+0x64>)
    3210:	681b      	ldr	r3, [r3, #0]
    3212:	6282      	str	r2, [r0, #40]	; 0x28
    3214:	9301      	str	r3, [sp, #4]
    3216:	4298      	cmp	r0, r3
    3218:	d101      	bne.n	321e <__sinit+0x22>
    321a:	2301      	movs	r3, #1
    321c:	6183      	str	r3, [r0, #24]
    321e:	0020      	movs	r0, r4
    3220:	f000 f820 	bl	3264 <__sfp>
    3224:	6060      	str	r0, [r4, #4]
    3226:	0020      	movs	r0, r4
    3228:	f000 f81c 	bl	3264 <__sfp>
    322c:	60a0      	str	r0, [r4, #8]
    322e:	0020      	movs	r0, r4
    3230:	f000 f818 	bl	3264 <__sfp>
    3234:	2200      	movs	r2, #0
    3236:	60e0      	str	r0, [r4, #12]
    3238:	2104      	movs	r1, #4
    323a:	6860      	ldr	r0, [r4, #4]
    323c:	f7ff ffa4 	bl	3188 <std.isra.0>
    3240:	2201      	movs	r2, #1
    3242:	2109      	movs	r1, #9
    3244:	68a0      	ldr	r0, [r4, #8]
    3246:	f7ff ff9f 	bl	3188 <std.isra.0>
    324a:	2202      	movs	r2, #2
    324c:	2112      	movs	r1, #18
    324e:	68e0      	ldr	r0, [r4, #12]
    3250:	f7ff ff9a 	bl	3188 <std.isra.0>
    3254:	2301      	movs	r3, #1
    3256:	61a3      	str	r3, [r4, #24]
    3258:	bd13      	pop	{r0, r1, r4, pc}
    325a:	46c0      	nop			; (mov r8, r8)
    325c:	00003dec 	.word	0x00003dec
    3260:	00003179 	.word	0x00003179

00003264 <__sfp>:
    3264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3266:	4b1e      	ldr	r3, [pc, #120]	; (32e0 <__sfp+0x7c>)
    3268:	0007      	movs	r7, r0
    326a:	681e      	ldr	r6, [r3, #0]
    326c:	69b3      	ldr	r3, [r6, #24]
    326e:	2b00      	cmp	r3, #0
    3270:	d102      	bne.n	3278 <__sfp+0x14>
    3272:	0030      	movs	r0, r6
    3274:	f7ff ffc2 	bl	31fc <__sinit>
    3278:	3648      	adds	r6, #72	; 0x48
    327a:	68b4      	ldr	r4, [r6, #8]
    327c:	6873      	ldr	r3, [r6, #4]
    327e:	3b01      	subs	r3, #1
    3280:	d504      	bpl.n	328c <__sfp+0x28>
    3282:	6833      	ldr	r3, [r6, #0]
    3284:	2b00      	cmp	r3, #0
    3286:	d007      	beq.n	3298 <__sfp+0x34>
    3288:	6836      	ldr	r6, [r6, #0]
    328a:	e7f6      	b.n	327a <__sfp+0x16>
    328c:	220c      	movs	r2, #12
    328e:	5ea5      	ldrsh	r5, [r4, r2]
    3290:	2d00      	cmp	r5, #0
    3292:	d00d      	beq.n	32b0 <__sfp+0x4c>
    3294:	3468      	adds	r4, #104	; 0x68
    3296:	e7f2      	b.n	327e <__sfp+0x1a>
    3298:	2104      	movs	r1, #4
    329a:	0038      	movs	r0, r7
    329c:	f7ff ff98 	bl	31d0 <__sfmoreglue>
    32a0:	6030      	str	r0, [r6, #0]
    32a2:	2800      	cmp	r0, #0
    32a4:	d1f0      	bne.n	3288 <__sfp+0x24>
    32a6:	230c      	movs	r3, #12
    32a8:	0004      	movs	r4, r0
    32aa:	603b      	str	r3, [r7, #0]
    32ac:	0020      	movs	r0, r4
    32ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    32b0:	2301      	movs	r3, #1
    32b2:	0020      	movs	r0, r4
    32b4:	425b      	negs	r3, r3
    32b6:	81e3      	strh	r3, [r4, #14]
    32b8:	3302      	adds	r3, #2
    32ba:	81a3      	strh	r3, [r4, #12]
    32bc:	6665      	str	r5, [r4, #100]	; 0x64
    32be:	6025      	str	r5, [r4, #0]
    32c0:	60a5      	str	r5, [r4, #8]
    32c2:	6065      	str	r5, [r4, #4]
    32c4:	6125      	str	r5, [r4, #16]
    32c6:	6165      	str	r5, [r4, #20]
    32c8:	61a5      	str	r5, [r4, #24]
    32ca:	2208      	movs	r2, #8
    32cc:	0029      	movs	r1, r5
    32ce:	305c      	adds	r0, #92	; 0x5c
    32d0:	f7ff fc8e 	bl	2bf0 <memset>
    32d4:	6365      	str	r5, [r4, #52]	; 0x34
    32d6:	63a5      	str	r5, [r4, #56]	; 0x38
    32d8:	64a5      	str	r5, [r4, #72]	; 0x48
    32da:	64e5      	str	r5, [r4, #76]	; 0x4c
    32dc:	e7e6      	b.n	32ac <__sfp+0x48>
    32de:	46c0      	nop			; (mov r8, r8)
    32e0:	00003dec 	.word	0x00003dec

000032e4 <_fwalk_reent>:
    32e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    32e6:	0004      	movs	r4, r0
    32e8:	0007      	movs	r7, r0
    32ea:	2600      	movs	r6, #0
    32ec:	9101      	str	r1, [sp, #4]
    32ee:	3448      	adds	r4, #72	; 0x48
    32f0:	2c00      	cmp	r4, #0
    32f2:	d101      	bne.n	32f8 <_fwalk_reent+0x14>
    32f4:	0030      	movs	r0, r6
    32f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    32f8:	6863      	ldr	r3, [r4, #4]
    32fa:	68a5      	ldr	r5, [r4, #8]
    32fc:	9300      	str	r3, [sp, #0]
    32fe:	9b00      	ldr	r3, [sp, #0]
    3300:	3b01      	subs	r3, #1
    3302:	9300      	str	r3, [sp, #0]
    3304:	d501      	bpl.n	330a <_fwalk_reent+0x26>
    3306:	6824      	ldr	r4, [r4, #0]
    3308:	e7f2      	b.n	32f0 <_fwalk_reent+0xc>
    330a:	89ab      	ldrh	r3, [r5, #12]
    330c:	2b01      	cmp	r3, #1
    330e:	d908      	bls.n	3322 <_fwalk_reent+0x3e>
    3310:	220e      	movs	r2, #14
    3312:	5eab      	ldrsh	r3, [r5, r2]
    3314:	3301      	adds	r3, #1
    3316:	d004      	beq.n	3322 <_fwalk_reent+0x3e>
    3318:	0029      	movs	r1, r5
    331a:	0038      	movs	r0, r7
    331c:	9b01      	ldr	r3, [sp, #4]
    331e:	4798      	blx	r3
    3320:	4306      	orrs	r6, r0
    3322:	3568      	adds	r5, #104	; 0x68
    3324:	e7eb      	b.n	32fe <_fwalk_reent+0x1a>
	...

00003328 <__swhatbuf_r>:
    3328:	b570      	push	{r4, r5, r6, lr}
    332a:	000e      	movs	r6, r1
    332c:	001d      	movs	r5, r3
    332e:	230e      	movs	r3, #14
    3330:	5ec9      	ldrsh	r1, [r1, r3]
    3332:	b090      	sub	sp, #64	; 0x40
    3334:	0014      	movs	r4, r2
    3336:	2900      	cmp	r1, #0
    3338:	da07      	bge.n	334a <__swhatbuf_r+0x22>
    333a:	2300      	movs	r3, #0
    333c:	602b      	str	r3, [r5, #0]
    333e:	89b3      	ldrh	r3, [r6, #12]
    3340:	061b      	lsls	r3, r3, #24
    3342:	d411      	bmi.n	3368 <__swhatbuf_r+0x40>
    3344:	2380      	movs	r3, #128	; 0x80
    3346:	00db      	lsls	r3, r3, #3
    3348:	e00f      	b.n	336a <__swhatbuf_r+0x42>
    334a:	aa01      	add	r2, sp, #4
    334c:	f000 fc54 	bl	3bf8 <_fstat_r>
    3350:	2800      	cmp	r0, #0
    3352:	dbf2      	blt.n	333a <__swhatbuf_r+0x12>
    3354:	22f0      	movs	r2, #240	; 0xf0
    3356:	9b02      	ldr	r3, [sp, #8]
    3358:	0212      	lsls	r2, r2, #8
    335a:	4013      	ands	r3, r2
    335c:	4a05      	ldr	r2, [pc, #20]	; (3374 <__swhatbuf_r+0x4c>)
    335e:	189b      	adds	r3, r3, r2
    3360:	425a      	negs	r2, r3
    3362:	4153      	adcs	r3, r2
    3364:	602b      	str	r3, [r5, #0]
    3366:	e7ed      	b.n	3344 <__swhatbuf_r+0x1c>
    3368:	2340      	movs	r3, #64	; 0x40
    336a:	2000      	movs	r0, #0
    336c:	6023      	str	r3, [r4, #0]
    336e:	b010      	add	sp, #64	; 0x40
    3370:	bd70      	pop	{r4, r5, r6, pc}
    3372:	46c0      	nop			; (mov r8, r8)
    3374:	ffffe000 	.word	0xffffe000

00003378 <__smakebuf_r>:
    3378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    337a:	2602      	movs	r6, #2
    337c:	898b      	ldrh	r3, [r1, #12]
    337e:	0005      	movs	r5, r0
    3380:	000c      	movs	r4, r1
    3382:	4233      	tst	r3, r6
    3384:	d006      	beq.n	3394 <__smakebuf_r+0x1c>
    3386:	0023      	movs	r3, r4
    3388:	3347      	adds	r3, #71	; 0x47
    338a:	6023      	str	r3, [r4, #0]
    338c:	6123      	str	r3, [r4, #16]
    338e:	2301      	movs	r3, #1
    3390:	6163      	str	r3, [r4, #20]
    3392:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    3394:	ab01      	add	r3, sp, #4
    3396:	466a      	mov	r2, sp
    3398:	f7ff ffc6 	bl	3328 <__swhatbuf_r>
    339c:	9900      	ldr	r1, [sp, #0]
    339e:	0007      	movs	r7, r0
    33a0:	0028      	movs	r0, r5
    33a2:	f000 f87b 	bl	349c <_malloc_r>
    33a6:	2800      	cmp	r0, #0
    33a8:	d106      	bne.n	33b8 <__smakebuf_r+0x40>
    33aa:	220c      	movs	r2, #12
    33ac:	5ea3      	ldrsh	r3, [r4, r2]
    33ae:	059a      	lsls	r2, r3, #22
    33b0:	d4ef      	bmi.n	3392 <__smakebuf_r+0x1a>
    33b2:	431e      	orrs	r6, r3
    33b4:	81a6      	strh	r6, [r4, #12]
    33b6:	e7e6      	b.n	3386 <__smakebuf_r+0xe>
    33b8:	4b0d      	ldr	r3, [pc, #52]	; (33f0 <__smakebuf_r+0x78>)
    33ba:	62ab      	str	r3, [r5, #40]	; 0x28
    33bc:	2380      	movs	r3, #128	; 0x80
    33be:	89a2      	ldrh	r2, [r4, #12]
    33c0:	6020      	str	r0, [r4, #0]
    33c2:	4313      	orrs	r3, r2
    33c4:	81a3      	strh	r3, [r4, #12]
    33c6:	9b00      	ldr	r3, [sp, #0]
    33c8:	6120      	str	r0, [r4, #16]
    33ca:	6163      	str	r3, [r4, #20]
    33cc:	9b01      	ldr	r3, [sp, #4]
    33ce:	2b00      	cmp	r3, #0
    33d0:	d00a      	beq.n	33e8 <__smakebuf_r+0x70>
    33d2:	230e      	movs	r3, #14
    33d4:	5ee1      	ldrsh	r1, [r4, r3]
    33d6:	0028      	movs	r0, r5
    33d8:	f000 fc20 	bl	3c1c <_isatty_r>
    33dc:	2800      	cmp	r0, #0
    33de:	d003      	beq.n	33e8 <__smakebuf_r+0x70>
    33e0:	2301      	movs	r3, #1
    33e2:	89a2      	ldrh	r2, [r4, #12]
    33e4:	4313      	orrs	r3, r2
    33e6:	81a3      	strh	r3, [r4, #12]
    33e8:	89a0      	ldrh	r0, [r4, #12]
    33ea:	4338      	orrs	r0, r7
    33ec:	81a0      	strh	r0, [r4, #12]
    33ee:	e7d0      	b.n	3392 <__smakebuf_r+0x1a>
    33f0:	00003179 	.word	0x00003179

000033f4 <malloc>:
    33f4:	b510      	push	{r4, lr}
    33f6:	4b03      	ldr	r3, [pc, #12]	; (3404 <malloc+0x10>)
    33f8:	0001      	movs	r1, r0
    33fa:	6818      	ldr	r0, [r3, #0]
    33fc:	f000 f84e 	bl	349c <_malloc_r>
    3400:	bd10      	pop	{r4, pc}
    3402:	46c0      	nop			; (mov r8, r8)
    3404:	20000004 	.word	0x20000004

00003408 <_free_r>:
    3408:	b570      	push	{r4, r5, r6, lr}
    340a:	0005      	movs	r5, r0
    340c:	2900      	cmp	r1, #0
    340e:	d010      	beq.n	3432 <_free_r+0x2a>
    3410:	1f0c      	subs	r4, r1, #4
    3412:	6823      	ldr	r3, [r4, #0]
    3414:	2b00      	cmp	r3, #0
    3416:	da00      	bge.n	341a <_free_r+0x12>
    3418:	18e4      	adds	r4, r4, r3
    341a:	0028      	movs	r0, r5
    341c:	f000 fc2f 	bl	3c7e <__malloc_lock>
    3420:	4a1d      	ldr	r2, [pc, #116]	; (3498 <_free_r+0x90>)
    3422:	6813      	ldr	r3, [r2, #0]
    3424:	2b00      	cmp	r3, #0
    3426:	d105      	bne.n	3434 <_free_r+0x2c>
    3428:	6063      	str	r3, [r4, #4]
    342a:	6014      	str	r4, [r2, #0]
    342c:	0028      	movs	r0, r5
    342e:	f000 fc27 	bl	3c80 <__malloc_unlock>
    3432:	bd70      	pop	{r4, r5, r6, pc}
    3434:	42a3      	cmp	r3, r4
    3436:	d909      	bls.n	344c <_free_r+0x44>
    3438:	6821      	ldr	r1, [r4, #0]
    343a:	1860      	adds	r0, r4, r1
    343c:	4283      	cmp	r3, r0
    343e:	d1f3      	bne.n	3428 <_free_r+0x20>
    3440:	6818      	ldr	r0, [r3, #0]
    3442:	685b      	ldr	r3, [r3, #4]
    3444:	1841      	adds	r1, r0, r1
    3446:	6021      	str	r1, [r4, #0]
    3448:	e7ee      	b.n	3428 <_free_r+0x20>
    344a:	0013      	movs	r3, r2
    344c:	685a      	ldr	r2, [r3, #4]
    344e:	2a00      	cmp	r2, #0
    3450:	d001      	beq.n	3456 <_free_r+0x4e>
    3452:	42a2      	cmp	r2, r4
    3454:	d9f9      	bls.n	344a <_free_r+0x42>
    3456:	6819      	ldr	r1, [r3, #0]
    3458:	1858      	adds	r0, r3, r1
    345a:	42a0      	cmp	r0, r4
    345c:	d10b      	bne.n	3476 <_free_r+0x6e>
    345e:	6820      	ldr	r0, [r4, #0]
    3460:	1809      	adds	r1, r1, r0
    3462:	1858      	adds	r0, r3, r1
    3464:	6019      	str	r1, [r3, #0]
    3466:	4282      	cmp	r2, r0
    3468:	d1e0      	bne.n	342c <_free_r+0x24>
    346a:	6810      	ldr	r0, [r2, #0]
    346c:	6852      	ldr	r2, [r2, #4]
    346e:	1841      	adds	r1, r0, r1
    3470:	6019      	str	r1, [r3, #0]
    3472:	605a      	str	r2, [r3, #4]
    3474:	e7da      	b.n	342c <_free_r+0x24>
    3476:	42a0      	cmp	r0, r4
    3478:	d902      	bls.n	3480 <_free_r+0x78>
    347a:	230c      	movs	r3, #12
    347c:	602b      	str	r3, [r5, #0]
    347e:	e7d5      	b.n	342c <_free_r+0x24>
    3480:	6821      	ldr	r1, [r4, #0]
    3482:	1860      	adds	r0, r4, r1
    3484:	4282      	cmp	r2, r0
    3486:	d103      	bne.n	3490 <_free_r+0x88>
    3488:	6810      	ldr	r0, [r2, #0]
    348a:	6852      	ldr	r2, [r2, #4]
    348c:	1841      	adds	r1, r0, r1
    348e:	6021      	str	r1, [r4, #0]
    3490:	6062      	str	r2, [r4, #4]
    3492:	605c      	str	r4, [r3, #4]
    3494:	e7ca      	b.n	342c <_free_r+0x24>
    3496:	46c0      	nop			; (mov r8, r8)
    3498:	200000c4 	.word	0x200000c4

0000349c <_malloc_r>:
    349c:	2303      	movs	r3, #3
    349e:	b570      	push	{r4, r5, r6, lr}
    34a0:	1ccd      	adds	r5, r1, #3
    34a2:	439d      	bics	r5, r3
    34a4:	3508      	adds	r5, #8
    34a6:	0006      	movs	r6, r0
    34a8:	2d0c      	cmp	r5, #12
    34aa:	d21e      	bcs.n	34ea <_malloc_r+0x4e>
    34ac:	250c      	movs	r5, #12
    34ae:	42a9      	cmp	r1, r5
    34b0:	d81d      	bhi.n	34ee <_malloc_r+0x52>
    34b2:	0030      	movs	r0, r6
    34b4:	f000 fbe3 	bl	3c7e <__malloc_lock>
    34b8:	4a25      	ldr	r2, [pc, #148]	; (3550 <_malloc_r+0xb4>)
    34ba:	6814      	ldr	r4, [r2, #0]
    34bc:	0021      	movs	r1, r4
    34be:	2900      	cmp	r1, #0
    34c0:	d119      	bne.n	34f6 <_malloc_r+0x5a>
    34c2:	4c24      	ldr	r4, [pc, #144]	; (3554 <_malloc_r+0xb8>)
    34c4:	6823      	ldr	r3, [r4, #0]
    34c6:	2b00      	cmp	r3, #0
    34c8:	d103      	bne.n	34d2 <_malloc_r+0x36>
    34ca:	0030      	movs	r0, r6
    34cc:	f000 fb10 	bl	3af0 <_sbrk_r>
    34d0:	6020      	str	r0, [r4, #0]
    34d2:	0029      	movs	r1, r5
    34d4:	0030      	movs	r0, r6
    34d6:	f000 fb0b 	bl	3af0 <_sbrk_r>
    34da:	1c43      	adds	r3, r0, #1
    34dc:	d12c      	bne.n	3538 <_malloc_r+0x9c>
    34de:	230c      	movs	r3, #12
    34e0:	0030      	movs	r0, r6
    34e2:	6033      	str	r3, [r6, #0]
    34e4:	f000 fbcc 	bl	3c80 <__malloc_unlock>
    34e8:	e003      	b.n	34f2 <_malloc_r+0x56>
    34ea:	2d00      	cmp	r5, #0
    34ec:	dadf      	bge.n	34ae <_malloc_r+0x12>
    34ee:	230c      	movs	r3, #12
    34f0:	6033      	str	r3, [r6, #0]
    34f2:	2000      	movs	r0, #0
    34f4:	bd70      	pop	{r4, r5, r6, pc}
    34f6:	680b      	ldr	r3, [r1, #0]
    34f8:	1b5b      	subs	r3, r3, r5
    34fa:	d41a      	bmi.n	3532 <_malloc_r+0x96>
    34fc:	2b0b      	cmp	r3, #11
    34fe:	d903      	bls.n	3508 <_malloc_r+0x6c>
    3500:	600b      	str	r3, [r1, #0]
    3502:	18cc      	adds	r4, r1, r3
    3504:	6025      	str	r5, [r4, #0]
    3506:	e003      	b.n	3510 <_malloc_r+0x74>
    3508:	428c      	cmp	r4, r1
    350a:	d10e      	bne.n	352a <_malloc_r+0x8e>
    350c:	6863      	ldr	r3, [r4, #4]
    350e:	6013      	str	r3, [r2, #0]
    3510:	0030      	movs	r0, r6
    3512:	f000 fbb5 	bl	3c80 <__malloc_unlock>
    3516:	0020      	movs	r0, r4
    3518:	2207      	movs	r2, #7
    351a:	300b      	adds	r0, #11
    351c:	1d23      	adds	r3, r4, #4
    351e:	4390      	bics	r0, r2
    3520:	1ac3      	subs	r3, r0, r3
    3522:	d0e7      	beq.n	34f4 <_malloc_r+0x58>
    3524:	425a      	negs	r2, r3
    3526:	50e2      	str	r2, [r4, r3]
    3528:	e7e4      	b.n	34f4 <_malloc_r+0x58>
    352a:	684b      	ldr	r3, [r1, #4]
    352c:	6063      	str	r3, [r4, #4]
    352e:	000c      	movs	r4, r1
    3530:	e7ee      	b.n	3510 <_malloc_r+0x74>
    3532:	000c      	movs	r4, r1
    3534:	6849      	ldr	r1, [r1, #4]
    3536:	e7c2      	b.n	34be <_malloc_r+0x22>
    3538:	2303      	movs	r3, #3
    353a:	1cc4      	adds	r4, r0, #3
    353c:	439c      	bics	r4, r3
    353e:	42a0      	cmp	r0, r4
    3540:	d0e0      	beq.n	3504 <_malloc_r+0x68>
    3542:	1a21      	subs	r1, r4, r0
    3544:	0030      	movs	r0, r6
    3546:	f000 fad3 	bl	3af0 <_sbrk_r>
    354a:	1c43      	adds	r3, r0, #1
    354c:	d1da      	bne.n	3504 <_malloc_r+0x68>
    354e:	e7c6      	b.n	34de <_malloc_r+0x42>
    3550:	200000c4 	.word	0x200000c4
    3554:	200000c8 	.word	0x200000c8

00003558 <__sfputc_r>:
    3558:	6893      	ldr	r3, [r2, #8]
    355a:	b510      	push	{r4, lr}
    355c:	3b01      	subs	r3, #1
    355e:	6093      	str	r3, [r2, #8]
    3560:	2b00      	cmp	r3, #0
    3562:	da05      	bge.n	3570 <__sfputc_r+0x18>
    3564:	6994      	ldr	r4, [r2, #24]
    3566:	42a3      	cmp	r3, r4
    3568:	db08      	blt.n	357c <__sfputc_r+0x24>
    356a:	b2cb      	uxtb	r3, r1
    356c:	2b0a      	cmp	r3, #10
    356e:	d005      	beq.n	357c <__sfputc_r+0x24>
    3570:	6813      	ldr	r3, [r2, #0]
    3572:	1c58      	adds	r0, r3, #1
    3574:	6010      	str	r0, [r2, #0]
    3576:	7019      	strb	r1, [r3, #0]
    3578:	b2c8      	uxtb	r0, r1
    357a:	bd10      	pop	{r4, pc}
    357c:	f7ff fc7a 	bl	2e74 <__swbuf_r>
    3580:	e7fb      	b.n	357a <__sfputc_r+0x22>

00003582 <__sfputs_r>:
    3582:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3584:	0006      	movs	r6, r0
    3586:	000f      	movs	r7, r1
    3588:	0014      	movs	r4, r2
    358a:	18d5      	adds	r5, r2, r3
    358c:	42ac      	cmp	r4, r5
    358e:	d101      	bne.n	3594 <__sfputs_r+0x12>
    3590:	2000      	movs	r0, #0
    3592:	e007      	b.n	35a4 <__sfputs_r+0x22>
    3594:	7821      	ldrb	r1, [r4, #0]
    3596:	003a      	movs	r2, r7
    3598:	0030      	movs	r0, r6
    359a:	f7ff ffdd 	bl	3558 <__sfputc_r>
    359e:	3401      	adds	r4, #1
    35a0:	1c43      	adds	r3, r0, #1
    35a2:	d1f3      	bne.n	358c <__sfputs_r+0xa>
    35a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000035a8 <_vfiprintf_r>:
    35a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    35aa:	b09f      	sub	sp, #124	; 0x7c
    35ac:	0006      	movs	r6, r0
    35ae:	000f      	movs	r7, r1
    35b0:	0014      	movs	r4, r2
    35b2:	9305      	str	r3, [sp, #20]
    35b4:	2800      	cmp	r0, #0
    35b6:	d004      	beq.n	35c2 <_vfiprintf_r+0x1a>
    35b8:	6983      	ldr	r3, [r0, #24]
    35ba:	2b00      	cmp	r3, #0
    35bc:	d101      	bne.n	35c2 <_vfiprintf_r+0x1a>
    35be:	f7ff fe1d 	bl	31fc <__sinit>
    35c2:	4b7f      	ldr	r3, [pc, #508]	; (37c0 <_vfiprintf_r+0x218>)
    35c4:	429f      	cmp	r7, r3
    35c6:	d15c      	bne.n	3682 <_vfiprintf_r+0xda>
    35c8:	6877      	ldr	r7, [r6, #4]
    35ca:	89bb      	ldrh	r3, [r7, #12]
    35cc:	071b      	lsls	r3, r3, #28
    35ce:	d562      	bpl.n	3696 <_vfiprintf_r+0xee>
    35d0:	693b      	ldr	r3, [r7, #16]
    35d2:	2b00      	cmp	r3, #0
    35d4:	d05f      	beq.n	3696 <_vfiprintf_r+0xee>
    35d6:	2300      	movs	r3, #0
    35d8:	ad06      	add	r5, sp, #24
    35da:	616b      	str	r3, [r5, #20]
    35dc:	3320      	adds	r3, #32
    35de:	766b      	strb	r3, [r5, #25]
    35e0:	3310      	adds	r3, #16
    35e2:	76ab      	strb	r3, [r5, #26]
    35e4:	9402      	str	r4, [sp, #8]
    35e6:	9c02      	ldr	r4, [sp, #8]
    35e8:	7823      	ldrb	r3, [r4, #0]
    35ea:	2b00      	cmp	r3, #0
    35ec:	d15d      	bne.n	36aa <_vfiprintf_r+0x102>
    35ee:	9b02      	ldr	r3, [sp, #8]
    35f0:	1ae3      	subs	r3, r4, r3
    35f2:	9304      	str	r3, [sp, #16]
    35f4:	d00d      	beq.n	3612 <_vfiprintf_r+0x6a>
    35f6:	9b04      	ldr	r3, [sp, #16]
    35f8:	9a02      	ldr	r2, [sp, #8]
    35fa:	0039      	movs	r1, r7
    35fc:	0030      	movs	r0, r6
    35fe:	f7ff ffc0 	bl	3582 <__sfputs_r>
    3602:	1c43      	adds	r3, r0, #1
    3604:	d100      	bne.n	3608 <_vfiprintf_r+0x60>
    3606:	e0cc      	b.n	37a2 <_vfiprintf_r+0x1fa>
    3608:	696a      	ldr	r2, [r5, #20]
    360a:	9b04      	ldr	r3, [sp, #16]
    360c:	4694      	mov	ip, r2
    360e:	4463      	add	r3, ip
    3610:	616b      	str	r3, [r5, #20]
    3612:	7823      	ldrb	r3, [r4, #0]
    3614:	2b00      	cmp	r3, #0
    3616:	d100      	bne.n	361a <_vfiprintf_r+0x72>
    3618:	e0c3      	b.n	37a2 <_vfiprintf_r+0x1fa>
    361a:	2201      	movs	r2, #1
    361c:	2300      	movs	r3, #0
    361e:	4252      	negs	r2, r2
    3620:	606a      	str	r2, [r5, #4]
    3622:	a902      	add	r1, sp, #8
    3624:	3254      	adds	r2, #84	; 0x54
    3626:	1852      	adds	r2, r2, r1
    3628:	3401      	adds	r4, #1
    362a:	602b      	str	r3, [r5, #0]
    362c:	60eb      	str	r3, [r5, #12]
    362e:	60ab      	str	r3, [r5, #8]
    3630:	7013      	strb	r3, [r2, #0]
    3632:	65ab      	str	r3, [r5, #88]	; 0x58
    3634:	7821      	ldrb	r1, [r4, #0]
    3636:	2205      	movs	r2, #5
    3638:	4862      	ldr	r0, [pc, #392]	; (37c4 <_vfiprintf_r+0x21c>)
    363a:	f000 fb15 	bl	3c68 <memchr>
    363e:	1c63      	adds	r3, r4, #1
    3640:	469c      	mov	ip, r3
    3642:	2800      	cmp	r0, #0
    3644:	d135      	bne.n	36b2 <_vfiprintf_r+0x10a>
    3646:	6829      	ldr	r1, [r5, #0]
    3648:	06cb      	lsls	r3, r1, #27
    364a:	d504      	bpl.n	3656 <_vfiprintf_r+0xae>
    364c:	2353      	movs	r3, #83	; 0x53
    364e:	aa02      	add	r2, sp, #8
    3650:	3020      	adds	r0, #32
    3652:	189b      	adds	r3, r3, r2
    3654:	7018      	strb	r0, [r3, #0]
    3656:	070b      	lsls	r3, r1, #28
    3658:	d504      	bpl.n	3664 <_vfiprintf_r+0xbc>
    365a:	2353      	movs	r3, #83	; 0x53
    365c:	202b      	movs	r0, #43	; 0x2b
    365e:	aa02      	add	r2, sp, #8
    3660:	189b      	adds	r3, r3, r2
    3662:	7018      	strb	r0, [r3, #0]
    3664:	7823      	ldrb	r3, [r4, #0]
    3666:	2b2a      	cmp	r3, #42	; 0x2a
    3668:	d02c      	beq.n	36c4 <_vfiprintf_r+0x11c>
    366a:	2000      	movs	r0, #0
    366c:	210a      	movs	r1, #10
    366e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3670:	7822      	ldrb	r2, [r4, #0]
    3672:	3a30      	subs	r2, #48	; 0x30
    3674:	2a09      	cmp	r2, #9
    3676:	d800      	bhi.n	367a <_vfiprintf_r+0xd2>
    3678:	e06b      	b.n	3752 <_vfiprintf_r+0x1aa>
    367a:	2800      	cmp	r0, #0
    367c:	d02a      	beq.n	36d4 <_vfiprintf_r+0x12c>
    367e:	9309      	str	r3, [sp, #36]	; 0x24
    3680:	e028      	b.n	36d4 <_vfiprintf_r+0x12c>
    3682:	4b51      	ldr	r3, [pc, #324]	; (37c8 <_vfiprintf_r+0x220>)
    3684:	429f      	cmp	r7, r3
    3686:	d101      	bne.n	368c <_vfiprintf_r+0xe4>
    3688:	68b7      	ldr	r7, [r6, #8]
    368a:	e79e      	b.n	35ca <_vfiprintf_r+0x22>
    368c:	4b4f      	ldr	r3, [pc, #316]	; (37cc <_vfiprintf_r+0x224>)
    368e:	429f      	cmp	r7, r3
    3690:	d19b      	bne.n	35ca <_vfiprintf_r+0x22>
    3692:	68f7      	ldr	r7, [r6, #12]
    3694:	e799      	b.n	35ca <_vfiprintf_r+0x22>
    3696:	0039      	movs	r1, r7
    3698:	0030      	movs	r0, r6
    369a:	f7ff fc41 	bl	2f20 <__swsetup_r>
    369e:	2800      	cmp	r0, #0
    36a0:	d099      	beq.n	35d6 <_vfiprintf_r+0x2e>
    36a2:	2001      	movs	r0, #1
    36a4:	4240      	negs	r0, r0
    36a6:	b01f      	add	sp, #124	; 0x7c
    36a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36aa:	2b25      	cmp	r3, #37	; 0x25
    36ac:	d09f      	beq.n	35ee <_vfiprintf_r+0x46>
    36ae:	3401      	adds	r4, #1
    36b0:	e79a      	b.n	35e8 <_vfiprintf_r+0x40>
    36b2:	4b44      	ldr	r3, [pc, #272]	; (37c4 <_vfiprintf_r+0x21c>)
    36b4:	6829      	ldr	r1, [r5, #0]
    36b6:	1ac0      	subs	r0, r0, r3
    36b8:	2301      	movs	r3, #1
    36ba:	4083      	lsls	r3, r0
    36bc:	430b      	orrs	r3, r1
    36be:	602b      	str	r3, [r5, #0]
    36c0:	4664      	mov	r4, ip
    36c2:	e7b7      	b.n	3634 <_vfiprintf_r+0x8c>
    36c4:	9b05      	ldr	r3, [sp, #20]
    36c6:	1d18      	adds	r0, r3, #4
    36c8:	681b      	ldr	r3, [r3, #0]
    36ca:	9005      	str	r0, [sp, #20]
    36cc:	2b00      	cmp	r3, #0
    36ce:	db3a      	blt.n	3746 <_vfiprintf_r+0x19e>
    36d0:	9309      	str	r3, [sp, #36]	; 0x24
    36d2:	4664      	mov	r4, ip
    36d4:	7823      	ldrb	r3, [r4, #0]
    36d6:	2b2e      	cmp	r3, #46	; 0x2e
    36d8:	d10b      	bne.n	36f2 <_vfiprintf_r+0x14a>
    36da:	7863      	ldrb	r3, [r4, #1]
    36dc:	1c62      	adds	r2, r4, #1
    36de:	2b2a      	cmp	r3, #42	; 0x2a
    36e0:	d13f      	bne.n	3762 <_vfiprintf_r+0x1ba>
    36e2:	9b05      	ldr	r3, [sp, #20]
    36e4:	3402      	adds	r4, #2
    36e6:	1d1a      	adds	r2, r3, #4
    36e8:	681b      	ldr	r3, [r3, #0]
    36ea:	9205      	str	r2, [sp, #20]
    36ec:	2b00      	cmp	r3, #0
    36ee:	db35      	blt.n	375c <_vfiprintf_r+0x1b4>
    36f0:	9307      	str	r3, [sp, #28]
    36f2:	7821      	ldrb	r1, [r4, #0]
    36f4:	2203      	movs	r2, #3
    36f6:	4836      	ldr	r0, [pc, #216]	; (37d0 <_vfiprintf_r+0x228>)
    36f8:	f000 fab6 	bl	3c68 <memchr>
    36fc:	2800      	cmp	r0, #0
    36fe:	d007      	beq.n	3710 <_vfiprintf_r+0x168>
    3700:	4b33      	ldr	r3, [pc, #204]	; (37d0 <_vfiprintf_r+0x228>)
    3702:	682a      	ldr	r2, [r5, #0]
    3704:	1ac0      	subs	r0, r0, r3
    3706:	2340      	movs	r3, #64	; 0x40
    3708:	4083      	lsls	r3, r0
    370a:	4313      	orrs	r3, r2
    370c:	602b      	str	r3, [r5, #0]
    370e:	3401      	adds	r4, #1
    3710:	7821      	ldrb	r1, [r4, #0]
    3712:	1c63      	adds	r3, r4, #1
    3714:	2206      	movs	r2, #6
    3716:	482f      	ldr	r0, [pc, #188]	; (37d4 <_vfiprintf_r+0x22c>)
    3718:	9302      	str	r3, [sp, #8]
    371a:	7629      	strb	r1, [r5, #24]
    371c:	f000 faa4 	bl	3c68 <memchr>
    3720:	2800      	cmp	r0, #0
    3722:	d044      	beq.n	37ae <_vfiprintf_r+0x206>
    3724:	4b2c      	ldr	r3, [pc, #176]	; (37d8 <_vfiprintf_r+0x230>)
    3726:	2b00      	cmp	r3, #0
    3728:	d12f      	bne.n	378a <_vfiprintf_r+0x1e2>
    372a:	6829      	ldr	r1, [r5, #0]
    372c:	9b05      	ldr	r3, [sp, #20]
    372e:	2207      	movs	r2, #7
    3730:	05c9      	lsls	r1, r1, #23
    3732:	d528      	bpl.n	3786 <_vfiprintf_r+0x1de>
    3734:	189b      	adds	r3, r3, r2
    3736:	4393      	bics	r3, r2
    3738:	3308      	adds	r3, #8
    373a:	9305      	str	r3, [sp, #20]
    373c:	696b      	ldr	r3, [r5, #20]
    373e:	9a03      	ldr	r2, [sp, #12]
    3740:	189b      	adds	r3, r3, r2
    3742:	616b      	str	r3, [r5, #20]
    3744:	e74f      	b.n	35e6 <_vfiprintf_r+0x3e>
    3746:	425b      	negs	r3, r3
    3748:	60eb      	str	r3, [r5, #12]
    374a:	2302      	movs	r3, #2
    374c:	430b      	orrs	r3, r1
    374e:	602b      	str	r3, [r5, #0]
    3750:	e7bf      	b.n	36d2 <_vfiprintf_r+0x12a>
    3752:	434b      	muls	r3, r1
    3754:	3401      	adds	r4, #1
    3756:	189b      	adds	r3, r3, r2
    3758:	2001      	movs	r0, #1
    375a:	e789      	b.n	3670 <_vfiprintf_r+0xc8>
    375c:	2301      	movs	r3, #1
    375e:	425b      	negs	r3, r3
    3760:	e7c6      	b.n	36f0 <_vfiprintf_r+0x148>
    3762:	2300      	movs	r3, #0
    3764:	0014      	movs	r4, r2
    3766:	200a      	movs	r0, #10
    3768:	001a      	movs	r2, r3
    376a:	606b      	str	r3, [r5, #4]
    376c:	7821      	ldrb	r1, [r4, #0]
    376e:	3930      	subs	r1, #48	; 0x30
    3770:	2909      	cmp	r1, #9
    3772:	d903      	bls.n	377c <_vfiprintf_r+0x1d4>
    3774:	2b00      	cmp	r3, #0
    3776:	d0bc      	beq.n	36f2 <_vfiprintf_r+0x14a>
    3778:	9207      	str	r2, [sp, #28]
    377a:	e7ba      	b.n	36f2 <_vfiprintf_r+0x14a>
    377c:	4342      	muls	r2, r0
    377e:	3401      	adds	r4, #1
    3780:	1852      	adds	r2, r2, r1
    3782:	2301      	movs	r3, #1
    3784:	e7f2      	b.n	376c <_vfiprintf_r+0x1c4>
    3786:	3307      	adds	r3, #7
    3788:	e7d5      	b.n	3736 <_vfiprintf_r+0x18e>
    378a:	ab05      	add	r3, sp, #20
    378c:	9300      	str	r3, [sp, #0]
    378e:	003a      	movs	r2, r7
    3790:	4b12      	ldr	r3, [pc, #72]	; (37dc <_vfiprintf_r+0x234>)
    3792:	0029      	movs	r1, r5
    3794:	0030      	movs	r0, r6
    3796:	e000      	b.n	379a <_vfiprintf_r+0x1f2>
    3798:	bf00      	nop
    379a:	9003      	str	r0, [sp, #12]
    379c:	9b03      	ldr	r3, [sp, #12]
    379e:	3301      	adds	r3, #1
    37a0:	d1cc      	bne.n	373c <_vfiprintf_r+0x194>
    37a2:	89bb      	ldrh	r3, [r7, #12]
    37a4:	065b      	lsls	r3, r3, #25
    37a6:	d500      	bpl.n	37aa <_vfiprintf_r+0x202>
    37a8:	e77b      	b.n	36a2 <_vfiprintf_r+0xfa>
    37aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    37ac:	e77b      	b.n	36a6 <_vfiprintf_r+0xfe>
    37ae:	ab05      	add	r3, sp, #20
    37b0:	9300      	str	r3, [sp, #0]
    37b2:	003a      	movs	r2, r7
    37b4:	4b09      	ldr	r3, [pc, #36]	; (37dc <_vfiprintf_r+0x234>)
    37b6:	0029      	movs	r1, r5
    37b8:	0030      	movs	r0, r6
    37ba:	f000 f87f 	bl	38bc <_printf_i>
    37be:	e7ec      	b.n	379a <_vfiprintf_r+0x1f2>
    37c0:	00003e10 	.word	0x00003e10
    37c4:	00003e50 	.word	0x00003e50
    37c8:	00003e30 	.word	0x00003e30
    37cc:	00003df0 	.word	0x00003df0
    37d0:	00003e56 	.word	0x00003e56
    37d4:	00003e5a 	.word	0x00003e5a
    37d8:	00000000 	.word	0x00000000
    37dc:	00003583 	.word	0x00003583

000037e0 <_printf_common>:
    37e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    37e2:	0015      	movs	r5, r2
    37e4:	9301      	str	r3, [sp, #4]
    37e6:	688a      	ldr	r2, [r1, #8]
    37e8:	690b      	ldr	r3, [r1, #16]
    37ea:	9000      	str	r0, [sp, #0]
    37ec:	000c      	movs	r4, r1
    37ee:	4293      	cmp	r3, r2
    37f0:	da00      	bge.n	37f4 <_printf_common+0x14>
    37f2:	0013      	movs	r3, r2
    37f4:	0022      	movs	r2, r4
    37f6:	602b      	str	r3, [r5, #0]
    37f8:	3243      	adds	r2, #67	; 0x43
    37fa:	7812      	ldrb	r2, [r2, #0]
    37fc:	2a00      	cmp	r2, #0
    37fe:	d001      	beq.n	3804 <_printf_common+0x24>
    3800:	3301      	adds	r3, #1
    3802:	602b      	str	r3, [r5, #0]
    3804:	6823      	ldr	r3, [r4, #0]
    3806:	069b      	lsls	r3, r3, #26
    3808:	d502      	bpl.n	3810 <_printf_common+0x30>
    380a:	682b      	ldr	r3, [r5, #0]
    380c:	3302      	adds	r3, #2
    380e:	602b      	str	r3, [r5, #0]
    3810:	2706      	movs	r7, #6
    3812:	6823      	ldr	r3, [r4, #0]
    3814:	401f      	ands	r7, r3
    3816:	d027      	beq.n	3868 <_printf_common+0x88>
    3818:	0023      	movs	r3, r4
    381a:	3343      	adds	r3, #67	; 0x43
    381c:	781b      	ldrb	r3, [r3, #0]
    381e:	1e5a      	subs	r2, r3, #1
    3820:	4193      	sbcs	r3, r2
    3822:	6822      	ldr	r2, [r4, #0]
    3824:	0692      	lsls	r2, r2, #26
    3826:	d430      	bmi.n	388a <_printf_common+0xaa>
    3828:	0022      	movs	r2, r4
    382a:	9901      	ldr	r1, [sp, #4]
    382c:	3243      	adds	r2, #67	; 0x43
    382e:	9800      	ldr	r0, [sp, #0]
    3830:	9e08      	ldr	r6, [sp, #32]
    3832:	47b0      	blx	r6
    3834:	1c43      	adds	r3, r0, #1
    3836:	d025      	beq.n	3884 <_printf_common+0xa4>
    3838:	2306      	movs	r3, #6
    383a:	6820      	ldr	r0, [r4, #0]
    383c:	682a      	ldr	r2, [r5, #0]
    383e:	68e1      	ldr	r1, [r4, #12]
    3840:	4003      	ands	r3, r0
    3842:	2500      	movs	r5, #0
    3844:	2b04      	cmp	r3, #4
    3846:	d103      	bne.n	3850 <_printf_common+0x70>
    3848:	1a8d      	subs	r5, r1, r2
    384a:	43eb      	mvns	r3, r5
    384c:	17db      	asrs	r3, r3, #31
    384e:	401d      	ands	r5, r3
    3850:	68a3      	ldr	r3, [r4, #8]
    3852:	6922      	ldr	r2, [r4, #16]
    3854:	4293      	cmp	r3, r2
    3856:	dd01      	ble.n	385c <_printf_common+0x7c>
    3858:	1a9b      	subs	r3, r3, r2
    385a:	18ed      	adds	r5, r5, r3
    385c:	2700      	movs	r7, #0
    385e:	42bd      	cmp	r5, r7
    3860:	d120      	bne.n	38a4 <_printf_common+0xc4>
    3862:	2000      	movs	r0, #0
    3864:	e010      	b.n	3888 <_printf_common+0xa8>
    3866:	3701      	adds	r7, #1
    3868:	68e3      	ldr	r3, [r4, #12]
    386a:	682a      	ldr	r2, [r5, #0]
    386c:	1a9b      	subs	r3, r3, r2
    386e:	429f      	cmp	r7, r3
    3870:	dad2      	bge.n	3818 <_printf_common+0x38>
    3872:	0022      	movs	r2, r4
    3874:	2301      	movs	r3, #1
    3876:	3219      	adds	r2, #25
    3878:	9901      	ldr	r1, [sp, #4]
    387a:	9800      	ldr	r0, [sp, #0]
    387c:	9e08      	ldr	r6, [sp, #32]
    387e:	47b0      	blx	r6
    3880:	1c43      	adds	r3, r0, #1
    3882:	d1f0      	bne.n	3866 <_printf_common+0x86>
    3884:	2001      	movs	r0, #1
    3886:	4240      	negs	r0, r0
    3888:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    388a:	2030      	movs	r0, #48	; 0x30
    388c:	18e1      	adds	r1, r4, r3
    388e:	3143      	adds	r1, #67	; 0x43
    3890:	7008      	strb	r0, [r1, #0]
    3892:	0021      	movs	r1, r4
    3894:	1c5a      	adds	r2, r3, #1
    3896:	3145      	adds	r1, #69	; 0x45
    3898:	7809      	ldrb	r1, [r1, #0]
    389a:	18a2      	adds	r2, r4, r2
    389c:	3243      	adds	r2, #67	; 0x43
    389e:	3302      	adds	r3, #2
    38a0:	7011      	strb	r1, [r2, #0]
    38a2:	e7c1      	b.n	3828 <_printf_common+0x48>
    38a4:	0022      	movs	r2, r4
    38a6:	2301      	movs	r3, #1
    38a8:	321a      	adds	r2, #26
    38aa:	9901      	ldr	r1, [sp, #4]
    38ac:	9800      	ldr	r0, [sp, #0]
    38ae:	9e08      	ldr	r6, [sp, #32]
    38b0:	47b0      	blx	r6
    38b2:	1c43      	adds	r3, r0, #1
    38b4:	d0e6      	beq.n	3884 <_printf_common+0xa4>
    38b6:	3701      	adds	r7, #1
    38b8:	e7d1      	b.n	385e <_printf_common+0x7e>
	...

000038bc <_printf_i>:
    38bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    38be:	b08b      	sub	sp, #44	; 0x2c
    38c0:	9206      	str	r2, [sp, #24]
    38c2:	000a      	movs	r2, r1
    38c4:	3243      	adds	r2, #67	; 0x43
    38c6:	9307      	str	r3, [sp, #28]
    38c8:	9005      	str	r0, [sp, #20]
    38ca:	9204      	str	r2, [sp, #16]
    38cc:	7e0a      	ldrb	r2, [r1, #24]
    38ce:	000c      	movs	r4, r1
    38d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    38d2:	2a6e      	cmp	r2, #110	; 0x6e
    38d4:	d100      	bne.n	38d8 <_printf_i+0x1c>
    38d6:	e08f      	b.n	39f8 <_printf_i+0x13c>
    38d8:	d817      	bhi.n	390a <_printf_i+0x4e>
    38da:	2a63      	cmp	r2, #99	; 0x63
    38dc:	d02c      	beq.n	3938 <_printf_i+0x7c>
    38de:	d808      	bhi.n	38f2 <_printf_i+0x36>
    38e0:	2a00      	cmp	r2, #0
    38e2:	d100      	bne.n	38e6 <_printf_i+0x2a>
    38e4:	e099      	b.n	3a1a <_printf_i+0x15e>
    38e6:	2a58      	cmp	r2, #88	; 0x58
    38e8:	d054      	beq.n	3994 <_printf_i+0xd8>
    38ea:	0026      	movs	r6, r4
    38ec:	3642      	adds	r6, #66	; 0x42
    38ee:	7032      	strb	r2, [r6, #0]
    38f0:	e029      	b.n	3946 <_printf_i+0x8a>
    38f2:	2a64      	cmp	r2, #100	; 0x64
    38f4:	d001      	beq.n	38fa <_printf_i+0x3e>
    38f6:	2a69      	cmp	r2, #105	; 0x69
    38f8:	d1f7      	bne.n	38ea <_printf_i+0x2e>
    38fa:	6821      	ldr	r1, [r4, #0]
    38fc:	681a      	ldr	r2, [r3, #0]
    38fe:	0608      	lsls	r0, r1, #24
    3900:	d523      	bpl.n	394a <_printf_i+0x8e>
    3902:	1d11      	adds	r1, r2, #4
    3904:	6019      	str	r1, [r3, #0]
    3906:	6815      	ldr	r5, [r2, #0]
    3908:	e025      	b.n	3956 <_printf_i+0x9a>
    390a:	2a73      	cmp	r2, #115	; 0x73
    390c:	d100      	bne.n	3910 <_printf_i+0x54>
    390e:	e088      	b.n	3a22 <_printf_i+0x166>
    3910:	d808      	bhi.n	3924 <_printf_i+0x68>
    3912:	2a6f      	cmp	r2, #111	; 0x6f
    3914:	d029      	beq.n	396a <_printf_i+0xae>
    3916:	2a70      	cmp	r2, #112	; 0x70
    3918:	d1e7      	bne.n	38ea <_printf_i+0x2e>
    391a:	2220      	movs	r2, #32
    391c:	6809      	ldr	r1, [r1, #0]
    391e:	430a      	orrs	r2, r1
    3920:	6022      	str	r2, [r4, #0]
    3922:	e003      	b.n	392c <_printf_i+0x70>
    3924:	2a75      	cmp	r2, #117	; 0x75
    3926:	d020      	beq.n	396a <_printf_i+0xae>
    3928:	2a78      	cmp	r2, #120	; 0x78
    392a:	d1de      	bne.n	38ea <_printf_i+0x2e>
    392c:	0022      	movs	r2, r4
    392e:	2178      	movs	r1, #120	; 0x78
    3930:	3245      	adds	r2, #69	; 0x45
    3932:	7011      	strb	r1, [r2, #0]
    3934:	4a6c      	ldr	r2, [pc, #432]	; (3ae8 <_printf_i+0x22c>)
    3936:	e030      	b.n	399a <_printf_i+0xde>
    3938:	000e      	movs	r6, r1
    393a:	681a      	ldr	r2, [r3, #0]
    393c:	3642      	adds	r6, #66	; 0x42
    393e:	1d11      	adds	r1, r2, #4
    3940:	6019      	str	r1, [r3, #0]
    3942:	6813      	ldr	r3, [r2, #0]
    3944:	7033      	strb	r3, [r6, #0]
    3946:	2301      	movs	r3, #1
    3948:	e079      	b.n	3a3e <_printf_i+0x182>
    394a:	0649      	lsls	r1, r1, #25
    394c:	d5d9      	bpl.n	3902 <_printf_i+0x46>
    394e:	1d11      	adds	r1, r2, #4
    3950:	6019      	str	r1, [r3, #0]
    3952:	2300      	movs	r3, #0
    3954:	5ed5      	ldrsh	r5, [r2, r3]
    3956:	2d00      	cmp	r5, #0
    3958:	da03      	bge.n	3962 <_printf_i+0xa6>
    395a:	232d      	movs	r3, #45	; 0x2d
    395c:	9a04      	ldr	r2, [sp, #16]
    395e:	426d      	negs	r5, r5
    3960:	7013      	strb	r3, [r2, #0]
    3962:	4b62      	ldr	r3, [pc, #392]	; (3aec <_printf_i+0x230>)
    3964:	270a      	movs	r7, #10
    3966:	9303      	str	r3, [sp, #12]
    3968:	e02f      	b.n	39ca <_printf_i+0x10e>
    396a:	6820      	ldr	r0, [r4, #0]
    396c:	6819      	ldr	r1, [r3, #0]
    396e:	0605      	lsls	r5, r0, #24
    3970:	d503      	bpl.n	397a <_printf_i+0xbe>
    3972:	1d08      	adds	r0, r1, #4
    3974:	6018      	str	r0, [r3, #0]
    3976:	680d      	ldr	r5, [r1, #0]
    3978:	e005      	b.n	3986 <_printf_i+0xca>
    397a:	0640      	lsls	r0, r0, #25
    397c:	d5f9      	bpl.n	3972 <_printf_i+0xb6>
    397e:	680d      	ldr	r5, [r1, #0]
    3980:	1d08      	adds	r0, r1, #4
    3982:	6018      	str	r0, [r3, #0]
    3984:	b2ad      	uxth	r5, r5
    3986:	4b59      	ldr	r3, [pc, #356]	; (3aec <_printf_i+0x230>)
    3988:	2708      	movs	r7, #8
    398a:	9303      	str	r3, [sp, #12]
    398c:	2a6f      	cmp	r2, #111	; 0x6f
    398e:	d018      	beq.n	39c2 <_printf_i+0x106>
    3990:	270a      	movs	r7, #10
    3992:	e016      	b.n	39c2 <_printf_i+0x106>
    3994:	3145      	adds	r1, #69	; 0x45
    3996:	700a      	strb	r2, [r1, #0]
    3998:	4a54      	ldr	r2, [pc, #336]	; (3aec <_printf_i+0x230>)
    399a:	9203      	str	r2, [sp, #12]
    399c:	681a      	ldr	r2, [r3, #0]
    399e:	6821      	ldr	r1, [r4, #0]
    39a0:	1d10      	adds	r0, r2, #4
    39a2:	6018      	str	r0, [r3, #0]
    39a4:	6815      	ldr	r5, [r2, #0]
    39a6:	0608      	lsls	r0, r1, #24
    39a8:	d522      	bpl.n	39f0 <_printf_i+0x134>
    39aa:	07cb      	lsls	r3, r1, #31
    39ac:	d502      	bpl.n	39b4 <_printf_i+0xf8>
    39ae:	2320      	movs	r3, #32
    39b0:	4319      	orrs	r1, r3
    39b2:	6021      	str	r1, [r4, #0]
    39b4:	2710      	movs	r7, #16
    39b6:	2d00      	cmp	r5, #0
    39b8:	d103      	bne.n	39c2 <_printf_i+0x106>
    39ba:	2320      	movs	r3, #32
    39bc:	6822      	ldr	r2, [r4, #0]
    39be:	439a      	bics	r2, r3
    39c0:	6022      	str	r2, [r4, #0]
    39c2:	0023      	movs	r3, r4
    39c4:	2200      	movs	r2, #0
    39c6:	3343      	adds	r3, #67	; 0x43
    39c8:	701a      	strb	r2, [r3, #0]
    39ca:	6863      	ldr	r3, [r4, #4]
    39cc:	60a3      	str	r3, [r4, #8]
    39ce:	2b00      	cmp	r3, #0
    39d0:	db5c      	blt.n	3a8c <_printf_i+0x1d0>
    39d2:	2204      	movs	r2, #4
    39d4:	6821      	ldr	r1, [r4, #0]
    39d6:	4391      	bics	r1, r2
    39d8:	6021      	str	r1, [r4, #0]
    39da:	2d00      	cmp	r5, #0
    39dc:	d158      	bne.n	3a90 <_printf_i+0x1d4>
    39de:	9e04      	ldr	r6, [sp, #16]
    39e0:	2b00      	cmp	r3, #0
    39e2:	d064      	beq.n	3aae <_printf_i+0x1f2>
    39e4:	0026      	movs	r6, r4
    39e6:	9b03      	ldr	r3, [sp, #12]
    39e8:	3642      	adds	r6, #66	; 0x42
    39ea:	781b      	ldrb	r3, [r3, #0]
    39ec:	7033      	strb	r3, [r6, #0]
    39ee:	e05e      	b.n	3aae <_printf_i+0x1f2>
    39f0:	0648      	lsls	r0, r1, #25
    39f2:	d5da      	bpl.n	39aa <_printf_i+0xee>
    39f4:	b2ad      	uxth	r5, r5
    39f6:	e7d8      	b.n	39aa <_printf_i+0xee>
    39f8:	6809      	ldr	r1, [r1, #0]
    39fa:	681a      	ldr	r2, [r3, #0]
    39fc:	0608      	lsls	r0, r1, #24
    39fe:	d505      	bpl.n	3a0c <_printf_i+0x150>
    3a00:	1d11      	adds	r1, r2, #4
    3a02:	6019      	str	r1, [r3, #0]
    3a04:	6813      	ldr	r3, [r2, #0]
    3a06:	6962      	ldr	r2, [r4, #20]
    3a08:	601a      	str	r2, [r3, #0]
    3a0a:	e006      	b.n	3a1a <_printf_i+0x15e>
    3a0c:	0649      	lsls	r1, r1, #25
    3a0e:	d5f7      	bpl.n	3a00 <_printf_i+0x144>
    3a10:	1d11      	adds	r1, r2, #4
    3a12:	6019      	str	r1, [r3, #0]
    3a14:	6813      	ldr	r3, [r2, #0]
    3a16:	8aa2      	ldrh	r2, [r4, #20]
    3a18:	801a      	strh	r2, [r3, #0]
    3a1a:	2300      	movs	r3, #0
    3a1c:	9e04      	ldr	r6, [sp, #16]
    3a1e:	6123      	str	r3, [r4, #16]
    3a20:	e054      	b.n	3acc <_printf_i+0x210>
    3a22:	681a      	ldr	r2, [r3, #0]
    3a24:	1d11      	adds	r1, r2, #4
    3a26:	6019      	str	r1, [r3, #0]
    3a28:	6816      	ldr	r6, [r2, #0]
    3a2a:	2100      	movs	r1, #0
    3a2c:	6862      	ldr	r2, [r4, #4]
    3a2e:	0030      	movs	r0, r6
    3a30:	f000 f91a 	bl	3c68 <memchr>
    3a34:	2800      	cmp	r0, #0
    3a36:	d001      	beq.n	3a3c <_printf_i+0x180>
    3a38:	1b80      	subs	r0, r0, r6
    3a3a:	6060      	str	r0, [r4, #4]
    3a3c:	6863      	ldr	r3, [r4, #4]
    3a3e:	6123      	str	r3, [r4, #16]
    3a40:	2300      	movs	r3, #0
    3a42:	9a04      	ldr	r2, [sp, #16]
    3a44:	7013      	strb	r3, [r2, #0]
    3a46:	e041      	b.n	3acc <_printf_i+0x210>
    3a48:	6923      	ldr	r3, [r4, #16]
    3a4a:	0032      	movs	r2, r6
    3a4c:	9906      	ldr	r1, [sp, #24]
    3a4e:	9805      	ldr	r0, [sp, #20]
    3a50:	9d07      	ldr	r5, [sp, #28]
    3a52:	47a8      	blx	r5
    3a54:	1c43      	adds	r3, r0, #1
    3a56:	d043      	beq.n	3ae0 <_printf_i+0x224>
    3a58:	6823      	ldr	r3, [r4, #0]
    3a5a:	2500      	movs	r5, #0
    3a5c:	079b      	lsls	r3, r3, #30
    3a5e:	d40f      	bmi.n	3a80 <_printf_i+0x1c4>
    3a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3a62:	68e0      	ldr	r0, [r4, #12]
    3a64:	4298      	cmp	r0, r3
    3a66:	da3d      	bge.n	3ae4 <_printf_i+0x228>
    3a68:	0018      	movs	r0, r3
    3a6a:	e03b      	b.n	3ae4 <_printf_i+0x228>
    3a6c:	0022      	movs	r2, r4
    3a6e:	2301      	movs	r3, #1
    3a70:	3219      	adds	r2, #25
    3a72:	9906      	ldr	r1, [sp, #24]
    3a74:	9805      	ldr	r0, [sp, #20]
    3a76:	9e07      	ldr	r6, [sp, #28]
    3a78:	47b0      	blx	r6
    3a7a:	1c43      	adds	r3, r0, #1
    3a7c:	d030      	beq.n	3ae0 <_printf_i+0x224>
    3a7e:	3501      	adds	r5, #1
    3a80:	68e3      	ldr	r3, [r4, #12]
    3a82:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3a84:	1a9b      	subs	r3, r3, r2
    3a86:	429d      	cmp	r5, r3
    3a88:	dbf0      	blt.n	3a6c <_printf_i+0x1b0>
    3a8a:	e7e9      	b.n	3a60 <_printf_i+0x1a4>
    3a8c:	2d00      	cmp	r5, #0
    3a8e:	d0a9      	beq.n	39e4 <_printf_i+0x128>
    3a90:	9e04      	ldr	r6, [sp, #16]
    3a92:	0028      	movs	r0, r5
    3a94:	0039      	movs	r1, r7
    3a96:	f7fd fde3 	bl	1660 <__aeabi_uidivmod>
    3a9a:	9b03      	ldr	r3, [sp, #12]
    3a9c:	3e01      	subs	r6, #1
    3a9e:	5c5b      	ldrb	r3, [r3, r1]
    3aa0:	0028      	movs	r0, r5
    3aa2:	7033      	strb	r3, [r6, #0]
    3aa4:	0039      	movs	r1, r7
    3aa6:	f7fd fd55 	bl	1554 <__udivsi3>
    3aaa:	1e05      	subs	r5, r0, #0
    3aac:	d1f1      	bne.n	3a92 <_printf_i+0x1d6>
    3aae:	2f08      	cmp	r7, #8
    3ab0:	d109      	bne.n	3ac6 <_printf_i+0x20a>
    3ab2:	6823      	ldr	r3, [r4, #0]
    3ab4:	07db      	lsls	r3, r3, #31
    3ab6:	d506      	bpl.n	3ac6 <_printf_i+0x20a>
    3ab8:	6863      	ldr	r3, [r4, #4]
    3aba:	6922      	ldr	r2, [r4, #16]
    3abc:	4293      	cmp	r3, r2
    3abe:	dc02      	bgt.n	3ac6 <_printf_i+0x20a>
    3ac0:	2330      	movs	r3, #48	; 0x30
    3ac2:	3e01      	subs	r6, #1
    3ac4:	7033      	strb	r3, [r6, #0]
    3ac6:	9b04      	ldr	r3, [sp, #16]
    3ac8:	1b9b      	subs	r3, r3, r6
    3aca:	6123      	str	r3, [r4, #16]
    3acc:	9b07      	ldr	r3, [sp, #28]
    3ace:	aa09      	add	r2, sp, #36	; 0x24
    3ad0:	9300      	str	r3, [sp, #0]
    3ad2:	0021      	movs	r1, r4
    3ad4:	9b06      	ldr	r3, [sp, #24]
    3ad6:	9805      	ldr	r0, [sp, #20]
    3ad8:	f7ff fe82 	bl	37e0 <_printf_common>
    3adc:	1c43      	adds	r3, r0, #1
    3ade:	d1b3      	bne.n	3a48 <_printf_i+0x18c>
    3ae0:	2001      	movs	r0, #1
    3ae2:	4240      	negs	r0, r0
    3ae4:	b00b      	add	sp, #44	; 0x2c
    3ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ae8:	00003e72 	.word	0x00003e72
    3aec:	00003e61 	.word	0x00003e61

00003af0 <_sbrk_r>:
    3af0:	2300      	movs	r3, #0
    3af2:	b570      	push	{r4, r5, r6, lr}
    3af4:	4c06      	ldr	r4, [pc, #24]	; (3b10 <_sbrk_r+0x20>)
    3af6:	0005      	movs	r5, r0
    3af8:	0008      	movs	r0, r1
    3afa:	6023      	str	r3, [r4, #0]
    3afc:	f7fd fc3e 	bl	137c <_sbrk>
    3b00:	1c43      	adds	r3, r0, #1
    3b02:	d103      	bne.n	3b0c <_sbrk_r+0x1c>
    3b04:	6823      	ldr	r3, [r4, #0]
    3b06:	2b00      	cmp	r3, #0
    3b08:	d000      	beq.n	3b0c <_sbrk_r+0x1c>
    3b0a:	602b      	str	r3, [r5, #0]
    3b0c:	bd70      	pop	{r4, r5, r6, pc}
    3b0e:	46c0      	nop			; (mov r8, r8)
    3b10:	20000164 	.word	0x20000164

00003b14 <__sread>:
    3b14:	b570      	push	{r4, r5, r6, lr}
    3b16:	000c      	movs	r4, r1
    3b18:	250e      	movs	r5, #14
    3b1a:	5f49      	ldrsh	r1, [r1, r5]
    3b1c:	f000 f8b2 	bl	3c84 <_read_r>
    3b20:	2800      	cmp	r0, #0
    3b22:	db03      	blt.n	3b2c <__sread+0x18>
    3b24:	6d63      	ldr	r3, [r4, #84]	; 0x54
    3b26:	181b      	adds	r3, r3, r0
    3b28:	6563      	str	r3, [r4, #84]	; 0x54
    3b2a:	bd70      	pop	{r4, r5, r6, pc}
    3b2c:	89a3      	ldrh	r3, [r4, #12]
    3b2e:	4a02      	ldr	r2, [pc, #8]	; (3b38 <__sread+0x24>)
    3b30:	4013      	ands	r3, r2
    3b32:	81a3      	strh	r3, [r4, #12]
    3b34:	e7f9      	b.n	3b2a <__sread+0x16>
    3b36:	46c0      	nop			; (mov r8, r8)
    3b38:	ffffefff 	.word	0xffffefff

00003b3c <__swrite>:
    3b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b3e:	001f      	movs	r7, r3
    3b40:	898b      	ldrh	r3, [r1, #12]
    3b42:	0005      	movs	r5, r0
    3b44:	000c      	movs	r4, r1
    3b46:	0016      	movs	r6, r2
    3b48:	05db      	lsls	r3, r3, #23
    3b4a:	d505      	bpl.n	3b58 <__swrite+0x1c>
    3b4c:	230e      	movs	r3, #14
    3b4e:	5ec9      	ldrsh	r1, [r1, r3]
    3b50:	2200      	movs	r2, #0
    3b52:	2302      	movs	r3, #2
    3b54:	f000 f874 	bl	3c40 <_lseek_r>
    3b58:	89a3      	ldrh	r3, [r4, #12]
    3b5a:	4a05      	ldr	r2, [pc, #20]	; (3b70 <__swrite+0x34>)
    3b5c:	0028      	movs	r0, r5
    3b5e:	4013      	ands	r3, r2
    3b60:	81a3      	strh	r3, [r4, #12]
    3b62:	0032      	movs	r2, r6
    3b64:	230e      	movs	r3, #14
    3b66:	5ee1      	ldrsh	r1, [r4, r3]
    3b68:	003b      	movs	r3, r7
    3b6a:	f000 f81f 	bl	3bac <_write_r>
    3b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3b70:	ffffefff 	.word	0xffffefff

00003b74 <__sseek>:
    3b74:	b570      	push	{r4, r5, r6, lr}
    3b76:	000c      	movs	r4, r1
    3b78:	250e      	movs	r5, #14
    3b7a:	5f49      	ldrsh	r1, [r1, r5]
    3b7c:	f000 f860 	bl	3c40 <_lseek_r>
    3b80:	89a3      	ldrh	r3, [r4, #12]
    3b82:	1c42      	adds	r2, r0, #1
    3b84:	d103      	bne.n	3b8e <__sseek+0x1a>
    3b86:	4a05      	ldr	r2, [pc, #20]	; (3b9c <__sseek+0x28>)
    3b88:	4013      	ands	r3, r2
    3b8a:	81a3      	strh	r3, [r4, #12]
    3b8c:	bd70      	pop	{r4, r5, r6, pc}
    3b8e:	2280      	movs	r2, #128	; 0x80
    3b90:	0152      	lsls	r2, r2, #5
    3b92:	4313      	orrs	r3, r2
    3b94:	81a3      	strh	r3, [r4, #12]
    3b96:	6560      	str	r0, [r4, #84]	; 0x54
    3b98:	e7f8      	b.n	3b8c <__sseek+0x18>
    3b9a:	46c0      	nop			; (mov r8, r8)
    3b9c:	ffffefff 	.word	0xffffefff

00003ba0 <__sclose>:
    3ba0:	b510      	push	{r4, lr}
    3ba2:	230e      	movs	r3, #14
    3ba4:	5ec9      	ldrsh	r1, [r1, r3]
    3ba6:	f000 f815 	bl	3bd4 <_close_r>
    3baa:	bd10      	pop	{r4, pc}

00003bac <_write_r>:
    3bac:	b570      	push	{r4, r5, r6, lr}
    3bae:	0005      	movs	r5, r0
    3bb0:	0008      	movs	r0, r1
    3bb2:	0011      	movs	r1, r2
    3bb4:	2200      	movs	r2, #0
    3bb6:	4c06      	ldr	r4, [pc, #24]	; (3bd0 <_write_r+0x24>)
    3bb8:	6022      	str	r2, [r4, #0]
    3bba:	001a      	movs	r2, r3
    3bbc:	f7fc fc86 	bl	4cc <_write>
    3bc0:	1c43      	adds	r3, r0, #1
    3bc2:	d103      	bne.n	3bcc <_write_r+0x20>
    3bc4:	6823      	ldr	r3, [r4, #0]
    3bc6:	2b00      	cmp	r3, #0
    3bc8:	d000      	beq.n	3bcc <_write_r+0x20>
    3bca:	602b      	str	r3, [r5, #0]
    3bcc:	bd70      	pop	{r4, r5, r6, pc}
    3bce:	46c0      	nop			; (mov r8, r8)
    3bd0:	20000164 	.word	0x20000164

00003bd4 <_close_r>:
    3bd4:	2300      	movs	r3, #0
    3bd6:	b570      	push	{r4, r5, r6, lr}
    3bd8:	4c06      	ldr	r4, [pc, #24]	; (3bf4 <_close_r+0x20>)
    3bda:	0005      	movs	r5, r0
    3bdc:	0008      	movs	r0, r1
    3bde:	6023      	str	r3, [r4, #0]
    3be0:	f7fd fbde 	bl	13a0 <_close>
    3be4:	1c43      	adds	r3, r0, #1
    3be6:	d103      	bne.n	3bf0 <_close_r+0x1c>
    3be8:	6823      	ldr	r3, [r4, #0]
    3bea:	2b00      	cmp	r3, #0
    3bec:	d000      	beq.n	3bf0 <_close_r+0x1c>
    3bee:	602b      	str	r3, [r5, #0]
    3bf0:	bd70      	pop	{r4, r5, r6, pc}
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	20000164 	.word	0x20000164

00003bf8 <_fstat_r>:
    3bf8:	2300      	movs	r3, #0
    3bfa:	b570      	push	{r4, r5, r6, lr}
    3bfc:	4c06      	ldr	r4, [pc, #24]	; (3c18 <_fstat_r+0x20>)
    3bfe:	0005      	movs	r5, r0
    3c00:	0008      	movs	r0, r1
    3c02:	0011      	movs	r1, r2
    3c04:	6023      	str	r3, [r4, #0]
    3c06:	f7fd fbce 	bl	13a6 <_fstat>
    3c0a:	1c43      	adds	r3, r0, #1
    3c0c:	d103      	bne.n	3c16 <_fstat_r+0x1e>
    3c0e:	6823      	ldr	r3, [r4, #0]
    3c10:	2b00      	cmp	r3, #0
    3c12:	d000      	beq.n	3c16 <_fstat_r+0x1e>
    3c14:	602b      	str	r3, [r5, #0]
    3c16:	bd70      	pop	{r4, r5, r6, pc}
    3c18:	20000164 	.word	0x20000164

00003c1c <_isatty_r>:
    3c1c:	2300      	movs	r3, #0
    3c1e:	b570      	push	{r4, r5, r6, lr}
    3c20:	4c06      	ldr	r4, [pc, #24]	; (3c3c <_isatty_r+0x20>)
    3c22:	0005      	movs	r5, r0
    3c24:	0008      	movs	r0, r1
    3c26:	6023      	str	r3, [r4, #0]
    3c28:	f7fd fbc2 	bl	13b0 <_isatty>
    3c2c:	1c43      	adds	r3, r0, #1
    3c2e:	d103      	bne.n	3c38 <_isatty_r+0x1c>
    3c30:	6823      	ldr	r3, [r4, #0]
    3c32:	2b00      	cmp	r3, #0
    3c34:	d000      	beq.n	3c38 <_isatty_r+0x1c>
    3c36:	602b      	str	r3, [r5, #0]
    3c38:	bd70      	pop	{r4, r5, r6, pc}
    3c3a:	46c0      	nop			; (mov r8, r8)
    3c3c:	20000164 	.word	0x20000164

00003c40 <_lseek_r>:
    3c40:	b570      	push	{r4, r5, r6, lr}
    3c42:	0005      	movs	r5, r0
    3c44:	0008      	movs	r0, r1
    3c46:	0011      	movs	r1, r2
    3c48:	2200      	movs	r2, #0
    3c4a:	4c06      	ldr	r4, [pc, #24]	; (3c64 <_lseek_r+0x24>)
    3c4c:	6022      	str	r2, [r4, #0]
    3c4e:	001a      	movs	r2, r3
    3c50:	f7fd fbb0 	bl	13b4 <_lseek>
    3c54:	1c43      	adds	r3, r0, #1
    3c56:	d103      	bne.n	3c60 <_lseek_r+0x20>
    3c58:	6823      	ldr	r3, [r4, #0]
    3c5a:	2b00      	cmp	r3, #0
    3c5c:	d000      	beq.n	3c60 <_lseek_r+0x20>
    3c5e:	602b      	str	r3, [r5, #0]
    3c60:	bd70      	pop	{r4, r5, r6, pc}
    3c62:	46c0      	nop			; (mov r8, r8)
    3c64:	20000164 	.word	0x20000164

00003c68 <memchr>:
    3c68:	b2c9      	uxtb	r1, r1
    3c6a:	1882      	adds	r2, r0, r2
    3c6c:	4290      	cmp	r0, r2
    3c6e:	d101      	bne.n	3c74 <memchr+0xc>
    3c70:	2000      	movs	r0, #0
    3c72:	4770      	bx	lr
    3c74:	7803      	ldrb	r3, [r0, #0]
    3c76:	428b      	cmp	r3, r1
    3c78:	d0fb      	beq.n	3c72 <memchr+0xa>
    3c7a:	3001      	adds	r0, #1
    3c7c:	e7f6      	b.n	3c6c <memchr+0x4>

00003c7e <__malloc_lock>:
    3c7e:	4770      	bx	lr

00003c80 <__malloc_unlock>:
    3c80:	4770      	bx	lr
	...

00003c84 <_read_r>:
    3c84:	b570      	push	{r4, r5, r6, lr}
    3c86:	0005      	movs	r5, r0
    3c88:	0008      	movs	r0, r1
    3c8a:	0011      	movs	r1, r2
    3c8c:	2200      	movs	r2, #0
    3c8e:	4c06      	ldr	r4, [pc, #24]	; (3ca8 <_read_r+0x24>)
    3c90:	6022      	str	r2, [r4, #0]
    3c92:	001a      	movs	r2, r3
    3c94:	f7fc fbf8 	bl	488 <_read>
    3c98:	1c43      	adds	r3, r0, #1
    3c9a:	d103      	bne.n	3ca4 <_read_r+0x20>
    3c9c:	6823      	ldr	r3, [r4, #0]
    3c9e:	2b00      	cmp	r3, #0
    3ca0:	d000      	beq.n	3ca4 <_read_r+0x20>
    3ca2:	602b      	str	r3, [r5, #0]
    3ca4:	bd70      	pop	{r4, r5, r6, pc}
    3ca6:	46c0      	nop			; (mov r8, r8)
    3ca8:	20000164 	.word	0x20000164
    3cac:	42000800 	.word	0x42000800
    3cb0:	42000c00 	.word	0x42000c00
    3cb4:	42001000 	.word	0x42001000
    3cb8:	42001400 	.word	0x42001400
    3cbc:	42001800 	.word	0x42001800
    3cc0:	42001c00 	.word	0x42001c00
    3cc4:	252c6425 	.word	0x252c6425
    3cc8:	64252c64 	.word	0x64252c64
    3ccc:	0d64252c 	.word	0x0d64252c
    3cd0:	0000000a 	.word	0x0000000a
    3cd4:	00000d0a 	.word	0x00000d0a
    3cd8:	00000d06 	.word	0x00000d06
    3cdc:	00000d06 	.word	0x00000d06
    3ce0:	00000d68 	.word	0x00000d68
    3ce4:	00000d68 	.word	0x00000d68
    3ce8:	00000d1e 	.word	0x00000d1e
    3cec:	00000d10 	.word	0x00000d10
    3cf0:	00000d24 	.word	0x00000d24
    3cf4:	00000d56 	.word	0x00000d56
    3cf8:	00000df0 	.word	0x00000df0
    3cfc:	00000dd0 	.word	0x00000dd0
    3d00:	00000dd0 	.word	0x00000dd0
    3d04:	00000e5c 	.word	0x00000e5c
    3d08:	00000de2 	.word	0x00000de2
    3d0c:	00000dfe 	.word	0x00000dfe
    3d10:	00000dd4 	.word	0x00000dd4
    3d14:	00000e0c 	.word	0x00000e0c
    3d18:	00000e4c 	.word	0x00000e4c
    3d1c:	6c6c6568 	.word	0x6c6c6568
    3d20:	0000006f 	.word	0x0000006f
    3d24:	2044454c 	.word	0x2044454c
    3d28:	000d4e4f 	.word	0x000d4e4f
    3d2c:	000019e0 	.word	0x000019e0
    3d30:	00001930 	.word	0x00001930
    3d34:	00001930 	.word	0x00001930
    3d38:	0000192e 	.word	0x0000192e
    3d3c:	000019d2 	.word	0x000019d2
    3d40:	000019d2 	.word	0x000019d2
    3d44:	000019c8 	.word	0x000019c8
    3d48:	0000192e 	.word	0x0000192e
    3d4c:	000019d2 	.word	0x000019d2
    3d50:	000019c8 	.word	0x000019c8
    3d54:	000019d2 	.word	0x000019d2
    3d58:	0000192e 	.word	0x0000192e
    3d5c:	000019d8 	.word	0x000019d8
    3d60:	000019d8 	.word	0x000019d8
    3d64:	000019d8 	.word	0x000019d8
    3d68:	00001a68 	.word	0x00001a68
    3d6c:	00002064 	.word	0x00002064
    3d70:	00002046 	.word	0x00002046
    3d74:	00002000 	.word	0x00002000
    3d78:	00001f1e 	.word	0x00001f1e
    3d7c:	00002000 	.word	0x00002000
    3d80:	00002038 	.word	0x00002038
    3d84:	00002000 	.word	0x00002000
    3d88:	00001f1e 	.word	0x00001f1e
    3d8c:	00002046 	.word	0x00002046
    3d90:	00002046 	.word	0x00002046
    3d94:	00002038 	.word	0x00002038
    3d98:	00001f1e 	.word	0x00001f1e
    3d9c:	00001f16 	.word	0x00001f16
    3da0:	00001f16 	.word	0x00001f16
    3da4:	00001f16 	.word	0x00001f16
    3da8:	0000227c 	.word	0x0000227c
    3dac:	000026c4 	.word	0x000026c4
    3db0:	00002584 	.word	0x00002584
    3db4:	00002584 	.word	0x00002584
    3db8:	00002580 	.word	0x00002580
    3dbc:	0000269c 	.word	0x0000269c
    3dc0:	0000269c 	.word	0x0000269c
    3dc4:	0000268e 	.word	0x0000268e
    3dc8:	00002580 	.word	0x00002580
    3dcc:	0000269c 	.word	0x0000269c
    3dd0:	0000268e 	.word	0x0000268e
    3dd4:	0000269c 	.word	0x0000269c
    3dd8:	00002580 	.word	0x00002580
    3ddc:	000026a4 	.word	0x000026a4
    3de0:	000026a4 	.word	0x000026a4
    3de4:	000026a4 	.word	0x000026a4
    3de8:	000028a8 	.word	0x000028a8

00003dec <_global_impure_ptr>:
    3dec:	20000008                                ... 

00003df0 <__sf_fake_stderr>:
	...

00003e10 <__sf_fake_stdin>:
	...

00003e30 <__sf_fake_stdout>:
	...
    3e50:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3e60:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3e70:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3e80:	00006665                                ef..

00003e84 <_init>:
    3e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e86:	46c0      	nop			; (mov r8, r8)
    3e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3e8a:	bc08      	pop	{r3}
    3e8c:	469e      	mov	lr, r3
    3e8e:	4770      	bx	lr

00003e90 <__init_array_start>:
    3e90:	000000dd 	.word	0x000000dd

00003e94 <_fini>:
    3e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e96:	46c0      	nop			; (mov r8, r8)
    3e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3e9a:	bc08      	pop	{r3}
    3e9c:	469e      	mov	lr, r3
    3e9e:	4770      	bx	lr

00003ea0 <__fini_array_start>:
    3ea0:	000000b5 	.word	0x000000b5
