
CAN_LoopBack.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003114  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080032e4  080032e4  000042e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003350  08003350  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003350  08003350  00004350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003358  08003358  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003358  08003358  00004358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800335c  0800335c  0000435c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003360  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000005c  080033bc  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  080033bc  00005238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009901  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001825  00000000  00000000  0000e98d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  000101b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005ee  00000000  00000000  00010980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002158e  00000000  00000000  00010f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a5c2  00000000  00000000  000324fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cad6b  00000000  00000000  0003cabe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107829  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002470  00000000  00000000  0010786c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00109cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080032cc 	.word	0x080032cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080032cc 	.word	0x080032cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SysTick_Handler>:
 *      Author: User
 */
#include "it.h"

void SysTick_Handler (void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005b4:	f000 fada 	bl	8000b6c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005b8:	f000 fe5a 	bl	8001270 <HAL_SYSTICK_IRQHandler>
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <main>:
UART_HandleTypeDef huart2;

CAN_HandleTypeDef hcan1;

int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
	HAL_Init();
 80005c4:	f000 fa80 	bl	8000ac8 <HAL_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 80005c8:	2032      	movs	r0, #50	@ 0x32
 80005ca:	f000 f815 	bl	80005f8 <SystemClock_Config_HSE>

	Gpio_Init();
 80005ce:	f000 f8a5 	bl	800071c <Gpio_Init>

	UART2_Init();
 80005d2:	f000 f8c7 	bl	8000764 <UART2_Init>

	CAN1_Init();
 80005d6:	f000 f8eb 	bl	80007b0 <CAN1_Init>

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 80005da:	4806      	ldr	r0, [pc, #24]	@ (80005f4 <main+0x34>)
 80005dc:	f000 fbe1 	bl	8000da2 <HAL_CAN_Start>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <main+0x2a>
	{
		Error_handler();
 80005e6:	f000 f963 	bl	80008b0 <Error_handler>
	}

	CAN1_Tx();
 80005ea:	f000 f917 	bl	800081c <CAN1_Tx>

	while(1);
 80005ee:	bf00      	nop
 80005f0:	e7fd      	b.n	80005ee <main+0x2e>
 80005f2:	bf00      	nop
 80005f4:	200000c0 	.word	0x200000c0

080005f8 <SystemClock_Config_HSE>:

	return 0;
}

void SystemClock_Config_HSE(uint8_t clock_freq)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b096      	sub	sp, #88	@ 0x58
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;

	RCC_ClkInitTypeDef clk_init;

	uint32_t Flatency = 0;
 8000602:	2300      	movs	r3, #0
 8000604:	657b      	str	r3, [r7, #84]	@ 0x54


	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;
 8000606:	2305      	movs	r3, #5
 8000608:	623b      	str	r3, [r7, #32]
	osc_init.HSEState = RCC_HSE_ON;
 800060a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800060e:	627b      	str	r3, [r7, #36]	@ 0x24
	osc_init.LSEState = RCC_LSE_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	62bb      	str	r3, [r7, #40]	@ 0x28
	//osc_init.HSICalibrationValue = 16;
	osc_init.PLL.PLLState = RCC_PLL_ON;
 8000614:	2302      	movs	r3, #2
 8000616:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000618:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800061c:	63fb      	str	r3, [r7, #60]	@ 0x3c


	switch(clock_freq)
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	2b78      	cmp	r3, #120	@ 0x78
 8000622:	d038      	beq.n	8000696 <SystemClock_Config_HSE+0x9e>
 8000624:	2b78      	cmp	r3, #120	@ 0x78
 8000626:	dc72      	bgt.n	800070e <SystemClock_Config_HSE+0x116>
 8000628:	2b32      	cmp	r3, #50	@ 0x32
 800062a:	d002      	beq.n	8000632 <SystemClock_Config_HSE+0x3a>
 800062c:	2b54      	cmp	r3, #84	@ 0x54
 800062e:	d019      	beq.n	8000664 <SystemClock_Config_HSE+0x6c>

			break;
		}

		default:
			return;
 8000630:	e06d      	b.n	800070e <SystemClock_Config_HSE+0x116>
			osc_init.PLL.PLLM = 16;
 8000632:	2310      	movs	r3, #16
 8000634:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLN = 100;
 8000636:	2364      	movs	r3, #100	@ 0x64
 8000638:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLP = 2;
 800063a:	2302      	movs	r3, #2
 800063c:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLQ = 2;
 800063e:	2302      	movs	r3, #2
 8000640:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLR = 2;
 8000642:	2302      	movs	r3, #2
 8000644:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8000646:	230f      	movs	r3, #15
 8000648:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2302      	movs	r3, #2
 800064c:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000656:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000658:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800065c:	61fb      	str	r3, [r7, #28]
			Flatency = FLASH_ACR_LATENCY_1WS;
 800065e:	2301      	movs	r3, #1
 8000660:	657b      	str	r3, [r7, #84]	@ 0x54
			break;
 8000662:	e031      	b.n	80006c8 <SystemClock_Config_HSE+0xd0>
			osc_init.PLL.PLLM = 16;
 8000664:	2310      	movs	r3, #16
 8000666:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLN = 168;
 8000668:	23a8      	movs	r3, #168	@ 0xa8
 800066a:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLP = 2;
 800066c:	2302      	movs	r3, #2
 800066e:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLQ = 2;
 8000670:	2302      	movs	r3, #2
 8000672:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLR = 2;
 8000674:	2302      	movs	r3, #2
 8000676:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8000678:	230f      	movs	r3, #15
 800067a:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067c:	2302      	movs	r3, #2
 800067e:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000688:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800068a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800068e:	61fb      	str	r3, [r7, #28]
			Flatency = FLASH_ACR_LATENCY_2WS;
 8000690:	2302      	movs	r3, #2
 8000692:	657b      	str	r3, [r7, #84]	@ 0x54
			break;
 8000694:	e018      	b.n	80006c8 <SystemClock_Config_HSE+0xd0>
			osc_init.PLL.PLLM = 16;
 8000696:	2310      	movs	r3, #16
 8000698:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLN = 240;
 800069a:	23f0      	movs	r3, #240	@ 0xf0
 800069c:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLP = 2;
 800069e:	2302      	movs	r3, #2
 80006a0:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLQ = 2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLR = 2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 80006aa:	230f      	movs	r3, #15
 80006ac:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ae:	2302      	movs	r3, #2
 80006b0:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 80006b6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006ba:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80006bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006c0:	61fb      	str	r3, [r7, #28]
			Flatency = FLASH_ACR_LATENCY_3WS;
 80006c2:	2303      	movs	r3, #3
 80006c4:	657b      	str	r3, [r7, #84]	@ 0x54
			break;
 80006c6:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 fabb 	bl	8001c48 <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config_HSE+0xe4>
	{
		Error_handler();
 80006d8:	f000 f8ea 	bl	80008b0 <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, Flatency) != HAL_OK)
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 ff66 	bl	80015b4 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config_HSE+0xfa>
	{
		Error_handler();
 80006ee:	f000 f8df 	bl	80008b0 <Error_handler>
	}

	//Systick configuration
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80006f2:	f001 f845 	bl	8001780 <HAL_RCC_GetHCLKFreq>
 80006f6:	4603      	mov	r3, r0
 80006f8:	4a07      	ldr	r2, [pc, #28]	@ (8000718 <SystemClock_Config_HSE+0x120>)
 80006fa:	fba2 2303 	umull	r2, r3, r2, r3
 80006fe:	099b      	lsrs	r3, r3, #6
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fd8c 	bl	800121e <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000706:	2004      	movs	r0, #4
 8000708:	f000 fd96 	bl	8001238 <HAL_SYSTICK_CLKSourceConfig>
 800070c:	e000      	b.n	8000710 <SystemClock_Config_HSE+0x118>
			return;
 800070e:	bf00      	nop
}
 8000710:	3758      	adds	r7, #88	@ 0x58
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	10624dd3 	.word	0x10624dd3

0800071c <Gpio_Init>:

void Gpio_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioLed;
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	603b      	str	r3, [r7, #0]
 8000726:	4b0d      	ldr	r3, [pc, #52]	@ (800075c <Gpio_Init+0x40>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	4a0c      	ldr	r2, [pc, #48]	@ (800075c <Gpio_Init+0x40>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6313      	str	r3, [r2, #48]	@ 0x30
 8000732:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <Gpio_Init+0x40>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	683b      	ldr	r3, [r7, #0]

	gpioLed.Pin = GPIO_PIN_5;
 800073e:	2320      	movs	r3, #32
 8000740:	607b      	str	r3, [r7, #4]
	gpioLed.Mode = GPIO_MODE_OUTPUT_PP;
 8000742:	2301      	movs	r3, #1
 8000744:	60bb      	str	r3, [r7, #8]
	gpioLed.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOA, &gpioLed);
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	4619      	mov	r1, r3
 800074e:	4804      	ldr	r0, [pc, #16]	@ (8000760 <Gpio_Init+0x44>)
 8000750:	f000 fd9c 	bl	800128c <HAL_GPIO_Init>
}
 8000754:	bf00      	nop
 8000756:	3718      	adds	r7, #24
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40023800 	.word	0x40023800
 8000760:	40020000 	.word	0x40020000

08000764 <UART2_Init>:


void UART2_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <UART2_Init+0x44>)
 800076a:	4a10      	ldr	r2, [pc, #64]	@ (80007ac <UART2_Init+0x48>)
 800076c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <UART2_Init+0x44>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <UART2_Init+0x44>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0a      	ldr	r3, [pc, #40]	@ (80007a8 <UART2_Init+0x44>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <UART2_Init+0x44>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000788:	4b07      	ldr	r3, [pc, #28]	@ (80007a8 <UART2_Init+0x44>)
 800078a:	2200      	movs	r2, #0
 800078c:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800078e:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <UART2_Init+0x44>)
 8000790:	220c      	movs	r2, #12
 8000792:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK)
 8000794:	4804      	ldr	r0, [pc, #16]	@ (80007a8 <UART2_Init+0x44>)
 8000796:	f001 fcf5 	bl	8002184 <HAL_UART_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <UART2_Init+0x40>
	{
		//there is a problem
		Error_handler();
 80007a0:	f000 f886 	bl	80008b0 <Error_handler>
	}
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000078 	.word	0x20000078
 80007ac:	40004400 	.word	0x40004400

080007b0 <CAN1_Init>:

void CAN1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 80007b4:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <CAN1_Init+0x64>)
 80007b6:	4a18      	ldr	r2, [pc, #96]	@ (8000818 <CAN1_Init+0x68>)
 80007b8:	601a      	str	r2, [r3, #0]
	hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 80007ba:	4b16      	ldr	r3, [pc, #88]	@ (8000814 <CAN1_Init+0x64>)
 80007bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007c0:	609a      	str	r2, [r3, #8]
	hcan1.Init.AutoBusOff = DISABLE;
 80007c2:	4b14      	ldr	r3, [pc, #80]	@ (8000814 <CAN1_Init+0x64>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoRetransmission = ENABLE;
 80007c8:	4b12      	ldr	r3, [pc, #72]	@ (8000814 <CAN1_Init+0x64>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	76da      	strb	r2, [r3, #27]
	hcan1.Init.AutoWakeUp = DISABLE;
 80007ce:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <CAN1_Init+0x64>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	769a      	strb	r2, [r3, #26]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <CAN1_Init+0x64>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <CAN1_Init+0x64>)
 80007dc:	2200      	movs	r2, #0
 80007de:	761a      	strb	r2, [r3, #24]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <CAN1_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	775a      	strb	r2, [r3, #29]

	//setting related to can bit timings
	hcan1.Init.Prescaler = 5;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <CAN1_Init+0x64>)
 80007e8:	2205      	movs	r2, #5
 80007ea:	605a      	str	r2, [r3, #4]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007ec:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <CAN1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80007f2:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <CAN1_Init+0x64>)
 80007f4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80007f8:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS1_1TQ;
 80007fa:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <CAN1_Init+0x64>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	615a      	str	r2, [r3, #20]


	if( HAL_CAN_Init(&hcan1) != HAL_OK)
 8000800:	4804      	ldr	r0, [pc, #16]	@ (8000814 <CAN1_Init+0x64>)
 8000802:	f000 f9d3 	bl	8000bac <HAL_CAN_Init>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <CAN1_Init+0x60>
	{
		Error_handler();
 800080c:	f000 f850 	bl	80008b0 <Error_handler>
	}
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	200000c0 	.word	0x200000c0
 8000818:	40006400 	.word	0x40006400

0800081c <CAN1_Tx>:

void CAN1_Tx(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b096      	sub	sp, #88	@ 0x58
 8000820:	af00      	add	r7, sp, #0

	CAN_TxHeaderTypeDef TxHeader;

	uint32_t TxMailbox;

	uint8_t Message[6] = {'H' , 'e' , 'l' , 'l' , 'o' , '\0'};
 8000822:	4a1f      	ldr	r2, [pc, #124]	@ (80008a0 <CAN1_Tx+0x84>)
 8000824:	463b      	mov	r3, r7
 8000826:	e892 0003 	ldmia.w	r2, {r0, r1}
 800082a:	6018      	str	r0, [r3, #0]
 800082c:	3304      	adds	r3, #4
 800082e:	8019      	strh	r1, [r3, #0]

	TxHeader.DLC = 6;
 8000830:	2306      	movs	r3, #6
 8000832:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = 0x65D;
 8000834:	f240 635d 	movw	r3, #1629	@ 0x65d
 8000838:	60fb      	str	r3, [r7, #12]
	TxHeader.IDE = CAN_ID_STD;
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
	TxHeader.RTR = CAN_RTR_DATA;
 800083e:	2300      	movs	r3, #0
 8000840:	61bb      	str	r3, [r7, #24]

	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, Message, &TxMailbox) != HAL_OK)
 8000842:	f107 0308 	add.w	r3, r7, #8
 8000846:	463a      	mov	r2, r7
 8000848:	f107 010c 	add.w	r1, r7, #12
 800084c:	4815      	ldr	r0, [pc, #84]	@ (80008a4 <CAN1_Tx+0x88>)
 800084e:	f000 faec 	bl	8000e2a <HAL_CAN_AddTxMessage>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <CAN1_Tx+0x40>
	{
		Error_handler();
 8000858:	f000 f82a 	bl	80008b0 <Error_handler>
	}

	while(HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox));
 800085c:	bf00      	nop
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	4619      	mov	r1, r3
 8000862:	4810      	ldr	r0, [pc, #64]	@ (80008a4 <CAN1_Tx+0x88>)
 8000864:	f000 fbb1 	bl	8000fca <HAL_CAN_IsTxMessagePending>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1f7      	bne.n	800085e <CAN1_Tx+0x42>

	sprintf(msg , "Message transmitted\r\n");
 800086e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000872:	490d      	ldr	r1, [pc, #52]	@ (80008a8 <CAN1_Tx+0x8c>)
 8000874:	4618      	mov	r0, r3
 8000876:	f002 f891 	bl	800299c <siprintf>

	HAL_UART_Transmit(&huart2 , (uint8_t*)msg , strlen(msg) , HAL_MAX_DELAY);
 800087a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fcc6 	bl	8000210 <strlen>
 8000884:	4603      	mov	r3, r0
 8000886:	b29a      	uxth	r2, r3
 8000888:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800088c:	f04f 33ff 	mov.w	r3, #4294967295
 8000890:	4806      	ldr	r0, [pc, #24]	@ (80008ac <CAN1_Tx+0x90>)
 8000892:	f001 fcc7 	bl	8002224 <HAL_UART_Transmit>

}
 8000896:	bf00      	nop
 8000898:	3758      	adds	r7, #88	@ 0x58
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	080032fc 	.word	0x080032fc
 80008a4:	200000c0 	.word	0x200000c0
 80008a8:	080032e4 	.word	0x080032e4
 80008ac:	20000078 	.word	0x20000078

080008b0 <Error_handler>:

void Error_handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
	while(1);
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <Error_handler+0x4>

080008b8 <HAL_MspInit>:
 */

#include "main.h"

void HAL_MspInit(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  //here will do low level processor specific init

	//1- set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008bc:	2003      	movs	r0, #3
 80008be:	f000 fc79 	bl	80011b4 <HAL_NVIC_SetPriorityGrouping>

	//2- enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x07 << 16; // usg fault , memory fault and bus fault system exceptions
 80008c2:	4b0d      	ldr	r3, [pc, #52]	@ (80008f8 <HAL_MspInit+0x40>)
 80008c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008c6:	4a0c      	ldr	r2, [pc, #48]	@ (80008f8 <HAL_MspInit+0x40>)
 80008c8:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80008cc:	6253      	str	r3, [r2, #36]	@ 0x24

	//3- configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn , 0 , 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2100      	movs	r1, #0
 80008d2:	f06f 000b 	mvn.w	r0, #11
 80008d6:	f000 fc78 	bl	80011ca <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn , 0 , 0);
 80008da:	2200      	movs	r2, #0
 80008dc:	2100      	movs	r1, #0
 80008de:	f06f 000a 	mvn.w	r0, #10
 80008e2:	f000 fc72 	bl	80011ca <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn , 0 , 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2100      	movs	r1, #0
 80008ea:	f06f 0009 	mvn.w	r0, #9
 80008ee:	f000 fc6c 	bl	80011ca <HAL_NVIC_SetPriority>
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	@ 0x28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level Inits of the USART2 peripheral

	//1- enable the clock for tha USART2 peripheral as well as for GPIOA peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 8000904:	2300      	movs	r3, #0
 8000906:	613b      	str	r3, [r7, #16]
 8000908:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <HAL_UART_MspInit+0x88>)
 800090a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090c:	4a1d      	ldr	r2, [pc, #116]	@ (8000984 <HAL_UART_MspInit+0x88>)
 800090e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000912:	6413      	str	r3, [r2, #64]	@ 0x40
 8000914:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <HAL_UART_MspInit+0x88>)
 8000916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <HAL_UART_MspInit+0x88>)
 8000926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000928:	4a16      	ldr	r2, [pc, #88]	@ (8000984 <HAL_UART_MspInit+0x88>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <HAL_UART_MspInit+0x88>)
 8000932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000934:	f003 0301 	and.w	r3, r3, #1
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	68fb      	ldr	r3, [r7, #12]
	//2- Do the pin muxing configuration
	gpio_uart.Pin = GPIO_PIN_2;
 800093c:	2304      	movs	r3, #4
 800093e:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 8000944:	2301      	movs	r3, #1
 8000946:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2; //UART2_Tx
 800094c:	2307      	movs	r3, #7
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	480c      	ldr	r0, [pc, #48]	@ (8000988 <HAL_UART_MspInit+0x8c>)
 8000958:	f000 fc98 	bl	800128c <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //UART2_Rx
 800095c:	2308      	movs	r3, #8
 800095e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	4619      	mov	r1, r3
 8000966:	4808      	ldr	r0, [pc, #32]	@ (8000988 <HAL_UART_MspInit+0x8c>)
 8000968:	f000 fc90 	bl	800128c <HAL_GPIO_Init>
	//3- enable the IRQ and set up the priority(NVIC setting)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800096c:	2026      	movs	r0, #38	@ 0x26
 800096e:	f000 fc48 	bl	8001202 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	210f      	movs	r1, #15
 8000976:	2026      	movs	r0, #38	@ 0x26
 8000978:	f000 fc27 	bl	80011ca <HAL_NVIC_SetPriority>
}
 800097c:	bf00      	nop
 800097e:	3728      	adds	r7, #40	@ 0x28
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40023800 	.word	0x40023800
 8000988:	40020000 	.word	0x40020000

0800098c <HAL_CAN_MspInit>:


void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_CAN1_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <HAL_CAN_MspInit+0x50>)
 800099a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800099c:	4a0f      	ldr	r2, [pc, #60]	@ (80009dc <HAL_CAN_MspInit+0x50>)
 800099e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80009a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80009a4:	4b0d      	ldr	r3, [pc, #52]	@ (80009dc <HAL_CAN_MspInit+0x50>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]

	/*CAN1 GPIO pins configuration
	 * PA11 -------> CAN1_RX
	 * PA12 -------> CAN1_Tx
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 80009b0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80009b4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b6:	2302      	movs	r3, #2
 80009b8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009be:	2303      	movs	r3, #3
 80009c0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80009c2:	2309      	movs	r3, #9
 80009c4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	f107 030c 	add.w	r3, r7, #12
 80009ca:	4619      	mov	r1, r3
 80009cc:	4804      	ldr	r0, [pc, #16]	@ (80009e0 <HAL_CAN_MspInit+0x54>)
 80009ce:	f000 fc5d 	bl	800128c <HAL_GPIO_Init>
}
 80009d2:	bf00      	nop
 80009d4:	3720      	adds	r7, #32
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020000 	.word	0x40020000

080009e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ec:	4a14      	ldr	r2, [pc, #80]	@ (8000a40 <_sbrk+0x5c>)
 80009ee:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <_sbrk+0x60>)
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a00:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <_sbrk+0x64>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <_sbrk+0x68>)
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d207      	bcs.n	8000a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a14:	f001 ffe2 	bl	80029dc <__errno>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a22:	e009      	b.n	8000a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a24:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a2a:	4b07      	ldr	r3, [pc, #28]	@ (8000a48 <_sbrk+0x64>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	4a05      	ldr	r2, [pc, #20]	@ (8000a48 <_sbrk+0x64>)
 8000a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20020000 	.word	0x20020000
 8000a44:	00000400 	.word	0x00000400
 8000a48:	200000e8 	.word	0x200000e8
 8000a4c:	20000238 	.word	0x20000238

08000a50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <SystemInit+0x20>)
 8000a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a5a:	4a05      	ldr	r2, [pc, #20]	@ (8000a70 <SystemInit+0x20>)
 8000a5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000aac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a78:	f7ff ffea 	bl	8000a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a7c:	480c      	ldr	r0, [pc, #48]	@ (8000ab0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a7e:	490d      	ldr	r1, [pc, #52]	@ (8000ab4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a80:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a84:	e002      	b.n	8000a8c <LoopCopyDataInit>

08000a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a8a:	3304      	adds	r3, #4

08000a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a90:	d3f9      	bcc.n	8000a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a92:	4a0a      	ldr	r2, [pc, #40]	@ (8000abc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ac0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a98:	e001      	b.n	8000a9e <LoopFillZerobss>

08000a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a9c:	3204      	adds	r2, #4

08000a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aa0:	d3fb      	bcc.n	8000a9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000aa2:	f001 ffa1 	bl	80029e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aa6:	f7ff fd8b 	bl	80005c0 <main>
  bx  lr    
 8000aaa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000aac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ab8:	08003360 	.word	0x08003360
  ldr r2, =_sbss
 8000abc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ac0:	20000238 	.word	0x20000238

08000ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <ADC_IRQHandler>
	...

08000ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000acc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <HAL_Init+0x40>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <HAL_Init+0x40>)
 8000ad2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <HAL_Init+0x40>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b08 <HAL_Init+0x40>)
 8000ade:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <HAL_Init+0x40>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a07      	ldr	r2, [pc, #28]	@ (8000b08 <HAL_Init+0x40>)
 8000aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af0:	2003      	movs	r0, #3
 8000af2:	f000 fb5f 	bl	80011b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af6:	2000      	movs	r0, #0
 8000af8:	f000 f808 	bl	8000b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000afc:	f7ff fedc 	bl	80008b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40023c00 	.word	0x40023c00

08000b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b14:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <HAL_InitTick+0x54>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <HAL_InitTick+0x58>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 fb77 	bl	800121e <HAL_SYSTICK_Config>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e00e      	b.n	8000b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	d80a      	bhi.n	8000b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b40:	2200      	movs	r2, #0
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295
 8000b48:	f000 fb3f 	bl	80011ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b4c:	4a06      	ldr	r2, [pc, #24]	@ (8000b68 <HAL_InitTick+0x5c>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e000      	b.n	8000b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000000 	.word	0x20000000
 8000b64:	20000008 	.word	0x20000008
 8000b68:	20000004 	.word	0x20000004

08000b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <HAL_IncTick+0x20>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_IncTick+0x24>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	4a04      	ldr	r2, [pc, #16]	@ (8000b90 <HAL_IncTick+0x24>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	200000ec 	.word	0x200000ec

08000b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b03      	ldr	r3, [pc, #12]	@ (8000ba8 <HAL_GetTick+0x14>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	200000ec 	.word	0x200000ec

08000bac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d101      	bne.n	8000bbe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e0ed      	b.n	8000d9a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d102      	bne.n	8000bd0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f7ff fede 	bl	800098c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f042 0201 	orr.w	r2, r2, #1
 8000bde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000be0:	f7ff ffd8 	bl	8000b94 <HAL_GetTick>
 8000be4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000be6:	e012      	b.n	8000c0e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000be8:	f7ff ffd4 	bl	8000b94 <HAL_GetTick>
 8000bec:	4602      	mov	r2, r0
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	2b0a      	cmp	r3, #10
 8000bf4:	d90b      	bls.n	8000c0e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bfa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2205      	movs	r2, #5
 8000c06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e0c5      	b.n	8000d9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d0e5      	beq.n	8000be8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f022 0202 	bic.w	r2, r2, #2
 8000c2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c2c:	f7ff ffb2 	bl	8000b94 <HAL_GetTick>
 8000c30:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c32:	e012      	b.n	8000c5a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c34:	f7ff ffae 	bl	8000b94 <HAL_GetTick>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	2b0a      	cmp	r3, #10
 8000c40:	d90b      	bls.n	8000c5a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2205      	movs	r2, #5
 8000c52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e09f      	b.n	8000d9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d1e5      	bne.n	8000c34 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	7e1b      	ldrb	r3, [r3, #24]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d108      	bne.n	8000c82 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	e007      	b.n	8000c92 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000c90:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	7e5b      	ldrb	r3, [r3, #25]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d108      	bne.n	8000cac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	e007      	b.n	8000cbc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000cba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	7e9b      	ldrb	r3, [r3, #26]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d108      	bne.n	8000cd6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f042 0220 	orr.w	r2, r2, #32
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	e007      	b.n	8000ce6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 0220 	bic.w	r2, r2, #32
 8000ce4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	7edb      	ldrb	r3, [r3, #27]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d108      	bne.n	8000d00 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f022 0210 	bic.w	r2, r2, #16
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	e007      	b.n	8000d10 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f042 0210 	orr.w	r2, r2, #16
 8000d0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	7f1b      	ldrb	r3, [r3, #28]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d108      	bne.n	8000d2a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f042 0208 	orr.w	r2, r2, #8
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	e007      	b.n	8000d3a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f022 0208 	bic.w	r2, r2, #8
 8000d38:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	7f5b      	ldrb	r3, [r3, #29]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d108      	bne.n	8000d54 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f042 0204 	orr.w	r2, r2, #4
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	e007      	b.n	8000d64 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f022 0204 	bic.w	r2, r2, #4
 8000d62:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	689a      	ldr	r2, [r3, #8]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	431a      	orrs	r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	691b      	ldr	r3, [r3, #16]
 8000d72:	431a      	orrs	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	695b      	ldr	r3, [r3, #20]
 8000d78:	ea42 0103 	orr.w	r1, r2, r3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	1e5a      	subs	r2, r3, #1
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	430a      	orrs	r2, r1
 8000d88:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2201      	movs	r2, #1
 8000d94:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b084      	sub	sp, #16
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d12e      	bne.n	8000e14 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2202      	movs	r2, #2
 8000dba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f022 0201 	bic.w	r2, r2, #1
 8000dcc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000dce:	f7ff fee1 	bl	8000b94 <HAL_GetTick>
 8000dd2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000dd4:	e012      	b.n	8000dfc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dd6:	f7ff fedd 	bl	8000b94 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b0a      	cmp	r3, #10
 8000de2:	d90b      	bls.n	8000dfc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2205      	movs	r2, #5
 8000df4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e012      	b.n	8000e22 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d1e5      	bne.n	8000dd6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000e10:	2300      	movs	r3, #0
 8000e12:	e006      	b.n	8000e22 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e18:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
  }
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b089      	sub	sp, #36	@ 0x24
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	60f8      	str	r0, [r7, #12]
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	607a      	str	r2, [r7, #4]
 8000e36:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e3e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e48:	7ffb      	ldrb	r3, [r7, #31]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d003      	beq.n	8000e56 <HAL_CAN_AddTxMessage+0x2c>
 8000e4e:	7ffb      	ldrb	r3, [r7, #31]
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	f040 80ad 	bne.w	8000fb0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d10a      	bne.n	8000e76 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d105      	bne.n	8000e76 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	f000 8095 	beq.w	8000fa0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	0e1b      	lsrs	r3, r3, #24
 8000e7a:	f003 0303 	and.w	r3, r3, #3
 8000e7e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e80:	2201      	movs	r2, #1
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	409a      	lsls	r2, r3
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d10d      	bne.n	8000eae <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e9c:	68f9      	ldr	r1, [r7, #12]
 8000e9e:	6809      	ldr	r1, [r1, #0]
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	3318      	adds	r3, #24
 8000ea6:	011b      	lsls	r3, r3, #4
 8000ea8:	440b      	add	r3, r1
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	e00f      	b.n	8000ece <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eb8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ebe:	68f9      	ldr	r1, [r7, #12]
 8000ec0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000ec2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	3318      	adds	r3, #24
 8000ec8:	011b      	lsls	r3, r3, #4
 8000eca:	440b      	add	r3, r1
 8000ecc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6819      	ldr	r1, [r3, #0]
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	691a      	ldr	r2, [r3, #16]
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3318      	adds	r3, #24
 8000eda:	011b      	lsls	r3, r3, #4
 8000edc:	440b      	add	r3, r1
 8000ede:	3304      	adds	r3, #4
 8000ee0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	7d1b      	ldrb	r3, [r3, #20]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d111      	bne.n	8000f0e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3318      	adds	r3, #24
 8000ef2:	011b      	lsls	r3, r3, #4
 8000ef4:	4413      	add	r3, r2
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	6811      	ldr	r1, [r2, #0]
 8000efe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	3318      	adds	r3, #24
 8000f06:	011b      	lsls	r3, r3, #4
 8000f08:	440b      	add	r3, r1
 8000f0a:	3304      	adds	r3, #4
 8000f0c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3307      	adds	r3, #7
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	061a      	lsls	r2, r3, #24
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	3306      	adds	r3, #6
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	041b      	lsls	r3, r3, #16
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	3305      	adds	r3, #5
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	021b      	lsls	r3, r3, #8
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	3204      	adds	r2, #4
 8000f2e:	7812      	ldrb	r2, [r2, #0]
 8000f30:	4610      	mov	r0, r2
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	6811      	ldr	r1, [r2, #0]
 8000f36:	ea43 0200 	orr.w	r2, r3, r0
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	011b      	lsls	r3, r3, #4
 8000f3e:	440b      	add	r3, r1
 8000f40:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000f44:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3303      	adds	r3, #3
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	061a      	lsls	r2, r3, #24
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3302      	adds	r3, #2
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	041b      	lsls	r3, r3, #16
 8000f56:	431a      	orrs	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	021b      	lsls	r3, r3, #8
 8000f60:	4313      	orrs	r3, r2
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	7812      	ldrb	r2, [r2, #0]
 8000f66:	4610      	mov	r0, r2
 8000f68:	68fa      	ldr	r2, [r7, #12]
 8000f6a:	6811      	ldr	r1, [r2, #0]
 8000f6c:	ea43 0200 	orr.w	r2, r3, r0
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	440b      	add	r3, r1
 8000f76:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000f7a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	3318      	adds	r3, #24
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	4413      	add	r3, r2
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	6811      	ldr	r1, [r2, #0]
 8000f8e:	f043 0201 	orr.w	r2, r3, #1
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	3318      	adds	r3, #24
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	440b      	add	r3, r1
 8000f9a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	e00e      	b.n	8000fbe <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e006      	b.n	8000fbe <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
  }
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b085      	sub	sp, #20
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fde:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8000fe0:	7afb      	ldrb	r3, [r7, #11]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d002      	beq.n	8000fec <HAL_CAN_IsTxMessagePending+0x22>
 8000fe6:	7afb      	ldrb	r3, [r7, #11]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d10b      	bne.n	8001004 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	689a      	ldr	r2, [r3, #8]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	069b      	lsls	r3, r3, #26
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	069b      	lsls	r3, r3, #26
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d001      	beq.n	8001004 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8001000:	2301      	movs	r3, #1
 8001002:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001004:	68fb      	ldr	r3, [r7, #12]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <__NVIC_SetPriorityGrouping+0x44>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800102a:	68ba      	ldr	r2, [r7, #8]
 800102c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001030:	4013      	ands	r3, r2
 8001032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800103c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001046:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <__NVIC_SetPriorityGrouping+0x44>)
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	60d3      	str	r3, [r2, #12]
}
 800104c:	bf00      	nop
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001060:	4b04      	ldr	r3, [pc, #16]	@ (8001074 <__NVIC_GetPriorityGrouping+0x18>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	0a1b      	lsrs	r3, r3, #8
 8001066:	f003 0307 	and.w	r3, r3, #7
}
 800106a:	4618      	mov	r0, r3
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	db0b      	blt.n	80010a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	f003 021f 	and.w	r2, r3, #31
 8001090:	4907      	ldr	r1, [pc, #28]	@ (80010b0 <__NVIC_EnableIRQ+0x38>)
 8001092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001096:	095b      	lsrs	r3, r3, #5
 8001098:	2001      	movs	r0, #1
 800109a:	fa00 f202 	lsl.w	r2, r0, r2
 800109e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	e000e100 	.word	0xe000e100

080010b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	6039      	str	r1, [r7, #0]
 80010be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	db0a      	blt.n	80010de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	490c      	ldr	r1, [pc, #48]	@ (8001100 <__NVIC_SetPriority+0x4c>)
 80010ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d2:	0112      	lsls	r2, r2, #4
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	440b      	add	r3, r1
 80010d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010dc:	e00a      	b.n	80010f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	4908      	ldr	r1, [pc, #32]	@ (8001104 <__NVIC_SetPriority+0x50>)
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	f003 030f 	and.w	r3, r3, #15
 80010ea:	3b04      	subs	r3, #4
 80010ec:	0112      	lsls	r2, r2, #4
 80010ee:	b2d2      	uxtb	r2, r2
 80010f0:	440b      	add	r3, r1
 80010f2:	761a      	strb	r2, [r3, #24]
}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	e000e100 	.word	0xe000e100
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001108:	b480      	push	{r7}
 800110a:	b089      	sub	sp, #36	@ 0x24
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f1c3 0307 	rsb	r3, r3, #7
 8001122:	2b04      	cmp	r3, #4
 8001124:	bf28      	it	cs
 8001126:	2304      	movcs	r3, #4
 8001128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3304      	adds	r3, #4
 800112e:	2b06      	cmp	r3, #6
 8001130:	d902      	bls.n	8001138 <NVIC_EncodePriority+0x30>
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	3b03      	subs	r3, #3
 8001136:	e000      	b.n	800113a <NVIC_EncodePriority+0x32>
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800113c:	f04f 32ff 	mov.w	r2, #4294967295
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43da      	mvns	r2, r3
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	401a      	ands	r2, r3
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001150:	f04f 31ff 	mov.w	r1, #4294967295
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	fa01 f303 	lsl.w	r3, r1, r3
 800115a:	43d9      	mvns	r1, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001160:	4313      	orrs	r3, r2
         );
}
 8001162:	4618      	mov	r0, r3
 8001164:	3724      	adds	r7, #36	@ 0x24
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
	...

08001170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	3b01      	subs	r3, #1
 800117c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001180:	d301      	bcc.n	8001186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001182:	2301      	movs	r3, #1
 8001184:	e00f      	b.n	80011a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001186:	4a0a      	ldr	r2, [pc, #40]	@ (80011b0 <SysTick_Config+0x40>)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3b01      	subs	r3, #1
 800118c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800118e:	210f      	movs	r1, #15
 8001190:	f04f 30ff 	mov.w	r0, #4294967295
 8001194:	f7ff ff8e 	bl	80010b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001198:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <SysTick_Config+0x40>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800119e:	4b04      	ldr	r3, [pc, #16]	@ (80011b0 <SysTick_Config+0x40>)
 80011a0:	2207      	movs	r2, #7
 80011a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	e000e010 	.word	0xe000e010

080011b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff29 	bl	8001014 <__NVIC_SetPriorityGrouping>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b086      	sub	sp, #24
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	4603      	mov	r3, r0
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
 80011d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011dc:	f7ff ff3e 	bl	800105c <__NVIC_GetPriorityGrouping>
 80011e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	6978      	ldr	r0, [r7, #20]
 80011e8:	f7ff ff8e 	bl	8001108 <NVIC_EncodePriority>
 80011ec:	4602      	mov	r2, r0
 80011ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff5d 	bl	80010b4 <__NVIC_SetPriority>
}
 80011fa:	bf00      	nop
 80011fc:	3718      	adds	r7, #24
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b082      	sub	sp, #8
 8001206:	af00      	add	r7, sp, #0
 8001208:	4603      	mov	r3, r0
 800120a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800120c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ff31 	bl	8001078 <__NVIC_EnableIRQ>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b082      	sub	sp, #8
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ffa2 	bl	8001170 <SysTick_Config>
 800122c:	4603      	mov	r3, r0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b04      	cmp	r3, #4
 8001244:	d106      	bne.n	8001254 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001246:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a08      	ldr	r2, [pc, #32]	@ (800126c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001252:	e005      	b.n	8001260 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a04      	ldr	r2, [pc, #16]	@ (800126c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800125a:	f023 0304 	bic.w	r3, r3, #4
 800125e:	6013      	str	r3, [r2, #0]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000e010 	.word	0xe000e010

08001270 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001274:	f000 f802 	bl	800127c <HAL_SYSTICK_Callback>
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}

0800127c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800128c:	b480      	push	{r7}
 800128e:	b089      	sub	sp, #36	@ 0x24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
 80012a6:	e165      	b.n	8001574 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012a8:	2201      	movs	r2, #1
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	f040 8154 	bne.w	800156e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d005      	beq.n	80012de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d130      	bne.n	8001340 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	2203      	movs	r2, #3
 80012ea:	fa02 f303 	lsl.w	r3, r2, r3
 80012ee:	43db      	mvns	r3, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4013      	ands	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	68da      	ldr	r2, [r3, #12]
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001314:	2201      	movs	r2, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	091b      	lsrs	r3, r3, #4
 800132a:	f003 0201 	and.w	r2, r3, #1
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0303 	and.w	r3, r3, #3
 8001348:	2b03      	cmp	r3, #3
 800134a:	d017      	beq.n	800137c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	2203      	movs	r2, #3
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	43db      	mvns	r3, r3
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4013      	ands	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d123      	bne.n	80013d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	08da      	lsrs	r2, r3, #3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3208      	adds	r2, #8
 8001390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	220f      	movs	r2, #15
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4313      	orrs	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	08da      	lsrs	r2, r3, #3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3208      	adds	r2, #8
 80013ca:	69b9      	ldr	r1, [r7, #24]
 80013cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	2203      	movs	r2, #3
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0203 	and.w	r2, r3, #3
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 80ae 	beq.w	800156e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b5d      	ldr	r3, [pc, #372]	@ (800158c <HAL_GPIO_Init+0x300>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141a:	4a5c      	ldr	r2, [pc, #368]	@ (800158c <HAL_GPIO_Init+0x300>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001420:	6453      	str	r3, [r2, #68]	@ 0x44
 8001422:	4b5a      	ldr	r3, [pc, #360]	@ (800158c <HAL_GPIO_Init+0x300>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800142e:	4a58      	ldr	r2, [pc, #352]	@ (8001590 <HAL_GPIO_Init+0x304>)
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	089b      	lsrs	r3, r3, #2
 8001434:	3302      	adds	r3, #2
 8001436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	f003 0303 	and.w	r3, r3, #3
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	220f      	movs	r2, #15
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	4013      	ands	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a4f      	ldr	r2, [pc, #316]	@ (8001594 <HAL_GPIO_Init+0x308>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d025      	beq.n	80014a6 <HAL_GPIO_Init+0x21a>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a4e      	ldr	r2, [pc, #312]	@ (8001598 <HAL_GPIO_Init+0x30c>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d01f      	beq.n	80014a2 <HAL_GPIO_Init+0x216>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4d      	ldr	r2, [pc, #308]	@ (800159c <HAL_GPIO_Init+0x310>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d019      	beq.n	800149e <HAL_GPIO_Init+0x212>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a4c      	ldr	r2, [pc, #304]	@ (80015a0 <HAL_GPIO_Init+0x314>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d013      	beq.n	800149a <HAL_GPIO_Init+0x20e>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a4b      	ldr	r2, [pc, #300]	@ (80015a4 <HAL_GPIO_Init+0x318>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d00d      	beq.n	8001496 <HAL_GPIO_Init+0x20a>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a4a      	ldr	r2, [pc, #296]	@ (80015a8 <HAL_GPIO_Init+0x31c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d007      	beq.n	8001492 <HAL_GPIO_Init+0x206>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a49      	ldr	r2, [pc, #292]	@ (80015ac <HAL_GPIO_Init+0x320>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d101      	bne.n	800148e <HAL_GPIO_Init+0x202>
 800148a:	2306      	movs	r3, #6
 800148c:	e00c      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 800148e:	2307      	movs	r3, #7
 8001490:	e00a      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 8001492:	2305      	movs	r3, #5
 8001494:	e008      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 8001496:	2304      	movs	r3, #4
 8001498:	e006      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 800149a:	2303      	movs	r3, #3
 800149c:	e004      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 800149e:	2302      	movs	r3, #2
 80014a0:	e002      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <HAL_GPIO_Init+0x21c>
 80014a6:	2300      	movs	r3, #0
 80014a8:	69fa      	ldr	r2, [r7, #28]
 80014aa:	f002 0203 	and.w	r2, r2, #3
 80014ae:	0092      	lsls	r2, r2, #2
 80014b0:	4093      	lsls	r3, r2
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014b8:	4935      	ldr	r1, [pc, #212]	@ (8001590 <HAL_GPIO_Init+0x304>)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	3302      	adds	r3, #2
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014c6:	4b3a      	ldr	r3, [pc, #232]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	4013      	ands	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014ea:	4a31      	ldr	r2, [pc, #196]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014f0:	4b2f      	ldr	r3, [pc, #188]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	43db      	mvns	r3, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4013      	ands	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001514:	4a26      	ldr	r2, [pc, #152]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800151a:	4b25      	ldr	r3, [pc, #148]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800153e:	4a1c      	ldr	r2, [pc, #112]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001544:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001568:	4a11      	ldr	r2, [pc, #68]	@ (80015b0 <HAL_GPIO_Init+0x324>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3301      	adds	r3, #1
 8001572:	61fb      	str	r3, [r7, #28]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	2b0f      	cmp	r3, #15
 8001578:	f67f ae96 	bls.w	80012a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3724      	adds	r7, #36	@ 0x24
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800
 8001590:	40013800 	.word	0x40013800
 8001594:	40020000 	.word	0x40020000
 8001598:	40020400 	.word	0x40020400
 800159c:	40020800 	.word	0x40020800
 80015a0:	40020c00 	.word	0x40020c00
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40021400 	.word	0x40021400
 80015ac:	40021800 	.word	0x40021800
 80015b0:	40013c00 	.word	0x40013c00

080015b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e0cc      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015c8:	4b68      	ldr	r3, [pc, #416]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 030f 	and.w	r3, r3, #15
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d90c      	bls.n	80015f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015d6:	4b65      	ldr	r3, [pc, #404]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015de:	4b63      	ldr	r3, [pc, #396]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d001      	beq.n	80015f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e0b8      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d020      	beq.n	800163e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001608:	4b59      	ldr	r3, [pc, #356]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	4a58      	ldr	r2, [pc, #352]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800160e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001620:	4b53      	ldr	r3, [pc, #332]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4a52      	ldr	r2, [pc, #328]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800162a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800162c:	4b50      	ldr	r3, [pc, #320]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	494d      	ldr	r1, [pc, #308]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	4313      	orrs	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d044      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001652:	4b47      	ldr	r3, [pc, #284]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d119      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e07f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d003      	beq.n	8001672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800166e:	2b03      	cmp	r3, #3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001672:	4b3f      	ldr	r3, [pc, #252]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d109      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e06f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001682:	4b3b      	ldr	r3, [pc, #236]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e067      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001692:	4b37      	ldr	r3, [pc, #220]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f023 0203 	bic.w	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4934      	ldr	r1, [pc, #208]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016a4:	f7ff fa76 	bl	8000b94 <HAL_GetTick>
 80016a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016aa:	e00a      	b.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ac:	f7ff fa72 	bl	8000b94 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e04f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 020c 	and.w	r2, r3, #12
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d1eb      	bne.n	80016ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016d4:	4b25      	ldr	r3, [pc, #148]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 030f 	and.w	r3, r3, #15
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d20c      	bcs.n	80016fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	4b22      	ldr	r3, [pc, #136]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ea:	4b20      	ldr	r3, [pc, #128]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e032      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b00      	cmp	r3, #0
 8001706:	d008      	beq.n	800171a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4916      	ldr	r1, [pc, #88]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	4313      	orrs	r3, r2
 8001718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001726:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	490e      	ldr	r1, [pc, #56]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800173a:	f000 f855 	bl	80017e8 <HAL_RCC_GetSysClockFreq>
 800173e:	4602      	mov	r2, r0
 8001740:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	091b      	lsrs	r3, r3, #4
 8001746:	f003 030f 	and.w	r3, r3, #15
 800174a:	490a      	ldr	r1, [pc, #40]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 800174c:	5ccb      	ldrb	r3, [r1, r3]
 800174e:	fa22 f303 	lsr.w	r3, r2, r3
 8001752:	4a09      	ldr	r2, [pc, #36]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_RCC_ClockConfig+0x1c8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff f9d6 	bl	8000b0c <HAL_InitTick>

  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40023c00 	.word	0x40023c00
 8001770:	40023800 	.word	0x40023800
 8001774:	08003304 	.word	0x08003304
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001784:	4b03      	ldr	r3, [pc, #12]	@ (8001794 <HAL_RCC_GetHCLKFreq+0x14>)
 8001786:	681b      	ldr	r3, [r3, #0]
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	20000000 	.word	0x20000000

08001798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800179c:	f7ff fff0 	bl	8001780 <HAL_RCC_GetHCLKFreq>
 80017a0:	4602      	mov	r2, r0
 80017a2:	4b05      	ldr	r3, [pc, #20]	@ (80017b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	0a9b      	lsrs	r3, r3, #10
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	4903      	ldr	r1, [pc, #12]	@ (80017bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80017ae:	5ccb      	ldrb	r3, [r1, r3]
 80017b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40023800 	.word	0x40023800
 80017bc:	08003314 	.word	0x08003314

080017c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017c4:	f7ff ffdc 	bl	8001780 <HAL_RCC_GetHCLKFreq>
 80017c8:	4602      	mov	r2, r0
 80017ca:	4b05      	ldr	r3, [pc, #20]	@ (80017e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	0b5b      	lsrs	r3, r3, #13
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	4903      	ldr	r1, [pc, #12]	@ (80017e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017d6:	5ccb      	ldrb	r3, [r1, r3]
 80017d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017dc:	4618      	mov	r0, r3
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40023800 	.word	0x40023800
 80017e4:	08003314 	.word	0x08003314

080017e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017ec:	b0ae      	sub	sp, #184	@ 0xb8
 80017ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001802:	2300      	movs	r3, #0
 8001804:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800180e:	4bcb      	ldr	r3, [pc, #812]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 030c 	and.w	r3, r3, #12
 8001816:	2b0c      	cmp	r3, #12
 8001818:	f200 8206 	bhi.w	8001c28 <HAL_RCC_GetSysClockFreq+0x440>
 800181c:	a201      	add	r2, pc, #4	@ (adr r2, 8001824 <HAL_RCC_GetSysClockFreq+0x3c>)
 800181e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001822:	bf00      	nop
 8001824:	08001859 	.word	0x08001859
 8001828:	08001c29 	.word	0x08001c29
 800182c:	08001c29 	.word	0x08001c29
 8001830:	08001c29 	.word	0x08001c29
 8001834:	08001861 	.word	0x08001861
 8001838:	08001c29 	.word	0x08001c29
 800183c:	08001c29 	.word	0x08001c29
 8001840:	08001c29 	.word	0x08001c29
 8001844:	08001869 	.word	0x08001869
 8001848:	08001c29 	.word	0x08001c29
 800184c:	08001c29 	.word	0x08001c29
 8001850:	08001c29 	.word	0x08001c29
 8001854:	08001a59 	.word	0x08001a59
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001858:	4bb9      	ldr	r3, [pc, #740]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x358>)
 800185a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800185e:	e1e7      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001860:	4bb8      	ldr	r3, [pc, #736]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001862:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001866:	e1e3      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001868:	4bb4      	ldr	r3, [pc, #720]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001870:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001874:	4bb1      	ldr	r3, [pc, #708]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d071      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001880:	4bae      	ldr	r3, [pc, #696]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	099b      	lsrs	r3, r3, #6
 8001886:	2200      	movs	r2, #0
 8001888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800188c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001890:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001898:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800189c:	2300      	movs	r3, #0
 800189e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80018a6:	4622      	mov	r2, r4
 80018a8:	462b      	mov	r3, r5
 80018aa:	f04f 0000 	mov.w	r0, #0
 80018ae:	f04f 0100 	mov.w	r1, #0
 80018b2:	0159      	lsls	r1, r3, #5
 80018b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018b8:	0150      	lsls	r0, r2, #5
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4621      	mov	r1, r4
 80018c0:	1a51      	subs	r1, r2, r1
 80018c2:	6439      	str	r1, [r7, #64]	@ 0x40
 80018c4:	4629      	mov	r1, r5
 80018c6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80018d8:	4649      	mov	r1, r9
 80018da:	018b      	lsls	r3, r1, #6
 80018dc:	4641      	mov	r1, r8
 80018de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018e2:	4641      	mov	r1, r8
 80018e4:	018a      	lsls	r2, r1, #6
 80018e6:	4641      	mov	r1, r8
 80018e8:	1a51      	subs	r1, r2, r1
 80018ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80018ec:	4649      	mov	r1, r9
 80018ee:	eb63 0301 	sbc.w	r3, r3, r1
 80018f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001900:	4649      	mov	r1, r9
 8001902:	00cb      	lsls	r3, r1, #3
 8001904:	4641      	mov	r1, r8
 8001906:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800190a:	4641      	mov	r1, r8
 800190c:	00ca      	lsls	r2, r1, #3
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	4603      	mov	r3, r0
 8001914:	4622      	mov	r2, r4
 8001916:	189b      	adds	r3, r3, r2
 8001918:	633b      	str	r3, [r7, #48]	@ 0x30
 800191a:	462b      	mov	r3, r5
 800191c:	460a      	mov	r2, r1
 800191e:	eb42 0303 	adc.w	r3, r2, r3
 8001922:	637b      	str	r3, [r7, #52]	@ 0x34
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	f04f 0300 	mov.w	r3, #0
 800192c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001930:	4629      	mov	r1, r5
 8001932:	024b      	lsls	r3, r1, #9
 8001934:	4621      	mov	r1, r4
 8001936:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800193a:	4621      	mov	r1, r4
 800193c:	024a      	lsls	r2, r1, #9
 800193e:	4610      	mov	r0, r2
 8001940:	4619      	mov	r1, r3
 8001942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001946:	2200      	movs	r2, #0
 8001948:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800194c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001950:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001954:	f7fe fcb4 	bl	80002c0 <__aeabi_uldivmod>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4613      	mov	r3, r2
 800195e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001962:	e067      	b.n	8001a34 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001964:	4b75      	ldr	r3, [pc, #468]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	099b      	lsrs	r3, r3, #6
 800196a:	2200      	movs	r2, #0
 800196c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001970:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001974:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800197c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800197e:	2300      	movs	r3, #0
 8001980:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001982:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001986:	4622      	mov	r2, r4
 8001988:	462b      	mov	r3, r5
 800198a:	f04f 0000 	mov.w	r0, #0
 800198e:	f04f 0100 	mov.w	r1, #0
 8001992:	0159      	lsls	r1, r3, #5
 8001994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001998:	0150      	lsls	r0, r2, #5
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4621      	mov	r1, r4
 80019a0:	1a51      	subs	r1, r2, r1
 80019a2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80019a4:	4629      	mov	r1, r5
 80019a6:	eb63 0301 	sbc.w	r3, r3, r1
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80019b8:	4649      	mov	r1, r9
 80019ba:	018b      	lsls	r3, r1, #6
 80019bc:	4641      	mov	r1, r8
 80019be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019c2:	4641      	mov	r1, r8
 80019c4:	018a      	lsls	r2, r1, #6
 80019c6:	4641      	mov	r1, r8
 80019c8:	ebb2 0a01 	subs.w	sl, r2, r1
 80019cc:	4649      	mov	r1, r9
 80019ce:	eb63 0b01 	sbc.w	fp, r3, r1
 80019d2:	f04f 0200 	mov.w	r2, #0
 80019d6:	f04f 0300 	mov.w	r3, #0
 80019da:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019de:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80019e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80019e6:	4692      	mov	sl, r2
 80019e8:	469b      	mov	fp, r3
 80019ea:	4623      	mov	r3, r4
 80019ec:	eb1a 0303 	adds.w	r3, sl, r3
 80019f0:	623b      	str	r3, [r7, #32]
 80019f2:	462b      	mov	r3, r5
 80019f4:	eb4b 0303 	adc.w	r3, fp, r3
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001a06:	4629      	mov	r1, r5
 8001a08:	028b      	lsls	r3, r1, #10
 8001a0a:	4621      	mov	r1, r4
 8001a0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a10:	4621      	mov	r1, r4
 8001a12:	028a      	lsls	r2, r1, #10
 8001a14:	4610      	mov	r0, r2
 8001a16:	4619      	mov	r1, r3
 8001a18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001a20:	677a      	str	r2, [r7, #116]	@ 0x74
 8001a22:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001a26:	f7fe fc4b 	bl	80002c0 <__aeabi_uldivmod>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4613      	mov	r3, r2
 8001a30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a34:	4b41      	ldr	r3, [pc, #260]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	0c1b      	lsrs	r3, r3, #16
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	3301      	adds	r3, #1
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001a46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001a4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a56:	e0eb      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a58:	4b38      	ldr	r3, [pc, #224]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a64:	4b35      	ldr	r3, [pc, #212]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d06b      	beq.n	8001b48 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a70:	4b32      	ldr	r3, [pc, #200]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	099b      	lsrs	r3, r3, #6
 8001a76:	2200      	movs	r2, #0
 8001a78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a82:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a84:	2300      	movs	r3, #0
 8001a86:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a88:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	462b      	mov	r3, r5
 8001a90:	f04f 0000 	mov.w	r0, #0
 8001a94:	f04f 0100 	mov.w	r1, #0
 8001a98:	0159      	lsls	r1, r3, #5
 8001a9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a9e:	0150      	lsls	r0, r2, #5
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	1a51      	subs	r1, r2, r1
 8001aa8:	61b9      	str	r1, [r7, #24]
 8001aaa:	4629      	mov	r1, r5
 8001aac:	eb63 0301 	sbc.w	r3, r3, r1
 8001ab0:	61fb      	str	r3, [r7, #28]
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001abe:	4659      	mov	r1, fp
 8001ac0:	018b      	lsls	r3, r1, #6
 8001ac2:	4651      	mov	r1, sl
 8001ac4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ac8:	4651      	mov	r1, sl
 8001aca:	018a      	lsls	r2, r1, #6
 8001acc:	4651      	mov	r1, sl
 8001ace:	ebb2 0801 	subs.w	r8, r2, r1
 8001ad2:	4659      	mov	r1, fp
 8001ad4:	eb63 0901 	sbc.w	r9, r3, r1
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ae4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ae8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001aec:	4690      	mov	r8, r2
 8001aee:	4699      	mov	r9, r3
 8001af0:	4623      	mov	r3, r4
 8001af2:	eb18 0303 	adds.w	r3, r8, r3
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	462b      	mov	r3, r5
 8001afa:	eb49 0303 	adc.w	r3, r9, r3
 8001afe:	617b      	str	r3, [r7, #20]
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	024b      	lsls	r3, r1, #9
 8001b10:	4621      	mov	r1, r4
 8001b12:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b16:	4621      	mov	r1, r4
 8001b18:	024a      	lsls	r2, r1, #9
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b22:	2200      	movs	r2, #0
 8001b24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b26:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b28:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b2c:	f7fe fbc8 	bl	80002c0 <__aeabi_uldivmod>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4613      	mov	r3, r2
 8001b36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b3a:	e065      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x420>
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	00f42400 	.word	0x00f42400
 8001b44:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b48:	4b3d      	ldr	r3, [pc, #244]	@ (8001c40 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	099b      	lsrs	r3, r3, #6
 8001b4e:	2200      	movs	r2, #0
 8001b50:	4618      	mov	r0, r3
 8001b52:	4611      	mov	r1, r2
 8001b54:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b58:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b5e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b62:	4642      	mov	r2, r8
 8001b64:	464b      	mov	r3, r9
 8001b66:	f04f 0000 	mov.w	r0, #0
 8001b6a:	f04f 0100 	mov.w	r1, #0
 8001b6e:	0159      	lsls	r1, r3, #5
 8001b70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b74:	0150      	lsls	r0, r2, #5
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4641      	mov	r1, r8
 8001b7c:	1a51      	subs	r1, r2, r1
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	4649      	mov	r1, r9
 8001b82:	eb63 0301 	sbc.w	r3, r3, r1
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b94:	4659      	mov	r1, fp
 8001b96:	018b      	lsls	r3, r1, #6
 8001b98:	4651      	mov	r1, sl
 8001b9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b9e:	4651      	mov	r1, sl
 8001ba0:	018a      	lsls	r2, r1, #6
 8001ba2:	4651      	mov	r1, sl
 8001ba4:	1a54      	subs	r4, r2, r1
 8001ba6:	4659      	mov	r1, fp
 8001ba8:	eb63 0501 	sbc.w	r5, r3, r1
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	00eb      	lsls	r3, r5, #3
 8001bb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bba:	00e2      	lsls	r2, r4, #3
 8001bbc:	4614      	mov	r4, r2
 8001bbe:	461d      	mov	r5, r3
 8001bc0:	4643      	mov	r3, r8
 8001bc2:	18e3      	adds	r3, r4, r3
 8001bc4:	603b      	str	r3, [r7, #0]
 8001bc6:	464b      	mov	r3, r9
 8001bc8:	eb45 0303 	adc.w	r3, r5, r3
 8001bcc:	607b      	str	r3, [r7, #4]
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	f04f 0300 	mov.w	r3, #0
 8001bd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bda:	4629      	mov	r1, r5
 8001bdc:	028b      	lsls	r3, r1, #10
 8001bde:	4621      	mov	r1, r4
 8001be0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001be4:	4621      	mov	r1, r4
 8001be6:	028a      	lsls	r2, r1, #10
 8001be8:	4610      	mov	r0, r2
 8001bea:	4619      	mov	r1, r3
 8001bec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001bf4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001bf6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001bfa:	f7fe fb61 	bl	80002c0 <__aeabi_uldivmod>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4613      	mov	r3, r2
 8001c04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001c08:	4b0d      	ldr	r3, [pc, #52]	@ (8001c40 <HAL_RCC_GetSysClockFreq+0x458>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	0f1b      	lsrs	r3, r3, #28
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001c16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c26:	e003      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c2e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	37b8      	adds	r7, #184	@ 0xb8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800
 8001c44:	00f42400 	.word	0x00f42400

08001c48 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e28d      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 8083 	beq.w	8001d6e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c68:	4b94      	ldr	r3, [pc, #592]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 030c 	and.w	r3, r3, #12
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d019      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c74:	4b91      	ldr	r3, [pc, #580]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c7c:	2b08      	cmp	r3, #8
 8001c7e:	d106      	bne.n	8001c8e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c80:	4b8e      	ldr	r3, [pc, #568]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c8c:	d00c      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c8e:	4b8b      	ldr	r3, [pc, #556]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c96:	2b0c      	cmp	r3, #12
 8001c98:	d112      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c9a:	4b88      	ldr	r3, [pc, #544]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ca2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ca6:	d10b      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca8:	4b84      	ldr	r3, [pc, #528]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d05b      	beq.n	8001d6c <HAL_RCC_OscConfig+0x124>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d157      	bne.n	8001d6c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e25a      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cc8:	d106      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x90>
 8001cca:	4b7c      	ldr	r3, [pc, #496]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a7b      	ldr	r2, [pc, #492]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cd4:	6013      	str	r3, [r2, #0]
 8001cd6:	e01d      	b.n	8001d14 <HAL_RCC_OscConfig+0xcc>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ce0:	d10c      	bne.n	8001cfc <HAL_RCC_OscConfig+0xb4>
 8001ce2:	4b76      	ldr	r3, [pc, #472]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a75      	ldr	r2, [pc, #468]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	4b73      	ldr	r3, [pc, #460]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a72      	ldr	r2, [pc, #456]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	e00b      	b.n	8001d14 <HAL_RCC_OscConfig+0xcc>
 8001cfc:	4b6f      	ldr	r3, [pc, #444]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a6e      	ldr	r2, [pc, #440]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	4b6c      	ldr	r3, [pc, #432]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a6b      	ldr	r2, [pc, #428]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d013      	beq.n	8001d44 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7fe ff3a 	bl	8000b94 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d24:	f7fe ff36 	bl	8000b94 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b64      	cmp	r3, #100	@ 0x64
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e21f      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d36:	4b61      	ldr	r3, [pc, #388]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0xdc>
 8001d42:	e014      	b.n	8001d6e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d44:	f7fe ff26 	bl	8000b94 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d4c:	f7fe ff22 	bl	8000b94 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b64      	cmp	r3, #100	@ 0x64
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e20b      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5e:	4b57      	ldr	r3, [pc, #348]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x104>
 8001d6a:	e000      	b.n	8001d6e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d06f      	beq.n	8001e5a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d7a:	4b50      	ldr	r3, [pc, #320]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d017      	beq.n	8001db6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001d86:	4b4d      	ldr	r3, [pc, #308]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d105      	bne.n	8001d9e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001d92:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00b      	beq.n	8001db6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d9e:	4b47      	ldr	r3, [pc, #284]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d11c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001daa:	4b44      	ldr	r3, [pc, #272]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d116      	bne.n	8001de4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db6:	4b41      	ldr	r3, [pc, #260]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d005      	beq.n	8001dce <HAL_RCC_OscConfig+0x186>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d001      	beq.n	8001dce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e1d3      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dce:	4b3b      	ldr	r3, [pc, #236]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4937      	ldr	r1, [pc, #220]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001de2:	e03a      	b.n	8001e5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d020      	beq.n	8001e2e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dec:	4b34      	ldr	r3, [pc, #208]	@ (8001ec0 <HAL_RCC_OscConfig+0x278>)
 8001dee:	2201      	movs	r2, #1
 8001df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7fe fecf 	bl	8000b94 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dfa:	f7fe fecb 	bl	8000b94 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e1b4      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e18:	4b28      	ldr	r3, [pc, #160]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	4925      	ldr	r1, [pc, #148]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	600b      	str	r3, [r1, #0]
 8001e2c:	e015      	b.n	8001e5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2e:	4b24      	ldr	r3, [pc, #144]	@ (8001ec0 <HAL_RCC_OscConfig+0x278>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e34:	f7fe feae 	bl	8000b94 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e3c:	f7fe feaa 	bl	8000b94 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e193      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f0      	bne.n	8001e3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0308 	and.w	r3, r3, #8
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d036      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d016      	beq.n	8001e9c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <HAL_RCC_OscConfig+0x27c>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e74:	f7fe fe8e 	bl	8000b94 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e7c:	f7fe fe8a 	bl	8000b94 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e173      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d0f0      	beq.n	8001e7c <HAL_RCC_OscConfig+0x234>
 8001e9a:	e01b      	b.n	8001ed4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <HAL_RCC_OscConfig+0x27c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea2:	f7fe fe77 	bl	8000b94 <HAL_GetTick>
 8001ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ea8:	e00e      	b.n	8001ec8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eaa:	f7fe fe73 	bl	8000b94 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d907      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e15c      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	42470000 	.word	0x42470000
 8001ec4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec8:	4b8a      	ldr	r3, [pc, #552]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1ea      	bne.n	8001eaa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 8097 	beq.w	8002010 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ee6:	4b83      	ldr	r3, [pc, #524]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d10f      	bne.n	8001f12 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	4b7f      	ldr	r3, [pc, #508]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	4a7e      	ldr	r2, [pc, #504]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f02:	4b7c      	ldr	r3, [pc, #496]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f12:	4b79      	ldr	r3, [pc, #484]	@ (80020f8 <HAL_RCC_OscConfig+0x4b0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d118      	bne.n	8001f50 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f1e:	4b76      	ldr	r3, [pc, #472]	@ (80020f8 <HAL_RCC_OscConfig+0x4b0>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a75      	ldr	r2, [pc, #468]	@ (80020f8 <HAL_RCC_OscConfig+0x4b0>)
 8001f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f2a:	f7fe fe33 	bl	8000b94 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f32:	f7fe fe2f 	bl	8000b94 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e118      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f44:	4b6c      	ldr	r3, [pc, #432]	@ (80020f8 <HAL_RCC_OscConfig+0x4b0>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f0      	beq.n	8001f32 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d106      	bne.n	8001f66 <HAL_RCC_OscConfig+0x31e>
 8001f58:	4b66      	ldr	r3, [pc, #408]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f5c:	4a65      	ldr	r2, [pc, #404]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f64:	e01c      	b.n	8001fa0 <HAL_RCC_OscConfig+0x358>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2b05      	cmp	r3, #5
 8001f6c:	d10c      	bne.n	8001f88 <HAL_RCC_OscConfig+0x340>
 8001f6e:	4b61      	ldr	r3, [pc, #388]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f72:	4a60      	ldr	r2, [pc, #384]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f74:	f043 0304 	orr.w	r3, r3, #4
 8001f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f7a:	4b5e      	ldr	r3, [pc, #376]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f86:	e00b      	b.n	8001fa0 <HAL_RCC_OscConfig+0x358>
 8001f88:	4b5a      	ldr	r3, [pc, #360]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8c:	4a59      	ldr	r2, [pc, #356]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f8e:	f023 0301 	bic.w	r3, r3, #1
 8001f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f94:	4b57      	ldr	r3, [pc, #348]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f98:	4a56      	ldr	r2, [pc, #344]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001f9a:	f023 0304 	bic.w	r3, r3, #4
 8001f9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d015      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fa8:	f7fe fdf4 	bl	8000b94 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fae:	e00a      	b.n	8001fc6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb0:	f7fe fdf0 	bl	8000b94 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e0d7      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc6:	4b4b      	ldr	r3, [pc, #300]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d0ee      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x368>
 8001fd2:	e014      	b.n	8001ffe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7fe fdde 	bl	8000b94 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fda:	e00a      	b.n	8001ff2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fdc:	f7fe fdda 	bl	8000b94 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e0c1      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff2:	4b40      	ldr	r3, [pc, #256]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8001ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1ee      	bne.n	8001fdc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ffe:	7dfb      	ldrb	r3, [r7, #23]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d105      	bne.n	8002010 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002004:	4b3b      	ldr	r3, [pc, #236]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8002006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002008:	4a3a      	ldr	r2, [pc, #232]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 800200a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800200e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 80ad 	beq.w	8002174 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800201a:	4b36      	ldr	r3, [pc, #216]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	2b08      	cmp	r3, #8
 8002024:	d060      	beq.n	80020e8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b02      	cmp	r3, #2
 800202c:	d145      	bne.n	80020ba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202e:	4b33      	ldr	r3, [pc, #204]	@ (80020fc <HAL_RCC_OscConfig+0x4b4>)
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002034:	f7fe fdae 	bl	8000b94 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800203c:	f7fe fdaa 	bl	8000b94 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e093      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204e:	4b29      	ldr	r3, [pc, #164]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1f0      	bne.n	800203c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69da      	ldr	r2, [r3, #28]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002068:	019b      	lsls	r3, r3, #6
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002070:	085b      	lsrs	r3, r3, #1
 8002072:	3b01      	subs	r3, #1
 8002074:	041b      	lsls	r3, r3, #16
 8002076:	431a      	orrs	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207c:	061b      	lsls	r3, r3, #24
 800207e:	431a      	orrs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002084:	071b      	lsls	r3, r3, #28
 8002086:	491b      	ldr	r1, [pc, #108]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 8002088:	4313      	orrs	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800208c:	4b1b      	ldr	r3, [pc, #108]	@ (80020fc <HAL_RCC_OscConfig+0x4b4>)
 800208e:	2201      	movs	r2, #1
 8002090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002092:	f7fe fd7f 	bl	8000b94 <HAL_GetTick>
 8002096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209a:	f7fe fd7b 	bl	8000b94 <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e064      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ac:	4b11      	ldr	r3, [pc, #68]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0f0      	beq.n	800209a <HAL_RCC_OscConfig+0x452>
 80020b8:	e05c      	b.n	8002174 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ba:	4b10      	ldr	r3, [pc, #64]	@ (80020fc <HAL_RCC_OscConfig+0x4b4>)
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c0:	f7fe fd68 	bl	8000b94 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c8:	f7fe fd64 	bl	8000b94 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e04d      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_RCC_OscConfig+0x4ac>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f0      	bne.n	80020c8 <HAL_RCC_OscConfig+0x480>
 80020e6:	e045      	b.n	8002174 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d107      	bne.n	8002100 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e040      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40007000 	.word	0x40007000
 80020fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002100:	4b1f      	ldr	r3, [pc, #124]	@ (8002180 <HAL_RCC_OscConfig+0x538>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d030      	beq.n	8002170 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002118:	429a      	cmp	r2, r3
 800211a:	d129      	bne.n	8002170 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002126:	429a      	cmp	r2, r3
 8002128:	d122      	bne.n	8002170 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002130:	4013      	ands	r3, r2
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002136:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002138:	4293      	cmp	r3, r2
 800213a:	d119      	bne.n	8002170 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	3b01      	subs	r3, #1
 800214a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800214c:	429a      	cmp	r2, r3
 800214e:	d10f      	bne.n	8002170 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800215c:	429a      	cmp	r2, r3
 800215e:	d107      	bne.n	8002170 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800216c:	429a      	cmp	r2, r3
 800216e:	d001      	beq.n	8002174 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800

08002184 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e042      	b.n	800221c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d106      	bne.n	80021b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe fba6 	bl	80008fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2224      	movs	r2, #36	@ 0x24
 80021b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68da      	ldr	r2, [r3, #12]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f000 f973 	bl	80024b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	695a      	ldr	r2, [r3, #20]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2220      	movs	r2, #32
 8002208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2220      	movs	r2, #32
 8002210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08a      	sub	sp, #40	@ 0x28
 8002228:	af02      	add	r7, sp, #8
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	603b      	str	r3, [r7, #0]
 8002230:	4613      	mov	r3, r2
 8002232:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b20      	cmp	r3, #32
 8002242:	d175      	bne.n	8002330 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d002      	beq.n	8002250 <HAL_UART_Transmit+0x2c>
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e06e      	b.n	8002332 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2221      	movs	r2, #33	@ 0x21
 800225e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002262:	f7fe fc97 	bl	8000b94 <HAL_GetTick>
 8002266:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	88fa      	ldrh	r2, [r7, #6]
 800226c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	88fa      	ldrh	r2, [r7, #6]
 8002272:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800227c:	d108      	bne.n	8002290 <HAL_UART_Transmit+0x6c>
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d104      	bne.n	8002290 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	61bb      	str	r3, [r7, #24]
 800228e:	e003      	b.n	8002298 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002294:	2300      	movs	r3, #0
 8002296:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002298:	e02e      	b.n	80022f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2200      	movs	r2, #0
 80022a2:	2180      	movs	r1, #128	@ 0x80
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f000 f848 	bl	800233a <UART_WaitOnFlagUntilTimeout>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e03a      	b.n	8002332 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10b      	bne.n	80022da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	881b      	ldrh	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	3302      	adds	r3, #2
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	e007      	b.n	80022ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	781a      	ldrb	r2, [r3, #0]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	3301      	adds	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1cb      	bne.n	800229a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	2200      	movs	r2, #0
 800230a:	2140      	movs	r1, #64	@ 0x40
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 f814 	bl	800233a <UART_WaitOnFlagUntilTimeout>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2220      	movs	r2, #32
 800231c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e006      	b.n	8002332 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2220      	movs	r2, #32
 8002328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800232c:	2300      	movs	r3, #0
 800232e:	e000      	b.n	8002332 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002330:	2302      	movs	r3, #2
  }
}
 8002332:	4618      	mov	r0, r3
 8002334:	3720      	adds	r7, #32
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	603b      	str	r3, [r7, #0]
 8002346:	4613      	mov	r3, r2
 8002348:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800234a:	e03b      	b.n	80023c4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800234c:	6a3b      	ldr	r3, [r7, #32]
 800234e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002352:	d037      	beq.n	80023c4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002354:	f7fe fc1e 	bl	8000b94 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	6a3a      	ldr	r2, [r7, #32]
 8002360:	429a      	cmp	r2, r3
 8002362:	d302      	bcc.n	800236a <UART_WaitOnFlagUntilTimeout+0x30>
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e03a      	b.n	80023e4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	f003 0304 	and.w	r3, r3, #4
 8002378:	2b00      	cmp	r3, #0
 800237a:	d023      	beq.n	80023c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	2b80      	cmp	r3, #128	@ 0x80
 8002380:	d020      	beq.n	80023c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	2b40      	cmp	r3, #64	@ 0x40
 8002386:	d01d      	beq.n	80023c4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b08      	cmp	r3, #8
 8002394:	d116      	bne.n	80023c4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	617b      	str	r3, [r7, #20]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	f000 f81d 	bl	80023ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2208      	movs	r2, #8
 80023b6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e00f      	b.n	80023e4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	4013      	ands	r3, r2
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	bf0c      	ite	eq
 80023d4:	2301      	moveq	r3, #1
 80023d6:	2300      	movne	r3, #0
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	461a      	mov	r2, r3
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d0b4      	beq.n	800234c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b095      	sub	sp, #84	@ 0x54
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	330c      	adds	r3, #12
 80023fa:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023fe:	e853 3f00 	ldrex	r3, [r3]
 8002402:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002406:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800240a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	330c      	adds	r3, #12
 8002412:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002414:	643a      	str	r2, [r7, #64]	@ 0x40
 8002416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002418:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800241a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800241c:	e841 2300 	strex	r3, r2, [r1]
 8002420:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002424:	2b00      	cmp	r3, #0
 8002426:	d1e5      	bne.n	80023f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	3314      	adds	r3, #20
 800242e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	e853 3f00 	ldrex	r3, [r3]
 8002436:	61fb      	str	r3, [r7, #28]
   return(result);
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f023 0301 	bic.w	r3, r3, #1
 800243e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	3314      	adds	r3, #20
 8002446:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002448:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800244a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800244e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002450:	e841 2300 	strex	r3, r2, [r1]
 8002454:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1e5      	bne.n	8002428 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002460:	2b01      	cmp	r3, #1
 8002462:	d119      	bne.n	8002498 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	330c      	adds	r3, #12
 800246a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	e853 3f00 	ldrex	r3, [r3]
 8002472:	60bb      	str	r3, [r7, #8]
   return(result);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f023 0310 	bic.w	r3, r3, #16
 800247a:	647b      	str	r3, [r7, #68]	@ 0x44
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	330c      	adds	r3, #12
 8002482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002484:	61ba      	str	r2, [r7, #24]
 8002486:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002488:	6979      	ldr	r1, [r7, #20]
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	e841 2300 	strex	r3, r2, [r1]
 8002490:	613b      	str	r3, [r7, #16]
   return(result);
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1e5      	bne.n	8002464 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2220      	movs	r2, #32
 800249c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80024a6:	bf00      	nop
 80024a8:	3754      	adds	r7, #84	@ 0x54
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024b8:	b0c0      	sub	sp, #256	@ 0x100
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d0:	68d9      	ldr	r1, [r3, #12]
 80024d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	ea40 0301 	orr.w	r3, r0, r1
 80024dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800250c:	f021 010c 	bic.w	r1, r1, #12
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800251a:	430b      	orrs	r3, r1
 800251c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800251e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800252a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800252e:	6999      	ldr	r1, [r3, #24]
 8002530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	ea40 0301 	orr.w	r3, r0, r1
 800253a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800253c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	4b8f      	ldr	r3, [pc, #572]	@ (8002780 <UART_SetConfig+0x2cc>)
 8002544:	429a      	cmp	r2, r3
 8002546:	d005      	beq.n	8002554 <UART_SetConfig+0xa0>
 8002548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	4b8d      	ldr	r3, [pc, #564]	@ (8002784 <UART_SetConfig+0x2d0>)
 8002550:	429a      	cmp	r2, r3
 8002552:	d104      	bne.n	800255e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002554:	f7ff f934 	bl	80017c0 <HAL_RCC_GetPCLK2Freq>
 8002558:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800255c:	e003      	b.n	8002566 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800255e:	f7ff f91b 	bl	8001798 <HAL_RCC_GetPCLK1Freq>
 8002562:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002570:	f040 810c 	bne.w	800278c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002574:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002578:	2200      	movs	r2, #0
 800257a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800257e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002582:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002586:	4622      	mov	r2, r4
 8002588:	462b      	mov	r3, r5
 800258a:	1891      	adds	r1, r2, r2
 800258c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800258e:	415b      	adcs	r3, r3
 8002590:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002592:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002596:	4621      	mov	r1, r4
 8002598:	eb12 0801 	adds.w	r8, r2, r1
 800259c:	4629      	mov	r1, r5
 800259e:	eb43 0901 	adc.w	r9, r3, r1
 80025a2:	f04f 0200 	mov.w	r2, #0
 80025a6:	f04f 0300 	mov.w	r3, #0
 80025aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025b6:	4690      	mov	r8, r2
 80025b8:	4699      	mov	r9, r3
 80025ba:	4623      	mov	r3, r4
 80025bc:	eb18 0303 	adds.w	r3, r8, r3
 80025c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025c4:	462b      	mov	r3, r5
 80025c6:	eb49 0303 	adc.w	r3, r9, r3
 80025ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025e2:	460b      	mov	r3, r1
 80025e4:	18db      	adds	r3, r3, r3
 80025e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80025e8:	4613      	mov	r3, r2
 80025ea:	eb42 0303 	adc.w	r3, r2, r3
 80025ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80025f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80025f8:	f7fd fe62 	bl	80002c0 <__aeabi_uldivmod>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4b61      	ldr	r3, [pc, #388]	@ (8002788 <UART_SetConfig+0x2d4>)
 8002602:	fba3 2302 	umull	r2, r3, r3, r2
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	011c      	lsls	r4, r3, #4
 800260a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800260e:	2200      	movs	r2, #0
 8002610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002614:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002618:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800261c:	4642      	mov	r2, r8
 800261e:	464b      	mov	r3, r9
 8002620:	1891      	adds	r1, r2, r2
 8002622:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002624:	415b      	adcs	r3, r3
 8002626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002628:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800262c:	4641      	mov	r1, r8
 800262e:	eb12 0a01 	adds.w	sl, r2, r1
 8002632:	4649      	mov	r1, r9
 8002634:	eb43 0b01 	adc.w	fp, r3, r1
 8002638:	f04f 0200 	mov.w	r2, #0
 800263c:	f04f 0300 	mov.w	r3, #0
 8002640:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002644:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002648:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800264c:	4692      	mov	sl, r2
 800264e:	469b      	mov	fp, r3
 8002650:	4643      	mov	r3, r8
 8002652:	eb1a 0303 	adds.w	r3, sl, r3
 8002656:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800265a:	464b      	mov	r3, r9
 800265c:	eb4b 0303 	adc.w	r3, fp, r3
 8002660:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002670:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002674:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002678:	460b      	mov	r3, r1
 800267a:	18db      	adds	r3, r3, r3
 800267c:	643b      	str	r3, [r7, #64]	@ 0x40
 800267e:	4613      	mov	r3, r2
 8002680:	eb42 0303 	adc.w	r3, r2, r3
 8002684:	647b      	str	r3, [r7, #68]	@ 0x44
 8002686:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800268a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800268e:	f7fd fe17 	bl	80002c0 <__aeabi_uldivmod>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4611      	mov	r1, r2
 8002698:	4b3b      	ldr	r3, [pc, #236]	@ (8002788 <UART_SetConfig+0x2d4>)
 800269a:	fba3 2301 	umull	r2, r3, r3, r1
 800269e:	095b      	lsrs	r3, r3, #5
 80026a0:	2264      	movs	r2, #100	@ 0x64
 80026a2:	fb02 f303 	mul.w	r3, r2, r3
 80026a6:	1acb      	subs	r3, r1, r3
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026ae:	4b36      	ldr	r3, [pc, #216]	@ (8002788 <UART_SetConfig+0x2d4>)
 80026b0:	fba3 2302 	umull	r2, r3, r3, r2
 80026b4:	095b      	lsrs	r3, r3, #5
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026bc:	441c      	add	r4, r3
 80026be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026c2:	2200      	movs	r2, #0
 80026c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026d0:	4642      	mov	r2, r8
 80026d2:	464b      	mov	r3, r9
 80026d4:	1891      	adds	r1, r2, r2
 80026d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026d8:	415b      	adcs	r3, r3
 80026da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026e0:	4641      	mov	r1, r8
 80026e2:	1851      	adds	r1, r2, r1
 80026e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80026e6:	4649      	mov	r1, r9
 80026e8:	414b      	adcs	r3, r1
 80026ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80026f8:	4659      	mov	r1, fp
 80026fa:	00cb      	lsls	r3, r1, #3
 80026fc:	4651      	mov	r1, sl
 80026fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002702:	4651      	mov	r1, sl
 8002704:	00ca      	lsls	r2, r1, #3
 8002706:	4610      	mov	r0, r2
 8002708:	4619      	mov	r1, r3
 800270a:	4603      	mov	r3, r0
 800270c:	4642      	mov	r2, r8
 800270e:	189b      	adds	r3, r3, r2
 8002710:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002714:	464b      	mov	r3, r9
 8002716:	460a      	mov	r2, r1
 8002718:	eb42 0303 	adc.w	r3, r2, r3
 800271c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800272c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002730:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002734:	460b      	mov	r3, r1
 8002736:	18db      	adds	r3, r3, r3
 8002738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800273a:	4613      	mov	r3, r2
 800273c:	eb42 0303 	adc.w	r3, r2, r3
 8002740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002742:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002746:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800274a:	f7fd fdb9 	bl	80002c0 <__aeabi_uldivmod>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <UART_SetConfig+0x2d4>)
 8002754:	fba3 1302 	umull	r1, r3, r3, r2
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	2164      	movs	r1, #100	@ 0x64
 800275c:	fb01 f303 	mul.w	r3, r1, r3
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	3332      	adds	r3, #50	@ 0x32
 8002766:	4a08      	ldr	r2, [pc, #32]	@ (8002788 <UART_SetConfig+0x2d4>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	f003 0207 	and.w	r2, r3, #7
 8002772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4422      	add	r2, r4
 800277a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800277c:	e106      	b.n	800298c <UART_SetConfig+0x4d8>
 800277e:	bf00      	nop
 8002780:	40011000 	.word	0x40011000
 8002784:	40011400 	.word	0x40011400
 8002788:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800278c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002790:	2200      	movs	r2, #0
 8002792:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002796:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800279a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800279e:	4642      	mov	r2, r8
 80027a0:	464b      	mov	r3, r9
 80027a2:	1891      	adds	r1, r2, r2
 80027a4:	6239      	str	r1, [r7, #32]
 80027a6:	415b      	adcs	r3, r3
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027ae:	4641      	mov	r1, r8
 80027b0:	1854      	adds	r4, r2, r1
 80027b2:	4649      	mov	r1, r9
 80027b4:	eb43 0501 	adc.w	r5, r3, r1
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	00eb      	lsls	r3, r5, #3
 80027c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027c6:	00e2      	lsls	r2, r4, #3
 80027c8:	4614      	mov	r4, r2
 80027ca:	461d      	mov	r5, r3
 80027cc:	4643      	mov	r3, r8
 80027ce:	18e3      	adds	r3, r4, r3
 80027d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027d4:	464b      	mov	r3, r9
 80027d6:	eb45 0303 	adc.w	r3, r5, r3
 80027da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80027fa:	4629      	mov	r1, r5
 80027fc:	008b      	lsls	r3, r1, #2
 80027fe:	4621      	mov	r1, r4
 8002800:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002804:	4621      	mov	r1, r4
 8002806:	008a      	lsls	r2, r1, #2
 8002808:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800280c:	f7fd fd58 	bl	80002c0 <__aeabi_uldivmod>
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	4b60      	ldr	r3, [pc, #384]	@ (8002998 <UART_SetConfig+0x4e4>)
 8002816:	fba3 2302 	umull	r2, r3, r3, r2
 800281a:	095b      	lsrs	r3, r3, #5
 800281c:	011c      	lsls	r4, r3, #4
 800281e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002822:	2200      	movs	r2, #0
 8002824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002828:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800282c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002830:	4642      	mov	r2, r8
 8002832:	464b      	mov	r3, r9
 8002834:	1891      	adds	r1, r2, r2
 8002836:	61b9      	str	r1, [r7, #24]
 8002838:	415b      	adcs	r3, r3
 800283a:	61fb      	str	r3, [r7, #28]
 800283c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002840:	4641      	mov	r1, r8
 8002842:	1851      	adds	r1, r2, r1
 8002844:	6139      	str	r1, [r7, #16]
 8002846:	4649      	mov	r1, r9
 8002848:	414b      	adcs	r3, r1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002858:	4659      	mov	r1, fp
 800285a:	00cb      	lsls	r3, r1, #3
 800285c:	4651      	mov	r1, sl
 800285e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002862:	4651      	mov	r1, sl
 8002864:	00ca      	lsls	r2, r1, #3
 8002866:	4610      	mov	r0, r2
 8002868:	4619      	mov	r1, r3
 800286a:	4603      	mov	r3, r0
 800286c:	4642      	mov	r2, r8
 800286e:	189b      	adds	r3, r3, r2
 8002870:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002874:	464b      	mov	r3, r9
 8002876:	460a      	mov	r2, r1
 8002878:	eb42 0303 	adc.w	r3, r2, r3
 800287c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	67bb      	str	r3, [r7, #120]	@ 0x78
 800288a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800288c:	f04f 0200 	mov.w	r2, #0
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002898:	4649      	mov	r1, r9
 800289a:	008b      	lsls	r3, r1, #2
 800289c:	4641      	mov	r1, r8
 800289e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028a2:	4641      	mov	r1, r8
 80028a4:	008a      	lsls	r2, r1, #2
 80028a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028aa:	f7fd fd09 	bl	80002c0 <__aeabi_uldivmod>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4611      	mov	r1, r2
 80028b4:	4b38      	ldr	r3, [pc, #224]	@ (8002998 <UART_SetConfig+0x4e4>)
 80028b6:	fba3 2301 	umull	r2, r3, r3, r1
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2264      	movs	r2, #100	@ 0x64
 80028be:	fb02 f303 	mul.w	r3, r2, r3
 80028c2:	1acb      	subs	r3, r1, r3
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	3332      	adds	r3, #50	@ 0x32
 80028c8:	4a33      	ldr	r2, [pc, #204]	@ (8002998 <UART_SetConfig+0x4e4>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028d4:	441c      	add	r4, r3
 80028d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028da:	2200      	movs	r2, #0
 80028dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80028de:	677a      	str	r2, [r7, #116]	@ 0x74
 80028e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028e4:	4642      	mov	r2, r8
 80028e6:	464b      	mov	r3, r9
 80028e8:	1891      	adds	r1, r2, r2
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	415b      	adcs	r3, r3
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028f4:	4641      	mov	r1, r8
 80028f6:	1851      	adds	r1, r2, r1
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	4649      	mov	r1, r9
 80028fc:	414b      	adcs	r3, r1
 80028fe:	607b      	str	r3, [r7, #4]
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800290c:	4659      	mov	r1, fp
 800290e:	00cb      	lsls	r3, r1, #3
 8002910:	4651      	mov	r1, sl
 8002912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002916:	4651      	mov	r1, sl
 8002918:	00ca      	lsls	r2, r1, #3
 800291a:	4610      	mov	r0, r2
 800291c:	4619      	mov	r1, r3
 800291e:	4603      	mov	r3, r0
 8002920:	4642      	mov	r2, r8
 8002922:	189b      	adds	r3, r3, r2
 8002924:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002926:	464b      	mov	r3, r9
 8002928:	460a      	mov	r2, r1
 800292a:	eb42 0303 	adc.w	r3, r2, r3
 800292e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	663b      	str	r3, [r7, #96]	@ 0x60
 800293a:	667a      	str	r2, [r7, #100]	@ 0x64
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002948:	4649      	mov	r1, r9
 800294a:	008b      	lsls	r3, r1, #2
 800294c:	4641      	mov	r1, r8
 800294e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002952:	4641      	mov	r1, r8
 8002954:	008a      	lsls	r2, r1, #2
 8002956:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800295a:	f7fd fcb1 	bl	80002c0 <__aeabi_uldivmod>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <UART_SetConfig+0x4e4>)
 8002964:	fba3 1302 	umull	r1, r3, r3, r2
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	2164      	movs	r1, #100	@ 0x64
 800296c:	fb01 f303 	mul.w	r3, r1, r3
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	3332      	adds	r3, #50	@ 0x32
 8002976:	4a08      	ldr	r2, [pc, #32]	@ (8002998 <UART_SetConfig+0x4e4>)
 8002978:	fba2 2303 	umull	r2, r3, r2, r3
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	f003 020f 	and.w	r2, r3, #15
 8002982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4422      	add	r2, r4
 800298a:	609a      	str	r2, [r3, #8]
}
 800298c:	bf00      	nop
 800298e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002992:	46bd      	mov	sp, r7
 8002994:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002998:	51eb851f 	.word	0x51eb851f

0800299c <siprintf>:
 800299c:	b40e      	push	{r1, r2, r3}
 800299e:	b500      	push	{lr}
 80029a0:	b09c      	sub	sp, #112	@ 0x70
 80029a2:	ab1d      	add	r3, sp, #116	@ 0x74
 80029a4:	9002      	str	r0, [sp, #8]
 80029a6:	9006      	str	r0, [sp, #24]
 80029a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80029ac:	4809      	ldr	r0, [pc, #36]	@ (80029d4 <siprintf+0x38>)
 80029ae:	9107      	str	r1, [sp, #28]
 80029b0:	9104      	str	r1, [sp, #16]
 80029b2:	4909      	ldr	r1, [pc, #36]	@ (80029d8 <siprintf+0x3c>)
 80029b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80029b8:	9105      	str	r1, [sp, #20]
 80029ba:	6800      	ldr	r0, [r0, #0]
 80029bc:	9301      	str	r3, [sp, #4]
 80029be:	a902      	add	r1, sp, #8
 80029c0:	f000 f98c 	bl	8002cdc <_svfiprintf_r>
 80029c4:	9b02      	ldr	r3, [sp, #8]
 80029c6:	2200      	movs	r2, #0
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	b01c      	add	sp, #112	@ 0x70
 80029cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80029d0:	b003      	add	sp, #12
 80029d2:	4770      	bx	lr
 80029d4:	2000000c 	.word	0x2000000c
 80029d8:	ffff0208 	.word	0xffff0208

080029dc <__errno>:
 80029dc:	4b01      	ldr	r3, [pc, #4]	@ (80029e4 <__errno+0x8>)
 80029de:	6818      	ldr	r0, [r3, #0]
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	2000000c 	.word	0x2000000c

080029e8 <__libc_init_array>:
 80029e8:	b570      	push	{r4, r5, r6, lr}
 80029ea:	4d0d      	ldr	r5, [pc, #52]	@ (8002a20 <__libc_init_array+0x38>)
 80029ec:	4c0d      	ldr	r4, [pc, #52]	@ (8002a24 <__libc_init_array+0x3c>)
 80029ee:	1b64      	subs	r4, r4, r5
 80029f0:	10a4      	asrs	r4, r4, #2
 80029f2:	2600      	movs	r6, #0
 80029f4:	42a6      	cmp	r6, r4
 80029f6:	d109      	bne.n	8002a0c <__libc_init_array+0x24>
 80029f8:	4d0b      	ldr	r5, [pc, #44]	@ (8002a28 <__libc_init_array+0x40>)
 80029fa:	4c0c      	ldr	r4, [pc, #48]	@ (8002a2c <__libc_init_array+0x44>)
 80029fc:	f000 fc66 	bl	80032cc <_init>
 8002a00:	1b64      	subs	r4, r4, r5
 8002a02:	10a4      	asrs	r4, r4, #2
 8002a04:	2600      	movs	r6, #0
 8002a06:	42a6      	cmp	r6, r4
 8002a08:	d105      	bne.n	8002a16 <__libc_init_array+0x2e>
 8002a0a:	bd70      	pop	{r4, r5, r6, pc}
 8002a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a10:	4798      	blx	r3
 8002a12:	3601      	adds	r6, #1
 8002a14:	e7ee      	b.n	80029f4 <__libc_init_array+0xc>
 8002a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a1a:	4798      	blx	r3
 8002a1c:	3601      	adds	r6, #1
 8002a1e:	e7f2      	b.n	8002a06 <__libc_init_array+0x1e>
 8002a20:	08003358 	.word	0x08003358
 8002a24:	08003358 	.word	0x08003358
 8002a28:	08003358 	.word	0x08003358
 8002a2c:	0800335c 	.word	0x0800335c

08002a30 <__retarget_lock_acquire_recursive>:
 8002a30:	4770      	bx	lr

08002a32 <__retarget_lock_release_recursive>:
 8002a32:	4770      	bx	lr

08002a34 <_free_r>:
 8002a34:	b538      	push	{r3, r4, r5, lr}
 8002a36:	4605      	mov	r5, r0
 8002a38:	2900      	cmp	r1, #0
 8002a3a:	d041      	beq.n	8002ac0 <_free_r+0x8c>
 8002a3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a40:	1f0c      	subs	r4, r1, #4
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	bfb8      	it	lt
 8002a46:	18e4      	addlt	r4, r4, r3
 8002a48:	f000 f8e0 	bl	8002c0c <__malloc_lock>
 8002a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ac4 <_free_r+0x90>)
 8002a4e:	6813      	ldr	r3, [r2, #0]
 8002a50:	b933      	cbnz	r3, 8002a60 <_free_r+0x2c>
 8002a52:	6063      	str	r3, [r4, #4]
 8002a54:	6014      	str	r4, [r2, #0]
 8002a56:	4628      	mov	r0, r5
 8002a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a5c:	f000 b8dc 	b.w	8002c18 <__malloc_unlock>
 8002a60:	42a3      	cmp	r3, r4
 8002a62:	d908      	bls.n	8002a76 <_free_r+0x42>
 8002a64:	6820      	ldr	r0, [r4, #0]
 8002a66:	1821      	adds	r1, r4, r0
 8002a68:	428b      	cmp	r3, r1
 8002a6a:	bf01      	itttt	eq
 8002a6c:	6819      	ldreq	r1, [r3, #0]
 8002a6e:	685b      	ldreq	r3, [r3, #4]
 8002a70:	1809      	addeq	r1, r1, r0
 8002a72:	6021      	streq	r1, [r4, #0]
 8002a74:	e7ed      	b.n	8002a52 <_free_r+0x1e>
 8002a76:	461a      	mov	r2, r3
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	b10b      	cbz	r3, 8002a80 <_free_r+0x4c>
 8002a7c:	42a3      	cmp	r3, r4
 8002a7e:	d9fa      	bls.n	8002a76 <_free_r+0x42>
 8002a80:	6811      	ldr	r1, [r2, #0]
 8002a82:	1850      	adds	r0, r2, r1
 8002a84:	42a0      	cmp	r0, r4
 8002a86:	d10b      	bne.n	8002aa0 <_free_r+0x6c>
 8002a88:	6820      	ldr	r0, [r4, #0]
 8002a8a:	4401      	add	r1, r0
 8002a8c:	1850      	adds	r0, r2, r1
 8002a8e:	4283      	cmp	r3, r0
 8002a90:	6011      	str	r1, [r2, #0]
 8002a92:	d1e0      	bne.n	8002a56 <_free_r+0x22>
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	6053      	str	r3, [r2, #4]
 8002a9a:	4408      	add	r0, r1
 8002a9c:	6010      	str	r0, [r2, #0]
 8002a9e:	e7da      	b.n	8002a56 <_free_r+0x22>
 8002aa0:	d902      	bls.n	8002aa8 <_free_r+0x74>
 8002aa2:	230c      	movs	r3, #12
 8002aa4:	602b      	str	r3, [r5, #0]
 8002aa6:	e7d6      	b.n	8002a56 <_free_r+0x22>
 8002aa8:	6820      	ldr	r0, [r4, #0]
 8002aaa:	1821      	adds	r1, r4, r0
 8002aac:	428b      	cmp	r3, r1
 8002aae:	bf04      	itt	eq
 8002ab0:	6819      	ldreq	r1, [r3, #0]
 8002ab2:	685b      	ldreq	r3, [r3, #4]
 8002ab4:	6063      	str	r3, [r4, #4]
 8002ab6:	bf04      	itt	eq
 8002ab8:	1809      	addeq	r1, r1, r0
 8002aba:	6021      	streq	r1, [r4, #0]
 8002abc:	6054      	str	r4, [r2, #4]
 8002abe:	e7ca      	b.n	8002a56 <_free_r+0x22>
 8002ac0:	bd38      	pop	{r3, r4, r5, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000234 	.word	0x20000234

08002ac8 <sbrk_aligned>:
 8002ac8:	b570      	push	{r4, r5, r6, lr}
 8002aca:	4e0f      	ldr	r6, [pc, #60]	@ (8002b08 <sbrk_aligned+0x40>)
 8002acc:	460c      	mov	r4, r1
 8002ace:	6831      	ldr	r1, [r6, #0]
 8002ad0:	4605      	mov	r5, r0
 8002ad2:	b911      	cbnz	r1, 8002ada <sbrk_aligned+0x12>
 8002ad4:	f000 fba6 	bl	8003224 <_sbrk_r>
 8002ad8:	6030      	str	r0, [r6, #0]
 8002ada:	4621      	mov	r1, r4
 8002adc:	4628      	mov	r0, r5
 8002ade:	f000 fba1 	bl	8003224 <_sbrk_r>
 8002ae2:	1c43      	adds	r3, r0, #1
 8002ae4:	d103      	bne.n	8002aee <sbrk_aligned+0x26>
 8002ae6:	f04f 34ff 	mov.w	r4, #4294967295
 8002aea:	4620      	mov	r0, r4
 8002aec:	bd70      	pop	{r4, r5, r6, pc}
 8002aee:	1cc4      	adds	r4, r0, #3
 8002af0:	f024 0403 	bic.w	r4, r4, #3
 8002af4:	42a0      	cmp	r0, r4
 8002af6:	d0f8      	beq.n	8002aea <sbrk_aligned+0x22>
 8002af8:	1a21      	subs	r1, r4, r0
 8002afa:	4628      	mov	r0, r5
 8002afc:	f000 fb92 	bl	8003224 <_sbrk_r>
 8002b00:	3001      	adds	r0, #1
 8002b02:	d1f2      	bne.n	8002aea <sbrk_aligned+0x22>
 8002b04:	e7ef      	b.n	8002ae6 <sbrk_aligned+0x1e>
 8002b06:	bf00      	nop
 8002b08:	20000230 	.word	0x20000230

08002b0c <_malloc_r>:
 8002b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b10:	1ccd      	adds	r5, r1, #3
 8002b12:	f025 0503 	bic.w	r5, r5, #3
 8002b16:	3508      	adds	r5, #8
 8002b18:	2d0c      	cmp	r5, #12
 8002b1a:	bf38      	it	cc
 8002b1c:	250c      	movcc	r5, #12
 8002b1e:	2d00      	cmp	r5, #0
 8002b20:	4606      	mov	r6, r0
 8002b22:	db01      	blt.n	8002b28 <_malloc_r+0x1c>
 8002b24:	42a9      	cmp	r1, r5
 8002b26:	d904      	bls.n	8002b32 <_malloc_r+0x26>
 8002b28:	230c      	movs	r3, #12
 8002b2a:	6033      	str	r3, [r6, #0]
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c08 <_malloc_r+0xfc>
 8002b36:	f000 f869 	bl	8002c0c <__malloc_lock>
 8002b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8002b3e:	461c      	mov	r4, r3
 8002b40:	bb44      	cbnz	r4, 8002b94 <_malloc_r+0x88>
 8002b42:	4629      	mov	r1, r5
 8002b44:	4630      	mov	r0, r6
 8002b46:	f7ff ffbf 	bl	8002ac8 <sbrk_aligned>
 8002b4a:	1c43      	adds	r3, r0, #1
 8002b4c:	4604      	mov	r4, r0
 8002b4e:	d158      	bne.n	8002c02 <_malloc_r+0xf6>
 8002b50:	f8d8 4000 	ldr.w	r4, [r8]
 8002b54:	4627      	mov	r7, r4
 8002b56:	2f00      	cmp	r7, #0
 8002b58:	d143      	bne.n	8002be2 <_malloc_r+0xd6>
 8002b5a:	2c00      	cmp	r4, #0
 8002b5c:	d04b      	beq.n	8002bf6 <_malloc_r+0xea>
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	4639      	mov	r1, r7
 8002b62:	4630      	mov	r0, r6
 8002b64:	eb04 0903 	add.w	r9, r4, r3
 8002b68:	f000 fb5c 	bl	8003224 <_sbrk_r>
 8002b6c:	4581      	cmp	r9, r0
 8002b6e:	d142      	bne.n	8002bf6 <_malloc_r+0xea>
 8002b70:	6821      	ldr	r1, [r4, #0]
 8002b72:	1a6d      	subs	r5, r5, r1
 8002b74:	4629      	mov	r1, r5
 8002b76:	4630      	mov	r0, r6
 8002b78:	f7ff ffa6 	bl	8002ac8 <sbrk_aligned>
 8002b7c:	3001      	adds	r0, #1
 8002b7e:	d03a      	beq.n	8002bf6 <_malloc_r+0xea>
 8002b80:	6823      	ldr	r3, [r4, #0]
 8002b82:	442b      	add	r3, r5
 8002b84:	6023      	str	r3, [r4, #0]
 8002b86:	f8d8 3000 	ldr.w	r3, [r8]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	bb62      	cbnz	r2, 8002be8 <_malloc_r+0xdc>
 8002b8e:	f8c8 7000 	str.w	r7, [r8]
 8002b92:	e00f      	b.n	8002bb4 <_malloc_r+0xa8>
 8002b94:	6822      	ldr	r2, [r4, #0]
 8002b96:	1b52      	subs	r2, r2, r5
 8002b98:	d420      	bmi.n	8002bdc <_malloc_r+0xd0>
 8002b9a:	2a0b      	cmp	r2, #11
 8002b9c:	d917      	bls.n	8002bce <_malloc_r+0xc2>
 8002b9e:	1961      	adds	r1, r4, r5
 8002ba0:	42a3      	cmp	r3, r4
 8002ba2:	6025      	str	r5, [r4, #0]
 8002ba4:	bf18      	it	ne
 8002ba6:	6059      	strne	r1, [r3, #4]
 8002ba8:	6863      	ldr	r3, [r4, #4]
 8002baa:	bf08      	it	eq
 8002bac:	f8c8 1000 	streq.w	r1, [r8]
 8002bb0:	5162      	str	r2, [r4, r5]
 8002bb2:	604b      	str	r3, [r1, #4]
 8002bb4:	4630      	mov	r0, r6
 8002bb6:	f000 f82f 	bl	8002c18 <__malloc_unlock>
 8002bba:	f104 000b 	add.w	r0, r4, #11
 8002bbe:	1d23      	adds	r3, r4, #4
 8002bc0:	f020 0007 	bic.w	r0, r0, #7
 8002bc4:	1ac2      	subs	r2, r0, r3
 8002bc6:	bf1c      	itt	ne
 8002bc8:	1a1b      	subne	r3, r3, r0
 8002bca:	50a3      	strne	r3, [r4, r2]
 8002bcc:	e7af      	b.n	8002b2e <_malloc_r+0x22>
 8002bce:	6862      	ldr	r2, [r4, #4]
 8002bd0:	42a3      	cmp	r3, r4
 8002bd2:	bf0c      	ite	eq
 8002bd4:	f8c8 2000 	streq.w	r2, [r8]
 8002bd8:	605a      	strne	r2, [r3, #4]
 8002bda:	e7eb      	b.n	8002bb4 <_malloc_r+0xa8>
 8002bdc:	4623      	mov	r3, r4
 8002bde:	6864      	ldr	r4, [r4, #4]
 8002be0:	e7ae      	b.n	8002b40 <_malloc_r+0x34>
 8002be2:	463c      	mov	r4, r7
 8002be4:	687f      	ldr	r7, [r7, #4]
 8002be6:	e7b6      	b.n	8002b56 <_malloc_r+0x4a>
 8002be8:	461a      	mov	r2, r3
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	42a3      	cmp	r3, r4
 8002bee:	d1fb      	bne.n	8002be8 <_malloc_r+0xdc>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	6053      	str	r3, [r2, #4]
 8002bf4:	e7de      	b.n	8002bb4 <_malloc_r+0xa8>
 8002bf6:	230c      	movs	r3, #12
 8002bf8:	6033      	str	r3, [r6, #0]
 8002bfa:	4630      	mov	r0, r6
 8002bfc:	f000 f80c 	bl	8002c18 <__malloc_unlock>
 8002c00:	e794      	b.n	8002b2c <_malloc_r+0x20>
 8002c02:	6005      	str	r5, [r0, #0]
 8002c04:	e7d6      	b.n	8002bb4 <_malloc_r+0xa8>
 8002c06:	bf00      	nop
 8002c08:	20000234 	.word	0x20000234

08002c0c <__malloc_lock>:
 8002c0c:	4801      	ldr	r0, [pc, #4]	@ (8002c14 <__malloc_lock+0x8>)
 8002c0e:	f7ff bf0f 	b.w	8002a30 <__retarget_lock_acquire_recursive>
 8002c12:	bf00      	nop
 8002c14:	2000022c 	.word	0x2000022c

08002c18 <__malloc_unlock>:
 8002c18:	4801      	ldr	r0, [pc, #4]	@ (8002c20 <__malloc_unlock+0x8>)
 8002c1a:	f7ff bf0a 	b.w	8002a32 <__retarget_lock_release_recursive>
 8002c1e:	bf00      	nop
 8002c20:	2000022c 	.word	0x2000022c

08002c24 <__ssputs_r>:
 8002c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c28:	688e      	ldr	r6, [r1, #8]
 8002c2a:	461f      	mov	r7, r3
 8002c2c:	42be      	cmp	r6, r7
 8002c2e:	680b      	ldr	r3, [r1, #0]
 8002c30:	4682      	mov	sl, r0
 8002c32:	460c      	mov	r4, r1
 8002c34:	4690      	mov	r8, r2
 8002c36:	d82d      	bhi.n	8002c94 <__ssputs_r+0x70>
 8002c38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002c40:	d026      	beq.n	8002c90 <__ssputs_r+0x6c>
 8002c42:	6965      	ldr	r5, [r4, #20]
 8002c44:	6909      	ldr	r1, [r1, #16]
 8002c46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c4a:	eba3 0901 	sub.w	r9, r3, r1
 8002c4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c52:	1c7b      	adds	r3, r7, #1
 8002c54:	444b      	add	r3, r9
 8002c56:	106d      	asrs	r5, r5, #1
 8002c58:	429d      	cmp	r5, r3
 8002c5a:	bf38      	it	cc
 8002c5c:	461d      	movcc	r5, r3
 8002c5e:	0553      	lsls	r3, r2, #21
 8002c60:	d527      	bpl.n	8002cb2 <__ssputs_r+0x8e>
 8002c62:	4629      	mov	r1, r5
 8002c64:	f7ff ff52 	bl	8002b0c <_malloc_r>
 8002c68:	4606      	mov	r6, r0
 8002c6a:	b360      	cbz	r0, 8002cc6 <__ssputs_r+0xa2>
 8002c6c:	6921      	ldr	r1, [r4, #16]
 8002c6e:	464a      	mov	r2, r9
 8002c70:	f000 fae8 	bl	8003244 <memcpy>
 8002c74:	89a3      	ldrh	r3, [r4, #12]
 8002c76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c7e:	81a3      	strh	r3, [r4, #12]
 8002c80:	6126      	str	r6, [r4, #16]
 8002c82:	6165      	str	r5, [r4, #20]
 8002c84:	444e      	add	r6, r9
 8002c86:	eba5 0509 	sub.w	r5, r5, r9
 8002c8a:	6026      	str	r6, [r4, #0]
 8002c8c:	60a5      	str	r5, [r4, #8]
 8002c8e:	463e      	mov	r6, r7
 8002c90:	42be      	cmp	r6, r7
 8002c92:	d900      	bls.n	8002c96 <__ssputs_r+0x72>
 8002c94:	463e      	mov	r6, r7
 8002c96:	6820      	ldr	r0, [r4, #0]
 8002c98:	4632      	mov	r2, r6
 8002c9a:	4641      	mov	r1, r8
 8002c9c:	f000 faa8 	bl	80031f0 <memmove>
 8002ca0:	68a3      	ldr	r3, [r4, #8]
 8002ca2:	1b9b      	subs	r3, r3, r6
 8002ca4:	60a3      	str	r3, [r4, #8]
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	4433      	add	r3, r6
 8002caa:	6023      	str	r3, [r4, #0]
 8002cac:	2000      	movs	r0, #0
 8002cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cb2:	462a      	mov	r2, r5
 8002cb4:	f000 fad4 	bl	8003260 <_realloc_r>
 8002cb8:	4606      	mov	r6, r0
 8002cba:	2800      	cmp	r0, #0
 8002cbc:	d1e0      	bne.n	8002c80 <__ssputs_r+0x5c>
 8002cbe:	6921      	ldr	r1, [r4, #16]
 8002cc0:	4650      	mov	r0, sl
 8002cc2:	f7ff feb7 	bl	8002a34 <_free_r>
 8002cc6:	230c      	movs	r3, #12
 8002cc8:	f8ca 3000 	str.w	r3, [sl]
 8002ccc:	89a3      	ldrh	r3, [r4, #12]
 8002cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cd2:	81a3      	strh	r3, [r4, #12]
 8002cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd8:	e7e9      	b.n	8002cae <__ssputs_r+0x8a>
	...

08002cdc <_svfiprintf_r>:
 8002cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ce0:	4698      	mov	r8, r3
 8002ce2:	898b      	ldrh	r3, [r1, #12]
 8002ce4:	061b      	lsls	r3, r3, #24
 8002ce6:	b09d      	sub	sp, #116	@ 0x74
 8002ce8:	4607      	mov	r7, r0
 8002cea:	460d      	mov	r5, r1
 8002cec:	4614      	mov	r4, r2
 8002cee:	d510      	bpl.n	8002d12 <_svfiprintf_r+0x36>
 8002cf0:	690b      	ldr	r3, [r1, #16]
 8002cf2:	b973      	cbnz	r3, 8002d12 <_svfiprintf_r+0x36>
 8002cf4:	2140      	movs	r1, #64	@ 0x40
 8002cf6:	f7ff ff09 	bl	8002b0c <_malloc_r>
 8002cfa:	6028      	str	r0, [r5, #0]
 8002cfc:	6128      	str	r0, [r5, #16]
 8002cfe:	b930      	cbnz	r0, 8002d0e <_svfiprintf_r+0x32>
 8002d00:	230c      	movs	r3, #12
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	f04f 30ff 	mov.w	r0, #4294967295
 8002d08:	b01d      	add	sp, #116	@ 0x74
 8002d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d0e:	2340      	movs	r3, #64	@ 0x40
 8002d10:	616b      	str	r3, [r5, #20]
 8002d12:	2300      	movs	r3, #0
 8002d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d16:	2320      	movs	r3, #32
 8002d18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002d1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d20:	2330      	movs	r3, #48	@ 0x30
 8002d22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002ec0 <_svfiprintf_r+0x1e4>
 8002d26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d2a:	f04f 0901 	mov.w	r9, #1
 8002d2e:	4623      	mov	r3, r4
 8002d30:	469a      	mov	sl, r3
 8002d32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d36:	b10a      	cbz	r2, 8002d3c <_svfiprintf_r+0x60>
 8002d38:	2a25      	cmp	r2, #37	@ 0x25
 8002d3a:	d1f9      	bne.n	8002d30 <_svfiprintf_r+0x54>
 8002d3c:	ebba 0b04 	subs.w	fp, sl, r4
 8002d40:	d00b      	beq.n	8002d5a <_svfiprintf_r+0x7e>
 8002d42:	465b      	mov	r3, fp
 8002d44:	4622      	mov	r2, r4
 8002d46:	4629      	mov	r1, r5
 8002d48:	4638      	mov	r0, r7
 8002d4a:	f7ff ff6b 	bl	8002c24 <__ssputs_r>
 8002d4e:	3001      	adds	r0, #1
 8002d50:	f000 80a7 	beq.w	8002ea2 <_svfiprintf_r+0x1c6>
 8002d54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d56:	445a      	add	r2, fp
 8002d58:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d5a:	f89a 3000 	ldrb.w	r3, [sl]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 809f 	beq.w	8002ea2 <_svfiprintf_r+0x1c6>
 8002d64:	2300      	movs	r3, #0
 8002d66:	f04f 32ff 	mov.w	r2, #4294967295
 8002d6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d6e:	f10a 0a01 	add.w	sl, sl, #1
 8002d72:	9304      	str	r3, [sp, #16]
 8002d74:	9307      	str	r3, [sp, #28]
 8002d76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002d7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8002d7c:	4654      	mov	r4, sl
 8002d7e:	2205      	movs	r2, #5
 8002d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d84:	484e      	ldr	r0, [pc, #312]	@ (8002ec0 <_svfiprintf_r+0x1e4>)
 8002d86:	f7fd fa4b 	bl	8000220 <memchr>
 8002d8a:	9a04      	ldr	r2, [sp, #16]
 8002d8c:	b9d8      	cbnz	r0, 8002dc6 <_svfiprintf_r+0xea>
 8002d8e:	06d0      	lsls	r0, r2, #27
 8002d90:	bf44      	itt	mi
 8002d92:	2320      	movmi	r3, #32
 8002d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d98:	0711      	lsls	r1, r2, #28
 8002d9a:	bf44      	itt	mi
 8002d9c:	232b      	movmi	r3, #43	@ 0x2b
 8002d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002da2:	f89a 3000 	ldrb.w	r3, [sl]
 8002da6:	2b2a      	cmp	r3, #42	@ 0x2a
 8002da8:	d015      	beq.n	8002dd6 <_svfiprintf_r+0xfa>
 8002daa:	9a07      	ldr	r2, [sp, #28]
 8002dac:	4654      	mov	r4, sl
 8002dae:	2000      	movs	r0, #0
 8002db0:	f04f 0c0a 	mov.w	ip, #10
 8002db4:	4621      	mov	r1, r4
 8002db6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002dba:	3b30      	subs	r3, #48	@ 0x30
 8002dbc:	2b09      	cmp	r3, #9
 8002dbe:	d94b      	bls.n	8002e58 <_svfiprintf_r+0x17c>
 8002dc0:	b1b0      	cbz	r0, 8002df0 <_svfiprintf_r+0x114>
 8002dc2:	9207      	str	r2, [sp, #28]
 8002dc4:	e014      	b.n	8002df0 <_svfiprintf_r+0x114>
 8002dc6:	eba0 0308 	sub.w	r3, r0, r8
 8002dca:	fa09 f303 	lsl.w	r3, r9, r3
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	9304      	str	r3, [sp, #16]
 8002dd2:	46a2      	mov	sl, r4
 8002dd4:	e7d2      	b.n	8002d7c <_svfiprintf_r+0xa0>
 8002dd6:	9b03      	ldr	r3, [sp, #12]
 8002dd8:	1d19      	adds	r1, r3, #4
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	9103      	str	r1, [sp, #12]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	bfbb      	ittet	lt
 8002de2:	425b      	neglt	r3, r3
 8002de4:	f042 0202 	orrlt.w	r2, r2, #2
 8002de8:	9307      	strge	r3, [sp, #28]
 8002dea:	9307      	strlt	r3, [sp, #28]
 8002dec:	bfb8      	it	lt
 8002dee:	9204      	strlt	r2, [sp, #16]
 8002df0:	7823      	ldrb	r3, [r4, #0]
 8002df2:	2b2e      	cmp	r3, #46	@ 0x2e
 8002df4:	d10a      	bne.n	8002e0c <_svfiprintf_r+0x130>
 8002df6:	7863      	ldrb	r3, [r4, #1]
 8002df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dfa:	d132      	bne.n	8002e62 <_svfiprintf_r+0x186>
 8002dfc:	9b03      	ldr	r3, [sp, #12]
 8002dfe:	1d1a      	adds	r2, r3, #4
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	9203      	str	r2, [sp, #12]
 8002e04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e08:	3402      	adds	r4, #2
 8002e0a:	9305      	str	r3, [sp, #20]
 8002e0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002ed0 <_svfiprintf_r+0x1f4>
 8002e10:	7821      	ldrb	r1, [r4, #0]
 8002e12:	2203      	movs	r2, #3
 8002e14:	4650      	mov	r0, sl
 8002e16:	f7fd fa03 	bl	8000220 <memchr>
 8002e1a:	b138      	cbz	r0, 8002e2c <_svfiprintf_r+0x150>
 8002e1c:	9b04      	ldr	r3, [sp, #16]
 8002e1e:	eba0 000a 	sub.w	r0, r0, sl
 8002e22:	2240      	movs	r2, #64	@ 0x40
 8002e24:	4082      	lsls	r2, r0
 8002e26:	4313      	orrs	r3, r2
 8002e28:	3401      	adds	r4, #1
 8002e2a:	9304      	str	r3, [sp, #16]
 8002e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e30:	4824      	ldr	r0, [pc, #144]	@ (8002ec4 <_svfiprintf_r+0x1e8>)
 8002e32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e36:	2206      	movs	r2, #6
 8002e38:	f7fd f9f2 	bl	8000220 <memchr>
 8002e3c:	2800      	cmp	r0, #0
 8002e3e:	d036      	beq.n	8002eae <_svfiprintf_r+0x1d2>
 8002e40:	4b21      	ldr	r3, [pc, #132]	@ (8002ec8 <_svfiprintf_r+0x1ec>)
 8002e42:	bb1b      	cbnz	r3, 8002e8c <_svfiprintf_r+0x1b0>
 8002e44:	9b03      	ldr	r3, [sp, #12]
 8002e46:	3307      	adds	r3, #7
 8002e48:	f023 0307 	bic.w	r3, r3, #7
 8002e4c:	3308      	adds	r3, #8
 8002e4e:	9303      	str	r3, [sp, #12]
 8002e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e52:	4433      	add	r3, r6
 8002e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e56:	e76a      	b.n	8002d2e <_svfiprintf_r+0x52>
 8002e58:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e5c:	460c      	mov	r4, r1
 8002e5e:	2001      	movs	r0, #1
 8002e60:	e7a8      	b.n	8002db4 <_svfiprintf_r+0xd8>
 8002e62:	2300      	movs	r3, #0
 8002e64:	3401      	adds	r4, #1
 8002e66:	9305      	str	r3, [sp, #20]
 8002e68:	4619      	mov	r1, r3
 8002e6a:	f04f 0c0a 	mov.w	ip, #10
 8002e6e:	4620      	mov	r0, r4
 8002e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e74:	3a30      	subs	r2, #48	@ 0x30
 8002e76:	2a09      	cmp	r2, #9
 8002e78:	d903      	bls.n	8002e82 <_svfiprintf_r+0x1a6>
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0c6      	beq.n	8002e0c <_svfiprintf_r+0x130>
 8002e7e:	9105      	str	r1, [sp, #20]
 8002e80:	e7c4      	b.n	8002e0c <_svfiprintf_r+0x130>
 8002e82:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e86:	4604      	mov	r4, r0
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e7f0      	b.n	8002e6e <_svfiprintf_r+0x192>
 8002e8c:	ab03      	add	r3, sp, #12
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	462a      	mov	r2, r5
 8002e92:	4b0e      	ldr	r3, [pc, #56]	@ (8002ecc <_svfiprintf_r+0x1f0>)
 8002e94:	a904      	add	r1, sp, #16
 8002e96:	4638      	mov	r0, r7
 8002e98:	f3af 8000 	nop.w
 8002e9c:	1c42      	adds	r2, r0, #1
 8002e9e:	4606      	mov	r6, r0
 8002ea0:	d1d6      	bne.n	8002e50 <_svfiprintf_r+0x174>
 8002ea2:	89ab      	ldrh	r3, [r5, #12]
 8002ea4:	065b      	lsls	r3, r3, #25
 8002ea6:	f53f af2d 	bmi.w	8002d04 <_svfiprintf_r+0x28>
 8002eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002eac:	e72c      	b.n	8002d08 <_svfiprintf_r+0x2c>
 8002eae:	ab03      	add	r3, sp, #12
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	462a      	mov	r2, r5
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <_svfiprintf_r+0x1f0>)
 8002eb6:	a904      	add	r1, sp, #16
 8002eb8:	4638      	mov	r0, r7
 8002eba:	f000 f879 	bl	8002fb0 <_printf_i>
 8002ebe:	e7ed      	b.n	8002e9c <_svfiprintf_r+0x1c0>
 8002ec0:	0800331c 	.word	0x0800331c
 8002ec4:	08003326 	.word	0x08003326
 8002ec8:	00000000 	.word	0x00000000
 8002ecc:	08002c25 	.word	0x08002c25
 8002ed0:	08003322 	.word	0x08003322

08002ed4 <_printf_common>:
 8002ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	4616      	mov	r6, r2
 8002eda:	4698      	mov	r8, r3
 8002edc:	688a      	ldr	r2, [r1, #8]
 8002ede:	690b      	ldr	r3, [r1, #16]
 8002ee0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	bfb8      	it	lt
 8002ee8:	4613      	movlt	r3, r2
 8002eea:	6033      	str	r3, [r6, #0]
 8002eec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ef0:	4607      	mov	r7, r0
 8002ef2:	460c      	mov	r4, r1
 8002ef4:	b10a      	cbz	r2, 8002efa <_printf_common+0x26>
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	6033      	str	r3, [r6, #0]
 8002efa:	6823      	ldr	r3, [r4, #0]
 8002efc:	0699      	lsls	r1, r3, #26
 8002efe:	bf42      	ittt	mi
 8002f00:	6833      	ldrmi	r3, [r6, #0]
 8002f02:	3302      	addmi	r3, #2
 8002f04:	6033      	strmi	r3, [r6, #0]
 8002f06:	6825      	ldr	r5, [r4, #0]
 8002f08:	f015 0506 	ands.w	r5, r5, #6
 8002f0c:	d106      	bne.n	8002f1c <_printf_common+0x48>
 8002f0e:	f104 0a19 	add.w	sl, r4, #25
 8002f12:	68e3      	ldr	r3, [r4, #12]
 8002f14:	6832      	ldr	r2, [r6, #0]
 8002f16:	1a9b      	subs	r3, r3, r2
 8002f18:	42ab      	cmp	r3, r5
 8002f1a:	dc26      	bgt.n	8002f6a <_printf_common+0x96>
 8002f1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002f20:	6822      	ldr	r2, [r4, #0]
 8002f22:	3b00      	subs	r3, #0
 8002f24:	bf18      	it	ne
 8002f26:	2301      	movne	r3, #1
 8002f28:	0692      	lsls	r2, r2, #26
 8002f2a:	d42b      	bmi.n	8002f84 <_printf_common+0xb0>
 8002f2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f30:	4641      	mov	r1, r8
 8002f32:	4638      	mov	r0, r7
 8002f34:	47c8      	blx	r9
 8002f36:	3001      	adds	r0, #1
 8002f38:	d01e      	beq.n	8002f78 <_printf_common+0xa4>
 8002f3a:	6823      	ldr	r3, [r4, #0]
 8002f3c:	6922      	ldr	r2, [r4, #16]
 8002f3e:	f003 0306 	and.w	r3, r3, #6
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	bf02      	ittt	eq
 8002f46:	68e5      	ldreq	r5, [r4, #12]
 8002f48:	6833      	ldreq	r3, [r6, #0]
 8002f4a:	1aed      	subeq	r5, r5, r3
 8002f4c:	68a3      	ldr	r3, [r4, #8]
 8002f4e:	bf0c      	ite	eq
 8002f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f54:	2500      	movne	r5, #0
 8002f56:	4293      	cmp	r3, r2
 8002f58:	bfc4      	itt	gt
 8002f5a:	1a9b      	subgt	r3, r3, r2
 8002f5c:	18ed      	addgt	r5, r5, r3
 8002f5e:	2600      	movs	r6, #0
 8002f60:	341a      	adds	r4, #26
 8002f62:	42b5      	cmp	r5, r6
 8002f64:	d11a      	bne.n	8002f9c <_printf_common+0xc8>
 8002f66:	2000      	movs	r0, #0
 8002f68:	e008      	b.n	8002f7c <_printf_common+0xa8>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	4652      	mov	r2, sl
 8002f6e:	4641      	mov	r1, r8
 8002f70:	4638      	mov	r0, r7
 8002f72:	47c8      	blx	r9
 8002f74:	3001      	adds	r0, #1
 8002f76:	d103      	bne.n	8002f80 <_printf_common+0xac>
 8002f78:	f04f 30ff 	mov.w	r0, #4294967295
 8002f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f80:	3501      	adds	r5, #1
 8002f82:	e7c6      	b.n	8002f12 <_printf_common+0x3e>
 8002f84:	18e1      	adds	r1, r4, r3
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	2030      	movs	r0, #48	@ 0x30
 8002f8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f8e:	4422      	add	r2, r4
 8002f90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f98:	3302      	adds	r3, #2
 8002f9a:	e7c7      	b.n	8002f2c <_printf_common+0x58>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	4622      	mov	r2, r4
 8002fa0:	4641      	mov	r1, r8
 8002fa2:	4638      	mov	r0, r7
 8002fa4:	47c8      	blx	r9
 8002fa6:	3001      	adds	r0, #1
 8002fa8:	d0e6      	beq.n	8002f78 <_printf_common+0xa4>
 8002faa:	3601      	adds	r6, #1
 8002fac:	e7d9      	b.n	8002f62 <_printf_common+0x8e>
	...

08002fb0 <_printf_i>:
 8002fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fb4:	7e0f      	ldrb	r7, [r1, #24]
 8002fb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002fb8:	2f78      	cmp	r7, #120	@ 0x78
 8002fba:	4691      	mov	r9, r2
 8002fbc:	4680      	mov	r8, r0
 8002fbe:	460c      	mov	r4, r1
 8002fc0:	469a      	mov	sl, r3
 8002fc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002fc6:	d807      	bhi.n	8002fd8 <_printf_i+0x28>
 8002fc8:	2f62      	cmp	r7, #98	@ 0x62
 8002fca:	d80a      	bhi.n	8002fe2 <_printf_i+0x32>
 8002fcc:	2f00      	cmp	r7, #0
 8002fce:	f000 80d2 	beq.w	8003176 <_printf_i+0x1c6>
 8002fd2:	2f58      	cmp	r7, #88	@ 0x58
 8002fd4:	f000 80b9 	beq.w	800314a <_printf_i+0x19a>
 8002fd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002fe0:	e03a      	b.n	8003058 <_printf_i+0xa8>
 8002fe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002fe6:	2b15      	cmp	r3, #21
 8002fe8:	d8f6      	bhi.n	8002fd8 <_printf_i+0x28>
 8002fea:	a101      	add	r1, pc, #4	@ (adr r1, 8002ff0 <_printf_i+0x40>)
 8002fec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ff0:	08003049 	.word	0x08003049
 8002ff4:	0800305d 	.word	0x0800305d
 8002ff8:	08002fd9 	.word	0x08002fd9
 8002ffc:	08002fd9 	.word	0x08002fd9
 8003000:	08002fd9 	.word	0x08002fd9
 8003004:	08002fd9 	.word	0x08002fd9
 8003008:	0800305d 	.word	0x0800305d
 800300c:	08002fd9 	.word	0x08002fd9
 8003010:	08002fd9 	.word	0x08002fd9
 8003014:	08002fd9 	.word	0x08002fd9
 8003018:	08002fd9 	.word	0x08002fd9
 800301c:	0800315d 	.word	0x0800315d
 8003020:	08003087 	.word	0x08003087
 8003024:	08003117 	.word	0x08003117
 8003028:	08002fd9 	.word	0x08002fd9
 800302c:	08002fd9 	.word	0x08002fd9
 8003030:	0800317f 	.word	0x0800317f
 8003034:	08002fd9 	.word	0x08002fd9
 8003038:	08003087 	.word	0x08003087
 800303c:	08002fd9 	.word	0x08002fd9
 8003040:	08002fd9 	.word	0x08002fd9
 8003044:	0800311f 	.word	0x0800311f
 8003048:	6833      	ldr	r3, [r6, #0]
 800304a:	1d1a      	adds	r2, r3, #4
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6032      	str	r2, [r6, #0]
 8003050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003054:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003058:	2301      	movs	r3, #1
 800305a:	e09d      	b.n	8003198 <_printf_i+0x1e8>
 800305c:	6833      	ldr	r3, [r6, #0]
 800305e:	6820      	ldr	r0, [r4, #0]
 8003060:	1d19      	adds	r1, r3, #4
 8003062:	6031      	str	r1, [r6, #0]
 8003064:	0606      	lsls	r6, r0, #24
 8003066:	d501      	bpl.n	800306c <_printf_i+0xbc>
 8003068:	681d      	ldr	r5, [r3, #0]
 800306a:	e003      	b.n	8003074 <_printf_i+0xc4>
 800306c:	0645      	lsls	r5, r0, #25
 800306e:	d5fb      	bpl.n	8003068 <_printf_i+0xb8>
 8003070:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003074:	2d00      	cmp	r5, #0
 8003076:	da03      	bge.n	8003080 <_printf_i+0xd0>
 8003078:	232d      	movs	r3, #45	@ 0x2d
 800307a:	426d      	negs	r5, r5
 800307c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003080:	4859      	ldr	r0, [pc, #356]	@ (80031e8 <_printf_i+0x238>)
 8003082:	230a      	movs	r3, #10
 8003084:	e011      	b.n	80030aa <_printf_i+0xfa>
 8003086:	6821      	ldr	r1, [r4, #0]
 8003088:	6833      	ldr	r3, [r6, #0]
 800308a:	0608      	lsls	r0, r1, #24
 800308c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003090:	d402      	bmi.n	8003098 <_printf_i+0xe8>
 8003092:	0649      	lsls	r1, r1, #25
 8003094:	bf48      	it	mi
 8003096:	b2ad      	uxthmi	r5, r5
 8003098:	2f6f      	cmp	r7, #111	@ 0x6f
 800309a:	4853      	ldr	r0, [pc, #332]	@ (80031e8 <_printf_i+0x238>)
 800309c:	6033      	str	r3, [r6, #0]
 800309e:	bf14      	ite	ne
 80030a0:	230a      	movne	r3, #10
 80030a2:	2308      	moveq	r3, #8
 80030a4:	2100      	movs	r1, #0
 80030a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80030aa:	6866      	ldr	r6, [r4, #4]
 80030ac:	60a6      	str	r6, [r4, #8]
 80030ae:	2e00      	cmp	r6, #0
 80030b0:	bfa2      	ittt	ge
 80030b2:	6821      	ldrge	r1, [r4, #0]
 80030b4:	f021 0104 	bicge.w	r1, r1, #4
 80030b8:	6021      	strge	r1, [r4, #0]
 80030ba:	b90d      	cbnz	r5, 80030c0 <_printf_i+0x110>
 80030bc:	2e00      	cmp	r6, #0
 80030be:	d04b      	beq.n	8003158 <_printf_i+0x1a8>
 80030c0:	4616      	mov	r6, r2
 80030c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80030c6:	fb03 5711 	mls	r7, r3, r1, r5
 80030ca:	5dc7      	ldrb	r7, [r0, r7]
 80030cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030d0:	462f      	mov	r7, r5
 80030d2:	42bb      	cmp	r3, r7
 80030d4:	460d      	mov	r5, r1
 80030d6:	d9f4      	bls.n	80030c2 <_printf_i+0x112>
 80030d8:	2b08      	cmp	r3, #8
 80030da:	d10b      	bne.n	80030f4 <_printf_i+0x144>
 80030dc:	6823      	ldr	r3, [r4, #0]
 80030de:	07df      	lsls	r7, r3, #31
 80030e0:	d508      	bpl.n	80030f4 <_printf_i+0x144>
 80030e2:	6923      	ldr	r3, [r4, #16]
 80030e4:	6861      	ldr	r1, [r4, #4]
 80030e6:	4299      	cmp	r1, r3
 80030e8:	bfde      	ittt	le
 80030ea:	2330      	movle	r3, #48	@ 0x30
 80030ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030f4:	1b92      	subs	r2, r2, r6
 80030f6:	6122      	str	r2, [r4, #16]
 80030f8:	f8cd a000 	str.w	sl, [sp]
 80030fc:	464b      	mov	r3, r9
 80030fe:	aa03      	add	r2, sp, #12
 8003100:	4621      	mov	r1, r4
 8003102:	4640      	mov	r0, r8
 8003104:	f7ff fee6 	bl	8002ed4 <_printf_common>
 8003108:	3001      	adds	r0, #1
 800310a:	d14a      	bne.n	80031a2 <_printf_i+0x1f2>
 800310c:	f04f 30ff 	mov.w	r0, #4294967295
 8003110:	b004      	add	sp, #16
 8003112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003116:	6823      	ldr	r3, [r4, #0]
 8003118:	f043 0320 	orr.w	r3, r3, #32
 800311c:	6023      	str	r3, [r4, #0]
 800311e:	4833      	ldr	r0, [pc, #204]	@ (80031ec <_printf_i+0x23c>)
 8003120:	2778      	movs	r7, #120	@ 0x78
 8003122:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003126:	6823      	ldr	r3, [r4, #0]
 8003128:	6831      	ldr	r1, [r6, #0]
 800312a:	061f      	lsls	r7, r3, #24
 800312c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003130:	d402      	bmi.n	8003138 <_printf_i+0x188>
 8003132:	065f      	lsls	r7, r3, #25
 8003134:	bf48      	it	mi
 8003136:	b2ad      	uxthmi	r5, r5
 8003138:	6031      	str	r1, [r6, #0]
 800313a:	07d9      	lsls	r1, r3, #31
 800313c:	bf44      	itt	mi
 800313e:	f043 0320 	orrmi.w	r3, r3, #32
 8003142:	6023      	strmi	r3, [r4, #0]
 8003144:	b11d      	cbz	r5, 800314e <_printf_i+0x19e>
 8003146:	2310      	movs	r3, #16
 8003148:	e7ac      	b.n	80030a4 <_printf_i+0xf4>
 800314a:	4827      	ldr	r0, [pc, #156]	@ (80031e8 <_printf_i+0x238>)
 800314c:	e7e9      	b.n	8003122 <_printf_i+0x172>
 800314e:	6823      	ldr	r3, [r4, #0]
 8003150:	f023 0320 	bic.w	r3, r3, #32
 8003154:	6023      	str	r3, [r4, #0]
 8003156:	e7f6      	b.n	8003146 <_printf_i+0x196>
 8003158:	4616      	mov	r6, r2
 800315a:	e7bd      	b.n	80030d8 <_printf_i+0x128>
 800315c:	6833      	ldr	r3, [r6, #0]
 800315e:	6825      	ldr	r5, [r4, #0]
 8003160:	6961      	ldr	r1, [r4, #20]
 8003162:	1d18      	adds	r0, r3, #4
 8003164:	6030      	str	r0, [r6, #0]
 8003166:	062e      	lsls	r6, r5, #24
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	d501      	bpl.n	8003170 <_printf_i+0x1c0>
 800316c:	6019      	str	r1, [r3, #0]
 800316e:	e002      	b.n	8003176 <_printf_i+0x1c6>
 8003170:	0668      	lsls	r0, r5, #25
 8003172:	d5fb      	bpl.n	800316c <_printf_i+0x1bc>
 8003174:	8019      	strh	r1, [r3, #0]
 8003176:	2300      	movs	r3, #0
 8003178:	6123      	str	r3, [r4, #16]
 800317a:	4616      	mov	r6, r2
 800317c:	e7bc      	b.n	80030f8 <_printf_i+0x148>
 800317e:	6833      	ldr	r3, [r6, #0]
 8003180:	1d1a      	adds	r2, r3, #4
 8003182:	6032      	str	r2, [r6, #0]
 8003184:	681e      	ldr	r6, [r3, #0]
 8003186:	6862      	ldr	r2, [r4, #4]
 8003188:	2100      	movs	r1, #0
 800318a:	4630      	mov	r0, r6
 800318c:	f7fd f848 	bl	8000220 <memchr>
 8003190:	b108      	cbz	r0, 8003196 <_printf_i+0x1e6>
 8003192:	1b80      	subs	r0, r0, r6
 8003194:	6060      	str	r0, [r4, #4]
 8003196:	6863      	ldr	r3, [r4, #4]
 8003198:	6123      	str	r3, [r4, #16]
 800319a:	2300      	movs	r3, #0
 800319c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031a0:	e7aa      	b.n	80030f8 <_printf_i+0x148>
 80031a2:	6923      	ldr	r3, [r4, #16]
 80031a4:	4632      	mov	r2, r6
 80031a6:	4649      	mov	r1, r9
 80031a8:	4640      	mov	r0, r8
 80031aa:	47d0      	blx	sl
 80031ac:	3001      	adds	r0, #1
 80031ae:	d0ad      	beq.n	800310c <_printf_i+0x15c>
 80031b0:	6823      	ldr	r3, [r4, #0]
 80031b2:	079b      	lsls	r3, r3, #30
 80031b4:	d413      	bmi.n	80031de <_printf_i+0x22e>
 80031b6:	68e0      	ldr	r0, [r4, #12]
 80031b8:	9b03      	ldr	r3, [sp, #12]
 80031ba:	4298      	cmp	r0, r3
 80031bc:	bfb8      	it	lt
 80031be:	4618      	movlt	r0, r3
 80031c0:	e7a6      	b.n	8003110 <_printf_i+0x160>
 80031c2:	2301      	movs	r3, #1
 80031c4:	4632      	mov	r2, r6
 80031c6:	4649      	mov	r1, r9
 80031c8:	4640      	mov	r0, r8
 80031ca:	47d0      	blx	sl
 80031cc:	3001      	adds	r0, #1
 80031ce:	d09d      	beq.n	800310c <_printf_i+0x15c>
 80031d0:	3501      	adds	r5, #1
 80031d2:	68e3      	ldr	r3, [r4, #12]
 80031d4:	9903      	ldr	r1, [sp, #12]
 80031d6:	1a5b      	subs	r3, r3, r1
 80031d8:	42ab      	cmp	r3, r5
 80031da:	dcf2      	bgt.n	80031c2 <_printf_i+0x212>
 80031dc:	e7eb      	b.n	80031b6 <_printf_i+0x206>
 80031de:	2500      	movs	r5, #0
 80031e0:	f104 0619 	add.w	r6, r4, #25
 80031e4:	e7f5      	b.n	80031d2 <_printf_i+0x222>
 80031e6:	bf00      	nop
 80031e8:	0800332d 	.word	0x0800332d
 80031ec:	0800333e 	.word	0x0800333e

080031f0 <memmove>:
 80031f0:	4288      	cmp	r0, r1
 80031f2:	b510      	push	{r4, lr}
 80031f4:	eb01 0402 	add.w	r4, r1, r2
 80031f8:	d902      	bls.n	8003200 <memmove+0x10>
 80031fa:	4284      	cmp	r4, r0
 80031fc:	4623      	mov	r3, r4
 80031fe:	d807      	bhi.n	8003210 <memmove+0x20>
 8003200:	1e43      	subs	r3, r0, #1
 8003202:	42a1      	cmp	r1, r4
 8003204:	d008      	beq.n	8003218 <memmove+0x28>
 8003206:	f811 2b01 	ldrb.w	r2, [r1], #1
 800320a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800320e:	e7f8      	b.n	8003202 <memmove+0x12>
 8003210:	4402      	add	r2, r0
 8003212:	4601      	mov	r1, r0
 8003214:	428a      	cmp	r2, r1
 8003216:	d100      	bne.n	800321a <memmove+0x2a>
 8003218:	bd10      	pop	{r4, pc}
 800321a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800321e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003222:	e7f7      	b.n	8003214 <memmove+0x24>

08003224 <_sbrk_r>:
 8003224:	b538      	push	{r3, r4, r5, lr}
 8003226:	4d06      	ldr	r5, [pc, #24]	@ (8003240 <_sbrk_r+0x1c>)
 8003228:	2300      	movs	r3, #0
 800322a:	4604      	mov	r4, r0
 800322c:	4608      	mov	r0, r1
 800322e:	602b      	str	r3, [r5, #0]
 8003230:	f7fd fbd8 	bl	80009e4 <_sbrk>
 8003234:	1c43      	adds	r3, r0, #1
 8003236:	d102      	bne.n	800323e <_sbrk_r+0x1a>
 8003238:	682b      	ldr	r3, [r5, #0]
 800323a:	b103      	cbz	r3, 800323e <_sbrk_r+0x1a>
 800323c:	6023      	str	r3, [r4, #0]
 800323e:	bd38      	pop	{r3, r4, r5, pc}
 8003240:	20000228 	.word	0x20000228

08003244 <memcpy>:
 8003244:	440a      	add	r2, r1
 8003246:	4291      	cmp	r1, r2
 8003248:	f100 33ff 	add.w	r3, r0, #4294967295
 800324c:	d100      	bne.n	8003250 <memcpy+0xc>
 800324e:	4770      	bx	lr
 8003250:	b510      	push	{r4, lr}
 8003252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800325a:	4291      	cmp	r1, r2
 800325c:	d1f9      	bne.n	8003252 <memcpy+0xe>
 800325e:	bd10      	pop	{r4, pc}

08003260 <_realloc_r>:
 8003260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003264:	4680      	mov	r8, r0
 8003266:	4615      	mov	r5, r2
 8003268:	460c      	mov	r4, r1
 800326a:	b921      	cbnz	r1, 8003276 <_realloc_r+0x16>
 800326c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003270:	4611      	mov	r1, r2
 8003272:	f7ff bc4b 	b.w	8002b0c <_malloc_r>
 8003276:	b92a      	cbnz	r2, 8003284 <_realloc_r+0x24>
 8003278:	f7ff fbdc 	bl	8002a34 <_free_r>
 800327c:	2400      	movs	r4, #0
 800327e:	4620      	mov	r0, r4
 8003280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003284:	f000 f81a 	bl	80032bc <_malloc_usable_size_r>
 8003288:	4285      	cmp	r5, r0
 800328a:	4606      	mov	r6, r0
 800328c:	d802      	bhi.n	8003294 <_realloc_r+0x34>
 800328e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003292:	d8f4      	bhi.n	800327e <_realloc_r+0x1e>
 8003294:	4629      	mov	r1, r5
 8003296:	4640      	mov	r0, r8
 8003298:	f7ff fc38 	bl	8002b0c <_malloc_r>
 800329c:	4607      	mov	r7, r0
 800329e:	2800      	cmp	r0, #0
 80032a0:	d0ec      	beq.n	800327c <_realloc_r+0x1c>
 80032a2:	42b5      	cmp	r5, r6
 80032a4:	462a      	mov	r2, r5
 80032a6:	4621      	mov	r1, r4
 80032a8:	bf28      	it	cs
 80032aa:	4632      	movcs	r2, r6
 80032ac:	f7ff ffca 	bl	8003244 <memcpy>
 80032b0:	4621      	mov	r1, r4
 80032b2:	4640      	mov	r0, r8
 80032b4:	f7ff fbbe 	bl	8002a34 <_free_r>
 80032b8:	463c      	mov	r4, r7
 80032ba:	e7e0      	b.n	800327e <_realloc_r+0x1e>

080032bc <_malloc_usable_size_r>:
 80032bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032c0:	1f18      	subs	r0, r3, #4
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	bfbc      	itt	lt
 80032c6:	580b      	ldrlt	r3, [r1, r0]
 80032c8:	18c0      	addlt	r0, r0, r3
 80032ca:	4770      	bx	lr

080032cc <_init>:
 80032cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ce:	bf00      	nop
 80032d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032d2:	bc08      	pop	{r3}
 80032d4:	469e      	mov	lr, r3
 80032d6:	4770      	bx	lr

080032d8 <_fini>:
 80032d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032da:	bf00      	nop
 80032dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032de:	bc08      	pop	{r3}
 80032e0:	469e      	mov	lr, r3
 80032e2:	4770      	bx	lr
