INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 22:14:08 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.122 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.144 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.129 sec.
Command       add_library done; 0.261 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.339 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.864 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     add_library done; 0.208 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.287 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.88 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 172.451 MB.
Command ap_source done; error code: 1; 3.135 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 22:26:03 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.178 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       add_library done; 0.242 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.338 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.865 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     add_library done; 0.214 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.301 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.588 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 172.444 MB.
Command ap_source done; error code: 1; 2.855 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 22:37:16 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.151 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       add_library done; 0.243 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.856 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     add_library done; 0.204 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.281 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.193 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.266 seconds; current allocated memory: 172.444 MB.
Command ap_source done; error code: 1; 7.429 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 22:48:15 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.117 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.123 sec.
Command       add_library done; 0.281 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.409 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.882 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.203 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.137 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.209 seconds; current allocated memory: 172.444 MB.
Command ap_source done; error code: 1; 6.396 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 22:50:49 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.111 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       add_library done; 0.246 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.366 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.855 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     add_library done; 0.225 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.143 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.215 seconds; current allocated memory: 172.444 MB.
Command ap_source done; error code: 1; 10.416 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 22:57:56 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.121 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.386 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.864 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.203 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.527 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 172.444 MB.
Command ap_source done; error code: 1; 2.769 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 23:49:50 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.113 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       add_library done; 0.252 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.365 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.843 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.207 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.285 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.563 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 172.433 MB.
Command ap_source done; error code: 1; 2.804 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Wed Mar 29 23:52:03 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.107 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.131 sec.
Command       add_library done; 0.29 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.395 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.869 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.219 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.303 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.535 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.608 seconds; current allocated memory: 172.433 MB.
Command ap_source done; error code: 1; 2.814 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 21:40:52 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 3.208 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.142 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       add_library done; 0.251 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.332 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.051 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     add_library done; 0.209 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.287 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.017 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.092 seconds; current allocated memory: 172.482 MB.
Command ap_source done; error code: 1; 5.476 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 21:48:19 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.091 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.118 sec.
Command       add_library done; 0.274 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.362 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.934 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     add_library done; 0.217 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.307 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.666 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.74 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 17.016 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 21:52:01 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.093 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       add_library done; 0.249 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.331 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.897 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     add_library done; 0.227 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.319 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.491 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.564 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 14.818 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 21:54:02 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.162 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       add_library done; 0.255 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.334 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.97 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     add_library done; 0.224 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.313 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.633 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 3.027 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 21:55:15 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.154 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       add_library done; 0.249 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.326 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.942 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     add_library done; 0.212 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.296 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.509 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.581 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 14.857 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 21:59:11 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.14 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       add_library done; 0.246 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.333 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.945 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     add_library done; 0.221 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.309 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.831 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.903 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 9.193 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 22:05:48 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.129 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       add_library done; 0.246 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.324 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.914 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.204 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.492 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.565 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 14.796 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 22:10:42 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.117 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       add_library done; 0.253 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.33 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.928 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.204 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.284 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.116 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.608 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.681 seconds; current allocated memory: 172.446 MB.
Command ap_source done; error code: 1; 14.927 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 22:13:02 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.143 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       add_library done; 0.25 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.328 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.94 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     add_library done; 0.205 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.294 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.987 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 172.483 MB.
Command ap_source done; error code: 1; 3.327 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 22:15:12 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.132 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       add_library done; 0.249 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.327 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.932 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.203 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.282 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.123 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.974 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.05 seconds; current allocated memory: 172.389 MB.
Command ap_source done; error code: 1; 9.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Workplace/vivadoProject/hls/send_0/solution1 opened at Thu Mar 30 22:17:08 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: F:/Workplace/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Workplace/vivado/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.147 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       add_library done; 0.258 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.337 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.963 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/Workplace/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/Workplace/vivado/Vivado/2020.2/data;F:/Workplace/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Workplace/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.206 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.284 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.428 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.503 seconds; current allocated memory: 172.467 MB.
Command ap_source done; error code: 1; 14.786 sec.
Execute cleanup_all 
