Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 28 17:55:10 2026
| Host         : C27-5CG3121G96 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_timing_summary_routed.rpt -pb Lab1_timing_summary_routed.pb -rpx Lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.747        0.000                      0                  207        0.168        0.000                      0                  207        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_main/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_main/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       27.127        0.000                      0                  148        0.168        0.000                      0                  148       19.500        0.000                       0                    89  
  clk_out2_clk_wiz_0                                        3.747        0.000                      0                   53        0.196        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.473        0.000                      0                   30        0.183        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_main/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_main/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.127ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 3.504ns (27.410%)  route 9.280ns (72.590%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.150     9.394 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.581     9.976    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X160Y133       LUT2 (Prop_lut2_I0_O)        0.326    10.302 r  video_main/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.302    video_main/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    37.009    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    37.429    video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 27.127    

Slack (MET) :             27.133ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.790ns  (logic 3.504ns (27.397%)  route 9.286ns (72.603%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.993ns = ( 37.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 f  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.150     9.394 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.588     9.982    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.326    10.308 r  video_main/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.308    video_main/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.704    37.007    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.497    37.504    
                         clock uncertainty           -0.095    37.410    
    SLICE_X159Y133       FDRE (Setup_fdre_C_D)        0.031    37.441    video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.441    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 27.133    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.818ns  (logic 3.530ns (27.540%)  route 9.288ns (72.460%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.993ns = ( 37.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 f  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.150     9.394 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.590     9.984    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y133       LUT4 (Prop_lut4_I3_O)        0.352    10.336 r  video_main/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.336    video_main/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.704    37.007    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.497    37.504    
                         clock uncertainty           -0.095    37.410    
    SLICE_X159Y133       FDRE (Setup_fdre_C_D)        0.075    37.485    video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.151ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.816ns  (logic 3.530ns (27.544%)  route 9.286ns (72.456%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.993ns = ( 37.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 f  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.150     9.394 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.588     9.982    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.352    10.334 r  video_main/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.334    video_main/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.704    37.007    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.497    37.504    
                         clock uncertainty           -0.095    37.410    
    SLICE_X159Y133       FDRE (Setup_fdre_C_D)        0.075    37.485    video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                 27.151    

Slack (MET) :             27.176ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.779ns  (logic 3.499ns (27.382%)  route 9.280ns (72.618%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 f  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.150     9.394 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.581     9.976    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X160Y133       LUT3 (Prop_lut3_I0_O)        0.321    10.297 r  video_main/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.297    video_main/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    37.009    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.075    37.473    video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 27.176    

Slack (MET) :             27.274ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.650ns  (logic 3.276ns (25.898%)  route 9.374ns (74.102%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT4 (Prop_lut4_I3_O)        0.124     9.368 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.675    10.044    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X159Y134       LUT4 (Prop_lut4_I2_O)        0.124    10.168 r  video_main/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.168    video_main/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705    37.008    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.497    37.505    
                         clock uncertainty           -0.095    37.411    
    SLICE_X159Y134       FDRE (Setup_fdre_C_D)        0.031    37.442    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.442    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 27.274    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.432ns  (logic 3.276ns (26.351%)  route 9.156ns (73.649%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT4 (Prop_lut4_I3_O)        0.124     9.368 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.458     9.826    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     9.950 r  video_main/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     9.950    video_main/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    37.009    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.029    37.427    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.427    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.507ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 3.276ns (26.287%)  route 9.186ns (73.713%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT4 (Prop_lut4_I3_O)        0.124     9.368 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.488     9.856    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.124     9.980 r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     9.980    video_main/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703    37.006    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.497    37.503    
                         clock uncertainty           -0.095    37.409    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.079    37.488    video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.488    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 27.507    

Slack (MET) :             27.517ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.452ns  (logic 3.276ns (26.308%)  route 9.176ns (73.692%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT4 (Prop_lut4_I3_O)        0.124     9.368 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.478     9.846    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X158Y132       LUT5 (Prop_lut5_I3_O)        0.124     9.970 r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.970    video_main/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1_n_0
    SLICE_X158Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703    37.006    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.497    37.503    
                         clock uncertainty           -0.095    37.409    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.079    37.488    video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.488    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                 27.517    

Slack (MET) :             27.530ns  (required time - arrival time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 3.276ns (26.331%)  route 9.166ns (73.669%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.812    -2.482    video_main/Inst_vga/inst_vga_signal_generator/v_counter/clk_out1
    SLICE_X159Y126       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/processQ_reg[2]/Q
                         net (fo=82, routed)          2.127     0.101    video_main/Inst_vga/inst_vga_signal_generator/v_counter/Q[2]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.225 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12/O
                         net (fo=4, routed)           0.872     1.097    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_12_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I2_O)        0.152     1.249 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_118__0/O
                         net (fo=1, routed)           0.482     1.731    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_109[4]
    SLICE_X156Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.465 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_106/CO[3]
                         net (fo=2, routed)           0.973     3.438    video_main/Inst_vga/inst_color_mapper/processQ_reg[9]_10[0]
    SLICE_X158Y130       LUT4 (Prop_lut4_I2_O)        0.124     3.562 r  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110/O
                         net (fo=1, routed)           0.000     3.562    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_110_n_0
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.792 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.649     4.442    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias_reg[3]_i_40[1]
    SLICE_X157Y130       LUT5 (Prop_lut5_I4_O)        0.306     4.748 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_69/O
                         net (fo=1, routed)           0.000     4.748    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_25_0[1]
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.975 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_40/O[1]
                         net (fo=2, routed)           0.826     5.801    video_main/Inst_vga/inst_color_mapper/processQ_reg[1][1]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.303     6.104 f  video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_41/O
                         net (fo=1, routed)           0.670     6.775    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13_1
    SLICE_X159Y129       LUT4 (Prop_lut4_I3_O)        0.124     6.899 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.404     7.303    video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_25_n_0
    SLICE_X159Y128       LUT6 (Prop_lut6_I2_O)        0.124     7.427 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.748     8.175    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_2__1
    SLICE_X158Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           0.945     9.244    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[8]
    SLICE_X156Y133       LUT4 (Prop_lut4_I3_O)        0.124     9.368 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.467     9.836    video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.124     9.960 r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     9.960    video_main/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703    37.006    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.497    37.503    
                         clock uncertainty           -0.095    37.409    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.081    37.490    video_main/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.490    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 27.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.647    video_main/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X161Y134       FDRE                                         r  video_main/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.915    -1.330    video_main/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_main/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.070    -0.815    video_main/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.644    -0.899    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDSE (Prop_fdse_C_Q)         0.141    -0.758 r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.644    video_main/inst_dvid/TDMS_encoder_green_n_7
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.916    -1.329    video_main/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.071    -0.813    video_main/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.643    video_main/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.914    -1.331    video_main/inst_dvid/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.078    -0.822    video_main/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.642    -0.901    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.640    video_main/inst_dvid/TDMS_encoder_blue_n_11
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.913    -1.332    video_main/inst_dvid/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X160Y132       FDRE (Hold_fdre_C_D)         0.066    -0.835    video_main/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X158Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.624    video_main/inst_dvid/TDMS_encoder_green_n_9
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.915    -1.330    video_main/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X158Y135       FDRE (Hold_fdre_C_D)         0.053    -0.832    video_main/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.832    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.653    video_main/inst_dvid/TDMS_encoder_red_n_0
    SLICE_X161Y134       FDRE                                         r  video_main/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.915    -1.330    video_main/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_main/inst_dvid/latched_red_reg[9]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.013    -0.872    video_main/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.231%)  route 0.171ns (54.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.171    -0.588    video_main/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.915    -1.330    video_main/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X158Y135       FDRE (Hold_fdre_C_D)         0.076    -0.809    video_main/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.641    -0.902    video_main/Inst_vga/inst_vga_signal_generator/clk_out1
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/Q
                         net (fo=2, routed)           0.131    -0.630    video_main/Inst_vga/inst_vga_signal_generator/v_counter/v_blank_is_low_reg_1
    SLICE_X160Y131       LUT6 (Prop_lut6_I2_O)        0.045    -0.585 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/v_blank_is_low_i_1/O
                         net (fo=1, routed)           0.000    -0.585    video_main/Inst_vga/inst_vga_signal_generator/v_counter_n_77
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -1.333    video_main/Inst_vga/inst_vga_signal_generator/clk_out1
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
                         clock pessimism              0.431    -0.902    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.092    -0.810    video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.642    -0.901    video_main/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.773 r  video_main/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.653    video_main/inst_dvid/TDMS_encoder_blue_n_10
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.913    -1.332    video_main/inst_dvid/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X160Y132       FDRE (Hold_fdre_C_D)         0.016    -0.885    video_main/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/TDMS_encoder_green/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/latched_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.906%)  route 0.173ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.644    -0.899    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[5]/Q
                         net (fo=1, routed)           0.173    -0.585    video_main/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X160Y137       FDRE                                         r  video_main/inst_dvid/latched_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.917    -1.328    video_main/inst_dvid/clk_out1
    SLICE_X160Y137       FDRE                                         r  video_main/inst_dvid/latched_green_reg[5]/C
                         clock pessimism              0.445    -0.883    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.066    -0.817    video_main/inst_dvid/latched_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y129   video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y132   video_main/Inst_vga/inst_vga_signal_generator/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[hsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y132   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[vsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y128   video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y132   video_main/Inst_vga/inst_vga_signal_generator/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y132   video_main/Inst_vga/inst_vga_signal_generator/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y132   video_main/Inst_vga/inst_vga_signal_generator/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y132   video_main/Inst_vga/inst_vga_signal_generator/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_main/Inst_vga/inst_vga_signal_generator/vga_reg[blank]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.844%)  route 2.797ns (77.156%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.762     0.157    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.281 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.164    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_main/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.844%)  route 2.797ns (77.156%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.762     0.157    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.281 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.164    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_main/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.844%)  route 2.797ns (77.156%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.762     0.157    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.281 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.164    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_main/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.844%)  route 2.797ns (77.156%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.762     0.157    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.281 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.164    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_main/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.844%)  route 2.797ns (77.156%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.762     0.157    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.281 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.164    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_main/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.705%)  route 2.266ns (76.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.114     0.509    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_main/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     5.007    video_main/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.705%)  route 2.266ns (76.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.114     0.509    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_main/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     5.007    video_main/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.705%)  route 2.266ns (76.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.114     0.509    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_main/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     5.007    video_main/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.705%)  route 2.266ns (76.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.114     0.509    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_main/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     5.007    video_main/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.015%)  route 2.110ns (74.985%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  video_main/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    video_main/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  video_main/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    video_main/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  video_main/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.958     0.353    video_main/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_main/inst_dvid/clk_out2
    SLICE_X159Y135       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.483     5.492    
                         clock uncertainty           -0.072     5.420    
    SLICE_X159Y135       FDRE (Setup_fdre_C_R)       -0.429     4.991    video_main/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_main/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.622    video_main/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    video_main/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.607    video_main/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070    -0.808    video_main/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    video_main/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066    -0.812    video_main/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645    -0.898    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.128    -0.770 r  video_main/inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.684    video_main/inst_dvid/shift_green[7]
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.102    -0.582 r  video_main/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.582    video_main/inst_dvid/shift_green_1[5]
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.791    video_main/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.603    video_main/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    video_main/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.603    video_main/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    video_main/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.602    video_main/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_main/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.602    video_main/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_main/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.609    video_main/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_main/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_main/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_main/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.607    video_main/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_main/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_main/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_main/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_main/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_main/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_main/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_main/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X159Y136   video_main/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X159Y136   video_main/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   video_main/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X159Y136   video_main/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X159Y136   video_main/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_main/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.580ns (22.471%)  route 2.001ns (77.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824    -2.470    video_main/inst_dvid/clk_out1
    SLICE_X161Y133       FDRE                                         r  video_main/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_main/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.118    -0.896    video_main/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -0.772 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.111    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_main/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.580ns (22.471%)  route 2.001ns (77.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824    -2.470    video_main/inst_dvid/clk_out1
    SLICE_X161Y133       FDRE                                         r  video_main/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_main/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.118    -0.896    video_main/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -0.772 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.111    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_main/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.580ns (22.471%)  route 2.001ns (77.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824    -2.470    video_main/inst_dvid/clk_out1
    SLICE_X161Y133       FDRE                                         r  video_main/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_main/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.118    -0.896    video_main/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -0.772 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.111    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_main/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.580ns (22.471%)  route 2.001ns (77.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824    -2.470    video_main/inst_dvid/clk_out1
    SLICE_X161Y133       FDRE                                         r  video_main/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_main/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.118    -0.896    video_main/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -0.772 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.111    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_main/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.580ns (22.471%)  route 2.001ns (77.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824    -2.470    video_main/inst_dvid/clk_out1
    SLICE_X161Y133       FDRE                                         r  video_main/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_main/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.118    -0.896    video_main/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -0.772 r  video_main/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.111    video_main/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_main/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_main/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_main/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.716ns (27.748%)  route 1.864ns (72.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.827    -2.467    video_main/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  video_main/inst_dvid/latched_green_reg[4]/Q
                         net (fo=1, routed)           1.864    -0.184    video_main/inst_dvid/latched_green[4]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.297     0.113 r  video_main/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.113    video_main/inst_dvid/shift_green_1[4]
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.313     5.325    
                         clock uncertainty           -0.215     5.110    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)        0.031     5.141    video_main/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.456ns (18.851%)  route 1.963ns (81.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.827    -2.467    video_main/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_main/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.963    -0.048    video_main/inst_dvid/latched_blue[9]
    SLICE_X159Y135       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_main/inst_dvid/clk_out2
    SLICE_X159Y135       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)       -0.081     5.026    video_main/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          5.026    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.608ns (25.396%)  route 1.786ns (74.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.827    -2.467    video_main/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_main/inst_dvid/latched_blue_reg[3]/Q
                         net (fo=1, routed)           1.786    -0.225    video_main/inst_dvid/latched_blue[3]
    SLICE_X160Y136       LUT3 (Prop_lut3_I2_O)        0.152    -0.073 r  video_main/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    video_main/inst_dvid/shift_blue_0[3]
    SLICE_X160Y136       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_main/inst_dvid/clk_out2
    SLICE_X160Y136       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.075     5.184    video_main/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.779ns (33.315%)  route 1.559ns (66.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.825    -2.469    video_main/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.478    -1.991 r  video_main/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.559    -0.432    video_main/inst_dvid/latched_green[0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.301    -0.131 r  video_main/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    video_main/inst_dvid/shift_green_1[0]
    SLICE_X161Y136       FDRE                                         r  video_main/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_main/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_main/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.029     5.138    video_main/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          5.138    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 video_main/inst_dvid/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.610ns (25.867%)  route 1.748ns (74.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.828    -2.466    video_main/inst_dvid/clk_out1
    SLICE_X160Y137       FDRE                                         r  video_main/inst_dvid/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_main/inst_dvid/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.748    -0.262    video_main/inst_dvid/latched_green[7]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.154    -0.108 r  video_main/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    video_main/inst_dvid/shift_green_1[7]
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.313     5.325    
                         clock uncertainty           -0.215     5.110    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)        0.075     5.185    video_main/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  5.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.185ns (22.357%)  route 0.642ns (77.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_main/inst_dvid/latched_blue_reg[5]/Q
                         net (fo=1, routed)           0.642    -0.116    video_main/inst_dvid/latched_blue[5]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.044    -0.072 r  video_main/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    video_main/inst_dvid/shift_blue_0[5]
    SLICE_X159Y136       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_main/inst_dvid/clk_out2
    SLICE_X159Y136       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.107    -0.256    video_main/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.128ns (17.332%)  route 0.611ns (82.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_main/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_main/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.611    -0.161    video_main/inst_dvid/latched_green[8]
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_main/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.017    -0.345    video_main/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.496%)  route 0.641ns (77.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.642    -0.901    video_main/inst_dvid/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_main/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.641    -0.119    video_main/inst_dvid/latched_blue[0]
    SLICE_X160Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.074 r  video_main/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    video_main/inst_dvid/shift_blue_0[0]
    SLICE_X160Y136       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_main/inst_dvid/clk_out2
    SLICE_X160Y136       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.091    -0.271    video_main/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.246ns (29.690%)  route 0.583ns (70.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  video_main/inst_dvid/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.583    -0.169    video_main/inst_dvid/latched_green[6]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.098    -0.071 r  video_main/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    video_main/inst_dvid/shift_green_1[6]
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.092    -0.269    video_main/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.226ns (26.923%)  route 0.613ns (73.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.644    -0.899    video_main/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_main/inst_dvid/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.613    -0.157    video_main/inst_dvid/latched_green[2]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.098    -0.059 r  video_main/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    video_main/inst_dvid/shift_green_1[2]
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.091    -0.270    video_main/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.532%)  route 0.646ns (83.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.644    -0.899    video_main/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_main/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.646    -0.125    video_main/inst_dvid/latched_green[9]
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_main/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_main/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.013    -0.349    video_main/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.243ns (27.448%)  route 0.642ns (72.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  video_main/inst_dvid/latched_green_reg[1]/Q
                         net (fo=1, routed)           0.642    -0.109    video_main/inst_dvid/latched_green[1]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.095    -0.014 r  video_main/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    video_main/inst_dvid/shift_green_1[1]
    SLICE_X161Y136       FDRE                                         r  video_main/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_main/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_main/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.107    -0.255    video_main/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.225ns (24.496%)  route 0.694ns (75.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_main/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.694    -0.078    video_main/inst_dvid/latched_red[2]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.097     0.019 r  video_main/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.019    video_main/inst_dvid/shift_red[4]
    SLICE_X162Y135       FDRE                                         r  video_main/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_main/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_main/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.131    -0.231    video_main/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.056%)  route 0.697ns (80.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643    -0.900    video_main/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_main/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_main/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.697    -0.039    video_main/inst_dvid/latched_blue[8]
    SLICE_X159Y135       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_main/inst_dvid/clk_out2
    SLICE_X159Y135       FDRE                                         r  video_main/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.070    -0.293    video_main/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 video_main/inst_dvid/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_main/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.374%)  route 0.719ns (79.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.645    -0.898    video_main/inst_dvid/clk_out1
    SLICE_X160Y137       FDRE                                         r  video_main/inst_dvid/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_main/inst_dvid/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.719    -0.038    video_main/inst_dvid/latched_green[5]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.043     0.005 r  video_main/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.005    video_main/inst_dvid/shift_green_1[5]
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_main/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_main/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.254    video_main/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.259    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.991ns  (logic 2.306ns (19.228%)  route 9.685ns (80.772%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.551 r  stepper_t/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    stepper_t/process_q_reg[4]_i_1_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.668 r  stepper_t/process_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.668    stepper_t/process_q_reg[8]_i_1_n_0
    SLICE_X150Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.991 r  stepper_t/process_q_reg[10]_i_3/O[1]
                         net (fo=1, routed)           0.000    11.991    stepper_t/process_q_reg[10]_i_3_n_6
    SLICE_X150Y118       FDRE                                         r  stepper_t/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.887ns  (logic 2.202ns (18.521%)  route 9.685ns (81.479%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.551 r  stepper_t/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    stepper_t/process_q_reg[4]_i_1_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.668 r  stepper_t/process_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.668    stepper_t/process_q_reg[8]_i_1_n_0
    SLICE_X150Y118       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.887 r  stepper_t/process_q_reg[10]_i_3/O[0]
                         net (fo=1, routed)           0.000    11.887    stepper_t/process_q_reg[10]_i_3_n_7
    SLICE_X150Y118       FDRE                                         r  stepper_t/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.874ns  (logic 2.189ns (18.432%)  route 9.685ns (81.568%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.551 r  stepper_t/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    stepper_t/process_q_reg[4]_i_1_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.874 r  stepper_t/process_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.874    stepper_t/process_q_reg[8]_i_1_n_6
    SLICE_X150Y117       FDRE                                         r  stepper_t/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.866ns  (logic 2.181ns (18.377%)  route 9.685ns (81.623%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.551 r  stepper_t/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    stepper_t/process_q_reg[4]_i_1_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.866 r  stepper_t/process_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.866    stepper_t/process_q_reg[8]_i_1_n_4
    SLICE_X150Y117       FDRE                                         r  stepper_t/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.790ns  (logic 2.105ns (17.851%)  route 9.685ns (82.149%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.551 r  stepper_t/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    stepper_t/process_q_reg[4]_i_1_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.790 r  stepper_t/process_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.790    stepper_t/process_q_reg[8]_i_1_n_5
    SLICE_X150Y117       FDRE                                         r  stepper_t/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.770ns  (logic 2.085ns (17.711%)  route 9.685ns (82.289%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.551 r  stepper_t/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    stepper_t/process_q_reg[4]_i_1_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.770 r  stepper_t/process_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.770    stepper_t/process_q_reg[8]_i_1_n_7
    SLICE_X150Y117       FDRE                                         r  stepper_t/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            stepper_t/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.661ns  (logic 1.976ns (16.942%)  route 9.685ns (83.058%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.841     9.926    stepper_t/btn_IBUF[1]
    SLICE_X150Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  stepper_t/process_q[10]_i_4__0/O
                         net (fo=5, routed)           0.844    10.894    stepper_t/process_q10_out
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124    11.018 r  stepper_t/process_q[4]_i_5/O
                         net (fo=1, routed)           0.000    11.018    stepper_t/process_q[4]_i_5_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.661 r  stepper_t/process_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.661    stepper_t/process_q_reg[4]_i_1_n_4
    SLICE_X150Y116       FDRE                                         r  stepper_t/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            stepper_t/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 1.338ns (11.524%)  route 10.273ns (88.476%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           8.576     9.666    stepper_t/btn_IBUF[0]
    SLICE_X150Y119       LUT4 (Prop_lut4_I2_O)        0.124     9.790 f  stepper_t/process_q[10]_i_5/O
                         net (fo=1, routed)           0.854    10.644    stepper_t/process_q[10]_i_5_n_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.768 r  stepper_t/process_q[10]_i_2/O
                         net (fo=11, routed)          0.843    11.611    stepper_t/process_q[10]_i_2_n_0
    SLICE_X150Y116       FDRE                                         r  stepper_t/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            stepper_t/process_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 1.338ns (11.524%)  route 10.273ns (88.476%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           8.576     9.666    stepper_t/btn_IBUF[0]
    SLICE_X150Y119       LUT4 (Prop_lut4_I2_O)        0.124     9.790 f  stepper_t/process_q[10]_i_5/O
                         net (fo=1, routed)           0.854    10.644    stepper_t/process_q[10]_i_5_n_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.768 r  stepper_t/process_q[10]_i_2/O
                         net (fo=11, routed)          0.843    11.611    stepper_t/process_q[10]_i_2_n_0
    SLICE_X150Y116       FDRE                                         r  stepper_t/process_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            stepper_t/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 1.338ns (11.524%)  route 10.273ns (88.476%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           8.576     9.666    stepper_t/btn_IBUF[0]
    SLICE_X150Y119       LUT4 (Prop_lut4_I2_O)        0.124     9.790 f  stepper_t/process_q[10]_i_5/O
                         net (fo=1, routed)           0.854    10.644    stepper_t/process_q[10]_i_5_n_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.768 r  stepper_t/process_q[10]_i_2/O
                         net (fo=11, routed)          0.843    11.611    stepper_t/process_q[10]_i_2_n_0
    SLICE_X150Y116       FDRE                                         r  stepper_t/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stepper_t/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_t/process_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y118       FDRE                         0.000     0.000 r  stepper_t/process_q_reg[0]/C
    SLICE_X151Y118       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stepper_t/process_q_reg[0]/Q
                         net (fo=77, routed)          0.181     0.322    stepper_t/Q[0]
    SLICE_X151Y118       LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  stepper_t/process_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.367    stepper_t/process_q[0]_i_1__0_n_0
    SLICE_X151Y118       FDRE                                         r  stepper_t/process_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y130       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[0]/C
    SLICE_X144Y130       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  stepper_v/process_q_reg[0]/Q
                         net (fo=75, routed)          0.187     0.351    stepper_v/Q[0]
    SLICE_X144Y130       LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  stepper_v/process_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    stepper_v/process_q[0]_i_1_n_0
    SLICE_X144Y130       FDRE                                         r  stepper_v/process_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y130       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[8]/C
    SLICE_X145Y130       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_v/process_q_reg[8]/Q
                         net (fo=8, routed)           0.182     0.323    stepper_v/process_q_reg[8]
    SLICE_X145Y130       LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  stepper_v/process_q[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.368    stepper_v/process_q[8]_i_2__0_n_0
    SLICE_X145Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  stepper_v/process_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.431    stepper_v/process_q_reg[8]_i_1__0_n_4
    SLICE_X145Y130       FDRE                                         r  stepper_v/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.047%)  route 0.181ns (41.953%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y131       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[9]/C
    SLICE_X145Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_v/process_q_reg[9]/Q
                         net (fo=6, routed)           0.181     0.322    stepper_v/process_q_reg[9]
    SLICE_X145Y131       LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  stepper_v/process_q[10]_i_5__0/O
                         net (fo=1, routed)           0.000     0.367    stepper_v/process_q[10]_i_5__0_n_0
    SLICE_X145Y131       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  stepper_v/process_q_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.432    stepper_v/process_q_reg[10]_i_2_n_6
    SLICE_X145Y131       FDRE                                         r  stepper_v/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.047%)  route 0.181ns (41.953%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y130       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[5]/C
    SLICE_X145Y130       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_v/process_q_reg[5]/Q
                         net (fo=28, routed)          0.181     0.322    stepper_v/Q[5]
    SLICE_X145Y130       LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  stepper_v/process_q[8]_i_4/O
                         net (fo=1, routed)           0.000     0.367    stepper_v/process_q[8]_i_4_n_0
    SLICE_X145Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  stepper_v/process_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.432    stepper_v/process_q_reg[8]_i_1__0_n_6
    SLICE_X145Y130       FDRE                                         r  stepper_v/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_t/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_t/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y116       FDRE                         0.000     0.000 r  stepper_t/process_q_reg[4]/C
    SLICE_X150Y116       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  stepper_t/process_q_reg[4]/Q
                         net (fo=52, routed)          0.161     0.325    stepper_t/Q[4]
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  stepper_t/process_q[4]_i_3/O
                         net (fo=1, routed)           0.000     0.370    stepper_t/process_q[4]_i_3_n_0
    SLICE_X150Y116       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  stepper_t/process_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    stepper_t/process_q_reg[4]_i_1_n_4
    SLICE_X150Y116       FDRE                                         r  stepper_t/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_t/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_t/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y117       FDRE                         0.000     0.000 r  stepper_t/process_q_reg[8]/C
    SLICE_X150Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  stepper_t/process_q_reg[8]/Q
                         net (fo=20, routed)          0.161     0.325    stepper_t/process_q_reg[8]
    SLICE_X150Y117       LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  stepper_t/process_q[8]_i_2/O
                         net (fo=1, routed)           0.000     0.370    stepper_t/process_q[8]_i_2_n_0
    SLICE_X150Y117       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  stepper_t/process_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    stepper_t/process_q_reg[8]_i_1_n_4
    SLICE_X150Y117       FDRE                                         r  stepper_t/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.796%)  route 0.179ns (41.204%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y130       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[5]/C
    SLICE_X145Y130       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_v/process_q_reg[5]/Q
                         net (fo=28, routed)          0.179     0.320    stepper_v/Q[5]
    SLICE_X145Y130       LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  stepper_v/process_q[8]_i_5__0/O
                         net (fo=1, routed)           0.000     0.365    stepper_v/process_q[8]_i_5__0_n_0
    SLICE_X145Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  stepper_v/process_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.435    stepper_v/process_q_reg[8]_i_1__0_n_7
    SLICE_X145Y130       FDRE                                         r  stepper_v/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.796%)  route 0.179ns (41.204%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y131       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[9]/C
    SLICE_X145Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_v/process_q_reg[9]/Q
                         net (fo=6, routed)           0.179     0.320    stepper_v/process_q_reg[9]
    SLICE_X145Y131       LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  stepper_v/process_q[10]_i_6__0/O
                         net (fo=1, routed)           0.000     0.365    stepper_v/process_q[10]_i_6__0_n_0
    SLICE_X145Y131       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  stepper_v/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.435    stepper_v/process_q_reg[10]_i_2_n_7
    SLICE_X145Y131       FDRE                                         r  stepper_v/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_v/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[1]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_v/process_q_reg[1]/Q
                         net (fo=96, routed)          0.180     0.321    stepper_v/Q[1]
    SLICE_X145Y129       LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  stepper_v/process_q[4]_i_6__0/O
                         net (fo=1, routed)           0.000     0.366    stepper_v/process_q[4]_i_6__0_n_0
    SLICE_X145Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  stepper_v/process_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.436    stepper_v/process_q_reg[4]_i_1__0_n_7
    SLICE_X145Y129       FDRE                                         r  stepper_v/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_main/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_main/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_main/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_main/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_main/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_main/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_main/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_main/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_main/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_main/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_main/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_main/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_main/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_main/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_main/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_main/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_main/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_main/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_main/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_main/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_main/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_main/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_main/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_main/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_main/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_main/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_main/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_main/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_main/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_main/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_main/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_main/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_main/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_main/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_main/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_main/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_main/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_main/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_main/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_main/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_main/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_main/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_main/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_main/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_main/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_main/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_main/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_main/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_main/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_main/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_main/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_main/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_main/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_main/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_main/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_main/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_main/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_main/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_main/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_main/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_main/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_main/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_main/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_main/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_main/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_main/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     5.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_main/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_main/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_main/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_main/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.096ns  (logic 2.488ns (17.650%)  route 11.608ns (82.350%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          0.719    13.004    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[9]
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.150    13.154 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.590    13.744    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y133       LUT4 (Prop_lut4_I3_O)        0.352    14.096 r  video_main/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.096    video_main/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.704    -2.993    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.094ns  (logic 2.488ns (17.653%)  route 11.606ns (82.347%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          0.719    13.004    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[9]
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.150    13.154 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.588    13.742    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.352    14.094 r  video_main/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.094    video_main/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.704    -2.993    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.068ns  (logic 2.462ns (17.501%)  route 11.606ns (82.499%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          0.719    13.004    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[9]
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.150    13.154 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.588    13.742    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y133       LUT5 (Prop_lut5_I4_O)        0.326    14.068 r  video_main/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.068    video_main/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.704    -2.993    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 2.462ns (17.509%)  route 11.600ns (82.491%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 f  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 f  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          0.719    13.004    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[9]
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.150    13.154 f  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.581    13.736    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X160Y133       LUT2 (Prop_lut2_I0_O)        0.326    14.062 r  video_main/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    14.062    video_main/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    -2.991    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.057ns  (logic 2.457ns (17.479%)  route 11.600ns (82.521%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          0.719    13.004    video_main/Inst_vga/inst_vga_signal_generator/v_counter/encoded_reg[9]
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.150    13.154 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.581    13.736    video_main/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X160Y133       LUT3 (Prop_lut3_I0_O)        0.321    14.057 r  video_main/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    14.057    video_main/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    -2.991    video_main/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_green/encoded_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.902ns  (logic 2.110ns (15.178%)  route 11.792ns (84.822%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          0.925    13.210    video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]_1
    SLICE_X158Y134       LUT5 (Prop_lut5_I4_O)        0.124    13.334 r  video_main/inst_dvid/TDMS_encoder_green/encoded[6]_i_1/O
                         net (fo=1, routed)           0.568    13.902    video_main/inst_dvid/TDMS_encoder_green/encoded[6]_i_1_n_0
    SLICE_X158Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705    -2.992    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X158Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[6]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_green/encoded_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.823ns  (logic 2.138ns (15.467%)  route 11.685ns (84.533%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          1.385    13.671    video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]_1
    SLICE_X160Y134       LUT5 (Prop_lut5_I4_O)        0.152    13.823 r  video_main/inst_dvid/TDMS_encoder_green/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    13.823    video_main/inst_dvid/TDMS_encoder_green/encoded[4]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.707    -2.990    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[4]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 2.110ns (15.296%)  route 11.685ns (84.704%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          1.385    13.671    video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]_1
    SLICE_X160Y134       LUT5 (Prop_lut5_I4_O)        0.124    13.795 r  video_main/inst_dvid/TDMS_encoder_green/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    13.795    video_main/inst_dvid/TDMS_encoder_green/encoded[2]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.707    -2.990    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDSE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_green/encoded_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.609ns  (logic 2.138ns (15.711%)  route 11.471ns (84.289%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 r  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 r  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 r  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          1.171    13.457    video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]_1
    SLICE_X160Y134       LUT5 (Prop_lut5_I4_O)        0.152    13.609 r  video_main/inst_dvid/TDMS_encoder_green/encoded[3]_i_1/O
                         net (fo=1, routed)           0.000    13.609    video_main/inst_dvid/TDMS_encoder_green/encoded[3]_i_1_n_0
    SLICE_X160Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.707    -2.990    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/encoded_reg[3]/C

Slack:                    inf
  Source:                 stepper_v/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_main/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.581ns  (logic 2.110ns (15.537%)  route 11.471ns (84.463%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDRE                         0.000     0.000 r  stepper_v/process_q_reg[2]/C
    SLICE_X145Y129       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stepper_v/process_q_reg[2]/Q
                         net (fo=103, routed)         3.799     4.255    stepper_v/Q[2]
    SLICE_X144Y130       LUT5 (Prop_lut5_I2_O)        0.124     4.379 r  stepper_v/dc_bias[3]_i_325/O
                         net (fo=37, routed)          2.477     6.857    stepper_v/dc_bias[3]_i_325_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  stepper_v/dc_bias[3]_i_365/O
                         net (fo=2, routed)           0.950     7.931    stepper_v/dc_bias[3]_i_365_n_0
    SLICE_X145Y122       LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  stepper_v/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000     8.055    video_main/Inst_vga/inst_color_mapper/dc_bias[3]_i_23_6[0]
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.512 f  video_main/Inst_vga/inst_color_mapper/dc_bias_reg[3]_i_50/CO[1]
                         net (fo=1, routed)           1.022     9.534    stepper_v/dc_bias[3]_i_15_3[0]
    SLICE_X147Y125       LUT6 (Prop_lut6_I3_O)        0.329     9.863 f  stepper_v/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.433    10.296    stepper_v/dc_bias[3]_i_23_n_0
    SLICE_X147Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.420 f  stepper_v/dc_bias[3]_i_15/O
                         net (fo=1, routed)           1.121    11.541    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3_0
    SLICE_X157Y128       LUT6 (Prop_lut6_I2_O)        0.124    11.665 f  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.496    12.161    video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X156Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.285 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/dc_bias[3]_i_3/O
                         net (fo=29, routed)          1.171    13.457    video_main/inst_dvid/TDMS_encoder_green/encoded_reg[8]_1
    SLICE_X160Y134       LUT5 (Prop_lut5_I4_O)        0.124    13.581 r  video_main/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.581    video_main/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.707    -2.990    video_main/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDRE                                         r  video_main/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.231ns (17.766%)  route 1.069ns (82.234%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.069     1.255    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X161Y129       LUT5 (Prop_lut5_I4_O)        0.045     1.300 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/h_sync_is_low_inv_i_1/O
                         net (fo=1, routed)           0.000     1.300    video_main/Inst_vga/inst_vga_signal_generator/h_counter_n_66
    SLICE_X161Y129       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -1.335    video_main/Inst_vga/inst_vga_signal_generator/clk_out1
    SLICE_X161Y129       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_sync_is_low_reg_inv/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.231ns (16.020%)  route 1.210ns (83.980%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.210     1.396    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.045     1.441 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/h_blank_is_low_i_1/O
                         net (fo=1, routed)           0.000     1.441    video_main/Inst_vga/inst_vga_signal_generator/h_counter_n_65
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -1.333    video_main/Inst_vga/inst_vga_signal_generator/clk_out1
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_blank_is_low_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.231ns (15.520%)  route 1.257ns (84.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.183     1.488    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909    -1.336    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.231ns (15.520%)  route 1.257ns (84.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.183     1.488    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909    -1.336    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.231ns (15.520%)  route 1.257ns (84.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.183     1.488    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909    -1.336    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.231ns (15.488%)  route 1.260ns (84.512%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.186     1.491    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908    -1.337    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X162Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.231ns (15.212%)  route 1.287ns (84.788%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.287     1.473    video_main/Inst_vga/inst_vga_signal_generator/v_counter/reset_IBUF
    SLICE_X160Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.518 r  video_main/Inst_vga/inst_vga_signal_generator/v_counter/v_blank_is_low_i_1/O
                         net (fo=1, routed)           0.000     1.518    video_main/Inst_vga/inst_vga_signal_generator/v_counter_n_77
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -1.333    video_main/Inst_vga/inst_vga_signal_generator/clk_out1
    SLICE_X160Y131       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/v_blank_is_low_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.303     1.608    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X161Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908    -1.337    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X161Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.303     1.608    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X161Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908    -1.337    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X161Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.074     1.259    video_main/Inst_vga/inst_vga_signal_generator/h_counter/reset_IBUF
    SLICE_X162Y128       LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.303     1.608    video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0
    SLICE_X161Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_main/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_main/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_main/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_main/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908    -1.337    video_main/Inst_vga/inst_vga_signal_generator/h_counter/clk_out1
    SLICE_X161Y127       FDRE                                         r  video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ_reg[7]/C





