-- -------------------------------------------------------------
-- 
-- File Name: /home/ts/Dokumente/ultrazohm_testbench/ultrazohm_test/ultrazohm_sw/ip_cores/simscapeHDL_example_v1_0/hdlsrc/gmStateSpaceHDL_HalfWaveRectifier_HDL/uz_simscapeExample_dut.vhd
-- Created: 2021-04-19 11:33:25
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_simscapeExample_dut
-- Source Path: uz_simscapeExample/uz_simscapeExample_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_simscapeExample_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Vin                               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        ce_out                            :   OUT   std_logic;  -- ufix1
        IR                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        Iout                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        Vdiode                            :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END uz_simscapeExample_dut;


ARCHITECTURE rtl OF uz_simscapeExample_dut IS

  -- Component Declarations
  COMPONENT uz_simscapeExample_src_HDL_Subsystem
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Vin                             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ce_out                          :   OUT   std_logic;  -- ufix1
          IR                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          Iout                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          Vdiode                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_simscapeExample_src_HDL_Subsystem
    USE ENTITY work.uz_simscapeExample_src_HDL_Subsystem(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL IR_sig                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Iout_sig                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Vdiode_sig                       : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_uz_simscapeExample_src_HDL_Subsystem : uz_simscapeExample_src_HDL_Subsystem
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Vin => Vin,  -- ufix32
              ce_out => ce_out_sig,  -- ufix1
              IR => IR_sig,  -- ufix32
              Iout => Iout_sig,  -- ufix32
              Vdiode => Vdiode_sig  -- ufix32
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  IR <= IR_sig;

  Iout <= Iout_sig;

  Vdiode <= Vdiode_sig;

END rtl;

