$date
	Fri Oct 18 01:47:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BIST_t $end
$var wire 1 ! scan_out $end
$var wire 1 " scan_in $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$var reg 1 % scan_en $end
$scope module BIST $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var wire 1 % scan_en $end
$var wire 1 ! scan_out $end
$var wire 1 " scan_in $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var wire 1 % scan_en $end
$var wire 1 ! scan_out $end
$var wire 1 " scan_in $end
$var wire 8 & p [7:0] $end
$var wire 8 ' out [7:0] $end
$var wire 4 ( b [3:0] $end
$var wire 4 ) a [3:0] $end
$scope module DFF_0 $end
$var wire 1 # clk $end
$var wire 1 * data $end
$var wire 1 % en $end
$var wire 1 + in $end
$var wire 1 $ rst_n $end
$var wire 1 , temp_2 $end
$var wire 1 - temp_1 $end
$var reg 1 . out $end
$upscope $end
$scope module DFF_1 $end
$var wire 1 # clk $end
$var wire 1 / data $end
$var wire 1 % en $end
$var wire 1 0 in $end
$var wire 1 $ rst_n $end
$var wire 1 1 temp_2 $end
$var wire 1 2 temp_1 $end
$var reg 1 3 out $end
$upscope $end
$scope module DFF_2 $end
$var wire 1 # clk $end
$var wire 1 4 data $end
$var wire 1 % en $end
$var wire 1 5 in $end
$var wire 1 $ rst_n $end
$var wire 1 6 temp_2 $end
$var wire 1 7 temp_1 $end
$var reg 1 8 out $end
$upscope $end
$scope module DFF_3 $end
$var wire 1 # clk $end
$var wire 1 9 data $end
$var wire 1 % en $end
$var wire 1 : in $end
$var wire 1 $ rst_n $end
$var wire 1 ; temp_2 $end
$var wire 1 < temp_1 $end
$var reg 1 = out $end
$upscope $end
$scope module DFF_4 $end
$var wire 1 # clk $end
$var wire 1 > data $end
$var wire 1 % en $end
$var wire 1 ? in $end
$var wire 1 $ rst_n $end
$var wire 1 @ temp_2 $end
$var wire 1 A temp_1 $end
$var reg 1 B out $end
$upscope $end
$scope module DFF_5 $end
$var wire 1 # clk $end
$var wire 1 C data $end
$var wire 1 % en $end
$var wire 1 D in $end
$var wire 1 $ rst_n $end
$var wire 1 E temp_2 $end
$var wire 1 F temp_1 $end
$var reg 1 G out $end
$upscope $end
$scope module DFF_6 $end
$var wire 1 # clk $end
$var wire 1 H data $end
$var wire 1 % en $end
$var wire 1 I in $end
$var wire 1 $ rst_n $end
$var wire 1 J temp_2 $end
$var wire 1 K temp_1 $end
$var reg 1 L out $end
$upscope $end
$scope module DFF_7 $end
$var wire 1 # clk $end
$var wire 1 M data $end
$var wire 1 % en $end
$var wire 1 $ rst_n $end
$var wire 1 N temp_2 $end
$var wire 1 O temp_1 $end
$var wire 1 " in $end
$var reg 1 P out $end
$upscope $end
$upscope $end
$scope module LFSR $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var wire 1 " out $end
$var reg 8 Q tempout [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Q
xP
xO
0N
xM
xL
xK
0J
xI
xH
xG
xF
0E
xD
xC
xB
xA
0@
x?
x>
x=
x<
0;
x:
x9
x8
x7
06
x5
x4
x3
x2
01
x0
x/
x.
x-
0,
x+
x*
bx )
bx (
bx '
bx &
0%
0$
0#
x"
x!
$end
#5000
0O
0K
0F
0A
0<
07
02
0-
0M
0H
0C
0>
09
04
0/
0*
1"
b0 &
0I
0D
0?
b0 )
0:
05
00
0+
b0 (
0!
b10111101 Q
0P
0L
0G
0B
0=
08
03
b0 '
0.
1#
#10000
1N
1O
0#
1%
1$
#15000
1J
0N
1K
0O
b1000 )
1I
0"
b10000000 '
1P
b1111011 Q
1#
#20000
0#
#25000
1N
0J
1E
1O
0K
1F
1"
0I
b100 )
1D
b11110110 Q
0P
b1000000 '
1L
1#
#30000
0#
#35000
1@
0E
1J
1A
0F
1K
1?
0D
b1010 )
1I
1G
0L
b10100000 '
1P
b11101101 Q
1#
#40000
0#
#45000
1E
0@
1;
1F
0A
1<
1D
0?
b1101 )
1:
b11011011 Q
1L
0G
b11010000 '
1B
1#
#50000
0#
#55000
16
0;
1@
1H
1C
1>
17
0<
1A
b1110000 &
b1000 (
15
0:
b1110 )
1?
1=
0B
b11101000 '
1G
b10110111 Q
1#
#60000
0#
#65000
0N
1;
06
11
0O
14
1<
07
0H
19
12
0"
b1111 )
1:
05
b111100 &
b100 (
10
b1101111 Q
1B
0=
b11110100 '
18
1#
#70000
0#
#75000
1,
01
16
0J
1N
0>
1/
1-
02
1H
09
17
0C
0K
1O
1+
00
b1010 (
15
b1000110 &
b111 )
0I
1"
13
08
1=
b1111010 '
0P
b11011111 Q
1#
#80000
0#
#85000
1J
0E
11
0,
1M
1K
0F
12
0H
0-
19
1*
1I
b1011 )
0D
10
0+
b10001111 &
b1101 (
1!
b10111110 Q
1P
0L
18
03
b10111101 '
1.
1#
#90000
1,
0@
0J
1-
0A
0K
0#
0%
#95000
06
0,
0N
1J
1E
1@
01
07
0-
0O
1K
1F
1A
02
04
0*
0M
1H
1C
1>
0/
b1111 (
1+
0:
b1111000 &
b1000 )
0?
0"
13
0B
b10001111 '
0G
b1111100 Q
1#
#100000
1,
11
16
0;
0@
0E
1-
12
17
0<
0A
0F
0#
1%
#105000
1N
0J
1E
06
1O
0K
0C
14
1F
0H
07
1"
0I
b100 )
1D
b11100 &
b111 (
05
b11111000 Q
0P
1L
b1000111 '
0=
1#
#110000
0#
#115000
01
1@
0E
1J
02
1/
1A
0F
1K
b11 (
00
1?
0D
b11110 &
b1010 )
1I
08
1G
0L
b10100011 '
1P
b11110000 Q
1#
#120000
0#
#125000
1E
0@
1;
0,
1F
0/
0A
1*
1<
0>
0-
1D
0?
b1101 )
1:
b1101 &
b1 (
0+
b11100001 Q
1L
0G
1B
b11010001 '
03
1#
#130000
0#
#135000
16
0;
1@
09
04
1H
1C
1>
17
0*
0<
1A
0!
b1000 (
15
0:
b1110000 &
b1110 )
1?
0.
1=
0B
b11101000 '
1G
b11000011 Q
1#
#140000
0#
#145000
1;
06
11
14
1<
07
0H
19
12
b1111 )
1:
05
b111100 &
b100 (
10
b10000110 Q
1B
0=
b11110100 '
18
1#
#150000
0#
#155000
1,
01
16
0N
0C
1/
1-
02
1M
09
17
0O
1+
00
b10010110 &
b1010 (
15
0"
13
08
b11111010 '
1=
b1101 Q
1#
#160000
0#
#165000
0J
11
0,
0M
19
0K
1H
04
12
0-
1*
b111 )
0I
10
0+
b1011011 &
b1101 (
1!
b11010 Q
0P
18
03
b1111101 '
1.
1#
#170000
0#
#175000
1,
0E
0*
1-
0H
1C
0>
0F
0!
b1110 (
1+
b101010 &
b11 )
0D
0.
13
b111110 '
0L
b110100 Q
1#
#180000
0,
06
0@
1E
0-
07
0A
1F
0#
0%
#185000
0;
01
0E
1@
16
0<
02
0F
1A
17
09
0/
0C
1>
14
b10 )
0:
b10100 &
b1010 (
00
b1101001 Q
0B
b101010 '
08
1#
#190000
0#
