<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/67649878391</prism:url><dc:identifier>SCOPUS_ID:67649878391</dc:identifier><eid>2-s2.0-67649878391</eid><prism:doi>10.1109/ISSPIT.2008.4775704</prism:doi><article-number>4775704</article-number><dc:title>An iterative mitchell's algorithm based multiplier</dc:title><prism:aggregationType>Conference Proceeding</prism:aggregationType><srctype>p</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>3</citedby-count><prism:publicationName>Proceedings of the 8th IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2008</prism:publicationName><source-id>17700156603</source-id><prism:isbn>9781424435555</prism:isbn><prism:startingPage>303</prism:startingPage><prism:endingPage>308</prism:endingPage><prism:pageRange>303-308</prism:pageRange><prism:coverDate>2008-12-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>This paper presents a new multiplier with possibility to achieve an arbitrary accuracy. The multiplier is based upon the same idea of numbers representation as Mitchell's algorithm, but does not use logarithm approximation. The proposed iterative algorithm is simple and efficient, achieving an error percentage as small as required, until the exact result. Hardware solution involves adders and shifters, so it is not gate and power consuming. Parallel circuits are used for error correction. The error summary for operands ranging from 8-bits to 16-bits operands indicates very low error percentage with only two parallel correction circuits. ©2008 IEEE.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/67649878391" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=67649878391&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=67649878391&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"><affilname>University of Banja Luka</affilname><affiliation-city>Banja Luka</affiliation-city><affiliation-country>Bosnia and Herzegovina</affiliation-country></affiliation><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="2" auid="26667589000"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/26667589000</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="3" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Computer arithmetic</author-keyword><author-keyword>Digital signal processing</author-keyword><author-keyword>Logarithmic number system</author-keyword><author-keyword>Multiplier</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Arbitrary accuracy</mainterm><mainterm weight="a" candidate="n">Computer arithmetic</mainterm><mainterm weight="a" candidate="n">Correction circuits</mainterm><mainterm weight="a" candidate="n">Error percentage</mainterm><mainterm weight="a" candidate="n">Exact results</mainterm><mainterm weight="a" candidate="n">Hardware solutions</mainterm><mainterm weight="a" candidate="n">Iterative algorithm</mainterm><mainterm weight="a" candidate="n">Logarithm approximation</mainterm><mainterm weight="a" candidate="n">Logarithmic number system</mainterm><mainterm weight="a" candidate="n">Multiplier</mainterm><mainterm weight="a" candidate="n">NOT gate</mainterm><mainterm weight="a" candidate="n">Parallel circuits</mainterm><mainterm weight="a" candidate="n">Power consuming</mainterm></idxterms><subject-areas><subject-area code="1710" abbrev="COMP">Information Systems</subject-area><subject-area code="1711" abbrev="COMP">Signal Processing</subject-area><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2018" month="10" day="23" timestamp="2018-10-23T04:42:31.000031-04:00"/><ait:date-sort year="2008" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2009 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1109/ISSPIT.2008.4775704</ce:doi><itemid idtype="PUI">354846303</itemid><itemid idtype="CPX">20092812185195</itemid><itemid idtype="SCP">67649878391</itemid><itemid idtype="SGR">67649878391</itemid></itemidlist><history><date-created year="2009" month="07" day="10"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword xml:lang="eng">Computer arithmetic</author-keyword><author-keyword xml:lang="eng">Digital signal processing</author-keyword><author-keyword xml:lang="eng">Logarithmic number system</author-keyword><author-keyword xml:lang="eng">Multiplier</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">An iterative mitchell's algorithm based multiplier</titletext></citation-title><author-group><author auid="8597226400" seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name></author><author auid="26667589000" seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name></author><affiliation afid="60104200" dptid="112950726" country="bih"><organization>Faculty of Electrical Engineering</organization><organization>University of Banja Luka</organization><address-part>Patre 5</address-part><city-group>Banja Luka</city-group><affiliation-id afid="60104200" dptid="112950726"/><country>Bosnia and Herzegovina</country></affiliation></author-group><author-group><author auid="6603205527" seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Trẑaŝka c. 25</address-part><city-group>Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname></person><affiliation country="bih"><organization>Faculty of Electrical Engineering</organization><organization>University of Banja Luka</organization><address-part>Patre 5</address-part><city-group>Banja Luka</city-group><country>Bosnia and Herzegovina</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>This paper presents a new multiplier with possibility to achieve an arbitrary accuracy. The multiplier is based upon the same idea of numbers representation as Mitchell's algorithm, but does not use logarithm approximation. The proposed iterative algorithm is simple and efficient, achieving an error percentage as small as required, until the exact result. Hardware solution involves adders and shifters, so it is not gate and power consuming. Parallel circuits are used for error correction. The error summary for operands ranging from 8-bits to 16-bits operands indicates very low error percentage with only two parallel correction circuits. ©2008 IEEE.</ce:para></abstract></abstracts><source srcid="17700156603" type="p" country="usa"><sourcetitle>Proceedings of the 8th IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2008</sourcetitle><sourcetitle-abbrev>Proc. IEEE Int. Symp. Signal Process. Inf. Technol., ISSPIT</sourcetitle-abbrev><issuetitle>Proceedings of the 8th IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2008</issuetitle><isbn length="13">9781424435555</isbn><volisspag><pagerange first="303" last="308"/></volisspag><article-number>4775704</article-number><publicationyear first="2008"/><publicationdate><year>2008</year><date-text xfab-added="true">2008</date-text></publicationdate><additional-srcinfo><conferenceinfo><confevent><confname>8th IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2008</confname><conflocation country="bih"><city-group>Sarajevo</city-group></conflocation><confdate><startdate year="2008" month="12" day="16"/><enddate year="2008" month="12" day="19"/></confdate><confcatnumber>08EX2675</confcatnumber><confcode>77468</confcode><confsponsors complete="y"><confsponsor>IEEE Signal Processing Society and IEEE Computer Society</confsponsor></confsponsors></confevent><confpublication><procpagerange>var.pagings</procpagerange></confpublication></conferenceinfo></additional-srcinfo></source><enhancement><classificationgroup><classifications type="ASJC"><classification>1710</classification><classification>1711</classification><classification>2208</classification></classifications><classifications type="CPXCLASS"><classification> <classification-code>943.3</classification-code> <classification-description>Special Purpose Instruments</classification-description> </classification><classification> <classification-code>921.6</classification-code> <classification-description>Numerical Methods</classification-description> </classification><classification> <classification-code>921</classification-code> <classification-description>Applied Mathematics</classification-description> </classification><classification> <classification-code>723.2</classification-code> <classification-description>Data Processing</classification-description> </classification><classification> <classification-code>722.4</classification-code> <classification-description>Digital Computers and Systems</classification-description> </classification><classification> <classification-code>721.1</classification-code> <classification-description>Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)</classification-description> </classification><classification> <classification-code>716.1</classification-code> <classification-description>Information and Communication Theory</classification-description> </classification><classification> <classification-code>713.5</classification-code> <classification-description>Other Electronic Circuits</classification-description> </classification><classification> <classification-code>605</classification-code> <classification-description>Small Tools and Hardware</classification-description> </classification></classifications><classifications type="GEOCLASS"><classification> <classification-code>Related Topics</classification-code> </classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="7"><reference id="1"><ref-info><ref-title><ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000980875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.N.</ce:initials><ce:indexed-name>Mitchell J.N.</ce:indexed-name><ce:surname>Mitchell</ce:surname></author></ref-authors><ref-sourcetitle>IRE Transactions on Electronic Computers Computers</ref-sourcetitle><ref-publicationyear first="1962"/><ref-volisspag><voliss volume="EC-11"/><pagerange first="512" last="517"/></ref-volisspag><ref-text>August</ref-text></ref-info><ref-fulltext>J.N. Mitchell, Computer multiplication and division using binary logarithms, IRE Transactions on Electronic Computers Computers, vol.EC-11, pp. 512-517, August 1962.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Improved mitchell-based logarithmic multiplier for low-power DSP applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67649878388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.J.</ce:initials><ce:indexed-name>Mclaren D.J.</ce:indexed-name><ce:surname>Mclaren</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of IEEE International SOC Conference 2003</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><pagerange first="53" last="56"/></ref-volisspag><ref-text>17-20 September</ref-text></ref-info><ref-fulltext>D.J. Mclaren, Improved Mitchell-based logarithmic multiplier for low-power DSP applications, Proceedings of IEEE International SOC Conference 2003 pp. 53-56, 17-20 September 2003.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Improving accuracy in mitchells logarithmic multiplication using operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947271792</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Rangantathan N.</ce:indexed-name><ce:surname>Rangantathan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans-actions on Computers</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="55" issue="2"/><pagerange first="1523" last="1535"/></ref-volisspag><ref-text>December</ref-text></ref-info><ref-fulltext>V. Mahalingam, N. Rangantathan, Improving Accuracy in Mitchells Logarithmic Multiplication Using Operand Decomposition, IEEE Trans-actions on Computers, Vol.55, No. 2, pp. 1523-1535, December 2006.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Generation of products and quotients using approximate binary logarithms for digital filtering applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0014734928</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.L.</ce:initials><ce:indexed-name>Hall E.L.</ce:indexed-name><ce:surname>Hall</ce:surname></author><author seq="2"><ce:initials>D.D.</ce:initials><ce:indexed-name>Lynch D.D.</ce:indexed-name><ce:surname>Lynch</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Dwyer III S.J.</ce:indexed-name><ce:surname>Dwyer III</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1970"/><ref-volisspag><voliss volume="C-19" issue="2"/><pagerange first="97" last="105"/></ref-volisspag><ref-text>February</ref-text></ref-info><ref-fulltext>E.L. Hall, D.D. Lynch, S. J. Dwyer III, Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications, IEEE Transactions on Computers, Vol.C-19, No. 2, pp. 97-105. February 1970.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>CMOS VLSI implementation of a low-power logarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0242578159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="11"/><pagerange first="1421" last="1433"/></ref-volisspag><ref-text>November</ref-text></ref-info><ref-fulltext>K.H. Abed, R.E. Sifred, CMOS VLSI Implementation of a Low-Power Logarithmic Converter, IEEE Transactions on Computers, Vol.52, No. 11, pp. 1421-1433, November 2003.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>VLSI implementation of a low-power antilogarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141613812</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="9"/><pagerange first="1221" last="1228"/></ref-volisspag><ref-text>September</ref-text></ref-info><ref-fulltext>K.H. Abed, R.E. Sifred, VLSI Implementation of a Low-Power Antilogarithmic Converter, IEEE Transactions on Computers, Vol.52, No. 9, pp. 1221-1228, September 2003.</ref-fulltext></reference><reference id="7"><ref-info><refd-itemidlist><itemid idtype="SGR">67649846057</itemid></refd-itemidlist><ref-sourcetitle>Xilinx Inc. Spartan-3E FPGA Family: Complete Data Sheet, DS312</ref-sourcetitle><ref-publicationyear first="2008"/><ref-website><ce:e-address type="url">http://www.xilinx.com/support/documentation/datasheets/ds312.pdf</ce:e-address></ref-website><ref-text>April 18</ref-text></ref-info><ref-fulltext>Xilinx Inc. Spartan-3E FPGA Family: Complete Data Sheet, DS312.http://www.xilinx.com/support/documentation/datasheets/ds312.pdf April 18, 2008.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>