-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_dil_a_data331_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_a_data331_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_a_data331_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_a_data331_empty_n : IN STD_LOGIC;
    mat_dil_a_data331_read : OUT STD_LOGIC;
    mat_ero_data332_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_ero_data332_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_ero_data332_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_ero_data332_full_n : IN STD_LOGIC;
    mat_ero_data332_write : OUT STD_LOGIC;
    op2_assign_1 : IN STD_LOGIC_VECTOR (16 downto 0);
    buf_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_6_ce0 : OUT STD_LOGIC;
    buf_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_6_ce1 : OUT STD_LOGIC;
    buf_V_6_we1 : OUT STD_LOGIC;
    buf_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_ce1 : OUT STD_LOGIC;
    buf_V_we1 : OUT STD_LOGIC;
    buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce1 : OUT STD_LOGIC;
    buf_V_1_we1 : OUT STD_LOGIC;
    buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce1 : OUT STD_LOGIC;
    buf_V_2_we1 : OUT STD_LOGIC;
    buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_3_ce0 : OUT STD_LOGIC;
    buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_3_ce1 : OUT STD_LOGIC;
    buf_V_3_we1 : OUT STD_LOGIC;
    buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_4_ce0 : OUT STD_LOGIC;
    buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_4_ce1 : OUT STD_LOGIC;
    buf_V_4_we1 : OUT STD_LOGIC;
    buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_5_ce0 : OUT STD_LOGIC;
    buf_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_5_ce1 : OUT STD_LOGIC;
    buf_V_5_we1 : OUT STD_LOGIC;
    buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    empty_48 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty_49 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty_50 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty_51 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty_52 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty_53 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty : IN STD_LOGIC_VECTOR (12 downto 0);
    p_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    cmp_i_i142_i : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1073_reg_2383 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_2_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i142_i_read_reg_2334 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op172_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal icmp_ln1077_reg_2402 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1073_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mat_dil_a_data331_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mat_ero_data332_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_cast_read_reg_2338 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_V_1_reg_2377 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_2383_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_2_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_2_reg_2387_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_2_reg_2387_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_i99_i_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i99_i_reg_2391 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1077_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_2402_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_fu_1000_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_1_fu_1019_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_2_fu_1038_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_3_fu_1057_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_4_fu_1076_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_5_fu_1095_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_6_fu_1114_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_43_reg_2476 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_44_reg_2481 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_45_reg_2487 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_reg_2493 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_64_fu_1171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_64_reg_2499 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_5_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_5_reg_2504 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_76_fu_1237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_76_reg_2509 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_46_reg_2515 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_47_reg_2520 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_48_reg_2526 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_49_reg_2532 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_50_reg_2538 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_7_reg_2544 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_78_fu_1278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_78_reg_2550 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_10_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_10_reg_2555 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_82_fu_1344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_82_reg_2560 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_85_fu_1366_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_85_reg_2566 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_15_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_15_reg_2571 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_temp_med_apply_V_52_reg_2576 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_53_reg_2582 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_54_reg_2588 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_54_reg_2588_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_55_reg_2594 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_8_reg_2600 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_89_fu_1421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_89_reg_2606 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_92_fu_1474_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_92_reg_2612 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_20_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_20_reg_2617 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_97_fu_1508_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_97_reg_2622 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_57_reg_2628 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_58_reg_2633 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_59_reg_2639 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_60_reg_2645 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_9_reg_2651 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_99_fu_1551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_99_reg_2657 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_25_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_25_reg_2662 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_104_fu_1617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_104_reg_2667 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_107_fu_1639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_107_reg_2673 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_62_reg_2679 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_63_reg_2684 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_64_reg_2690 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_65_reg_2696 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_10_reg_2702 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_109_fu_1682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_109_reg_2708 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_32_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_32_reg_2713 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_114_fu_1748_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_114_reg_2718 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_66_reg_2724 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_67_reg_2730 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_68_reg_2736 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_69_reg_2742 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_70_reg_2748 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_70_reg_2748_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_11_load_reg_2754 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_11_reg_2759 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_117_fu_1788_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_117_reg_2765 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_37_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_37_reg_2770 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_121_fu_1853_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_121_reg_2775 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_124_fu_1875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_124_reg_2781 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_42_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_42_reg_2786 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_temp_med_apply_V_71_reg_2791 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_72_reg_2797 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_73_reg_2803 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_73_reg_2803_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_74_reg_2809 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_75_reg_2815 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_12_reg_2821 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_128_fu_1928_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_128_reg_2827 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_131_fu_1981_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_131_reg_2833 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_47_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_47_reg_2838 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_135_fu_2015_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_135_reg_2843 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter20_stage0 : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter14_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter15_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter16_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter17_buf_cop_V_5_0_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter14_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter15_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter16_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter17_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter18_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter19_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter20_buf_cop_V_7_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_addr_gep_fu_491_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_1_addr_gep_fu_498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_2_addr_gep_fu_505_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_3_addr_gep_fu_512_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_4_addr_gep_fu_519_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_5_addr_gep_fu_526_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_6_addr_gep_fu_533_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_V_fu_114 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_2_fu_961_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_V_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal max_V_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_1_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_2_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_5_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_8_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_11_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_14_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_17_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_20_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_22_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_2_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_25_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_3_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_28_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_4_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_5_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_31_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_6_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_33_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_7_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_8_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_36_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_9_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_39_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_10_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_11_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_42_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_12_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_44_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_13_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_14_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_47_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_15_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_50_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_16_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_17_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_53_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_18_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_55_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_19_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1073_1_fu_951_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1073_fu_947_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1073_3_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_61_fu_1157_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_4_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_69_fu_1215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_6_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_72_fu_1225_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_7_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_8_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_77_fu_1266_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_9_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_79_fu_1322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_11_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_81_fu_1332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_12_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_13_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_84_fu_1355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_14_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_87_fu_1396_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_16_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_88_fu_1407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_17_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_18_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_91_fu_1463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_19_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_94_fu_1486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_21_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_95_fu_1496_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_22_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_23_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_98_fu_1538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_24_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_101_fu_1595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_26_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_102_fu_1605_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_27_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_28_fu_1624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_105_fu_1628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_29_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_30_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_108_fu_1669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_31_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_111_fu_1726_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_33_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_112_fu_1736_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_34_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_35_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_115_fu_1777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_36_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_118_fu_1831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_38_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_119_fu_1841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_39_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_40_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_122_fu_1864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_41_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_125_fu_1905_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_43_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_127_fu_1915_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_44_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_45_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_129_fu_1970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_46_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_132_fu_1993_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_48_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_134_fu_2003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1073_49_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_50_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1207 : BOOLEAN;
    signal ap_condition_2215 : BOOLEAN;
    signal ap_condition_2218 : BOOLEAN;
    signal ap_condition_2221 : BOOLEAN;
    signal ap_condition_2224 : BOOLEAN;
    signal ap_condition_2227 : BOOLEAN;
    signal ap_condition_1565 : BOOLEAN;
    signal ap_condition_1570 : BOOLEAN;
    signal ap_condition_254 : BOOLEAN;
    signal ap_condition_2236 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_mux_713_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610,
        ap_return => src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return);

    src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_621,
        ap_return => src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return);

    src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_632,
        ap_return => src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return);

    src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_643,
        ap_return => src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return);

    src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_654,
        ap_return => src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return);

    src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter17_buf_cop_V_5_0_reg_665,
        ap_return => src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return);

    src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter20_buf_cop_V_7_reg_676,
        ap_return => src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return);

    mux_713_8_1_1_U308 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty_48,
        dout => buf_cop_V_fu_1000_p9);

    mux_713_8_1_1_U309 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty_49,
        dout => buf_cop_V_1_fu_1019_p9);

    mux_713_8_1_1_U310 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty_50,
        dout => buf_cop_V_2_fu_1038_p9);

    mux_713_8_1_1_U311 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty_51,
        dout => buf_cop_V_3_fu_1057_p9);

    mux_713_8_1_1_U312 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty_52,
        dout => buf_cop_V_4_fu_1076_p9);

    mux_713_8_1_1_U313 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty_53,
        dout => buf_cop_V_5_fu_1095_p9);

    mux_713_8_1_1_U314 : component reversi_accel_mux_713_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => empty,
        dout => buf_cop_V_6_fu_1114_p9);

    flow_control_loop_pipe_sequential_init_U : component reversi_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter20_stage0)) then 
                    ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_621;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_632;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_643;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_654;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter0_buf_cop_V_5_0_reg_665;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1207)) then
                if (((icmp_ln1073_2_fu_967_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter0_buf_cop_V_7_reg_676;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610 <= buf_cop_V_fu_1000_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621 <= buf_cop_V_1_fu_1019_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_621;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632 <= buf_cop_V_2_fu_1038_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_632;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643 <= buf_cop_V_3_fu_1057_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_643;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654 <= buf_cop_V_4_fu_1076_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_654;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665 <= buf_cop_V_5_fu_1095_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter3_buf_cop_V_5_0_reg_665;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_2383_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676 <= buf_cop_V_6_fu_1114_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter3_buf_cop_V_7_reg_676;
                end if;
            end if; 
        end if;
    end process;

    col_V_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1))) then 
                    col_V_fu_114 <= col_V_2_fu_961_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_114 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    max_V_11_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_11_fu_138 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    max_V_11_fu_138 <= ret_14_fu_246;
                end if;
            end if; 
        end if;
    end process;

    max_V_14_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_14_fu_142 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    max_V_14_fu_142 <= ret_17_fu_266;
                end if;
            end if; 
        end if;
    end process;

    max_V_17_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_17_fu_146 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_17_fu_146 <= ret_fu_150;
                end if;
            end if; 
        end if;
    end process;

    max_V_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_1_fu_122 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    max_V_1_fu_122 <= ret_2_fu_166;
                end if;
            end if; 
        end if;
    end process;

    max_V_20_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_20_fu_154 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_20_fu_154 <= ret_1_fu_158;
                end if;
            end if; 
        end if;
    end process;

    max_V_22_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_22_fu_162 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_22_fu_162 <= src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return;
                end if;
            end if; 
        end if;
    end process;

    max_V_25_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_25_fu_170 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    max_V_25_fu_170 <= ret_3_fu_174;
                end if;
            end if; 
        end if;
    end process;

    max_V_28_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_28_fu_178 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    max_V_28_fu_178 <= ret_4_fu_182;
                end if;
            end if; 
        end if;
    end process;

    max_V_2_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_2_fu_126 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    max_V_2_fu_126 <= ret_5_fu_186;
                end if;
            end if; 
        end if;
    end process;

    max_V_31_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_31_fu_190 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    max_V_31_fu_190 <= ret_6_fu_194;
                end if;
            end if; 
        end if;
    end process;

    max_V_33_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_33_fu_198 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    max_V_33_fu_198 <= ret_7_fu_202;
                end if;
            end if; 
        end if;
    end process;

    max_V_36_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_36_fu_210 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    max_V_36_fu_210 <= ret_9_fu_214;
                end if;
            end if; 
        end if;
    end process;

    max_V_39_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_39_fu_218 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    max_V_39_fu_218 <= ret_10_fu_222;
                end if;
            end if; 
        end if;
    end process;

    max_V_42_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_42_fu_230 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    max_V_42_fu_230 <= ret_12_fu_234;
                end if;
            end if; 
        end if;
    end process;

    max_V_44_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_44_fu_238 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    max_V_44_fu_238 <= ret_13_fu_242;
                end if;
            end if; 
        end if;
    end process;

    max_V_47_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_47_fu_250 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    max_V_47_fu_250 <= ret_15_fu_254;
                end if;
            end if; 
        end if;
    end process;

    max_V_50_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_50_fu_258 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    max_V_50_fu_258 <= ret_16_fu_262;
                end if;
            end if; 
        end if;
    end process;

    max_V_53_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_53_fu_270 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    max_V_53_fu_270 <= ret_18_fu_274;
                end if;
            end if; 
        end if;
    end process;

    max_V_55_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_55_fu_278 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    max_V_55_fu_278 <= ret_19_fu_282;
                end if;
            end if; 
        end if;
    end process;

    max_V_5_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_5_fu_130 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    max_V_5_fu_130 <= ret_8_fu_206;
                end if;
            end if; 
        end if;
    end process;

    max_V_8_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_8_fu_134 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    max_V_8_fu_134 <= ret_11_fu_226;
                end if;
            end if; 
        end if;
    end process;

    max_V_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_fu_118 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_fu_118 <= max_V_17_fu_146;
                end if;
            end if; 
        end if;
    end process;

    ret_10_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_10_fu_222 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    ret_10_fu_222 <= src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_11_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_11_fu_226 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    ret_11_fu_226 <= max_V_42_fu_230;
                end if;
            end if; 
        end if;
    end process;

    ret_12_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_12_fu_234 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    ret_12_fu_234 <= max_V_44_fu_238;
                end if;
            end if; 
        end if;
    end process;

    ret_13_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_13_fu_242 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    ret_13_fu_242 <= src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_14_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_14_fu_246 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    ret_14_fu_246 <= max_V_47_fu_250;
                end if;
            end if; 
        end if;
    end process;

    ret_15_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_15_fu_254 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    ret_15_fu_254 <= max_V_50_fu_258;
                end if;
            end if; 
        end if;
    end process;

    ret_16_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_16_fu_262 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    ret_16_fu_262 <= src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_17_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_17_fu_266 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    ret_17_fu_266 <= max_V_53_fu_270;
                end if;
            end if; 
        end if;
    end process;

    ret_18_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_18_fu_274 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    ret_18_fu_274 <= max_V_55_fu_278;
                end if;
            end if; 
        end if;
    end process;

    ret_19_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_19_fu_282 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    ret_19_fu_282 <= src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_1_fu_158 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    ret_1_fu_158 <= max_V_22_fu_162;
                end if;
            end if; 
        end if;
    end process;

    ret_2_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_2_fu_166 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ret_2_fu_166 <= max_V_25_fu_170;
                end if;
            end if; 
        end if;
    end process;

    ret_3_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_3_fu_174 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ret_3_fu_174 <= max_V_28_fu_178;
                end if;
            end if; 
        end if;
    end process;

    ret_4_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_4_fu_182 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ret_4_fu_182 <= src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_5_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_5_fu_186 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    ret_5_fu_186 <= max_V_31_fu_190;
                end if;
            end if; 
        end if;
    end process;

    ret_6_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_6_fu_194 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    ret_6_fu_194 <= max_V_33_fu_198;
                end if;
            end if; 
        end if;
    end process;

    ret_7_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_7_fu_202 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    ret_7_fu_202 <= src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_8_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_8_fu_206 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    ret_8_fu_206 <= max_V_36_fu_210;
                end if;
            end if; 
        end if;
    end process;

    ret_9_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_9_fu_214 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    ret_9_fu_214 <= max_V_39_fu_218;
                end if;
            end if; 
        end if;
    end process;

    ret_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_fu_150 <= ap_const_lv8_FF;
                elsif (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    ret_fu_150 <= max_V_20_fu_154;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln1073_2_reg_2387_pp0_iter2_reg <= icmp_ln1073_2_reg_2387_pp0_iter1_reg;
                icmp_ln1073_47_reg_2838 <= icmp_ln1073_47_fu_1988_p2;
                icmp_ln1073_reg_2383_pp0_iter10_reg <= icmp_ln1073_reg_2383_pp0_iter9_reg;
                icmp_ln1073_reg_2383_pp0_iter11_reg <= icmp_ln1073_reg_2383_pp0_iter10_reg;
                icmp_ln1073_reg_2383_pp0_iter12_reg <= icmp_ln1073_reg_2383_pp0_iter11_reg;
                icmp_ln1073_reg_2383_pp0_iter13_reg <= icmp_ln1073_reg_2383_pp0_iter12_reg;
                icmp_ln1073_reg_2383_pp0_iter14_reg <= icmp_ln1073_reg_2383_pp0_iter13_reg;
                icmp_ln1073_reg_2383_pp0_iter15_reg <= icmp_ln1073_reg_2383_pp0_iter14_reg;
                icmp_ln1073_reg_2383_pp0_iter16_reg <= icmp_ln1073_reg_2383_pp0_iter15_reg;
                icmp_ln1073_reg_2383_pp0_iter17_reg <= icmp_ln1073_reg_2383_pp0_iter16_reg;
                icmp_ln1073_reg_2383_pp0_iter18_reg <= icmp_ln1073_reg_2383_pp0_iter17_reg;
                icmp_ln1073_reg_2383_pp0_iter19_reg <= icmp_ln1073_reg_2383_pp0_iter18_reg;
                icmp_ln1073_reg_2383_pp0_iter2_reg <= icmp_ln1073_reg_2383_pp0_iter1_reg;
                icmp_ln1073_reg_2383_pp0_iter3_reg <= icmp_ln1073_reg_2383_pp0_iter2_reg;
                icmp_ln1073_reg_2383_pp0_iter4_reg <= icmp_ln1073_reg_2383_pp0_iter3_reg;
                icmp_ln1073_reg_2383_pp0_iter5_reg <= icmp_ln1073_reg_2383_pp0_iter4_reg;
                icmp_ln1073_reg_2383_pp0_iter6_reg <= icmp_ln1073_reg_2383_pp0_iter5_reg;
                icmp_ln1073_reg_2383_pp0_iter7_reg <= icmp_ln1073_reg_2383_pp0_iter6_reg;
                icmp_ln1073_reg_2383_pp0_iter8_reg <= icmp_ln1073_reg_2383_pp0_iter7_reg;
                icmp_ln1073_reg_2383_pp0_iter9_reg <= icmp_ln1073_reg_2383_pp0_iter8_reg;
                icmp_ln1077_reg_2402_pp0_iter10_reg <= icmp_ln1077_reg_2402_pp0_iter9_reg;
                icmp_ln1077_reg_2402_pp0_iter11_reg <= icmp_ln1077_reg_2402_pp0_iter10_reg;
                icmp_ln1077_reg_2402_pp0_iter12_reg <= icmp_ln1077_reg_2402_pp0_iter11_reg;
                icmp_ln1077_reg_2402_pp0_iter13_reg <= icmp_ln1077_reg_2402_pp0_iter12_reg;
                icmp_ln1077_reg_2402_pp0_iter14_reg <= icmp_ln1077_reg_2402_pp0_iter13_reg;
                icmp_ln1077_reg_2402_pp0_iter15_reg <= icmp_ln1077_reg_2402_pp0_iter14_reg;
                icmp_ln1077_reg_2402_pp0_iter16_reg <= icmp_ln1077_reg_2402_pp0_iter15_reg;
                icmp_ln1077_reg_2402_pp0_iter17_reg <= icmp_ln1077_reg_2402_pp0_iter16_reg;
                icmp_ln1077_reg_2402_pp0_iter18_reg <= icmp_ln1077_reg_2402_pp0_iter17_reg;
                icmp_ln1077_reg_2402_pp0_iter19_reg <= icmp_ln1077_reg_2402_pp0_iter18_reg;
                icmp_ln1077_reg_2402_pp0_iter20_reg <= icmp_ln1077_reg_2402_pp0_iter19_reg;
                icmp_ln1077_reg_2402_pp0_iter21_reg <= icmp_ln1077_reg_2402_pp0_iter20_reg;
                icmp_ln1077_reg_2402_pp0_iter22_reg <= icmp_ln1077_reg_2402_pp0_iter21_reg;
                icmp_ln1077_reg_2402_pp0_iter2_reg <= icmp_ln1077_reg_2402;
                icmp_ln1077_reg_2402_pp0_iter3_reg <= icmp_ln1077_reg_2402_pp0_iter2_reg;
                icmp_ln1077_reg_2402_pp0_iter4_reg <= icmp_ln1077_reg_2402_pp0_iter3_reg;
                icmp_ln1077_reg_2402_pp0_iter5_reg <= icmp_ln1077_reg_2402_pp0_iter4_reg;
                icmp_ln1077_reg_2402_pp0_iter6_reg <= icmp_ln1077_reg_2402_pp0_iter5_reg;
                icmp_ln1077_reg_2402_pp0_iter7_reg <= icmp_ln1077_reg_2402_pp0_iter6_reg;
                icmp_ln1077_reg_2402_pp0_iter8_reg <= icmp_ln1077_reg_2402_pp0_iter7_reg;
                icmp_ln1077_reg_2402_pp0_iter9_reg <= icmp_ln1077_reg_2402_pp0_iter8_reg;
                max_V_131_reg_2833 <= max_V_131_fu_1981_p3;
                max_V_135_reg_2843 <= max_V_135_fu_2015_p3;
                src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg <= src_buf_temp_copy_extract_V_0_10_reg_2702;
                src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter18_reg <= src_buf_temp_copy_extract_V_0_11_reg_2759;
                src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg <= src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter18_reg;
                src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter21_reg <= src_buf_temp_copy_extract_V_0_12_reg_2821;
                src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg <= src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter21_reg;
                src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg <= src_buf_temp_copy_extract_V_0_7_reg_2544;
                src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter8_reg <= src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg;
                src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg <= src_buf_temp_copy_extract_V_0_8_reg_2600;
                src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg <= src_buf_temp_copy_extract_V_0_9_reg_2651;
                src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg <= src_buf_temp_copy_extract_V_0_reg_2493;
                src_buf_temp_med_apply_V_43_reg_2476 <= max_V_20_fu_154;
                src_buf_temp_med_apply_V_44_reg_2481 <= ret_1_fu_158;
                src_buf_temp_med_apply_V_45_reg_2487 <= max_V_22_fu_162;
                src_buf_temp_med_apply_V_46_reg_2515 <= ret_2_fu_166;
                src_buf_temp_med_apply_V_47_reg_2520 <= max_V_25_fu_170;
                src_buf_temp_med_apply_V_48_reg_2526 <= ret_3_fu_174;
                src_buf_temp_med_apply_V_49_reg_2532 <= max_V_28_fu_178;
                src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg <= src_buf_temp_med_apply_V_49_reg_2532;
                src_buf_temp_med_apply_V_50_reg_2538 <= ret_4_fu_182;
                src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg <= src_buf_temp_med_apply_V_50_reg_2538;
                src_buf_temp_med_apply_V_52_reg_2576 <= max_V_31_fu_190;
                src_buf_temp_med_apply_V_53_reg_2582 <= ret_6_fu_194;
                src_buf_temp_med_apply_V_54_reg_2588 <= max_V_33_fu_198;
                src_buf_temp_med_apply_V_54_reg_2588_pp0_iter10_reg <= src_buf_temp_med_apply_V_54_reg_2588;
                src_buf_temp_med_apply_V_55_reg_2594 <= ret_7_fu_202;
                src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg <= src_buf_temp_med_apply_V_55_reg_2594;
                src_buf_temp_med_apply_V_57_reg_2628 <= max_V_36_fu_210;
                src_buf_temp_med_apply_V_58_reg_2633 <= ret_9_fu_214;
                src_buf_temp_med_apply_V_59_reg_2639 <= max_V_39_fu_218;
                src_buf_temp_med_apply_V_60_reg_2645 <= ret_10_fu_222;
                src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg <= src_buf_temp_med_apply_V_60_reg_2645;
                src_buf_temp_med_apply_V_62_reg_2679 <= max_V_42_fu_230;
                src_buf_temp_med_apply_V_63_reg_2684 <= ret_12_fu_234;
                src_buf_temp_med_apply_V_64_reg_2690 <= max_V_44_fu_238;
                src_buf_temp_med_apply_V_65_reg_2696 <= ret_13_fu_242;
                src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg <= src_buf_temp_med_apply_V_65_reg_2696;
                src_buf_temp_med_apply_V_66_reg_2724 <= ret_14_fu_246;
                src_buf_temp_med_apply_V_67_reg_2730 <= max_V_47_fu_250;
                src_buf_temp_med_apply_V_68_reg_2736 <= ret_15_fu_254;
                src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg <= src_buf_temp_med_apply_V_68_reg_2736;
                src_buf_temp_med_apply_V_69_reg_2742 <= max_V_50_fu_258;
                src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg <= src_buf_temp_med_apply_V_69_reg_2742;
                src_buf_temp_med_apply_V_70_reg_2748 <= ret_16_fu_262;
                src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg <= src_buf_temp_med_apply_V_70_reg_2748;
                src_buf_temp_med_apply_V_70_reg_2748_pp0_iter19_reg <= src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg;
                src_buf_temp_med_apply_V_71_reg_2791 <= ret_17_fu_266;
                src_buf_temp_med_apply_V_72_reg_2797 <= max_V_53_fu_270;
                src_buf_temp_med_apply_V_73_reg_2803 <= ret_18_fu_274;
                src_buf_temp_med_apply_V_73_reg_2803_pp0_iter21_reg <= src_buf_temp_med_apply_V_73_reg_2803;
                src_buf_temp_med_apply_V_74_reg_2809 <= max_V_55_fu_278;
                src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg <= src_buf_temp_med_apply_V_74_reg_2809;
                src_buf_temp_med_apply_V_75_reg_2815 <= ret_19_fu_282;
                src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg <= src_buf_temp_med_apply_V_75_reg_2815;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                col_V_1_reg_2377 <= ap_sig_allocacmp_col_V_1;
                icmp_ln1073_2_reg_2387_pp0_iter1_reg <= icmp_ln1073_2_reg_2387;
                icmp_ln1073_reg_2383 <= icmp_ln1073_fu_955_p2;
                icmp_ln1073_reg_2383_pp0_iter1_reg <= icmp_ln1073_reg_2383;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter10_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter9_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter10_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter9_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter11_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter10_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter11_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter10_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter12_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter11_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter12_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter11_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter13_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter12_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter13_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter12_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter14_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter13_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter14_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter13_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter15_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter14_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter15_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter14_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter15_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter16_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter15_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter16_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter17_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter16_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter17_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter18_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter19_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610;
                ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621;
                ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter2_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter2_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_610;
                ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_621;
                ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter3_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter2_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter3_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter2_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621;
                ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter5_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter5_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_621;
                ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter6_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter5_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter6_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter5_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter7_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter6_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter7_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter6_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter8_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter7_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter8_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter7_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_632;
                ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_643;
                ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_654;
                ap_phi_reg_pp0_iter9_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter8_buf_cop_V_5_0_reg_665;
                ap_phi_reg_pp0_iter9_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter8_buf_cop_V_7_reg_676;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_2383 = ap_const_lv1_1))) then
                    conv_i99_i_reg_2391(12 downto 0) <= conv_i99_i_fu_978_p1(12 downto 0);
                icmp_ln1077_reg_2402 <= icmp_ln1077_fu_995_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_10_reg_2555 <= icmp_ln1073_10_fu_1286_p2;
                max_V_78_reg_2550 <= max_V_78_fu_1278_p3;
                src_buf_temp_copy_extract_V_0_7_reg_2544 <= src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_15_reg_2571 <= icmp_ln1073_15_fu_1373_p2;
                max_V_85_reg_2566 <= max_V_85_fu_1366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_20_reg_2617 <= icmp_ln1073_20_fu_1481_p2;
                max_V_92_reg_2612 <= max_V_92_fu_1474_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter11_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_25_reg_2662 <= icmp_ln1073_25_fu_1559_p2;
                max_V_99_reg_2657 <= max_V_99_fu_1551_p3;
                src_buf_temp_copy_extract_V_0_9_reg_2651 <= src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_2_reg_2387 <= icmp_ln1073_2_fu_967_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter14_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_32_reg_2713 <= icmp_ln1073_32_fu_1690_p2;
                max_V_109_reg_2708 <= max_V_109_fu_1682_p3;
                src_buf_temp_copy_extract_V_0_10_reg_2702 <= src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_37_reg_2770 <= icmp_ln1073_37_fu_1795_p2;
                max_V_117_reg_2765 <= max_V_117_fu_1788_p3;
                max_V_11_load_reg_2754 <= max_V_11_fu_138;
                src_buf_temp_copy_extract_V_0_11_reg_2759 <= src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_42_reg_2786 <= icmp_ln1073_42_fu_1882_p2;
                max_V_124_reg_2781 <= max_V_124_fu_1875_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1073_5_reg_2504 <= icmp_ln1073_5_fu_1179_p2;
                max_V_64_reg_2499 <= max_V_64_fu_1171_p3;
                src_buf_temp_copy_extract_V_0_reg_2493 <= src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_104_reg_2667 <= max_V_104_fu_1617_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter13_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_107_reg_2673 <= max_V_107_fu_1639_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_114_reg_2718 <= max_V_114_fu_1748_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_121_reg_2775 <= max_V_121_fu_1853_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_128_reg_2827 <= max_V_128_fu_1928_p3;
                src_buf_temp_copy_extract_V_0_12_reg_2821 <= src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_76_reg_2509 <= max_V_76_fu_1237_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_82_reg_2560 <= max_V_82_fu_1344_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_89_reg_2606 <= max_V_89_fu_1421_p3;
                src_buf_temp_copy_extract_V_0_8_reg_2600 <= src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_2383_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_97_reg_2622 <= max_V_97_fu_1508_p3;
            end if;
        end if;
    end process;
    conv_i99_i_reg_2391(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter23, mat_dil_a_data331_empty_n, ap_predicate_op172_read_state2, mat_ero_data332_full_n, icmp_ln1077_reg_2402_pp0_iter22_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (icmp_ln1077_reg_2402_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_data332_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op172_read_state2 = ap_const_boolean_1) and (mat_dil_a_data331_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter23, mat_dil_a_data331_empty_n, ap_predicate_op172_read_state2, mat_ero_data332_full_n, icmp_ln1077_reg_2402_pp0_iter22_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (icmp_ln1077_reg_2402_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_data332_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op172_read_state2 = ap_const_boolean_1) and (mat_dil_a_data331_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter23, mat_dil_a_data331_empty_n, ap_predicate_op172_read_state2, mat_ero_data332_full_n, icmp_ln1077_reg_2402_pp0_iter22_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (icmp_ln1077_reg_2402_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_data332_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op172_read_state2 = ap_const_boolean_1) and (mat_dil_a_data331_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_pp0_stage0_iter23_assign_proc : process(mat_ero_data332_full_n, icmp_ln1077_reg_2402_pp0_iter22_reg)
    begin
                ap_block_state24_pp0_stage0_iter23 <= ((icmp_ln1077_reg_2402_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_data332_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mat_dil_a_data331_empty_n, ap_predicate_op172_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op172_read_state2 = ap_const_boolean_1) and (mat_dil_a_data331_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1207_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1207 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1565_assign_proc : process(icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, p_cast_read_reg_2338)
    begin
                ap_condition_1565 <= (((p_cast_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)));
    end process;


    ap_condition_1570_assign_proc : process(icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i, p_cast_read_reg_2338)
    begin
                ap_condition_1570 <= (((p_cast_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)));
    end process;


    ap_condition_2215_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, ap_block_pp0_stage0, p_cast_read_reg_2338)
    begin
                ap_condition_2215 <= ((p_cast_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_condition_2218_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, ap_block_pp0_stage0, p_cast_read_reg_2338)
    begin
                ap_condition_2218 <= ((p_cast_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_condition_2221_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, ap_block_pp0_stage0, p_cast_read_reg_2338)
    begin
                ap_condition_2221 <= ((p_cast_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_condition_2224_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, ap_block_pp0_stage0, p_cast_read_reg_2338)
    begin
                ap_condition_2224 <= ((p_cast_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_condition_2227_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, ap_block_pp0_stage0, p_cast_read_reg_2338)
    begin
                ap_condition_2227 <= ((p_cast_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_condition_2236_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, ap_block_pp0_stage0, p_cast_read_reg_2338)
    begin
                ap_condition_2236 <= ((p_cast_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_condition_254_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_254 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1073_fu_955_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1073_fu_955_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter20_stage0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_subdone, icmp_ln1073_reg_2383_pp0_iter19_reg)
    begin
        if (((icmp_ln1073_reg_2383_pp0_iter19_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter20_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter20_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter22_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_610 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_621 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_632 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_643 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_654 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_5_0_reg_665 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_7_reg_676 <= "XXXXXXXX";

    ap_predicate_op172_read_state2_assign_proc : process(icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i)
    begin
                ap_predicate_op172_read_state2 <= ((cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_114, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_col_V_1 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_col_V_1 <= col_V_fu_114;
        end if; 
    end process;

    buf_V_1_addr_gep_fu_498_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_1_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_1_address1_assign_proc : process(cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, conv_i99_i_fu_978_p1, buf_V_1_addr_gep_fu_498_p3, ap_condition_2215)
    begin
        if ((ap_const_boolean_1 = ap_condition_2215)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_1_address1 <= buf_V_1_addr_gep_fu_498_p3;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_1_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(mat_dil_a_data331_dout, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_condition_2215)
    begin
        if ((ap_const_boolean_1 = ap_condition_2215)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_1_d1 <= mat_dil_a_data331_dout;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_1_d1 <= ap_const_lv8_FF;
            else 
                buf_V_1_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_1_we1 <= ap_const_logic_1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_addr_gep_fu_505_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_2_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_2_address1_assign_proc : process(cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, conv_i99_i_fu_978_p1, buf_V_2_addr_gep_fu_505_p3, ap_condition_2218)
    begin
        if ((ap_const_boolean_1 = ap_condition_2218)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_2_address1 <= buf_V_2_addr_gep_fu_505_p3;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_2_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(mat_dil_a_data331_dout, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_condition_2218)
    begin
        if ((ap_const_boolean_1 = ap_condition_2218)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_2_d1 <= mat_dil_a_data331_dout;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_2_d1 <= ap_const_lv8_FF;
            else 
                buf_V_2_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_2_we1 <= ap_const_logic_1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_addr_gep_fu_512_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_3_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_3_address1_assign_proc : process(cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, conv_i99_i_fu_978_p1, buf_V_3_addr_gep_fu_512_p3, ap_condition_2221)
    begin
        if ((ap_const_boolean_1 = ap_condition_2221)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_3_address1 <= buf_V_3_addr_gep_fu_512_p3;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_3_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_3_ce1 <= ap_const_logic_1;
        else 
            buf_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d1_assign_proc : process(mat_dil_a_data331_dout, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_condition_2221)
    begin
        if ((ap_const_boolean_1 = ap_condition_2221)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_3_d1 <= mat_dil_a_data331_dout;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_3_d1 <= ap_const_lv8_FF;
            else 
                buf_V_3_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_3_we1 <= ap_const_logic_1;
        else 
            buf_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_addr_gep_fu_519_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_4_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_4_address1_assign_proc : process(cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, conv_i99_i_fu_978_p1, buf_V_4_addr_gep_fu_519_p3, ap_condition_2224)
    begin
        if ((ap_const_boolean_1 = ap_condition_2224)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_4_address1 <= buf_V_4_addr_gep_fu_519_p3;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_4_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_4_ce1 <= ap_const_logic_1;
        else 
            buf_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d1_assign_proc : process(mat_dil_a_data331_dout, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_condition_2224)
    begin
        if ((ap_const_boolean_1 = ap_condition_2224)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_4_d1 <= mat_dil_a_data331_dout;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_4_d1 <= ap_const_lv8_FF;
            else 
                buf_V_4_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_4_we1 <= ap_const_logic_1;
        else 
            buf_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_addr_gep_fu_526_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_5_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_5_address1_assign_proc : process(cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, conv_i99_i_fu_978_p1, buf_V_5_addr_gep_fu_526_p3, ap_condition_2227)
    begin
        if ((ap_const_boolean_1 = ap_condition_2227)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_5_address1 <= buf_V_5_addr_gep_fu_526_p3;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_5_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_5_ce1 <= ap_const_logic_1;
        else 
            buf_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d1_assign_proc : process(mat_dil_a_data331_dout, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_condition_2227)
    begin
        if ((ap_const_boolean_1 = ap_condition_2227)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_5_d1 <= mat_dil_a_data331_dout;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_5_d1 <= ap_const_lv8_FF;
            else 
                buf_V_5_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_5_we1 <= ap_const_logic_1;
        else 
            buf_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_addr_gep_fu_533_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_6_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_6_address1_assign_proc : process(conv_i99_i_fu_978_p1, buf_V_6_addr_gep_fu_533_p3, ap_condition_1565, ap_condition_1570, ap_condition_254)
    begin
        if ((ap_const_boolean_1 = ap_condition_254)) then
            if ((ap_const_boolean_1 = ap_condition_1570)) then 
                buf_V_6_address1 <= buf_V_6_addr_gep_fu_533_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1565)) then 
                buf_V_6_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_6_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_cast_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_cast_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))))) then 
            buf_V_6_ce1 <= ap_const_logic_1;
        else 
            buf_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_d1_assign_proc : process(mat_dil_a_data331_dout, ap_condition_1565, ap_condition_1570, ap_condition_254)
    begin
        if ((ap_const_boolean_1 = ap_condition_254)) then
            if ((ap_const_boolean_1 = ap_condition_1570)) then 
                buf_V_6_d1 <= mat_dil_a_data331_dout;
            elsif ((ap_const_boolean_1 = ap_condition_1565)) then 
                buf_V_6_d1 <= ap_const_lv8_FF;
            else 
                buf_V_6_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_6_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_cast_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_cast_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))))) then 
            buf_V_6_we1 <= ap_const_logic_1;
        else 
            buf_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_addr_gep_fu_491_p3 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
    buf_V_address0 <= conv_i99_i_reg_2391(10 - 1 downto 0);

    buf_V_address1_assign_proc : process(cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, conv_i99_i_fu_978_p1, buf_V_addr_gep_fu_491_p3, ap_condition_2236)
    begin
        if ((ap_const_boolean_1 = ap_condition_2236)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_address1 <= buf_V_addr_gep_fu_491_p3;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_address1 <= conv_i99_i_fu_978_p1(10 - 1 downto 0);
            else 
                buf_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_ce1 <= ap_const_logic_1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(mat_dil_a_data331_dout, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_condition_2236)
    begin
        if ((ap_const_boolean_1 = ap_condition_2236)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_d1 <= mat_dil_a_data331_dout;
            elsif ((cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_d1 <= ap_const_lv8_FF;
            else 
                buf_V_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_2383, icmp_ln1073_2_reg_2387, cmp_i_i142_i_read_reg_2334, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_2338)
    begin
        if ((((p_cast_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)) or ((p_cast_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1073_2_reg_2387 = ap_const_lv1_1) and (icmp_ln1073_reg_2383 = ap_const_lv1_1)))) then 
            buf_V_we1 <= ap_const_logic_1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i142_i_read_reg_2334 <= cmp_i_i142_i;
    col_V_2_fu_961_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_1) + unsigned(ap_const_lv13_1));
    conv_i99_i_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_2377),64));
    icmp_ln1073_10_fu_1286_p2 <= "1" when (unsigned(max_V_78_fu_1278_p3) > unsigned(ret_2_fu_166)) else "0";
    icmp_ln1073_11_fu_1327_p2 <= "1" when (unsigned(max_V_79_fu_1322_p3) > unsigned(src_buf_temp_med_apply_V_47_reg_2520)) else "0";
    icmp_ln1073_12_fu_1339_p2 <= "1" when (unsigned(max_V_81_fu_1332_p3) > unsigned(src_buf_temp_med_apply_V_48_reg_2526)) else "0";
    icmp_ln1073_13_fu_1351_p2 <= "1" when (unsigned(max_V_82_reg_2560) > unsigned(src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg)) else "0";
    icmp_ln1073_14_fu_1361_p2 <= "1" when (unsigned(max_V_84_fu_1355_p3) > unsigned(src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg)) else "0";
    icmp_ln1073_15_fu_1373_p2 <= "1" when (unsigned(max_V_85_fu_1366_p3) > unsigned(src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg)) else "0";
    icmp_ln1073_16_fu_1401_p2 <= "1" when (unsigned(max_V_87_fu_1396_p3) > unsigned(max_V_2_fu_126)) else "0";
    icmp_ln1073_17_fu_1415_p2 <= "1" when (unsigned(max_V_88_fu_1407_p3) > unsigned(ret_5_fu_186)) else "0";
    icmp_ln1073_18_fu_1459_p2 <= "1" when (unsigned(max_V_89_reg_2606) > unsigned(src_buf_temp_med_apply_V_52_reg_2576)) else "0";
    icmp_ln1073_19_fu_1469_p2 <= "1" when (unsigned(max_V_91_fu_1463_p3) > unsigned(src_buf_temp_med_apply_V_53_reg_2582)) else "0";
    icmp_ln1073_20_fu_1481_p2 <= "1" when (unsigned(max_V_92_fu_1474_p3) > unsigned(src_buf_temp_med_apply_V_54_reg_2588)) else "0";
    icmp_ln1073_21_fu_1491_p2 <= "1" when (unsigned(max_V_94_fu_1486_p3) > unsigned(src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg)) else "0";
    icmp_ln1073_22_fu_1503_p2 <= "1" when (unsigned(max_V_95_fu_1496_p3) > unsigned(src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg)) else "0";
    icmp_ln1073_23_fu_1533_p2 <= "1" when (unsigned(max_V_97_reg_2622) > unsigned(max_V_5_fu_130)) else "0";
    icmp_ln1073_24_fu_1545_p2 <= "1" when (unsigned(max_V_98_fu_1538_p3) > unsigned(ret_8_fu_206)) else "0";
    icmp_ln1073_25_fu_1559_p2 <= "1" when (unsigned(max_V_99_fu_1551_p3) > unsigned(max_V_36_fu_210)) else "0";
    icmp_ln1073_26_fu_1600_p2 <= "1" when (unsigned(max_V_101_fu_1595_p3) > unsigned(src_buf_temp_med_apply_V_58_reg_2633)) else "0";
    icmp_ln1073_27_fu_1612_p2 <= "1" when (unsigned(max_V_102_fu_1605_p3) > unsigned(src_buf_temp_med_apply_V_59_reg_2639)) else "0";
    icmp_ln1073_28_fu_1624_p2 <= "1" when (unsigned(max_V_104_reg_2667) > unsigned(src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg)) else "0";
    icmp_ln1073_29_fu_1634_p2 <= "1" when (unsigned(max_V_105_fu_1628_p3) > unsigned(src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg)) else "0";
    icmp_ln1073_2_fu_967_p2 <= "1" when (unsigned(zext_ln1073_fu_947_p1) < unsigned(img_width)) else "0";
    icmp_ln1073_30_fu_1664_p2 <= "1" when (unsigned(max_V_107_reg_2673) > unsigned(max_V_8_fu_134)) else "0";
    icmp_ln1073_31_fu_1676_p2 <= "1" when (unsigned(max_V_108_fu_1669_p3) > unsigned(ret_11_fu_226)) else "0";
    icmp_ln1073_32_fu_1690_p2 <= "1" when (unsigned(max_V_109_fu_1682_p3) > unsigned(max_V_42_fu_230)) else "0";
    icmp_ln1073_33_fu_1731_p2 <= "1" when (unsigned(max_V_111_fu_1726_p3) > unsigned(src_buf_temp_med_apply_V_63_reg_2684)) else "0";
    icmp_ln1073_34_fu_1743_p2 <= "1" when (unsigned(max_V_112_fu_1736_p3) > unsigned(src_buf_temp_med_apply_V_64_reg_2690)) else "0";
    icmp_ln1073_35_fu_1773_p2 <= "1" when (unsigned(max_V_114_reg_2718) > unsigned(src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg)) else "0";
    icmp_ln1073_36_fu_1783_p2 <= "1" when (unsigned(max_V_115_fu_1777_p3) > unsigned(src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg)) else "0";
    icmp_ln1073_37_fu_1795_p2 <= "1" when (unsigned(max_V_117_fu_1788_p3) > unsigned(max_V_11_fu_138)) else "0";
    icmp_ln1073_38_fu_1836_p2 <= "1" when (unsigned(max_V_118_fu_1831_p3) > unsigned(src_buf_temp_med_apply_V_66_reg_2724)) else "0";
    icmp_ln1073_39_fu_1848_p2 <= "1" when (unsigned(max_V_119_fu_1841_p3) > unsigned(src_buf_temp_med_apply_V_67_reg_2730)) else "0";
    icmp_ln1073_3_fu_1151_p2 <= "1" when (unsigned(max_V_fu_118) > unsigned(max_V_17_fu_146)) else "0";
    icmp_ln1073_40_fu_1860_p2 <= "1" when (unsigned(max_V_121_reg_2775) > unsigned(src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg)) else "0";
    icmp_ln1073_41_fu_1870_p2 <= "1" when (unsigned(max_V_122_fu_1864_p3) > unsigned(src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg)) else "0";
    icmp_ln1073_42_fu_1882_p2 <= "1" when (unsigned(max_V_124_fu_1875_p3) > unsigned(src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg)) else "0";
    icmp_ln1073_43_fu_1910_p2 <= "1" when (unsigned(max_V_125_fu_1905_p3) > unsigned(src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg)) else "0";
    icmp_ln1073_44_fu_1922_p2 <= "1" when (unsigned(max_V_127_fu_1915_p3) > unsigned(max_V_14_fu_142)) else "0";
    icmp_ln1073_45_fu_1966_p2 <= "1" when (unsigned(max_V_128_reg_2827) > unsigned(src_buf_temp_med_apply_V_71_reg_2791)) else "0";
    icmp_ln1073_46_fu_1976_p2 <= "1" when (unsigned(max_V_129_fu_1970_p3) > unsigned(src_buf_temp_med_apply_V_72_reg_2797)) else "0";
    icmp_ln1073_47_fu_1988_p2 <= "1" when (unsigned(max_V_131_fu_1981_p3) > unsigned(src_buf_temp_med_apply_V_73_reg_2803)) else "0";
    icmp_ln1073_48_fu_1998_p2 <= "1" when (unsigned(max_V_132_fu_1993_p3) > unsigned(src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg)) else "0";
    icmp_ln1073_49_fu_2010_p2 <= "1" when (unsigned(max_V_134_fu_2003_p3) > unsigned(src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg)) else "0";
    icmp_ln1073_4_fu_1165_p2 <= "1" when (unsigned(max_V_61_fu_1157_p3) > unsigned(ret_fu_150)) else "0";
    icmp_ln1073_50_fu_2022_p2 <= "1" when (unsigned(max_V_135_reg_2843) > unsigned(src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg)) else "0";
    icmp_ln1073_5_fu_1179_p2 <= "1" when (unsigned(max_V_64_fu_1171_p3) > unsigned(max_V_20_fu_154)) else "0";
    icmp_ln1073_6_fu_1220_p2 <= "1" when (unsigned(max_V_69_fu_1215_p3) > unsigned(src_buf_temp_med_apply_V_44_reg_2481)) else "0";
    icmp_ln1073_7_fu_1232_p2 <= "1" when (unsigned(max_V_72_fu_1225_p3) > unsigned(src_buf_temp_med_apply_V_45_reg_2487)) else "0";
    icmp_ln1073_8_fu_1262_p2 <= "1" when (unsigned(max_V_76_reg_2509) > unsigned(src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg)) else "0";
    icmp_ln1073_9_fu_1272_p2 <= "1" when (unsigned(max_V_77_fu_1266_p3) > unsigned(max_V_1_fu_122)) else "0";
    icmp_ln1073_fu_955_p2 <= "1" when (unsigned(zext_ln1073_1_fu_951_p1) < unsigned(op2_assign_1)) else "0";
    icmp_ln1077_fu_995_p2 <= "1" when (unsigned(col_V_1_reg_2377) > unsigned(ap_const_lv13_2)) else "0";

    mat_dil_a_data331_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mat_dil_a_data331_empty_n, ap_predicate_op172_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op172_read_state2 = ap_const_boolean_1))) then 
            mat_dil_a_data331_blk_n <= mat_dil_a_data331_empty_n;
        else 
            mat_dil_a_data331_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mat_dil_a_data331_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op172_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op172_read_state2 = ap_const_boolean_1))) then 
            mat_dil_a_data331_read <= ap_const_logic_1;
        else 
            mat_dil_a_data331_read <= ap_const_logic_0;
        end if; 
    end process;


    mat_ero_data332_blk_n_assign_proc : process(ap_enable_reg_pp0_iter23, mat_ero_data332_full_n, icmp_ln1077_reg_2402_pp0_iter22_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1077_reg_2402_pp0_iter22_reg = ap_const_lv1_1))) then 
            mat_ero_data332_blk_n <= mat_ero_data332_full_n;
        else 
            mat_ero_data332_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mat_ero_data332_din <= 
        src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg when (icmp_ln1073_50_fu_2022_p2(0) = '1') else 
        max_V_135_reg_2843;

    mat_ero_data332_write_assign_proc : process(ap_enable_reg_pp0_iter23, icmp_ln1077_reg_2402_pp0_iter22_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1077_reg_2402_pp0_iter22_reg = ap_const_lv1_1))) then 
            mat_ero_data332_write <= ap_const_logic_1;
        else 
            mat_ero_data332_write <= ap_const_logic_0;
        end if; 
    end process;

    max_V_101_fu_1595_p3 <= 
        src_buf_temp_med_apply_V_57_reg_2628 when (icmp_ln1073_25_reg_2662(0) = '1') else 
        max_V_99_reg_2657;
    max_V_102_fu_1605_p3 <= 
        src_buf_temp_med_apply_V_58_reg_2633 when (icmp_ln1073_26_fu_1600_p2(0) = '1') else 
        max_V_101_fu_1595_p3;
    max_V_104_fu_1617_p3 <= 
        src_buf_temp_med_apply_V_59_reg_2639 when (icmp_ln1073_27_fu_1612_p2(0) = '1') else 
        max_V_102_fu_1605_p3;
    max_V_105_fu_1628_p3 <= 
        src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg when (icmp_ln1073_28_fu_1624_p2(0) = '1') else 
        max_V_104_reg_2667;
    max_V_107_fu_1639_p3 <= 
        src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg when (icmp_ln1073_29_fu_1634_p2(0) = '1') else 
        max_V_105_fu_1628_p3;
    max_V_108_fu_1669_p3 <= 
        max_V_8_fu_134 when (icmp_ln1073_30_fu_1664_p2(0) = '1') else 
        max_V_107_reg_2673;
    max_V_109_fu_1682_p3 <= 
        ret_11_fu_226 when (icmp_ln1073_31_fu_1676_p2(0) = '1') else 
        max_V_108_fu_1669_p3;
    max_V_111_fu_1726_p3 <= 
        src_buf_temp_med_apply_V_62_reg_2679 when (icmp_ln1073_32_reg_2713(0) = '1') else 
        max_V_109_reg_2708;
    max_V_112_fu_1736_p3 <= 
        src_buf_temp_med_apply_V_63_reg_2684 when (icmp_ln1073_33_fu_1731_p2(0) = '1') else 
        max_V_111_fu_1726_p3;
    max_V_114_fu_1748_p3 <= 
        src_buf_temp_med_apply_V_64_reg_2690 when (icmp_ln1073_34_fu_1743_p2(0) = '1') else 
        max_V_112_fu_1736_p3;
    max_V_115_fu_1777_p3 <= 
        src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg when (icmp_ln1073_35_fu_1773_p2(0) = '1') else 
        max_V_114_reg_2718;
    max_V_117_fu_1788_p3 <= 
        src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg when (icmp_ln1073_36_fu_1783_p2(0) = '1') else 
        max_V_115_fu_1777_p3;
    max_V_118_fu_1831_p3 <= 
        max_V_11_load_reg_2754 when (icmp_ln1073_37_reg_2770(0) = '1') else 
        max_V_117_reg_2765;
    max_V_119_fu_1841_p3 <= 
        src_buf_temp_med_apply_V_66_reg_2724 when (icmp_ln1073_38_fu_1836_p2(0) = '1') else 
        max_V_118_fu_1831_p3;
    max_V_121_fu_1853_p3 <= 
        src_buf_temp_med_apply_V_67_reg_2730 when (icmp_ln1073_39_fu_1848_p2(0) = '1') else 
        max_V_119_fu_1841_p3;
    max_V_122_fu_1864_p3 <= 
        src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg when (icmp_ln1073_40_fu_1860_p2(0) = '1') else 
        max_V_121_reg_2775;
    max_V_124_fu_1875_p3 <= 
        src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg when (icmp_ln1073_41_fu_1870_p2(0) = '1') else 
        max_V_122_fu_1864_p3;
    max_V_125_fu_1905_p3 <= 
        src_buf_temp_med_apply_V_70_reg_2748_pp0_iter19_reg when (icmp_ln1073_42_reg_2786(0) = '1') else 
        max_V_124_reg_2781;
    max_V_127_fu_1915_p3 <= 
        src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg when (icmp_ln1073_43_fu_1910_p2(0) = '1') else 
        max_V_125_fu_1905_p3;
    max_V_128_fu_1928_p3 <= 
        max_V_14_fu_142 when (icmp_ln1073_44_fu_1922_p2(0) = '1') else 
        max_V_127_fu_1915_p3;
    max_V_129_fu_1970_p3 <= 
        src_buf_temp_med_apply_V_71_reg_2791 when (icmp_ln1073_45_fu_1966_p2(0) = '1') else 
        max_V_128_reg_2827;
    max_V_131_fu_1981_p3 <= 
        src_buf_temp_med_apply_V_72_reg_2797 when (icmp_ln1073_46_fu_1976_p2(0) = '1') else 
        max_V_129_fu_1970_p3;
    max_V_132_fu_1993_p3 <= 
        src_buf_temp_med_apply_V_73_reg_2803_pp0_iter21_reg when (icmp_ln1073_47_reg_2838(0) = '1') else 
        max_V_131_reg_2833;
    max_V_134_fu_2003_p3 <= 
        src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg when (icmp_ln1073_48_fu_1998_p2(0) = '1') else 
        max_V_132_fu_1993_p3;
    max_V_135_fu_2015_p3 <= 
        src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg when (icmp_ln1073_49_fu_2010_p2(0) = '1') else 
        max_V_134_fu_2003_p3;
    max_V_61_fu_1157_p3 <= 
        max_V_17_fu_146 when (icmp_ln1073_3_fu_1151_p2(0) = '1') else 
        max_V_fu_118;
    max_V_64_fu_1171_p3 <= 
        ret_fu_150 when (icmp_ln1073_4_fu_1165_p2(0) = '1') else 
        max_V_61_fu_1157_p3;
    max_V_69_fu_1215_p3 <= 
        src_buf_temp_med_apply_V_43_reg_2476 when (icmp_ln1073_5_reg_2504(0) = '1') else 
        max_V_64_reg_2499;
    max_V_72_fu_1225_p3 <= 
        src_buf_temp_med_apply_V_44_reg_2481 when (icmp_ln1073_6_fu_1220_p2(0) = '1') else 
        max_V_69_fu_1215_p3;
    max_V_76_fu_1237_p3 <= 
        src_buf_temp_med_apply_V_45_reg_2487 when (icmp_ln1073_7_fu_1232_p2(0) = '1') else 
        max_V_72_fu_1225_p3;
    max_V_77_fu_1266_p3 <= 
        src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg when (icmp_ln1073_8_fu_1262_p2(0) = '1') else 
        max_V_76_reg_2509;
    max_V_78_fu_1278_p3 <= 
        max_V_1_fu_122 when (icmp_ln1073_9_fu_1272_p2(0) = '1') else 
        max_V_77_fu_1266_p3;
    max_V_79_fu_1322_p3 <= 
        src_buf_temp_med_apply_V_46_reg_2515 when (icmp_ln1073_10_reg_2555(0) = '1') else 
        max_V_78_reg_2550;
    max_V_81_fu_1332_p3 <= 
        src_buf_temp_med_apply_V_47_reg_2520 when (icmp_ln1073_11_fu_1327_p2(0) = '1') else 
        max_V_79_fu_1322_p3;
    max_V_82_fu_1344_p3 <= 
        src_buf_temp_med_apply_V_48_reg_2526 when (icmp_ln1073_12_fu_1339_p2(0) = '1') else 
        max_V_81_fu_1332_p3;
    max_V_84_fu_1355_p3 <= 
        src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg when (icmp_ln1073_13_fu_1351_p2(0) = '1') else 
        max_V_82_reg_2560;
    max_V_85_fu_1366_p3 <= 
        src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg when (icmp_ln1073_14_fu_1361_p2(0) = '1') else 
        max_V_84_fu_1355_p3;
    max_V_87_fu_1396_p3 <= 
        src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter8_reg when (icmp_ln1073_15_reg_2571(0) = '1') else 
        max_V_85_reg_2566;
    max_V_88_fu_1407_p3 <= 
        max_V_2_fu_126 when (icmp_ln1073_16_fu_1401_p2(0) = '1') else 
        max_V_87_fu_1396_p3;
    max_V_89_fu_1421_p3 <= 
        ret_5_fu_186 when (icmp_ln1073_17_fu_1415_p2(0) = '1') else 
        max_V_88_fu_1407_p3;
    max_V_91_fu_1463_p3 <= 
        src_buf_temp_med_apply_V_52_reg_2576 when (icmp_ln1073_18_fu_1459_p2(0) = '1') else 
        max_V_89_reg_2606;
    max_V_92_fu_1474_p3 <= 
        src_buf_temp_med_apply_V_53_reg_2582 when (icmp_ln1073_19_fu_1469_p2(0) = '1') else 
        max_V_91_fu_1463_p3;
    max_V_94_fu_1486_p3 <= 
        src_buf_temp_med_apply_V_54_reg_2588_pp0_iter10_reg when (icmp_ln1073_20_reg_2617(0) = '1') else 
        max_V_92_reg_2612;
    max_V_95_fu_1496_p3 <= 
        src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg when (icmp_ln1073_21_fu_1491_p2(0) = '1') else 
        max_V_94_fu_1486_p3;
    max_V_97_fu_1508_p3 <= 
        src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg when (icmp_ln1073_22_fu_1503_p2(0) = '1') else 
        max_V_95_fu_1496_p3;
    max_V_98_fu_1538_p3 <= 
        max_V_5_fu_130 when (icmp_ln1073_23_fu_1533_p2(0) = '1') else 
        max_V_97_reg_2622;
    max_V_99_fu_1551_p3 <= 
        ret_8_fu_206 when (icmp_ln1073_24_fu_1545_p2(0) = '1') else 
        max_V_98_fu_1538_p3;
    p_cast_read_reg_2338 <= p_cast;
    zext_ln1073_1_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_1),17));
    zext_ln1073_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_1),16));
end behav;
