{
  "module_name": "qcom,sm8450-camcc.h",
  "hash_id": "d0238307a052eb09f271e40465d8a60a3136b4cff05ed264cc413bacd0efa859",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,sm8450-camcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_CAM_CC_SM8450_H\n#define _DT_BINDINGS_CLK_QCOM_CAM_CC_SM8450_H\n\n \n#define CAM_CC_BPS_AHB_CLK\t\t\t\t\t0\n#define CAM_CC_BPS_CLK\t\t\t\t\t\t1\n#define CAM_CC_BPS_CLK_SRC\t\t\t\t\t2\n#define CAM_CC_BPS_FAST_AHB_CLK\t\t\t\t\t3\n#define CAM_CC_CAMNOC_AXI_CLK\t\t\t\t\t4\n#define CAM_CC_CAMNOC_AXI_CLK_SRC\t\t\t\t5\n#define CAM_CC_CAMNOC_DCD_XO_CLK\t\t\t\t6\n#define CAM_CC_CCI_0_CLK\t\t\t\t\t7\n#define CAM_CC_CCI_0_CLK_SRC\t\t\t\t\t8\n#define CAM_CC_CCI_1_CLK\t\t\t\t\t9\n#define CAM_CC_CCI_1_CLK_SRC\t\t\t\t\t10\n#define CAM_CC_CORE_AHB_CLK\t\t\t\t\t11\n#define CAM_CC_CPAS_AHB_CLK\t\t\t\t\t12\n#define CAM_CC_CPAS_BPS_CLK\t\t\t\t\t13\n#define CAM_CC_CPAS_FAST_AHB_CLK\t\t\t\t14\n#define CAM_CC_CPAS_IFE_0_CLK\t\t\t\t\t15\n#define CAM_CC_CPAS_IFE_1_CLK\t\t\t\t\t16\n#define CAM_CC_CPAS_IFE_2_CLK\t\t\t\t\t17\n#define CAM_CC_CPAS_IFE_LITE_CLK\t\t\t\t18\n#define CAM_CC_CPAS_IPE_NPS_CLK\t\t\t\t\t19\n#define CAM_CC_CPAS_SBI_CLK\t\t\t\t\t20\n#define CAM_CC_CPAS_SFE_0_CLK\t\t\t\t\t21\n#define CAM_CC_CPAS_SFE_1_CLK\t\t\t\t\t22\n#define CAM_CC_CPHY_RX_CLK_SRC\t\t\t\t\t23\n#define CAM_CC_CSI0PHYTIMER_CLK\t\t\t\t\t24\n#define CAM_CC_CSI0PHYTIMER_CLK_SRC\t\t\t\t25\n#define CAM_CC_CSI1PHYTIMER_CLK\t\t\t\t\t26\n#define CAM_CC_CSI1PHYTIMER_CLK_SRC\t\t\t\t27\n#define CAM_CC_CSI2PHYTIMER_CLK\t\t\t\t\t28\n#define CAM_CC_CSI2PHYTIMER_CLK_SRC\t\t\t\t29\n#define CAM_CC_CSI3PHYTIMER_CLK\t\t\t\t\t30\n#define CAM_CC_CSI3PHYTIMER_CLK_SRC\t\t\t\t31\n#define CAM_CC_CSI4PHYTIMER_CLK\t\t\t\t\t32\n#define CAM_CC_CSI4PHYTIMER_CLK_SRC\t\t\t\t33\n#define CAM_CC_CSI5PHYTIMER_CLK\t\t\t\t\t34\n#define CAM_CC_CSI5PHYTIMER_CLK_SRC\t\t\t\t35\n#define CAM_CC_CSID_CLK\t\t\t\t\t\t36\n#define CAM_CC_CSID_CLK_SRC\t\t\t\t\t37\n#define CAM_CC_CSID_CSIPHY_RX_CLK\t\t\t\t38\n#define CAM_CC_CSIPHY0_CLK\t\t\t\t\t39\n#define CAM_CC_CSIPHY1_CLK\t\t\t\t\t40\n#define CAM_CC_CSIPHY2_CLK\t\t\t\t\t41\n#define CAM_CC_CSIPHY3_CLK\t\t\t\t\t42\n#define CAM_CC_CSIPHY4_CLK\t\t\t\t\t43\n#define CAM_CC_CSIPHY5_CLK\t\t\t\t\t44\n#define CAM_CC_FAST_AHB_CLK_SRC\t\t\t\t\t45\n#define CAM_CC_GDSC_CLK\t\t\t\t\t\t46\n#define CAM_CC_ICP_AHB_CLK\t\t\t\t\t47\n#define CAM_CC_ICP_CLK\t\t\t\t\t\t48\n#define CAM_CC_ICP_CLK_SRC\t\t\t\t\t49\n#define CAM_CC_IFE_0_CLK\t\t\t\t\t50\n#define CAM_CC_IFE_0_CLK_SRC\t\t\t\t\t51\n#define CAM_CC_IFE_0_DSP_CLK\t\t\t\t\t52\n#define CAM_CC_IFE_0_FAST_AHB_CLK\t\t\t\t53\n#define CAM_CC_IFE_1_CLK\t\t\t\t\t54\n#define CAM_CC_IFE_1_CLK_SRC\t\t\t\t\t55\n#define CAM_CC_IFE_1_DSP_CLK\t\t\t\t\t56\n#define CAM_CC_IFE_1_FAST_AHB_CLK\t\t\t\t57\n#define CAM_CC_IFE_2_CLK\t\t\t\t\t58\n#define CAM_CC_IFE_2_CLK_SRC\t\t\t\t\t59\n#define CAM_CC_IFE_2_DSP_CLK\t\t\t\t\t60\n#define CAM_CC_IFE_2_FAST_AHB_CLK\t\t\t\t61\n#define CAM_CC_IFE_LITE_AHB_CLK\t\t\t\t\t62\n#define CAM_CC_IFE_LITE_CLK\t\t\t\t\t63\n#define CAM_CC_IFE_LITE_CLK_SRC\t\t\t\t\t64\n#define CAM_CC_IFE_LITE_CPHY_RX_CLK\t\t\t\t65\n#define CAM_CC_IFE_LITE_CSID_CLK\t\t\t\t66\n#define CAM_CC_IFE_LITE_CSID_CLK_SRC\t\t\t\t67\n#define CAM_CC_IPE_NPS_AHB_CLK\t\t\t\t\t68\n#define CAM_CC_IPE_NPS_CLK\t\t\t\t\t69\n#define CAM_CC_IPE_NPS_CLK_SRC\t\t\t\t\t70\n#define CAM_CC_IPE_NPS_FAST_AHB_CLK\t\t\t\t71\n#define CAM_CC_IPE_PPS_CLK\t\t\t\t\t72\n#define CAM_CC_IPE_PPS_FAST_AHB_CLK\t\t\t\t73\n#define CAM_CC_JPEG_CLK\t\t\t\t\t\t74\n#define CAM_CC_JPEG_CLK_SRC\t\t\t\t\t75\n#define CAM_CC_MCLK0_CLK\t\t\t\t\t76\n#define CAM_CC_MCLK0_CLK_SRC\t\t\t\t\t77\n#define CAM_CC_MCLK1_CLK\t\t\t\t\t78\n#define CAM_CC_MCLK1_CLK_SRC\t\t\t\t\t79\n#define CAM_CC_MCLK2_CLK\t\t\t\t\t80\n#define CAM_CC_MCLK2_CLK_SRC\t\t\t\t\t81\n#define CAM_CC_MCLK3_CLK\t\t\t\t\t82\n#define CAM_CC_MCLK3_CLK_SRC\t\t\t\t\t83\n#define CAM_CC_MCLK4_CLK\t\t\t\t\t84\n#define CAM_CC_MCLK4_CLK_SRC\t\t\t\t\t85\n#define CAM_CC_MCLK5_CLK\t\t\t\t\t86\n#define CAM_CC_MCLK5_CLK_SRC\t\t\t\t\t87\n#define CAM_CC_MCLK6_CLK\t\t\t\t\t88\n#define CAM_CC_MCLK6_CLK_SRC\t\t\t\t\t89\n#define CAM_CC_MCLK7_CLK\t\t\t\t\t90\n#define CAM_CC_MCLK7_CLK_SRC\t\t\t\t\t91\n#define CAM_CC_PLL0\t\t\t\t\t\t92\n#define CAM_CC_PLL0_OUT_EVEN\t\t\t\t\t93\n#define CAM_CC_PLL0_OUT_ODD\t\t\t\t\t94\n#define CAM_CC_PLL1\t\t\t\t\t\t95\n#define CAM_CC_PLL1_OUT_EVEN\t\t\t\t\t96\n#define CAM_CC_PLL2\t\t\t\t\t\t97\n#define CAM_CC_PLL3\t\t\t\t\t\t98\n#define CAM_CC_PLL3_OUT_EVEN\t\t\t\t\t99\n#define CAM_CC_PLL4\t\t\t\t\t\t100\n#define CAM_CC_PLL4_OUT_EVEN\t\t\t\t\t101\n#define CAM_CC_PLL5\t\t\t\t\t\t102\n#define CAM_CC_PLL5_OUT_EVEN\t\t\t\t\t103\n#define CAM_CC_PLL6\t\t\t\t\t\t104\n#define CAM_CC_PLL6_OUT_EVEN\t\t\t\t\t105\n#define CAM_CC_PLL7\t\t\t\t\t\t106\n#define CAM_CC_PLL7_OUT_EVEN\t\t\t\t\t107\n#define CAM_CC_PLL8\t\t\t\t\t\t108\n#define CAM_CC_PLL8_OUT_EVEN\t\t\t\t\t109\n#define CAM_CC_QDSS_DEBUG_CLK\t\t\t\t\t110\n#define CAM_CC_QDSS_DEBUG_CLK_SRC\t\t\t\t111\n#define CAM_CC_QDSS_DEBUG_XO_CLK\t\t\t\t112\n#define CAM_CC_SBI_AHB_CLK\t\t\t\t\t113\n#define CAM_CC_SBI_CLK\t\t\t\t\t\t114\n#define CAM_CC_SFE_0_CLK\t\t\t\t\t115\n#define CAM_CC_SFE_0_CLK_SRC\t\t\t\t\t116\n#define CAM_CC_SFE_0_FAST_AHB_CLK\t\t\t\t117\n#define CAM_CC_SFE_1_CLK\t\t\t\t\t118\n#define CAM_CC_SFE_1_CLK_SRC\t\t\t\t\t119\n#define CAM_CC_SFE_1_FAST_AHB_CLK\t\t\t\t120\n#define CAM_CC_SLEEP_CLK\t\t\t\t\t121\n#define CAM_CC_SLEEP_CLK_SRC\t\t\t\t\t122\n#define CAM_CC_SLOW_AHB_CLK_SRC\t\t\t\t\t123\n#define CAM_CC_XO_CLK_SRC\t\t\t\t\t124\n\n \n#define CAM_CC_BPS_BCR\t\t\t\t\t\t0\n#define CAM_CC_ICP_BCR\t\t\t\t\t\t1\n#define CAM_CC_IFE_0_BCR\t\t\t\t\t2\n#define CAM_CC_IFE_1_BCR\t\t\t\t\t3\n#define CAM_CC_IFE_2_BCR\t\t\t\t\t4\n#define CAM_CC_IPE_0_BCR\t\t\t\t\t5\n#define CAM_CC_QDSS_DEBUG_BCR\t\t\t\t\t6\n#define CAM_CC_SBI_BCR\t\t\t\t\t\t7\n#define CAM_CC_SFE_0_BCR\t\t\t\t\t8\n#define CAM_CC_SFE_1_BCR\t\t\t\t\t9\n\n \n#define BPS_GDSC\t\t0\n#define IPE_0_GDSC\t\t1\n#define SBI_GDSC\t\t2\n#define IFE_0_GDSC\t\t3\n#define IFE_1_GDSC\t\t4\n#define IFE_2_GDSC\t\t5\n#define SFE_0_GDSC\t\t6\n#define SFE_1_GDSC\t\t7\n#define TITAN_TOP_GDSC\t\t8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}