{
    "profile_id": "santhoshonkar",
    "first_name": "Santhosh",
    "last_name": "Onkaraiah, PhD",
    "sub_title": "Analog Mixed Signal SoC for Connectivity & Audio",
    "profile_picture": "https://media.licdn.com/dms/image/C4E03AQGh03iyV7mcMA/profile-displayphoto-shrink_800_800/0/1611008285702?e=1701302400&v=beta&t=7zIelyGOGeM8MxfBEjwjcweQYIAjxkNEgDiz3aK96WY",
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAAH1oa4BVyQE9Q9W8YW1UXr1gllAW8lLXL0",
    "object_urn": 32874926,
    "birth_date": null,
    "summary": "Principal R&D Engineer working in the semiconductors industry for 17+ years. \nSkilled in driving innovation in Application-Specific Integrated Circuits (ASIC) & SoCs. Engineering professional with a Ph.D. (France) in Microelectronics from Aix Marseille Universit\u00e9 and Master's in Electronics from NTU, Singapore",
    "location": {
        "country": null,
        "short": "Netherlands",
        "city": null,
        "state": null,
        "default": "Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "Dutch",
                "proficiency": "ELEMENTARY"
            },
            {
                "name": "English",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "French",
                "proficiency": "PROFESSIONAL_WORKING"
            },
            {
                "name": "German",
                "proficiency": "ELEMENTARY"
            },
            {
                "name": "Hindi",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "Kannada",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "Telugu",
                "proficiency": "LIMITED_WORKING"
            }
        ]
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2010
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2013
                }
            },
            "school": {
                "name": "Aix Marseille Universit\u00e9",
                "logo": null,
                "url": null
            },
            "degree_name": "PhD",
            "field_of_study": "Electrical and Electronics Engineering",
            "grade": "Complete with Honors"
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2008
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2009
                }
            },
            "school": {
                "name": "Nanyang Technological University Singapore",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQE9ISNDKYUaAw/company-logo_400_400/0/1656682215525?e=1703721600&v=beta&t=gR7eM77Sy0x1Fv-RMH9nQ5TTMy_ckvctGSHK-3KqOLc",
                "url": "https://www.linkedin.com/school/ntusg/"
            },
            "degree_name": "Master of Science",
            "field_of_study": "Electronics",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "school": {
                "name": "Bapuji Institute of Engineering & Technology, DAVANAGERE",
                "logo": "https://media.licdn.com/dms/image/C560BAQGLhpKL4U07LA/company-logo_400_400/0/1590343842743?e=1703721600&v=beta&t=5TjzkSpz9kcbo-dGrFHnK6C6MZKnXLvu_3HrfVMJikE",
                "url": "https://www.linkedin.com/school/bapuji-institute-of-engineering-&-technology-davanagere/"
            },
            "degree_name": null,
            "field_of_study": null,
            "grade": "Graduated with Distinction"
        }
    ],
    "patents": [
        {
            "inventors": [
                {
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio",
                    "profile_picture": "https://media.licdn.com/dms/image/C4E03AQGh03iyV7mcMA/profile-displayphoto-shrink_800_800/0/1611008285702?e=1701302400&v=beta&t=7zIelyGOGeM8MxfBEjwjcweQYIAjxkNEgDiz3aK96WY"
                }
            ],
            "patent_number": "20150371705",
            "title": "METHOD FOR PROGRAMMING A BIPOLAR RESISTIVE SWITCHING MEMORY DEVICE",
            "issuer": "us",
            "date": {
                "month": 1,
                "day": 30,
                "year": 2014
            },
            "application_number": null
        },
        {
            "inventors": [
                {
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio",
                    "profile_picture": "https://media.licdn.com/dms/image/C4E03AQGh03iyV7mcMA/profile-displayphoto-shrink_800_800/0/1611008285702?e=1701302400&v=beta&t=7zIelyGOGeM8MxfBEjwjcweQYIAjxkNEgDiz3aK96WY"
                }
            ],
            "patent_number": "20160027509",
            "title": "MEMOIRE NON VOLATILE A RESISTANCE PROGRAMMABLE",
            "issuer": "us",
            "date": {
                "month": 7,
                "day": 23,
                "year": 2013
            },
            "application_number": null
        }
    ],
    "awards": [
        {
            "title": "Outstanding PhD Researcher",
            "description": null,
            "issuer": "DACLE",
            "date": {
                "month": 10,
                "day": null,
                "year": 2013
            }
        },
        {
            "title": "Best Performer",
            "description": null,
            "issuer": "Wipro Technologies",
            "date": {
                "month": 8,
                "day": null,
                "year": 2006
            }
        }
    ],
    "certifications": [
        {
            "name": "Advanced Analog Design Flow",
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "IDESA",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": null
        },
        {
            "name": "Advanced Digital Design Flow",
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "IDESA ",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": null
        }
    ],
    "organizations": [
        {
            "name": "IEEE",
            "position": null,
            "date_start": null,
            "date_end": null
        }
    ],
    "projects": [],
    "publications": [
        {
            "name": "Design and Simulation of a 128 kb Embedded Nonvolatile Memory Based on a Hybrid RRAM (HfO2 )/28 nm FDSOI CMOS Technology",
            "publisher": "IEEE",
            "url": "http://www.ieeeexplore.ws/document/7927735/",
            "date": {
                "month": null,
                "day": null,
                "year": 2017
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "name": null,
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio"
                }
            ]
        },
        {
            "name": "Resistive memories: which applications?",
            "publisher": "DATE'14 Proceedings of the conference on Design, Automation & Test in Europe",
            "url": "https://dl.acm.org/citation.cfm?id=2617003",
            "date": {
                "month": null,
                "day": null,
                "year": 2014
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "name": null,
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Fabien",
                    "last_name": "Clermidy",
                    "name": null,
                    "headline": "Head of System Division  | CEA-Leti, technology research institute"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Natalija",
                    "last_name": "Jovanovic",
                    "name": null,
                    "headline": "PhD in Electronics - IC design (Memories and NVMs)"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Houcine",
                    "last_name": "OUCHEIKH",
                    "name": null,
                    "headline": "Staff Design Verification Engineer @ Renesas"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Olivier",
                    "last_name": "THOMAS",
                    "name": null,
                    "headline": "Deputy head of the Integrated Circuit & System division"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Ogun",
                    "last_name": "Turkyilmaz",
                    "name": null,
                    "headline": "Research and Development Engineer at NanoXplore"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Elisa Vianello",
                    "headline": null
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Jean-Michel Portal",
                    "headline": null
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Marc",
                    "last_name": "Bocquet",
                    "name": null,
                    "headline": "Professeur des universit\u00e9s chez Aix-Marseille Universit\u00e9"
                }
            ]
        },
        {
            "name": "A hybrid CBRAM/CMOS Look-Up-Table structure for improving performance efficiency of Field-Programmable-Gate-Array",
            "publisher": "IEEE",
            "url": "http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6572372&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6572372",
            "date": {
                "month": null,
                "day": null,
                "year": 2013
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "name": null,
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio"
                }
            ]
        },
        {
            "name": "Bipolar ReRAM based non-volatile flip-flops for low-power architectures",
            "publisher": "IEEE",
            "url": "http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6329045&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6329045",
            "date": {
                "month": null,
                "day": null,
                "year": 2012
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "name": null,
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio"
                }
            ]
        },
        {
            "name": "Using oxrram memories for improving communications of reconfigurable fpga architectures",
            "publisher": "ACM",
            "url": "http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5941485&contentType=Conference+Publications&sortType%3Dasc_p_Sequence%26filter%3DAND%28p_IS_Number%3A5941474%29",
            "date": {
                "month": null,
                "day": null,
                "year": 2011
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "name": null,
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio"
                }
            ]
        },
        {
            "name": "Mitigating heat dissipation and thermo-mechanical stress challenges in 3-D IC using thermal through silicon vias (TTSV)\"",
            "publisher": "Electronic Components and Technology Conference",
            "url": null,
            "date": {
                "month": null,
                "day": null,
                "year": 2010
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Santhosh",
                    "last_name": "Onkaraiah, PhD",
                    "name": null,
                    "headline": "Analog Mixed Signal SoC for Connectivity & Audio"
                }
            ]
        }
    ],
    "courses": [],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 934588,
                "name": "Renesas Electronics",
                "logo": "https://media.licdn.com/dms/image/D560BAQELk1EaSq7kQg/company-logo_400_400/0/1688139177008?e=1703721600&v=beta&t=8ncBAAPoIGq7BEC6fD0rHXybtMmrTYJdUrTa2w8SLik",
                "url": "https://www.linkedin.com/company/renesas/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2022
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Netherlands",
                    "date": {
                        "start": {
                            "month": 8,
                            "day": null,
                            "year": 2022
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "Renesas Electronics",
                    "description": null,
                    "title": "Principal Engineer",
                    "employment_type": "Full-time"
                }
            ]
        },
        {
            "company": {
                "id": 163446,
                "name": "Dialog Semiconductor",
                "logo": "https://media.licdn.com/dms/image/D560BAQHXdvczKOL1Tw/company-logo_400_400/0/1690971640367?e=1703721600&v=beta&t=lCoVsnD5FLY8JGZRD2A1D8v3Yi5UFpMjGLiJr5n0gU4",
                "url": "https://www.linkedin.com/company/dialog-semiconductor/",
                "employees": {
                    "start": 501,
                    "end": 1000
                }
            },
            "date": {
                "start": {
                    "month": 6,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": 9,
                    "day": null,
                    "year": 2022
                }
            },
            "profile_positions": [
                {
                    "location": "Netherlands",
                    "date": {
                        "start": {
                            "month": 10,
                            "day": null,
                            "year": 2021
                        },
                        "end": {
                            "month": 9,
                            "day": null,
                            "year": 2022
                        }
                    },
                    "company": "Dialog Semiconductor",
                    "description": null,
                    "title": "Principal Engineer",
                    "employment_type": "Full-time"
                },
                {
                    "location": "North Brabant, Netherlands",
                    "date": {
                        "start": {
                            "month": 6,
                            "day": null,
                            "year": 2020
                        },
                        "end": {
                            "month": 9,
                            "day": null,
                            "year": 2021
                        }
                    },
                    "company": "Dialog Semiconductor",
                    "description": "AMS Pre-Silicon and Post-Silicon Design Verification for Connectivity SoC",
                    "title": "AMS SoC Verification Expert",
                    "employment_type": "Full-time"
                }
            ]
        },
        {
            "company": {
                "id": 2148,
                "name": "Infineon Technologies",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQG0dfCs_tMDUQ/company-logo_400_400/0/1519856125201?e=1703721600&v=beta&t=tnAM10IG9MmswOmxJX-daGuMKjHyEQopNYLInRbIZVQ",
                "url": "https://www.linkedin.com/company/infineon-technologies/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 10,
                    "day": null,
                    "year": 2015
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2020
                }
            },
            "profile_positions": [
                {
                    "location": "Austria",
                    "date": {
                        "start": {
                            "month": 2,
                            "day": null,
                            "year": 2018
                        },
                        "end": {
                            "month": 6,
                            "day": null,
                            "year": 2020
                        }
                    },
                    "company": "Infineon Technologies",
                    "description": "Mixed-Signal Sub-system Design & Verification for Automotive Power Management System (PMS)",
                    "title": "Senior Research And Development Engineer",
                    "employment_type": "Full-time"
                },
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": 10,
                            "day": null,
                            "year": 2015
                        },
                        "end": {
                            "month": 1,
                            "day": null,
                            "year": 2018
                        }
                    },
                    "company": "Infineon Technologies",
                    "description": "AMS IP",
                    "title": "Engineer R&D",
                    "employment_type": "Full-time"
                }
            ]
        },
        {
            "company": {
                "id": 327066,
                "name": "CNRS - Centre national de la recherche scientifique",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQEFt4peFzbeug/company-logo_400_400/0/1547216942284?e=1703721600&v=beta&t=0GmUN1lKgTeBQZjR5_Qs7GTawNSsEp4eC_F1XduhHaQ",
                "url": "https://www.linkedin.com/company/cnrs/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2014
                },
                "end": {
                    "month": 8,
                    "day": null,
                    "year": 2015
                }
            },
            "profile_positions": [
                {
                    "location": "Marseille Area, France",
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 2014
                        },
                        "end": {
                            "month": 8,
                            "day": null,
                            "year": 2015
                        }
                    },
                    "company": "CNRS",
                    "description": "[Memory Design] -- Worked on Research Consortium Project involving ST-Microelectronics, LETI\nand IM2NP for development of Full-custom embedded non-volatile memory system using\n28nm (ST-FDSOI) process for ARM Core and ReRAM.\n\u2022 Full-Custom ASIC NVM chip design using resistive memories.\n\u2022 Sense Amplifier design for wide NVM resistance range.\n\u2022 Memory controller design implementation using Verilog.",
                    "title": "Research Engineer (Post-Doctoral Research)",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 162942,
                "name": "CEA-LETI MINATEC",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQEPVql0weI3Qg/company-logo_400_400/0/1677003044348?e=1703721600&v=beta&t=fd-I8S9_H62CM8qyqBo1teJn5D72KIGLjl8nqPHcoJA",
                "url": "https://www.linkedin.com/company/cea/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 11,
                    "day": null,
                    "year": 2010
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2013
                }
            },
            "profile_positions": [
                {
                    "location": "Grenoble Area, France",
                    "date": {
                        "start": {
                            "month": 11,
                            "day": null,
                            "year": 2010
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2013
                        }
                    },
                    "company": "CEA",
                    "description": "Circuit Design and implementation using Phase Change Memories (PCM), Resistive Memories (RRAM) and Conductive Bridge RAM (CBRAM) for physical implementations using 22nm(LETI-FDSOI), 65nm(ST-Bulk) and 130nm process technologies. \u2022 Taped-out 1.5-V, elementary design structures for proof of concept (PoC) pilot run for NV-FPGA applications in 130nm technology. \u2022 Lead a team of engineers, phd-students and interns on Multi-Wafer-Project(MPW). \u2022 Design and Layout of Flip-Flop designs for characterization in LETI-FDSOI 22nm technology. \u2022 Involved in development and implementation of compact model for RRAM and CBRAM memory devices using Verilog-A and it\u2019s integration in standard full-custom CMOS design flow. \u2022 Working on modeling variability and variability aware design optimizations for RRAM technologies.",
                    "title": "Researcher Phd Candidate",
                    "employment_type": "Full-time"
                }
            ]
        },
        {
            "company": {
                "id": 165091,
                "name": "Nanyang Technological University",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQE9ISNDKYUaAw/company-logo_400_400/0/1656682215525?e=1703721600&v=beta&t=gR7eM77Sy0x1Fv-RMH9nQ5TTMy_ckvctGSHK-3KqOLc",
                "url": "https://www.linkedin.com/school/ntusg/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 9,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2010
                }
            },
            "profile_positions": [
                {
                    "location": "Singapore",
                    "date": {
                        "start": {
                            "month": 9,
                            "day": null,
                            "year": 2009
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2010
                        }
                    },
                    "company": "Nanyang Technological University Singapore",
                    "description": "Design, Modeling and simulation for 3D Integration\n\u2022 Multiphysics Modeling and simulation of TSVs for 3D Integration; Performed Stress and Thermal analysis for 3D Integration using face to back and back to face wafer stacking. \u2022 Electrical Modeling for TSV and Parasitic Extraction for 3D Integration using Comsol Mutiphysics FEM analysis tool.\n\u2022 Worked on Low power design of Data acquisition system for 3D-IC (CMOS-MEMS) integration; Process Design kit setup, sanity check for Design flow issues and Design of Amplifiers for acquistion system using 180nm AMS process.",
                    "title": "Research Associate",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1318,
                "name": "Wipro Technologies",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQE0UPACNUrv3g/company-logo_400_400/0/1674757963152?e=1703721600&v=beta&t=XHxDxMbtIy7BT1iDz57Gwr0FYFYFm8MYBOSP_rMxqHE",
                "url": "https://www.linkedin.com/company/wipro/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 11,
                    "day": null,
                    "year": 2005
                },
                "end": {
                    "month": 2,
                    "day": null,
                    "year": 2008
                }
            },
            "profile_positions": [
                {
                    "location": "Bengaluru Area, India",
                    "date": {
                        "start": {
                            "month": 11,
                            "day": null,
                            "year": 2005
                        },
                        "end": {
                            "month": 2,
                            "day": null,
                            "year": 2008
                        }
                    },
                    "company": "Wipro",
                    "description": null,
                    "title": "Senior Project Engineer",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "Verilog",
        "Hardware Development",
        "SoC",
        "ASIC",
        "Modeling",
        "Cadence Virtuoso",
        "ICC",
        "Semiconductors",
        "Physics",
        "Nanotechnology",
        "C++",
        "C",
        "CMOS",
        "Circuit Design",
        "Simulation",
        "Microelectronics",
        "Signal Processing",
        "Matlab",
        "VHDL",
        "Research"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}