
postureitor_g0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000456c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08004624  08004624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004750  08004750  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08004750  08004750  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004750  08004750  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004750  08004750  00014750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004754  08004754  00014754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004758  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000074  080047cc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  080047cc  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a69  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001975  00000000  00000000  00027b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000760  00000000  00000000  00029480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000698  00000000  00000000  00029be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001548e  00000000  00000000  0002a278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008521  00000000  00000000  0003f706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000875ae  00000000  00000000  00047c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf1d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d04  00000000  00000000  000cf228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000074 	.word	0x20000074
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800460c 	.word	0x0800460c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000078 	.word	0x20000078
 80000fc:	0800460c 	.word	0x0800460c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 fb6d 	bl	8000900 <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 faf9 	bl	8000828 <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 fb5f 	bl	8000900 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			; (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 fb55 	bl	8000900 <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 fb05 	bl	8000874 <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			; (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 fafb 	bl	8000874 <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__aeabi_f2uiz>:
 800028c:	219e      	movs	r1, #158	; 0x9e
 800028e:	b510      	push	{r4, lr}
 8000290:	05c9      	lsls	r1, r1, #23
 8000292:	1c04      	adds	r4, r0, #0
 8000294:	f7ff fff0 	bl	8000278 <__aeabi_fcmpge>
 8000298:	2800      	cmp	r0, #0
 800029a:	d103      	bne.n	80002a4 <__aeabi_f2uiz+0x18>
 800029c:	1c20      	adds	r0, r4, #0
 800029e:	f000 fe5d 	bl	8000f5c <__aeabi_f2iz>
 80002a2:	bd10      	pop	{r4, pc}
 80002a4:	219e      	movs	r1, #158	; 0x9e
 80002a6:	1c20      	adds	r0, r4, #0
 80002a8:	05c9      	lsls	r1, r1, #23
 80002aa:	f000 fc93 	bl	8000bd4 <__aeabi_fsub>
 80002ae:	f000 fe55 	bl	8000f5c <__aeabi_f2iz>
 80002b2:	2380      	movs	r3, #128	; 0x80
 80002b4:	061b      	lsls	r3, r3, #24
 80002b6:	469c      	mov	ip, r3
 80002b8:	4460      	add	r0, ip
 80002ba:	e7f2      	b.n	80002a2 <__aeabi_f2uiz+0x16>

080002bc <__aeabi_fadd>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	46c6      	mov	lr, r8
 80002c0:	0243      	lsls	r3, r0, #9
 80002c2:	0a5b      	lsrs	r3, r3, #9
 80002c4:	024e      	lsls	r6, r1, #9
 80002c6:	0045      	lsls	r5, r0, #1
 80002c8:	004f      	lsls	r7, r1, #1
 80002ca:	00da      	lsls	r2, r3, #3
 80002cc:	0fc4      	lsrs	r4, r0, #31
 80002ce:	469c      	mov	ip, r3
 80002d0:	0a70      	lsrs	r0, r6, #9
 80002d2:	4690      	mov	r8, r2
 80002d4:	b500      	push	{lr}
 80002d6:	0e2d      	lsrs	r5, r5, #24
 80002d8:	0e3f      	lsrs	r7, r7, #24
 80002da:	0fc9      	lsrs	r1, r1, #31
 80002dc:	09b6      	lsrs	r6, r6, #6
 80002de:	428c      	cmp	r4, r1
 80002e0:	d04b      	beq.n	800037a <__aeabi_fadd+0xbe>
 80002e2:	1bea      	subs	r2, r5, r7
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	dd36      	ble.n	8000356 <__aeabi_fadd+0x9a>
 80002e8:	2f00      	cmp	r7, #0
 80002ea:	d061      	beq.n	80003b0 <__aeabi_fadd+0xf4>
 80002ec:	2dff      	cmp	r5, #255	; 0xff
 80002ee:	d100      	bne.n	80002f2 <__aeabi_fadd+0x36>
 80002f0:	e0ad      	b.n	800044e <__aeabi_fadd+0x192>
 80002f2:	2380      	movs	r3, #128	; 0x80
 80002f4:	04db      	lsls	r3, r3, #19
 80002f6:	431e      	orrs	r6, r3
 80002f8:	2a1b      	cmp	r2, #27
 80002fa:	dc00      	bgt.n	80002fe <__aeabi_fadd+0x42>
 80002fc:	e0d3      	b.n	80004a6 <__aeabi_fadd+0x1ea>
 80002fe:	2001      	movs	r0, #1
 8000300:	4643      	mov	r3, r8
 8000302:	1a18      	subs	r0, r3, r0
 8000304:	0143      	lsls	r3, r0, #5
 8000306:	d400      	bmi.n	800030a <__aeabi_fadd+0x4e>
 8000308:	e08c      	b.n	8000424 <__aeabi_fadd+0x168>
 800030a:	0180      	lsls	r0, r0, #6
 800030c:	0987      	lsrs	r7, r0, #6
 800030e:	0038      	movs	r0, r7
 8000310:	f000 fed4 	bl	80010bc <__clzsi2>
 8000314:	3805      	subs	r0, #5
 8000316:	4087      	lsls	r7, r0
 8000318:	4285      	cmp	r5, r0
 800031a:	dc00      	bgt.n	800031e <__aeabi_fadd+0x62>
 800031c:	e0b6      	b.n	800048c <__aeabi_fadd+0x1d0>
 800031e:	1a2d      	subs	r5, r5, r0
 8000320:	48b3      	ldr	r0, [pc, #716]	; (80005f0 <__aeabi_fadd+0x334>)
 8000322:	4038      	ands	r0, r7
 8000324:	0743      	lsls	r3, r0, #29
 8000326:	d004      	beq.n	8000332 <__aeabi_fadd+0x76>
 8000328:	230f      	movs	r3, #15
 800032a:	4003      	ands	r3, r0
 800032c:	2b04      	cmp	r3, #4
 800032e:	d000      	beq.n	8000332 <__aeabi_fadd+0x76>
 8000330:	3004      	adds	r0, #4
 8000332:	0143      	lsls	r3, r0, #5
 8000334:	d400      	bmi.n	8000338 <__aeabi_fadd+0x7c>
 8000336:	e078      	b.n	800042a <__aeabi_fadd+0x16e>
 8000338:	1c6a      	adds	r2, r5, #1
 800033a:	2dfe      	cmp	r5, #254	; 0xfe
 800033c:	d065      	beq.n	800040a <__aeabi_fadd+0x14e>
 800033e:	0180      	lsls	r0, r0, #6
 8000340:	0a43      	lsrs	r3, r0, #9
 8000342:	469c      	mov	ip, r3
 8000344:	b2d2      	uxtb	r2, r2
 8000346:	4663      	mov	r3, ip
 8000348:	05d0      	lsls	r0, r2, #23
 800034a:	4318      	orrs	r0, r3
 800034c:	07e4      	lsls	r4, r4, #31
 800034e:	4320      	orrs	r0, r4
 8000350:	bc80      	pop	{r7}
 8000352:	46b8      	mov	r8, r7
 8000354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000356:	2a00      	cmp	r2, #0
 8000358:	d035      	beq.n	80003c6 <__aeabi_fadd+0x10a>
 800035a:	1b7a      	subs	r2, r7, r5
 800035c:	2d00      	cmp	r5, #0
 800035e:	d000      	beq.n	8000362 <__aeabi_fadd+0xa6>
 8000360:	e0af      	b.n	80004c2 <__aeabi_fadd+0x206>
 8000362:	4643      	mov	r3, r8
 8000364:	2b00      	cmp	r3, #0
 8000366:	d100      	bne.n	800036a <__aeabi_fadd+0xae>
 8000368:	e0a7      	b.n	80004ba <__aeabi_fadd+0x1fe>
 800036a:	1e53      	subs	r3, r2, #1
 800036c:	2a01      	cmp	r2, #1
 800036e:	d100      	bne.n	8000372 <__aeabi_fadd+0xb6>
 8000370:	e12f      	b.n	80005d2 <__aeabi_fadd+0x316>
 8000372:	2aff      	cmp	r2, #255	; 0xff
 8000374:	d069      	beq.n	800044a <__aeabi_fadd+0x18e>
 8000376:	001a      	movs	r2, r3
 8000378:	e0aa      	b.n	80004d0 <__aeabi_fadd+0x214>
 800037a:	1be9      	subs	r1, r5, r7
 800037c:	2900      	cmp	r1, #0
 800037e:	dd70      	ble.n	8000462 <__aeabi_fadd+0x1a6>
 8000380:	2f00      	cmp	r7, #0
 8000382:	d037      	beq.n	80003f4 <__aeabi_fadd+0x138>
 8000384:	2dff      	cmp	r5, #255	; 0xff
 8000386:	d062      	beq.n	800044e <__aeabi_fadd+0x192>
 8000388:	2380      	movs	r3, #128	; 0x80
 800038a:	04db      	lsls	r3, r3, #19
 800038c:	431e      	orrs	r6, r3
 800038e:	291b      	cmp	r1, #27
 8000390:	dc00      	bgt.n	8000394 <__aeabi_fadd+0xd8>
 8000392:	e0b0      	b.n	80004f6 <__aeabi_fadd+0x23a>
 8000394:	2001      	movs	r0, #1
 8000396:	4440      	add	r0, r8
 8000398:	0143      	lsls	r3, r0, #5
 800039a:	d543      	bpl.n	8000424 <__aeabi_fadd+0x168>
 800039c:	3501      	adds	r5, #1
 800039e:	2dff      	cmp	r5, #255	; 0xff
 80003a0:	d033      	beq.n	800040a <__aeabi_fadd+0x14e>
 80003a2:	2301      	movs	r3, #1
 80003a4:	4a93      	ldr	r2, [pc, #588]	; (80005f4 <__aeabi_fadd+0x338>)
 80003a6:	4003      	ands	r3, r0
 80003a8:	0840      	lsrs	r0, r0, #1
 80003aa:	4010      	ands	r0, r2
 80003ac:	4318      	orrs	r0, r3
 80003ae:	e7b9      	b.n	8000324 <__aeabi_fadd+0x68>
 80003b0:	2e00      	cmp	r6, #0
 80003b2:	d100      	bne.n	80003b6 <__aeabi_fadd+0xfa>
 80003b4:	e083      	b.n	80004be <__aeabi_fadd+0x202>
 80003b6:	1e51      	subs	r1, r2, #1
 80003b8:	2a01      	cmp	r2, #1
 80003ba:	d100      	bne.n	80003be <__aeabi_fadd+0x102>
 80003bc:	e0d8      	b.n	8000570 <__aeabi_fadd+0x2b4>
 80003be:	2aff      	cmp	r2, #255	; 0xff
 80003c0:	d045      	beq.n	800044e <__aeabi_fadd+0x192>
 80003c2:	000a      	movs	r2, r1
 80003c4:	e798      	b.n	80002f8 <__aeabi_fadd+0x3c>
 80003c6:	27fe      	movs	r7, #254	; 0xfe
 80003c8:	1c6a      	adds	r2, r5, #1
 80003ca:	4217      	tst	r7, r2
 80003cc:	d000      	beq.n	80003d0 <__aeabi_fadd+0x114>
 80003ce:	e086      	b.n	80004de <__aeabi_fadd+0x222>
 80003d0:	2d00      	cmp	r5, #0
 80003d2:	d000      	beq.n	80003d6 <__aeabi_fadd+0x11a>
 80003d4:	e0b7      	b.n	8000546 <__aeabi_fadd+0x28a>
 80003d6:	4643      	mov	r3, r8
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d100      	bne.n	80003de <__aeabi_fadd+0x122>
 80003dc:	e0f3      	b.n	80005c6 <__aeabi_fadd+0x30a>
 80003de:	2200      	movs	r2, #0
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0b0      	beq.n	8000346 <__aeabi_fadd+0x8a>
 80003e4:	1b98      	subs	r0, r3, r6
 80003e6:	0143      	lsls	r3, r0, #5
 80003e8:	d400      	bmi.n	80003ec <__aeabi_fadd+0x130>
 80003ea:	e0fa      	b.n	80005e2 <__aeabi_fadd+0x326>
 80003ec:	4643      	mov	r3, r8
 80003ee:	000c      	movs	r4, r1
 80003f0:	1af0      	subs	r0, r6, r3
 80003f2:	e797      	b.n	8000324 <__aeabi_fadd+0x68>
 80003f4:	2e00      	cmp	r6, #0
 80003f6:	d100      	bne.n	80003fa <__aeabi_fadd+0x13e>
 80003f8:	e0c8      	b.n	800058c <__aeabi_fadd+0x2d0>
 80003fa:	1e4a      	subs	r2, r1, #1
 80003fc:	2901      	cmp	r1, #1
 80003fe:	d100      	bne.n	8000402 <__aeabi_fadd+0x146>
 8000400:	e0ae      	b.n	8000560 <__aeabi_fadd+0x2a4>
 8000402:	29ff      	cmp	r1, #255	; 0xff
 8000404:	d023      	beq.n	800044e <__aeabi_fadd+0x192>
 8000406:	0011      	movs	r1, r2
 8000408:	e7c1      	b.n	800038e <__aeabi_fadd+0xd2>
 800040a:	2300      	movs	r3, #0
 800040c:	22ff      	movs	r2, #255	; 0xff
 800040e:	469c      	mov	ip, r3
 8000410:	e799      	b.n	8000346 <__aeabi_fadd+0x8a>
 8000412:	21fe      	movs	r1, #254	; 0xfe
 8000414:	1c6a      	adds	r2, r5, #1
 8000416:	4211      	tst	r1, r2
 8000418:	d077      	beq.n	800050a <__aeabi_fadd+0x24e>
 800041a:	2aff      	cmp	r2, #255	; 0xff
 800041c:	d0f5      	beq.n	800040a <__aeabi_fadd+0x14e>
 800041e:	0015      	movs	r5, r2
 8000420:	4446      	add	r6, r8
 8000422:	0870      	lsrs	r0, r6, #1
 8000424:	0743      	lsls	r3, r0, #29
 8000426:	d000      	beq.n	800042a <__aeabi_fadd+0x16e>
 8000428:	e77e      	b.n	8000328 <__aeabi_fadd+0x6c>
 800042a:	08c3      	lsrs	r3, r0, #3
 800042c:	2dff      	cmp	r5, #255	; 0xff
 800042e:	d00e      	beq.n	800044e <__aeabi_fadd+0x192>
 8000430:	025b      	lsls	r3, r3, #9
 8000432:	0a5b      	lsrs	r3, r3, #9
 8000434:	469c      	mov	ip, r3
 8000436:	b2ea      	uxtb	r2, r5
 8000438:	e785      	b.n	8000346 <__aeabi_fadd+0x8a>
 800043a:	2e00      	cmp	r6, #0
 800043c:	d007      	beq.n	800044e <__aeabi_fadd+0x192>
 800043e:	2280      	movs	r2, #128	; 0x80
 8000440:	03d2      	lsls	r2, r2, #15
 8000442:	4213      	tst	r3, r2
 8000444:	d003      	beq.n	800044e <__aeabi_fadd+0x192>
 8000446:	4210      	tst	r0, r2
 8000448:	d101      	bne.n	800044e <__aeabi_fadd+0x192>
 800044a:	000c      	movs	r4, r1
 800044c:	0003      	movs	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d0db      	beq.n	800040a <__aeabi_fadd+0x14e>
 8000452:	2080      	movs	r0, #128	; 0x80
 8000454:	03c0      	lsls	r0, r0, #15
 8000456:	4318      	orrs	r0, r3
 8000458:	0240      	lsls	r0, r0, #9
 800045a:	0a43      	lsrs	r3, r0, #9
 800045c:	469c      	mov	ip, r3
 800045e:	22ff      	movs	r2, #255	; 0xff
 8000460:	e771      	b.n	8000346 <__aeabi_fadd+0x8a>
 8000462:	2900      	cmp	r1, #0
 8000464:	d0d5      	beq.n	8000412 <__aeabi_fadd+0x156>
 8000466:	1b7a      	subs	r2, r7, r5
 8000468:	2d00      	cmp	r5, #0
 800046a:	d160      	bne.n	800052e <__aeabi_fadd+0x272>
 800046c:	4643      	mov	r3, r8
 800046e:	2b00      	cmp	r3, #0
 8000470:	d024      	beq.n	80004bc <__aeabi_fadd+0x200>
 8000472:	1e53      	subs	r3, r2, #1
 8000474:	2a01      	cmp	r2, #1
 8000476:	d073      	beq.n	8000560 <__aeabi_fadd+0x2a4>
 8000478:	2aff      	cmp	r2, #255	; 0xff
 800047a:	d0e7      	beq.n	800044c <__aeabi_fadd+0x190>
 800047c:	001a      	movs	r2, r3
 800047e:	2a1b      	cmp	r2, #27
 8000480:	dc00      	bgt.n	8000484 <__aeabi_fadd+0x1c8>
 8000482:	e085      	b.n	8000590 <__aeabi_fadd+0x2d4>
 8000484:	2001      	movs	r0, #1
 8000486:	003d      	movs	r5, r7
 8000488:	1980      	adds	r0, r0, r6
 800048a:	e785      	b.n	8000398 <__aeabi_fadd+0xdc>
 800048c:	2320      	movs	r3, #32
 800048e:	003a      	movs	r2, r7
 8000490:	1b45      	subs	r5, r0, r5
 8000492:	0038      	movs	r0, r7
 8000494:	3501      	adds	r5, #1
 8000496:	40ea      	lsrs	r2, r5
 8000498:	1b5d      	subs	r5, r3, r5
 800049a:	40a8      	lsls	r0, r5
 800049c:	1e43      	subs	r3, r0, #1
 800049e:	4198      	sbcs	r0, r3
 80004a0:	2500      	movs	r5, #0
 80004a2:	4310      	orrs	r0, r2
 80004a4:	e73e      	b.n	8000324 <__aeabi_fadd+0x68>
 80004a6:	2320      	movs	r3, #32
 80004a8:	0030      	movs	r0, r6
 80004aa:	1a9b      	subs	r3, r3, r2
 80004ac:	0031      	movs	r1, r6
 80004ae:	4098      	lsls	r0, r3
 80004b0:	40d1      	lsrs	r1, r2
 80004b2:	1e43      	subs	r3, r0, #1
 80004b4:	4198      	sbcs	r0, r3
 80004b6:	4308      	orrs	r0, r1
 80004b8:	e722      	b.n	8000300 <__aeabi_fadd+0x44>
 80004ba:	000c      	movs	r4, r1
 80004bc:	0003      	movs	r3, r0
 80004be:	0015      	movs	r5, r2
 80004c0:	e7b4      	b.n	800042c <__aeabi_fadd+0x170>
 80004c2:	2fff      	cmp	r7, #255	; 0xff
 80004c4:	d0c1      	beq.n	800044a <__aeabi_fadd+0x18e>
 80004c6:	2380      	movs	r3, #128	; 0x80
 80004c8:	4640      	mov	r0, r8
 80004ca:	04db      	lsls	r3, r3, #19
 80004cc:	4318      	orrs	r0, r3
 80004ce:	4680      	mov	r8, r0
 80004d0:	2a1b      	cmp	r2, #27
 80004d2:	dd51      	ble.n	8000578 <__aeabi_fadd+0x2bc>
 80004d4:	2001      	movs	r0, #1
 80004d6:	000c      	movs	r4, r1
 80004d8:	003d      	movs	r5, r7
 80004da:	1a30      	subs	r0, r6, r0
 80004dc:	e712      	b.n	8000304 <__aeabi_fadd+0x48>
 80004de:	4643      	mov	r3, r8
 80004e0:	1b9f      	subs	r7, r3, r6
 80004e2:	017b      	lsls	r3, r7, #5
 80004e4:	d42b      	bmi.n	800053e <__aeabi_fadd+0x282>
 80004e6:	2f00      	cmp	r7, #0
 80004e8:	d000      	beq.n	80004ec <__aeabi_fadd+0x230>
 80004ea:	e710      	b.n	800030e <__aeabi_fadd+0x52>
 80004ec:	2300      	movs	r3, #0
 80004ee:	2400      	movs	r4, #0
 80004f0:	2200      	movs	r2, #0
 80004f2:	469c      	mov	ip, r3
 80004f4:	e727      	b.n	8000346 <__aeabi_fadd+0x8a>
 80004f6:	2320      	movs	r3, #32
 80004f8:	0032      	movs	r2, r6
 80004fa:	0030      	movs	r0, r6
 80004fc:	40ca      	lsrs	r2, r1
 80004fe:	1a59      	subs	r1, r3, r1
 8000500:	4088      	lsls	r0, r1
 8000502:	1e43      	subs	r3, r0, #1
 8000504:	4198      	sbcs	r0, r3
 8000506:	4310      	orrs	r0, r2
 8000508:	e745      	b.n	8000396 <__aeabi_fadd+0xda>
 800050a:	2d00      	cmp	r5, #0
 800050c:	d14a      	bne.n	80005a4 <__aeabi_fadd+0x2e8>
 800050e:	4643      	mov	r3, r8
 8000510:	2b00      	cmp	r3, #0
 8000512:	d063      	beq.n	80005dc <__aeabi_fadd+0x320>
 8000514:	2200      	movs	r2, #0
 8000516:	2e00      	cmp	r6, #0
 8000518:	d100      	bne.n	800051c <__aeabi_fadd+0x260>
 800051a:	e714      	b.n	8000346 <__aeabi_fadd+0x8a>
 800051c:	0030      	movs	r0, r6
 800051e:	4440      	add	r0, r8
 8000520:	0143      	lsls	r3, r0, #5
 8000522:	d400      	bmi.n	8000526 <__aeabi_fadd+0x26a>
 8000524:	e77e      	b.n	8000424 <__aeabi_fadd+0x168>
 8000526:	4b32      	ldr	r3, [pc, #200]	; (80005f0 <__aeabi_fadd+0x334>)
 8000528:	3501      	adds	r5, #1
 800052a:	4018      	ands	r0, r3
 800052c:	e77a      	b.n	8000424 <__aeabi_fadd+0x168>
 800052e:	2fff      	cmp	r7, #255	; 0xff
 8000530:	d08c      	beq.n	800044c <__aeabi_fadd+0x190>
 8000532:	2380      	movs	r3, #128	; 0x80
 8000534:	4641      	mov	r1, r8
 8000536:	04db      	lsls	r3, r3, #19
 8000538:	4319      	orrs	r1, r3
 800053a:	4688      	mov	r8, r1
 800053c:	e79f      	b.n	800047e <__aeabi_fadd+0x1c2>
 800053e:	4643      	mov	r3, r8
 8000540:	000c      	movs	r4, r1
 8000542:	1af7      	subs	r7, r6, r3
 8000544:	e6e3      	b.n	800030e <__aeabi_fadd+0x52>
 8000546:	4642      	mov	r2, r8
 8000548:	2a00      	cmp	r2, #0
 800054a:	d000      	beq.n	800054e <__aeabi_fadd+0x292>
 800054c:	e775      	b.n	800043a <__aeabi_fadd+0x17e>
 800054e:	2e00      	cmp	r6, #0
 8000550:	d000      	beq.n	8000554 <__aeabi_fadd+0x298>
 8000552:	e77a      	b.n	800044a <__aeabi_fadd+0x18e>
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	03db      	lsls	r3, r3, #15
 8000558:	2400      	movs	r4, #0
 800055a:	469c      	mov	ip, r3
 800055c:	22ff      	movs	r2, #255	; 0xff
 800055e:	e6f2      	b.n	8000346 <__aeabi_fadd+0x8a>
 8000560:	0030      	movs	r0, r6
 8000562:	4440      	add	r0, r8
 8000564:	2501      	movs	r5, #1
 8000566:	0143      	lsls	r3, r0, #5
 8000568:	d400      	bmi.n	800056c <__aeabi_fadd+0x2b0>
 800056a:	e75b      	b.n	8000424 <__aeabi_fadd+0x168>
 800056c:	2502      	movs	r5, #2
 800056e:	e718      	b.n	80003a2 <__aeabi_fadd+0xe6>
 8000570:	4643      	mov	r3, r8
 8000572:	2501      	movs	r5, #1
 8000574:	1b98      	subs	r0, r3, r6
 8000576:	e6c5      	b.n	8000304 <__aeabi_fadd+0x48>
 8000578:	2320      	movs	r3, #32
 800057a:	4644      	mov	r4, r8
 800057c:	4640      	mov	r0, r8
 800057e:	40d4      	lsrs	r4, r2
 8000580:	1a9a      	subs	r2, r3, r2
 8000582:	4090      	lsls	r0, r2
 8000584:	1e43      	subs	r3, r0, #1
 8000586:	4198      	sbcs	r0, r3
 8000588:	4320      	orrs	r0, r4
 800058a:	e7a4      	b.n	80004d6 <__aeabi_fadd+0x21a>
 800058c:	000d      	movs	r5, r1
 800058e:	e74d      	b.n	800042c <__aeabi_fadd+0x170>
 8000590:	2320      	movs	r3, #32
 8000592:	4641      	mov	r1, r8
 8000594:	4640      	mov	r0, r8
 8000596:	40d1      	lsrs	r1, r2
 8000598:	1a9a      	subs	r2, r3, r2
 800059a:	4090      	lsls	r0, r2
 800059c:	1e43      	subs	r3, r0, #1
 800059e:	4198      	sbcs	r0, r3
 80005a0:	4308      	orrs	r0, r1
 80005a2:	e770      	b.n	8000486 <__aeabi_fadd+0x1ca>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2a00      	cmp	r2, #0
 80005a8:	d100      	bne.n	80005ac <__aeabi_fadd+0x2f0>
 80005aa:	e74f      	b.n	800044c <__aeabi_fadd+0x190>
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d100      	bne.n	80005b2 <__aeabi_fadd+0x2f6>
 80005b0:	e74d      	b.n	800044e <__aeabi_fadd+0x192>
 80005b2:	2280      	movs	r2, #128	; 0x80
 80005b4:	03d2      	lsls	r2, r2, #15
 80005b6:	4213      	tst	r3, r2
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0x300>
 80005ba:	e748      	b.n	800044e <__aeabi_fadd+0x192>
 80005bc:	4210      	tst	r0, r2
 80005be:	d000      	beq.n	80005c2 <__aeabi_fadd+0x306>
 80005c0:	e745      	b.n	800044e <__aeabi_fadd+0x192>
 80005c2:	0003      	movs	r3, r0
 80005c4:	e743      	b.n	800044e <__aeabi_fadd+0x192>
 80005c6:	2e00      	cmp	r6, #0
 80005c8:	d090      	beq.n	80004ec <__aeabi_fadd+0x230>
 80005ca:	000c      	movs	r4, r1
 80005cc:	4684      	mov	ip, r0
 80005ce:	2200      	movs	r2, #0
 80005d0:	e6b9      	b.n	8000346 <__aeabi_fadd+0x8a>
 80005d2:	4643      	mov	r3, r8
 80005d4:	000c      	movs	r4, r1
 80005d6:	1af0      	subs	r0, r6, r3
 80005d8:	3501      	adds	r5, #1
 80005da:	e693      	b.n	8000304 <__aeabi_fadd+0x48>
 80005dc:	4684      	mov	ip, r0
 80005de:	2200      	movs	r2, #0
 80005e0:	e6b1      	b.n	8000346 <__aeabi_fadd+0x8a>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	d000      	beq.n	80005e8 <__aeabi_fadd+0x32c>
 80005e6:	e71d      	b.n	8000424 <__aeabi_fadd+0x168>
 80005e8:	2300      	movs	r3, #0
 80005ea:	2400      	movs	r4, #0
 80005ec:	469c      	mov	ip, r3
 80005ee:	e6aa      	b.n	8000346 <__aeabi_fadd+0x8a>
 80005f0:	fbffffff 	.word	0xfbffffff
 80005f4:	7dffffff 	.word	0x7dffffff

080005f8 <__aeabi_fdiv>:
 80005f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fa:	464f      	mov	r7, r9
 80005fc:	4646      	mov	r6, r8
 80005fe:	46d6      	mov	lr, sl
 8000600:	0245      	lsls	r5, r0, #9
 8000602:	b5c0      	push	{r6, r7, lr}
 8000604:	0047      	lsls	r7, r0, #1
 8000606:	1c0c      	adds	r4, r1, #0
 8000608:	0a6d      	lsrs	r5, r5, #9
 800060a:	0e3f      	lsrs	r7, r7, #24
 800060c:	0fc6      	lsrs	r6, r0, #31
 800060e:	2f00      	cmp	r7, #0
 8000610:	d100      	bne.n	8000614 <__aeabi_fdiv+0x1c>
 8000612:	e070      	b.n	80006f6 <__aeabi_fdiv+0xfe>
 8000614:	2fff      	cmp	r7, #255	; 0xff
 8000616:	d100      	bne.n	800061a <__aeabi_fdiv+0x22>
 8000618:	e075      	b.n	8000706 <__aeabi_fdiv+0x10e>
 800061a:	00eb      	lsls	r3, r5, #3
 800061c:	2580      	movs	r5, #128	; 0x80
 800061e:	04ed      	lsls	r5, r5, #19
 8000620:	431d      	orrs	r5, r3
 8000622:	2300      	movs	r3, #0
 8000624:	4699      	mov	r9, r3
 8000626:	469a      	mov	sl, r3
 8000628:	3f7f      	subs	r7, #127	; 0x7f
 800062a:	0260      	lsls	r0, r4, #9
 800062c:	0a43      	lsrs	r3, r0, #9
 800062e:	4698      	mov	r8, r3
 8000630:	0063      	lsls	r3, r4, #1
 8000632:	0e1b      	lsrs	r3, r3, #24
 8000634:	0fe4      	lsrs	r4, r4, #31
 8000636:	2b00      	cmp	r3, #0
 8000638:	d04e      	beq.n	80006d8 <__aeabi_fdiv+0xe0>
 800063a:	2bff      	cmp	r3, #255	; 0xff
 800063c:	d046      	beq.n	80006cc <__aeabi_fdiv+0xd4>
 800063e:	4642      	mov	r2, r8
 8000640:	00d0      	lsls	r0, r2, #3
 8000642:	2280      	movs	r2, #128	; 0x80
 8000644:	04d2      	lsls	r2, r2, #19
 8000646:	4302      	orrs	r2, r0
 8000648:	4690      	mov	r8, r2
 800064a:	2200      	movs	r2, #0
 800064c:	3b7f      	subs	r3, #127	; 0x7f
 800064e:	0031      	movs	r1, r6
 8000650:	1aff      	subs	r7, r7, r3
 8000652:	464b      	mov	r3, r9
 8000654:	4061      	eors	r1, r4
 8000656:	b2c9      	uxtb	r1, r1
 8000658:	4313      	orrs	r3, r2
 800065a:	2b0f      	cmp	r3, #15
 800065c:	d900      	bls.n	8000660 <__aeabi_fdiv+0x68>
 800065e:	e0b5      	b.n	80007cc <__aeabi_fdiv+0x1d4>
 8000660:	486e      	ldr	r0, [pc, #440]	; (800081c <__aeabi_fdiv+0x224>)
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	58c3      	ldr	r3, [r0, r3]
 8000666:	469f      	mov	pc, r3
 8000668:	2300      	movs	r3, #0
 800066a:	4698      	mov	r8, r3
 800066c:	0026      	movs	r6, r4
 800066e:	4645      	mov	r5, r8
 8000670:	4692      	mov	sl, r2
 8000672:	4653      	mov	r3, sl
 8000674:	2b02      	cmp	r3, #2
 8000676:	d100      	bne.n	800067a <__aeabi_fdiv+0x82>
 8000678:	e089      	b.n	800078e <__aeabi_fdiv+0x196>
 800067a:	2b03      	cmp	r3, #3
 800067c:	d100      	bne.n	8000680 <__aeabi_fdiv+0x88>
 800067e:	e09e      	b.n	80007be <__aeabi_fdiv+0x1c6>
 8000680:	2b01      	cmp	r3, #1
 8000682:	d018      	beq.n	80006b6 <__aeabi_fdiv+0xbe>
 8000684:	003b      	movs	r3, r7
 8000686:	337f      	adds	r3, #127	; 0x7f
 8000688:	2b00      	cmp	r3, #0
 800068a:	dd69      	ble.n	8000760 <__aeabi_fdiv+0x168>
 800068c:	076a      	lsls	r2, r5, #29
 800068e:	d004      	beq.n	800069a <__aeabi_fdiv+0xa2>
 8000690:	220f      	movs	r2, #15
 8000692:	402a      	ands	r2, r5
 8000694:	2a04      	cmp	r2, #4
 8000696:	d000      	beq.n	800069a <__aeabi_fdiv+0xa2>
 8000698:	3504      	adds	r5, #4
 800069a:	012a      	lsls	r2, r5, #4
 800069c:	d503      	bpl.n	80006a6 <__aeabi_fdiv+0xae>
 800069e:	4b60      	ldr	r3, [pc, #384]	; (8000820 <__aeabi_fdiv+0x228>)
 80006a0:	401d      	ands	r5, r3
 80006a2:	003b      	movs	r3, r7
 80006a4:	3380      	adds	r3, #128	; 0x80
 80006a6:	2bfe      	cmp	r3, #254	; 0xfe
 80006a8:	dd00      	ble.n	80006ac <__aeabi_fdiv+0xb4>
 80006aa:	e070      	b.n	800078e <__aeabi_fdiv+0x196>
 80006ac:	01ad      	lsls	r5, r5, #6
 80006ae:	0a6d      	lsrs	r5, r5, #9
 80006b0:	b2d8      	uxtb	r0, r3
 80006b2:	e002      	b.n	80006ba <__aeabi_fdiv+0xc2>
 80006b4:	000e      	movs	r6, r1
 80006b6:	2000      	movs	r0, #0
 80006b8:	2500      	movs	r5, #0
 80006ba:	05c0      	lsls	r0, r0, #23
 80006bc:	4328      	orrs	r0, r5
 80006be:	07f6      	lsls	r6, r6, #31
 80006c0:	4330      	orrs	r0, r6
 80006c2:	bce0      	pop	{r5, r6, r7}
 80006c4:	46ba      	mov	sl, r7
 80006c6:	46b1      	mov	r9, r6
 80006c8:	46a8      	mov	r8, r5
 80006ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006cc:	4643      	mov	r3, r8
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d13f      	bne.n	8000752 <__aeabi_fdiv+0x15a>
 80006d2:	2202      	movs	r2, #2
 80006d4:	3fff      	subs	r7, #255	; 0xff
 80006d6:	e003      	b.n	80006e0 <__aeabi_fdiv+0xe8>
 80006d8:	4643      	mov	r3, r8
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d12d      	bne.n	800073a <__aeabi_fdiv+0x142>
 80006de:	2201      	movs	r2, #1
 80006e0:	0031      	movs	r1, r6
 80006e2:	464b      	mov	r3, r9
 80006e4:	4061      	eors	r1, r4
 80006e6:	b2c9      	uxtb	r1, r1
 80006e8:	4313      	orrs	r3, r2
 80006ea:	2b0f      	cmp	r3, #15
 80006ec:	d834      	bhi.n	8000758 <__aeabi_fdiv+0x160>
 80006ee:	484d      	ldr	r0, [pc, #308]	; (8000824 <__aeabi_fdiv+0x22c>)
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	58c3      	ldr	r3, [r0, r3]
 80006f4:	469f      	mov	pc, r3
 80006f6:	2d00      	cmp	r5, #0
 80006f8:	d113      	bne.n	8000722 <__aeabi_fdiv+0x12a>
 80006fa:	2304      	movs	r3, #4
 80006fc:	4699      	mov	r9, r3
 80006fe:	3b03      	subs	r3, #3
 8000700:	2700      	movs	r7, #0
 8000702:	469a      	mov	sl, r3
 8000704:	e791      	b.n	800062a <__aeabi_fdiv+0x32>
 8000706:	2d00      	cmp	r5, #0
 8000708:	d105      	bne.n	8000716 <__aeabi_fdiv+0x11e>
 800070a:	2308      	movs	r3, #8
 800070c:	4699      	mov	r9, r3
 800070e:	3b06      	subs	r3, #6
 8000710:	27ff      	movs	r7, #255	; 0xff
 8000712:	469a      	mov	sl, r3
 8000714:	e789      	b.n	800062a <__aeabi_fdiv+0x32>
 8000716:	230c      	movs	r3, #12
 8000718:	4699      	mov	r9, r3
 800071a:	3b09      	subs	r3, #9
 800071c:	27ff      	movs	r7, #255	; 0xff
 800071e:	469a      	mov	sl, r3
 8000720:	e783      	b.n	800062a <__aeabi_fdiv+0x32>
 8000722:	0028      	movs	r0, r5
 8000724:	f000 fcca 	bl	80010bc <__clzsi2>
 8000728:	2776      	movs	r7, #118	; 0x76
 800072a:	1f43      	subs	r3, r0, #5
 800072c:	409d      	lsls	r5, r3
 800072e:	2300      	movs	r3, #0
 8000730:	427f      	negs	r7, r7
 8000732:	4699      	mov	r9, r3
 8000734:	469a      	mov	sl, r3
 8000736:	1a3f      	subs	r7, r7, r0
 8000738:	e777      	b.n	800062a <__aeabi_fdiv+0x32>
 800073a:	4640      	mov	r0, r8
 800073c:	f000 fcbe 	bl	80010bc <__clzsi2>
 8000740:	4642      	mov	r2, r8
 8000742:	1f43      	subs	r3, r0, #5
 8000744:	409a      	lsls	r2, r3
 8000746:	2376      	movs	r3, #118	; 0x76
 8000748:	425b      	negs	r3, r3
 800074a:	4690      	mov	r8, r2
 800074c:	1a1b      	subs	r3, r3, r0
 800074e:	2200      	movs	r2, #0
 8000750:	e77d      	b.n	800064e <__aeabi_fdiv+0x56>
 8000752:	23ff      	movs	r3, #255	; 0xff
 8000754:	2203      	movs	r2, #3
 8000756:	e77a      	b.n	800064e <__aeabi_fdiv+0x56>
 8000758:	000e      	movs	r6, r1
 800075a:	20ff      	movs	r0, #255	; 0xff
 800075c:	2500      	movs	r5, #0
 800075e:	e7ac      	b.n	80006ba <__aeabi_fdiv+0xc2>
 8000760:	2001      	movs	r0, #1
 8000762:	1ac0      	subs	r0, r0, r3
 8000764:	281b      	cmp	r0, #27
 8000766:	dca6      	bgt.n	80006b6 <__aeabi_fdiv+0xbe>
 8000768:	379e      	adds	r7, #158	; 0x9e
 800076a:	002a      	movs	r2, r5
 800076c:	40bd      	lsls	r5, r7
 800076e:	40c2      	lsrs	r2, r0
 8000770:	1e6b      	subs	r3, r5, #1
 8000772:	419d      	sbcs	r5, r3
 8000774:	4315      	orrs	r5, r2
 8000776:	076b      	lsls	r3, r5, #29
 8000778:	d004      	beq.n	8000784 <__aeabi_fdiv+0x18c>
 800077a:	230f      	movs	r3, #15
 800077c:	402b      	ands	r3, r5
 800077e:	2b04      	cmp	r3, #4
 8000780:	d000      	beq.n	8000784 <__aeabi_fdiv+0x18c>
 8000782:	3504      	adds	r5, #4
 8000784:	016b      	lsls	r3, r5, #5
 8000786:	d544      	bpl.n	8000812 <__aeabi_fdiv+0x21a>
 8000788:	2001      	movs	r0, #1
 800078a:	2500      	movs	r5, #0
 800078c:	e795      	b.n	80006ba <__aeabi_fdiv+0xc2>
 800078e:	20ff      	movs	r0, #255	; 0xff
 8000790:	2500      	movs	r5, #0
 8000792:	e792      	b.n	80006ba <__aeabi_fdiv+0xc2>
 8000794:	2580      	movs	r5, #128	; 0x80
 8000796:	2600      	movs	r6, #0
 8000798:	20ff      	movs	r0, #255	; 0xff
 800079a:	03ed      	lsls	r5, r5, #15
 800079c:	e78d      	b.n	80006ba <__aeabi_fdiv+0xc2>
 800079e:	2300      	movs	r3, #0
 80007a0:	4698      	mov	r8, r3
 80007a2:	2080      	movs	r0, #128	; 0x80
 80007a4:	03c0      	lsls	r0, r0, #15
 80007a6:	4205      	tst	r5, r0
 80007a8:	d009      	beq.n	80007be <__aeabi_fdiv+0x1c6>
 80007aa:	4643      	mov	r3, r8
 80007ac:	4203      	tst	r3, r0
 80007ae:	d106      	bne.n	80007be <__aeabi_fdiv+0x1c6>
 80007b0:	4645      	mov	r5, r8
 80007b2:	4305      	orrs	r5, r0
 80007b4:	026d      	lsls	r5, r5, #9
 80007b6:	0026      	movs	r6, r4
 80007b8:	20ff      	movs	r0, #255	; 0xff
 80007ba:	0a6d      	lsrs	r5, r5, #9
 80007bc:	e77d      	b.n	80006ba <__aeabi_fdiv+0xc2>
 80007be:	2080      	movs	r0, #128	; 0x80
 80007c0:	03c0      	lsls	r0, r0, #15
 80007c2:	4305      	orrs	r5, r0
 80007c4:	026d      	lsls	r5, r5, #9
 80007c6:	20ff      	movs	r0, #255	; 0xff
 80007c8:	0a6d      	lsrs	r5, r5, #9
 80007ca:	e776      	b.n	80006ba <__aeabi_fdiv+0xc2>
 80007cc:	4642      	mov	r2, r8
 80007ce:	016b      	lsls	r3, r5, #5
 80007d0:	0150      	lsls	r0, r2, #5
 80007d2:	4283      	cmp	r3, r0
 80007d4:	d219      	bcs.n	800080a <__aeabi_fdiv+0x212>
 80007d6:	221b      	movs	r2, #27
 80007d8:	2500      	movs	r5, #0
 80007da:	3f01      	subs	r7, #1
 80007dc:	2601      	movs	r6, #1
 80007de:	001c      	movs	r4, r3
 80007e0:	006d      	lsls	r5, r5, #1
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	2c00      	cmp	r4, #0
 80007e6:	db01      	blt.n	80007ec <__aeabi_fdiv+0x1f4>
 80007e8:	4298      	cmp	r0, r3
 80007ea:	d801      	bhi.n	80007f0 <__aeabi_fdiv+0x1f8>
 80007ec:	1a1b      	subs	r3, r3, r0
 80007ee:	4335      	orrs	r5, r6
 80007f0:	3a01      	subs	r2, #1
 80007f2:	2a00      	cmp	r2, #0
 80007f4:	d1f3      	bne.n	80007de <__aeabi_fdiv+0x1e6>
 80007f6:	1e5a      	subs	r2, r3, #1
 80007f8:	4193      	sbcs	r3, r2
 80007fa:	431d      	orrs	r5, r3
 80007fc:	003b      	movs	r3, r7
 80007fe:	337f      	adds	r3, #127	; 0x7f
 8000800:	000e      	movs	r6, r1
 8000802:	2b00      	cmp	r3, #0
 8000804:	dd00      	ble.n	8000808 <__aeabi_fdiv+0x210>
 8000806:	e741      	b.n	800068c <__aeabi_fdiv+0x94>
 8000808:	e7aa      	b.n	8000760 <__aeabi_fdiv+0x168>
 800080a:	221a      	movs	r2, #26
 800080c:	2501      	movs	r5, #1
 800080e:	1a1b      	subs	r3, r3, r0
 8000810:	e7e4      	b.n	80007dc <__aeabi_fdiv+0x1e4>
 8000812:	01ad      	lsls	r5, r5, #6
 8000814:	2000      	movs	r0, #0
 8000816:	0a6d      	lsrs	r5, r5, #9
 8000818:	e74f      	b.n	80006ba <__aeabi_fdiv+0xc2>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	08004624 	.word	0x08004624
 8000820:	f7ffffff 	.word	0xf7ffffff
 8000824:	08004664 	.word	0x08004664

08000828 <__eqsf2>:
 8000828:	b570      	push	{r4, r5, r6, lr}
 800082a:	0042      	lsls	r2, r0, #1
 800082c:	0245      	lsls	r5, r0, #9
 800082e:	024e      	lsls	r6, r1, #9
 8000830:	004c      	lsls	r4, r1, #1
 8000832:	0fc3      	lsrs	r3, r0, #31
 8000834:	0a6d      	lsrs	r5, r5, #9
 8000836:	2001      	movs	r0, #1
 8000838:	0e12      	lsrs	r2, r2, #24
 800083a:	0a76      	lsrs	r6, r6, #9
 800083c:	0e24      	lsrs	r4, r4, #24
 800083e:	0fc9      	lsrs	r1, r1, #31
 8000840:	2aff      	cmp	r2, #255	; 0xff
 8000842:	d006      	beq.n	8000852 <__eqsf2+0x2a>
 8000844:	2cff      	cmp	r4, #255	; 0xff
 8000846:	d003      	beq.n	8000850 <__eqsf2+0x28>
 8000848:	42a2      	cmp	r2, r4
 800084a:	d101      	bne.n	8000850 <__eqsf2+0x28>
 800084c:	42b5      	cmp	r5, r6
 800084e:	d006      	beq.n	800085e <__eqsf2+0x36>
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	2d00      	cmp	r5, #0
 8000854:	d1fc      	bne.n	8000850 <__eqsf2+0x28>
 8000856:	2cff      	cmp	r4, #255	; 0xff
 8000858:	d1fa      	bne.n	8000850 <__eqsf2+0x28>
 800085a:	2e00      	cmp	r6, #0
 800085c:	d1f8      	bne.n	8000850 <__eqsf2+0x28>
 800085e:	428b      	cmp	r3, r1
 8000860:	d006      	beq.n	8000870 <__eqsf2+0x48>
 8000862:	2001      	movs	r0, #1
 8000864:	2a00      	cmp	r2, #0
 8000866:	d1f3      	bne.n	8000850 <__eqsf2+0x28>
 8000868:	0028      	movs	r0, r5
 800086a:	1e43      	subs	r3, r0, #1
 800086c:	4198      	sbcs	r0, r3
 800086e:	e7ef      	b.n	8000850 <__eqsf2+0x28>
 8000870:	2000      	movs	r0, #0
 8000872:	e7ed      	b.n	8000850 <__eqsf2+0x28>

08000874 <__gesf2>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	0042      	lsls	r2, r0, #1
 8000878:	0245      	lsls	r5, r0, #9
 800087a:	024e      	lsls	r6, r1, #9
 800087c:	004c      	lsls	r4, r1, #1
 800087e:	0fc3      	lsrs	r3, r0, #31
 8000880:	0a6d      	lsrs	r5, r5, #9
 8000882:	0e12      	lsrs	r2, r2, #24
 8000884:	0a76      	lsrs	r6, r6, #9
 8000886:	0e24      	lsrs	r4, r4, #24
 8000888:	0fc8      	lsrs	r0, r1, #31
 800088a:	2aff      	cmp	r2, #255	; 0xff
 800088c:	d01b      	beq.n	80008c6 <__gesf2+0x52>
 800088e:	2cff      	cmp	r4, #255	; 0xff
 8000890:	d00e      	beq.n	80008b0 <__gesf2+0x3c>
 8000892:	2a00      	cmp	r2, #0
 8000894:	d11b      	bne.n	80008ce <__gesf2+0x5a>
 8000896:	2c00      	cmp	r4, #0
 8000898:	d101      	bne.n	800089e <__gesf2+0x2a>
 800089a:	2e00      	cmp	r6, #0
 800089c:	d01c      	beq.n	80008d8 <__gesf2+0x64>
 800089e:	2d00      	cmp	r5, #0
 80008a0:	d00c      	beq.n	80008bc <__gesf2+0x48>
 80008a2:	4283      	cmp	r3, r0
 80008a4:	d01c      	beq.n	80008e0 <__gesf2+0x6c>
 80008a6:	2102      	movs	r1, #2
 80008a8:	1e58      	subs	r0, r3, #1
 80008aa:	4008      	ands	r0, r1
 80008ac:	3801      	subs	r0, #1
 80008ae:	bd70      	pop	{r4, r5, r6, pc}
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d122      	bne.n	80008fa <__gesf2+0x86>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	d1f4      	bne.n	80008a2 <__gesf2+0x2e>
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d1f2      	bne.n	80008a2 <__gesf2+0x2e>
 80008bc:	2800      	cmp	r0, #0
 80008be:	d1f6      	bne.n	80008ae <__gesf2+0x3a>
 80008c0:	2001      	movs	r0, #1
 80008c2:	4240      	negs	r0, r0
 80008c4:	e7f3      	b.n	80008ae <__gesf2+0x3a>
 80008c6:	2d00      	cmp	r5, #0
 80008c8:	d117      	bne.n	80008fa <__gesf2+0x86>
 80008ca:	2cff      	cmp	r4, #255	; 0xff
 80008cc:	d0f0      	beq.n	80008b0 <__gesf2+0x3c>
 80008ce:	2c00      	cmp	r4, #0
 80008d0:	d1e7      	bne.n	80008a2 <__gesf2+0x2e>
 80008d2:	2e00      	cmp	r6, #0
 80008d4:	d1e5      	bne.n	80008a2 <__gesf2+0x2e>
 80008d6:	e7e6      	b.n	80008a6 <__gesf2+0x32>
 80008d8:	2000      	movs	r0, #0
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d0e7      	beq.n	80008ae <__gesf2+0x3a>
 80008de:	e7e2      	b.n	80008a6 <__gesf2+0x32>
 80008e0:	42a2      	cmp	r2, r4
 80008e2:	dc05      	bgt.n	80008f0 <__gesf2+0x7c>
 80008e4:	dbea      	blt.n	80008bc <__gesf2+0x48>
 80008e6:	42b5      	cmp	r5, r6
 80008e8:	d802      	bhi.n	80008f0 <__gesf2+0x7c>
 80008ea:	d3e7      	bcc.n	80008bc <__gesf2+0x48>
 80008ec:	2000      	movs	r0, #0
 80008ee:	e7de      	b.n	80008ae <__gesf2+0x3a>
 80008f0:	4243      	negs	r3, r0
 80008f2:	4158      	adcs	r0, r3
 80008f4:	0040      	lsls	r0, r0, #1
 80008f6:	3801      	subs	r0, #1
 80008f8:	e7d9      	b.n	80008ae <__gesf2+0x3a>
 80008fa:	2002      	movs	r0, #2
 80008fc:	4240      	negs	r0, r0
 80008fe:	e7d6      	b.n	80008ae <__gesf2+0x3a>

08000900 <__lesf2>:
 8000900:	b570      	push	{r4, r5, r6, lr}
 8000902:	0042      	lsls	r2, r0, #1
 8000904:	0245      	lsls	r5, r0, #9
 8000906:	024e      	lsls	r6, r1, #9
 8000908:	004c      	lsls	r4, r1, #1
 800090a:	0fc3      	lsrs	r3, r0, #31
 800090c:	0a6d      	lsrs	r5, r5, #9
 800090e:	0e12      	lsrs	r2, r2, #24
 8000910:	0a76      	lsrs	r6, r6, #9
 8000912:	0e24      	lsrs	r4, r4, #24
 8000914:	0fc8      	lsrs	r0, r1, #31
 8000916:	2aff      	cmp	r2, #255	; 0xff
 8000918:	d00b      	beq.n	8000932 <__lesf2+0x32>
 800091a:	2cff      	cmp	r4, #255	; 0xff
 800091c:	d00d      	beq.n	800093a <__lesf2+0x3a>
 800091e:	2a00      	cmp	r2, #0
 8000920:	d11f      	bne.n	8000962 <__lesf2+0x62>
 8000922:	2c00      	cmp	r4, #0
 8000924:	d116      	bne.n	8000954 <__lesf2+0x54>
 8000926:	2e00      	cmp	r6, #0
 8000928:	d114      	bne.n	8000954 <__lesf2+0x54>
 800092a:	2000      	movs	r0, #0
 800092c:	2d00      	cmp	r5, #0
 800092e:	d010      	beq.n	8000952 <__lesf2+0x52>
 8000930:	e009      	b.n	8000946 <__lesf2+0x46>
 8000932:	2d00      	cmp	r5, #0
 8000934:	d10c      	bne.n	8000950 <__lesf2+0x50>
 8000936:	2cff      	cmp	r4, #255	; 0xff
 8000938:	d113      	bne.n	8000962 <__lesf2+0x62>
 800093a:	2e00      	cmp	r6, #0
 800093c:	d108      	bne.n	8000950 <__lesf2+0x50>
 800093e:	2a00      	cmp	r2, #0
 8000940:	d008      	beq.n	8000954 <__lesf2+0x54>
 8000942:	4283      	cmp	r3, r0
 8000944:	d012      	beq.n	800096c <__lesf2+0x6c>
 8000946:	2102      	movs	r1, #2
 8000948:	1e58      	subs	r0, r3, #1
 800094a:	4008      	ands	r0, r1
 800094c:	3801      	subs	r0, #1
 800094e:	e000      	b.n	8000952 <__lesf2+0x52>
 8000950:	2002      	movs	r0, #2
 8000952:	bd70      	pop	{r4, r5, r6, pc}
 8000954:	2d00      	cmp	r5, #0
 8000956:	d1f4      	bne.n	8000942 <__lesf2+0x42>
 8000958:	2800      	cmp	r0, #0
 800095a:	d1fa      	bne.n	8000952 <__lesf2+0x52>
 800095c:	2001      	movs	r0, #1
 800095e:	4240      	negs	r0, r0
 8000960:	e7f7      	b.n	8000952 <__lesf2+0x52>
 8000962:	2c00      	cmp	r4, #0
 8000964:	d1ed      	bne.n	8000942 <__lesf2+0x42>
 8000966:	2e00      	cmp	r6, #0
 8000968:	d1eb      	bne.n	8000942 <__lesf2+0x42>
 800096a:	e7ec      	b.n	8000946 <__lesf2+0x46>
 800096c:	42a2      	cmp	r2, r4
 800096e:	dc05      	bgt.n	800097c <__lesf2+0x7c>
 8000970:	dbf2      	blt.n	8000958 <__lesf2+0x58>
 8000972:	42b5      	cmp	r5, r6
 8000974:	d802      	bhi.n	800097c <__lesf2+0x7c>
 8000976:	d3ef      	bcc.n	8000958 <__lesf2+0x58>
 8000978:	2000      	movs	r0, #0
 800097a:	e7ea      	b.n	8000952 <__lesf2+0x52>
 800097c:	4243      	negs	r3, r0
 800097e:	4158      	adcs	r0, r3
 8000980:	0040      	lsls	r0, r0, #1
 8000982:	3801      	subs	r0, #1
 8000984:	e7e5      	b.n	8000952 <__lesf2+0x52>
 8000986:	46c0      	nop			; (mov r8, r8)

08000988 <__aeabi_fmul>:
 8000988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800098a:	464f      	mov	r7, r9
 800098c:	4646      	mov	r6, r8
 800098e:	46d6      	mov	lr, sl
 8000990:	0244      	lsls	r4, r0, #9
 8000992:	0045      	lsls	r5, r0, #1
 8000994:	b5c0      	push	{r6, r7, lr}
 8000996:	0a64      	lsrs	r4, r4, #9
 8000998:	1c0f      	adds	r7, r1, #0
 800099a:	0e2d      	lsrs	r5, r5, #24
 800099c:	0fc6      	lsrs	r6, r0, #31
 800099e:	2d00      	cmp	r5, #0
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fmul+0x1c>
 80009a2:	e08d      	b.n	8000ac0 <__aeabi_fmul+0x138>
 80009a4:	2dff      	cmp	r5, #255	; 0xff
 80009a6:	d100      	bne.n	80009aa <__aeabi_fmul+0x22>
 80009a8:	e092      	b.n	8000ad0 <__aeabi_fmul+0x148>
 80009aa:	2300      	movs	r3, #0
 80009ac:	2080      	movs	r0, #128	; 0x80
 80009ae:	4699      	mov	r9, r3
 80009b0:	469a      	mov	sl, r3
 80009b2:	00e4      	lsls	r4, r4, #3
 80009b4:	04c0      	lsls	r0, r0, #19
 80009b6:	4304      	orrs	r4, r0
 80009b8:	3d7f      	subs	r5, #127	; 0x7f
 80009ba:	0278      	lsls	r0, r7, #9
 80009bc:	0a43      	lsrs	r3, r0, #9
 80009be:	4698      	mov	r8, r3
 80009c0:	007b      	lsls	r3, r7, #1
 80009c2:	0e1b      	lsrs	r3, r3, #24
 80009c4:	0fff      	lsrs	r7, r7, #31
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fmul+0x44>
 80009ca:	e070      	b.n	8000aae <__aeabi_fmul+0x126>
 80009cc:	2bff      	cmp	r3, #255	; 0xff
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fmul+0x4a>
 80009d0:	e086      	b.n	8000ae0 <__aeabi_fmul+0x158>
 80009d2:	4642      	mov	r2, r8
 80009d4:	00d0      	lsls	r0, r2, #3
 80009d6:	2280      	movs	r2, #128	; 0x80
 80009d8:	3b7f      	subs	r3, #127	; 0x7f
 80009da:	18ed      	adds	r5, r5, r3
 80009dc:	2300      	movs	r3, #0
 80009de:	04d2      	lsls	r2, r2, #19
 80009e0:	4302      	orrs	r2, r0
 80009e2:	4690      	mov	r8, r2
 80009e4:	469c      	mov	ip, r3
 80009e6:	0031      	movs	r1, r6
 80009e8:	464b      	mov	r3, r9
 80009ea:	4079      	eors	r1, r7
 80009ec:	1c68      	adds	r0, r5, #1
 80009ee:	2b0f      	cmp	r3, #15
 80009f0:	d81c      	bhi.n	8000a2c <__aeabi_fmul+0xa4>
 80009f2:	4a76      	ldr	r2, [pc, #472]	; (8000bcc <__aeabi_fmul+0x244>)
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	58d3      	ldr	r3, [r2, r3]
 80009f8:	469f      	mov	pc, r3
 80009fa:	0039      	movs	r1, r7
 80009fc:	4644      	mov	r4, r8
 80009fe:	46e2      	mov	sl, ip
 8000a00:	4653      	mov	r3, sl
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d00f      	beq.n	8000a26 <__aeabi_fmul+0x9e>
 8000a06:	2b03      	cmp	r3, #3
 8000a08:	d100      	bne.n	8000a0c <__aeabi_fmul+0x84>
 8000a0a:	e0d7      	b.n	8000bbc <__aeabi_fmul+0x234>
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d137      	bne.n	8000a80 <__aeabi_fmul+0xf8>
 8000a10:	2000      	movs	r0, #0
 8000a12:	2400      	movs	r4, #0
 8000a14:	05c0      	lsls	r0, r0, #23
 8000a16:	4320      	orrs	r0, r4
 8000a18:	07c9      	lsls	r1, r1, #31
 8000a1a:	4308      	orrs	r0, r1
 8000a1c:	bce0      	pop	{r5, r6, r7}
 8000a1e:	46ba      	mov	sl, r7
 8000a20:	46b1      	mov	r9, r6
 8000a22:	46a8      	mov	r8, r5
 8000a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	2400      	movs	r4, #0
 8000a2a:	e7f3      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000a2c:	0c26      	lsrs	r6, r4, #16
 8000a2e:	0424      	lsls	r4, r4, #16
 8000a30:	0c22      	lsrs	r2, r4, #16
 8000a32:	4644      	mov	r4, r8
 8000a34:	0424      	lsls	r4, r4, #16
 8000a36:	0c24      	lsrs	r4, r4, #16
 8000a38:	4643      	mov	r3, r8
 8000a3a:	0027      	movs	r7, r4
 8000a3c:	0c1b      	lsrs	r3, r3, #16
 8000a3e:	4357      	muls	r7, r2
 8000a40:	4374      	muls	r4, r6
 8000a42:	435a      	muls	r2, r3
 8000a44:	435e      	muls	r6, r3
 8000a46:	1912      	adds	r2, r2, r4
 8000a48:	0c3b      	lsrs	r3, r7, #16
 8000a4a:	189b      	adds	r3, r3, r2
 8000a4c:	429c      	cmp	r4, r3
 8000a4e:	d903      	bls.n	8000a58 <__aeabi_fmul+0xd0>
 8000a50:	2280      	movs	r2, #128	; 0x80
 8000a52:	0252      	lsls	r2, r2, #9
 8000a54:	4694      	mov	ip, r2
 8000a56:	4466      	add	r6, ip
 8000a58:	043f      	lsls	r7, r7, #16
 8000a5a:	041a      	lsls	r2, r3, #16
 8000a5c:	0c3f      	lsrs	r7, r7, #16
 8000a5e:	19d2      	adds	r2, r2, r7
 8000a60:	0194      	lsls	r4, r2, #6
 8000a62:	1e67      	subs	r7, r4, #1
 8000a64:	41bc      	sbcs	r4, r7
 8000a66:	0c1b      	lsrs	r3, r3, #16
 8000a68:	0e92      	lsrs	r2, r2, #26
 8000a6a:	199b      	adds	r3, r3, r6
 8000a6c:	4314      	orrs	r4, r2
 8000a6e:	019b      	lsls	r3, r3, #6
 8000a70:	431c      	orrs	r4, r3
 8000a72:	011b      	lsls	r3, r3, #4
 8000a74:	d400      	bmi.n	8000a78 <__aeabi_fmul+0xf0>
 8000a76:	e09b      	b.n	8000bb0 <__aeabi_fmul+0x228>
 8000a78:	2301      	movs	r3, #1
 8000a7a:	0862      	lsrs	r2, r4, #1
 8000a7c:	401c      	ands	r4, r3
 8000a7e:	4314      	orrs	r4, r2
 8000a80:	0002      	movs	r2, r0
 8000a82:	327f      	adds	r2, #127	; 0x7f
 8000a84:	2a00      	cmp	r2, #0
 8000a86:	dd64      	ble.n	8000b52 <__aeabi_fmul+0x1ca>
 8000a88:	0763      	lsls	r3, r4, #29
 8000a8a:	d004      	beq.n	8000a96 <__aeabi_fmul+0x10e>
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	4023      	ands	r3, r4
 8000a90:	2b04      	cmp	r3, #4
 8000a92:	d000      	beq.n	8000a96 <__aeabi_fmul+0x10e>
 8000a94:	3404      	adds	r4, #4
 8000a96:	0123      	lsls	r3, r4, #4
 8000a98:	d503      	bpl.n	8000aa2 <__aeabi_fmul+0x11a>
 8000a9a:	0002      	movs	r2, r0
 8000a9c:	4b4c      	ldr	r3, [pc, #304]	; (8000bd0 <__aeabi_fmul+0x248>)
 8000a9e:	3280      	adds	r2, #128	; 0x80
 8000aa0:	401c      	ands	r4, r3
 8000aa2:	2afe      	cmp	r2, #254	; 0xfe
 8000aa4:	dcbf      	bgt.n	8000a26 <__aeabi_fmul+0x9e>
 8000aa6:	01a4      	lsls	r4, r4, #6
 8000aa8:	0a64      	lsrs	r4, r4, #9
 8000aaa:	b2d0      	uxtb	r0, r2
 8000aac:	e7b2      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000aae:	4643      	mov	r3, r8
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d13d      	bne.n	8000b30 <__aeabi_fmul+0x1a8>
 8000ab4:	464a      	mov	r2, r9
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	431a      	orrs	r2, r3
 8000aba:	4691      	mov	r9, r2
 8000abc:	469c      	mov	ip, r3
 8000abe:	e792      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000ac0:	2c00      	cmp	r4, #0
 8000ac2:	d129      	bne.n	8000b18 <__aeabi_fmul+0x190>
 8000ac4:	2304      	movs	r3, #4
 8000ac6:	4699      	mov	r9, r3
 8000ac8:	3b03      	subs	r3, #3
 8000aca:	2500      	movs	r5, #0
 8000acc:	469a      	mov	sl, r3
 8000ace:	e774      	b.n	80009ba <__aeabi_fmul+0x32>
 8000ad0:	2c00      	cmp	r4, #0
 8000ad2:	d11b      	bne.n	8000b0c <__aeabi_fmul+0x184>
 8000ad4:	2308      	movs	r3, #8
 8000ad6:	4699      	mov	r9, r3
 8000ad8:	3b06      	subs	r3, #6
 8000ada:	25ff      	movs	r5, #255	; 0xff
 8000adc:	469a      	mov	sl, r3
 8000ade:	e76c      	b.n	80009ba <__aeabi_fmul+0x32>
 8000ae0:	4643      	mov	r3, r8
 8000ae2:	35ff      	adds	r5, #255	; 0xff
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10b      	bne.n	8000b00 <__aeabi_fmul+0x178>
 8000ae8:	2302      	movs	r3, #2
 8000aea:	464a      	mov	r2, r9
 8000aec:	431a      	orrs	r2, r3
 8000aee:	4691      	mov	r9, r2
 8000af0:	469c      	mov	ip, r3
 8000af2:	e778      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000af4:	4653      	mov	r3, sl
 8000af6:	0031      	movs	r1, r6
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d000      	beq.n	8000afe <__aeabi_fmul+0x176>
 8000afc:	e783      	b.n	8000a06 <__aeabi_fmul+0x7e>
 8000afe:	e792      	b.n	8000a26 <__aeabi_fmul+0x9e>
 8000b00:	2303      	movs	r3, #3
 8000b02:	464a      	mov	r2, r9
 8000b04:	431a      	orrs	r2, r3
 8000b06:	4691      	mov	r9, r2
 8000b08:	469c      	mov	ip, r3
 8000b0a:	e76c      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	4699      	mov	r9, r3
 8000b10:	3b09      	subs	r3, #9
 8000b12:	25ff      	movs	r5, #255	; 0xff
 8000b14:	469a      	mov	sl, r3
 8000b16:	e750      	b.n	80009ba <__aeabi_fmul+0x32>
 8000b18:	0020      	movs	r0, r4
 8000b1a:	f000 facf 	bl	80010bc <__clzsi2>
 8000b1e:	2576      	movs	r5, #118	; 0x76
 8000b20:	1f43      	subs	r3, r0, #5
 8000b22:	409c      	lsls	r4, r3
 8000b24:	2300      	movs	r3, #0
 8000b26:	426d      	negs	r5, r5
 8000b28:	4699      	mov	r9, r3
 8000b2a:	469a      	mov	sl, r3
 8000b2c:	1a2d      	subs	r5, r5, r0
 8000b2e:	e744      	b.n	80009ba <__aeabi_fmul+0x32>
 8000b30:	4640      	mov	r0, r8
 8000b32:	f000 fac3 	bl	80010bc <__clzsi2>
 8000b36:	4642      	mov	r2, r8
 8000b38:	1f43      	subs	r3, r0, #5
 8000b3a:	409a      	lsls	r2, r3
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	1a2d      	subs	r5, r5, r0
 8000b40:	4690      	mov	r8, r2
 8000b42:	469c      	mov	ip, r3
 8000b44:	3d76      	subs	r5, #118	; 0x76
 8000b46:	e74e      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000b48:	2480      	movs	r4, #128	; 0x80
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	20ff      	movs	r0, #255	; 0xff
 8000b4e:	03e4      	lsls	r4, r4, #15
 8000b50:	e760      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000b52:	2301      	movs	r3, #1
 8000b54:	1a9b      	subs	r3, r3, r2
 8000b56:	2b1b      	cmp	r3, #27
 8000b58:	dd00      	ble.n	8000b5c <__aeabi_fmul+0x1d4>
 8000b5a:	e759      	b.n	8000a10 <__aeabi_fmul+0x88>
 8000b5c:	0022      	movs	r2, r4
 8000b5e:	309e      	adds	r0, #158	; 0x9e
 8000b60:	40da      	lsrs	r2, r3
 8000b62:	4084      	lsls	r4, r0
 8000b64:	0013      	movs	r3, r2
 8000b66:	1e62      	subs	r2, r4, #1
 8000b68:	4194      	sbcs	r4, r2
 8000b6a:	431c      	orrs	r4, r3
 8000b6c:	0763      	lsls	r3, r4, #29
 8000b6e:	d004      	beq.n	8000b7a <__aeabi_fmul+0x1f2>
 8000b70:	230f      	movs	r3, #15
 8000b72:	4023      	ands	r3, r4
 8000b74:	2b04      	cmp	r3, #4
 8000b76:	d000      	beq.n	8000b7a <__aeabi_fmul+0x1f2>
 8000b78:	3404      	adds	r4, #4
 8000b7a:	0163      	lsls	r3, r4, #5
 8000b7c:	d51a      	bpl.n	8000bb4 <__aeabi_fmul+0x22c>
 8000b7e:	2001      	movs	r0, #1
 8000b80:	2400      	movs	r4, #0
 8000b82:	e747      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000b84:	2080      	movs	r0, #128	; 0x80
 8000b86:	03c0      	lsls	r0, r0, #15
 8000b88:	4204      	tst	r4, r0
 8000b8a:	d009      	beq.n	8000ba0 <__aeabi_fmul+0x218>
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	4203      	tst	r3, r0
 8000b90:	d106      	bne.n	8000ba0 <__aeabi_fmul+0x218>
 8000b92:	4644      	mov	r4, r8
 8000b94:	4304      	orrs	r4, r0
 8000b96:	0264      	lsls	r4, r4, #9
 8000b98:	0039      	movs	r1, r7
 8000b9a:	20ff      	movs	r0, #255	; 0xff
 8000b9c:	0a64      	lsrs	r4, r4, #9
 8000b9e:	e739      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000ba0:	2080      	movs	r0, #128	; 0x80
 8000ba2:	03c0      	lsls	r0, r0, #15
 8000ba4:	4304      	orrs	r4, r0
 8000ba6:	0264      	lsls	r4, r4, #9
 8000ba8:	0031      	movs	r1, r6
 8000baa:	20ff      	movs	r0, #255	; 0xff
 8000bac:	0a64      	lsrs	r4, r4, #9
 8000bae:	e731      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000bb0:	0028      	movs	r0, r5
 8000bb2:	e765      	b.n	8000a80 <__aeabi_fmul+0xf8>
 8000bb4:	01a4      	lsls	r4, r4, #6
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	0a64      	lsrs	r4, r4, #9
 8000bba:	e72b      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000bbc:	2080      	movs	r0, #128	; 0x80
 8000bbe:	03c0      	lsls	r0, r0, #15
 8000bc0:	4304      	orrs	r4, r0
 8000bc2:	0264      	lsls	r4, r4, #9
 8000bc4:	20ff      	movs	r0, #255	; 0xff
 8000bc6:	0a64      	lsrs	r4, r4, #9
 8000bc8:	e724      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	080046a4 	.word	0x080046a4
 8000bd0:	f7ffffff 	.word	0xf7ffffff

08000bd4 <__aeabi_fsub>:
 8000bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bd6:	46ce      	mov	lr, r9
 8000bd8:	4647      	mov	r7, r8
 8000bda:	0243      	lsls	r3, r0, #9
 8000bdc:	0a5b      	lsrs	r3, r3, #9
 8000bde:	024e      	lsls	r6, r1, #9
 8000be0:	00da      	lsls	r2, r3, #3
 8000be2:	4694      	mov	ip, r2
 8000be4:	0a72      	lsrs	r2, r6, #9
 8000be6:	4691      	mov	r9, r2
 8000be8:	0045      	lsls	r5, r0, #1
 8000bea:	004a      	lsls	r2, r1, #1
 8000bec:	b580      	push	{r7, lr}
 8000bee:	0e2d      	lsrs	r5, r5, #24
 8000bf0:	001f      	movs	r7, r3
 8000bf2:	0fc4      	lsrs	r4, r0, #31
 8000bf4:	0e12      	lsrs	r2, r2, #24
 8000bf6:	0fc9      	lsrs	r1, r1, #31
 8000bf8:	09b6      	lsrs	r6, r6, #6
 8000bfa:	2aff      	cmp	r2, #255	; 0xff
 8000bfc:	d05b      	beq.n	8000cb6 <__aeabi_fsub+0xe2>
 8000bfe:	2001      	movs	r0, #1
 8000c00:	4041      	eors	r1, r0
 8000c02:	428c      	cmp	r4, r1
 8000c04:	d039      	beq.n	8000c7a <__aeabi_fsub+0xa6>
 8000c06:	1aa8      	subs	r0, r5, r2
 8000c08:	2800      	cmp	r0, #0
 8000c0a:	dd5a      	ble.n	8000cc2 <__aeabi_fsub+0xee>
 8000c0c:	2a00      	cmp	r2, #0
 8000c0e:	d06a      	beq.n	8000ce6 <__aeabi_fsub+0x112>
 8000c10:	2dff      	cmp	r5, #255	; 0xff
 8000c12:	d100      	bne.n	8000c16 <__aeabi_fsub+0x42>
 8000c14:	e0d9      	b.n	8000dca <__aeabi_fsub+0x1f6>
 8000c16:	2280      	movs	r2, #128	; 0x80
 8000c18:	04d2      	lsls	r2, r2, #19
 8000c1a:	4316      	orrs	r6, r2
 8000c1c:	281b      	cmp	r0, #27
 8000c1e:	dc00      	bgt.n	8000c22 <__aeabi_fsub+0x4e>
 8000c20:	e0e9      	b.n	8000df6 <__aeabi_fsub+0x222>
 8000c22:	2001      	movs	r0, #1
 8000c24:	4663      	mov	r3, ip
 8000c26:	1a18      	subs	r0, r3, r0
 8000c28:	0143      	lsls	r3, r0, #5
 8000c2a:	d400      	bmi.n	8000c2e <__aeabi_fsub+0x5a>
 8000c2c:	e0b4      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000c2e:	0180      	lsls	r0, r0, #6
 8000c30:	0987      	lsrs	r7, r0, #6
 8000c32:	0038      	movs	r0, r7
 8000c34:	f000 fa42 	bl	80010bc <__clzsi2>
 8000c38:	3805      	subs	r0, #5
 8000c3a:	4087      	lsls	r7, r0
 8000c3c:	4285      	cmp	r5, r0
 8000c3e:	dc00      	bgt.n	8000c42 <__aeabi_fsub+0x6e>
 8000c40:	e0cc      	b.n	8000ddc <__aeabi_fsub+0x208>
 8000c42:	1a2d      	subs	r5, r5, r0
 8000c44:	48b5      	ldr	r0, [pc, #724]	; (8000f1c <__aeabi_fsub+0x348>)
 8000c46:	4038      	ands	r0, r7
 8000c48:	0743      	lsls	r3, r0, #29
 8000c4a:	d004      	beq.n	8000c56 <__aeabi_fsub+0x82>
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	4003      	ands	r3, r0
 8000c50:	2b04      	cmp	r3, #4
 8000c52:	d000      	beq.n	8000c56 <__aeabi_fsub+0x82>
 8000c54:	3004      	adds	r0, #4
 8000c56:	0143      	lsls	r3, r0, #5
 8000c58:	d400      	bmi.n	8000c5c <__aeabi_fsub+0x88>
 8000c5a:	e0a0      	b.n	8000d9e <__aeabi_fsub+0x1ca>
 8000c5c:	1c6a      	adds	r2, r5, #1
 8000c5e:	2dfe      	cmp	r5, #254	; 0xfe
 8000c60:	d100      	bne.n	8000c64 <__aeabi_fsub+0x90>
 8000c62:	e08d      	b.n	8000d80 <__aeabi_fsub+0x1ac>
 8000c64:	0180      	lsls	r0, r0, #6
 8000c66:	0a47      	lsrs	r7, r0, #9
 8000c68:	b2d2      	uxtb	r2, r2
 8000c6a:	05d0      	lsls	r0, r2, #23
 8000c6c:	4338      	orrs	r0, r7
 8000c6e:	07e4      	lsls	r4, r4, #31
 8000c70:	4320      	orrs	r0, r4
 8000c72:	bcc0      	pop	{r6, r7}
 8000c74:	46b9      	mov	r9, r7
 8000c76:	46b0      	mov	r8, r6
 8000c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c7a:	1aa8      	subs	r0, r5, r2
 8000c7c:	4680      	mov	r8, r0
 8000c7e:	2800      	cmp	r0, #0
 8000c80:	dd45      	ble.n	8000d0e <__aeabi_fsub+0x13a>
 8000c82:	2a00      	cmp	r2, #0
 8000c84:	d070      	beq.n	8000d68 <__aeabi_fsub+0x194>
 8000c86:	2dff      	cmp	r5, #255	; 0xff
 8000c88:	d100      	bne.n	8000c8c <__aeabi_fsub+0xb8>
 8000c8a:	e09e      	b.n	8000dca <__aeabi_fsub+0x1f6>
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	04db      	lsls	r3, r3, #19
 8000c90:	431e      	orrs	r6, r3
 8000c92:	4643      	mov	r3, r8
 8000c94:	2b1b      	cmp	r3, #27
 8000c96:	dc00      	bgt.n	8000c9a <__aeabi_fsub+0xc6>
 8000c98:	e0d2      	b.n	8000e40 <__aeabi_fsub+0x26c>
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	4460      	add	r0, ip
 8000c9e:	0143      	lsls	r3, r0, #5
 8000ca0:	d57a      	bpl.n	8000d98 <__aeabi_fsub+0x1c4>
 8000ca2:	3501      	adds	r5, #1
 8000ca4:	2dff      	cmp	r5, #255	; 0xff
 8000ca6:	d06b      	beq.n	8000d80 <__aeabi_fsub+0x1ac>
 8000ca8:	2301      	movs	r3, #1
 8000caa:	4a9d      	ldr	r2, [pc, #628]	; (8000f20 <__aeabi_fsub+0x34c>)
 8000cac:	4003      	ands	r3, r0
 8000cae:	0840      	lsrs	r0, r0, #1
 8000cb0:	4010      	ands	r0, r2
 8000cb2:	4318      	orrs	r0, r3
 8000cb4:	e7c8      	b.n	8000c48 <__aeabi_fsub+0x74>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d020      	beq.n	8000cfc <__aeabi_fsub+0x128>
 8000cba:	428c      	cmp	r4, r1
 8000cbc:	d023      	beq.n	8000d06 <__aeabi_fsub+0x132>
 8000cbe:	0028      	movs	r0, r5
 8000cc0:	38ff      	subs	r0, #255	; 0xff
 8000cc2:	2800      	cmp	r0, #0
 8000cc4:	d039      	beq.n	8000d3a <__aeabi_fsub+0x166>
 8000cc6:	1b57      	subs	r7, r2, r5
 8000cc8:	2d00      	cmp	r5, #0
 8000cca:	d000      	beq.n	8000cce <__aeabi_fsub+0xfa>
 8000ccc:	e09d      	b.n	8000e0a <__aeabi_fsub+0x236>
 8000cce:	4663      	mov	r3, ip
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d100      	bne.n	8000cd6 <__aeabi_fsub+0x102>
 8000cd4:	e0db      	b.n	8000e8e <__aeabi_fsub+0x2ba>
 8000cd6:	1e7b      	subs	r3, r7, #1
 8000cd8:	2f01      	cmp	r7, #1
 8000cda:	d100      	bne.n	8000cde <__aeabi_fsub+0x10a>
 8000cdc:	e10d      	b.n	8000efa <__aeabi_fsub+0x326>
 8000cde:	2fff      	cmp	r7, #255	; 0xff
 8000ce0:	d071      	beq.n	8000dc6 <__aeabi_fsub+0x1f2>
 8000ce2:	001f      	movs	r7, r3
 8000ce4:	e098      	b.n	8000e18 <__aeabi_fsub+0x244>
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fsub+0x118>
 8000cea:	e0a7      	b.n	8000e3c <__aeabi_fsub+0x268>
 8000cec:	1e42      	subs	r2, r0, #1
 8000cee:	2801      	cmp	r0, #1
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fsub+0x120>
 8000cf2:	e0e6      	b.n	8000ec2 <__aeabi_fsub+0x2ee>
 8000cf4:	28ff      	cmp	r0, #255	; 0xff
 8000cf6:	d068      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000cf8:	0010      	movs	r0, r2
 8000cfa:	e78f      	b.n	8000c1c <__aeabi_fsub+0x48>
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4041      	eors	r1, r0
 8000d00:	42a1      	cmp	r1, r4
 8000d02:	d000      	beq.n	8000d06 <__aeabi_fsub+0x132>
 8000d04:	e77f      	b.n	8000c06 <__aeabi_fsub+0x32>
 8000d06:	20ff      	movs	r0, #255	; 0xff
 8000d08:	4240      	negs	r0, r0
 8000d0a:	4680      	mov	r8, r0
 8000d0c:	44a8      	add	r8, r5
 8000d0e:	4640      	mov	r0, r8
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d038      	beq.n	8000d86 <__aeabi_fsub+0x1b2>
 8000d14:	1b51      	subs	r1, r2, r5
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d100      	bne.n	8000d1c <__aeabi_fsub+0x148>
 8000d1a:	e0ae      	b.n	8000e7a <__aeabi_fsub+0x2a6>
 8000d1c:	2aff      	cmp	r2, #255	; 0xff
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_fsub+0x14e>
 8000d20:	e0df      	b.n	8000ee2 <__aeabi_fsub+0x30e>
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	4660      	mov	r0, ip
 8000d26:	04db      	lsls	r3, r3, #19
 8000d28:	4318      	orrs	r0, r3
 8000d2a:	4684      	mov	ip, r0
 8000d2c:	291b      	cmp	r1, #27
 8000d2e:	dc00      	bgt.n	8000d32 <__aeabi_fsub+0x15e>
 8000d30:	e0d9      	b.n	8000ee6 <__aeabi_fsub+0x312>
 8000d32:	2001      	movs	r0, #1
 8000d34:	0015      	movs	r5, r2
 8000d36:	1980      	adds	r0, r0, r6
 8000d38:	e7b1      	b.n	8000c9e <__aeabi_fsub+0xca>
 8000d3a:	20fe      	movs	r0, #254	; 0xfe
 8000d3c:	1c6a      	adds	r2, r5, #1
 8000d3e:	4210      	tst	r0, r2
 8000d40:	d171      	bne.n	8000e26 <__aeabi_fsub+0x252>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d000      	beq.n	8000d48 <__aeabi_fsub+0x174>
 8000d46:	e0a6      	b.n	8000e96 <__aeabi_fsub+0x2c2>
 8000d48:	4663      	mov	r3, ip
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_fsub+0x17c>
 8000d4e:	e0d9      	b.n	8000f04 <__aeabi_fsub+0x330>
 8000d50:	2200      	movs	r2, #0
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d100      	bne.n	8000d58 <__aeabi_fsub+0x184>
 8000d56:	e788      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000d58:	1b98      	subs	r0, r3, r6
 8000d5a:	0143      	lsls	r3, r0, #5
 8000d5c:	d400      	bmi.n	8000d60 <__aeabi_fsub+0x18c>
 8000d5e:	e0e1      	b.n	8000f24 <__aeabi_fsub+0x350>
 8000d60:	4663      	mov	r3, ip
 8000d62:	000c      	movs	r4, r1
 8000d64:	1af0      	subs	r0, r6, r3
 8000d66:	e76f      	b.n	8000c48 <__aeabi_fsub+0x74>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_fsub+0x19a>
 8000d6c:	e0b7      	b.n	8000ede <__aeabi_fsub+0x30a>
 8000d6e:	0002      	movs	r2, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	2801      	cmp	r0, #1
 8000d74:	d100      	bne.n	8000d78 <__aeabi_fsub+0x1a4>
 8000d76:	e09c      	b.n	8000eb2 <__aeabi_fsub+0x2de>
 8000d78:	28ff      	cmp	r0, #255	; 0xff
 8000d7a:	d026      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000d7c:	4690      	mov	r8, r2
 8000d7e:	e788      	b.n	8000c92 <__aeabi_fsub+0xbe>
 8000d80:	22ff      	movs	r2, #255	; 0xff
 8000d82:	2700      	movs	r7, #0
 8000d84:	e771      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000d86:	20fe      	movs	r0, #254	; 0xfe
 8000d88:	1c6a      	adds	r2, r5, #1
 8000d8a:	4210      	tst	r0, r2
 8000d8c:	d064      	beq.n	8000e58 <__aeabi_fsub+0x284>
 8000d8e:	2aff      	cmp	r2, #255	; 0xff
 8000d90:	d0f6      	beq.n	8000d80 <__aeabi_fsub+0x1ac>
 8000d92:	0015      	movs	r5, r2
 8000d94:	4466      	add	r6, ip
 8000d96:	0870      	lsrs	r0, r6, #1
 8000d98:	0743      	lsls	r3, r0, #29
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_fsub+0x1ca>
 8000d9c:	e756      	b.n	8000c4c <__aeabi_fsub+0x78>
 8000d9e:	08c3      	lsrs	r3, r0, #3
 8000da0:	2dff      	cmp	r5, #255	; 0xff
 8000da2:	d012      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000da4:	025b      	lsls	r3, r3, #9
 8000da6:	0a5f      	lsrs	r7, r3, #9
 8000da8:	b2ea      	uxtb	r2, r5
 8000daa:	e75e      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000dac:	4662      	mov	r2, ip
 8000dae:	2a00      	cmp	r2, #0
 8000db0:	d100      	bne.n	8000db4 <__aeabi_fsub+0x1e0>
 8000db2:	e096      	b.n	8000ee2 <__aeabi_fsub+0x30e>
 8000db4:	2e00      	cmp	r6, #0
 8000db6:	d008      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000db8:	2280      	movs	r2, #128	; 0x80
 8000dba:	03d2      	lsls	r2, r2, #15
 8000dbc:	4213      	tst	r3, r2
 8000dbe:	d004      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000dc0:	4648      	mov	r0, r9
 8000dc2:	4210      	tst	r0, r2
 8000dc4:	d101      	bne.n	8000dca <__aeabi_fsub+0x1f6>
 8000dc6:	000c      	movs	r4, r1
 8000dc8:	464b      	mov	r3, r9
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0d8      	beq.n	8000d80 <__aeabi_fsub+0x1ac>
 8000dce:	2780      	movs	r7, #128	; 0x80
 8000dd0:	03ff      	lsls	r7, r7, #15
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	027f      	lsls	r7, r7, #9
 8000dd6:	22ff      	movs	r2, #255	; 0xff
 8000dd8:	0a7f      	lsrs	r7, r7, #9
 8000dda:	e746      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000ddc:	2320      	movs	r3, #32
 8000dde:	003a      	movs	r2, r7
 8000de0:	1b45      	subs	r5, r0, r5
 8000de2:	0038      	movs	r0, r7
 8000de4:	3501      	adds	r5, #1
 8000de6:	40ea      	lsrs	r2, r5
 8000de8:	1b5d      	subs	r5, r3, r5
 8000dea:	40a8      	lsls	r0, r5
 8000dec:	1e43      	subs	r3, r0, #1
 8000dee:	4198      	sbcs	r0, r3
 8000df0:	2500      	movs	r5, #0
 8000df2:	4310      	orrs	r0, r2
 8000df4:	e728      	b.n	8000c48 <__aeabi_fsub+0x74>
 8000df6:	2320      	movs	r3, #32
 8000df8:	1a1b      	subs	r3, r3, r0
 8000dfa:	0032      	movs	r2, r6
 8000dfc:	409e      	lsls	r6, r3
 8000dfe:	40c2      	lsrs	r2, r0
 8000e00:	0030      	movs	r0, r6
 8000e02:	1e43      	subs	r3, r0, #1
 8000e04:	4198      	sbcs	r0, r3
 8000e06:	4310      	orrs	r0, r2
 8000e08:	e70c      	b.n	8000c24 <__aeabi_fsub+0x50>
 8000e0a:	2aff      	cmp	r2, #255	; 0xff
 8000e0c:	d0db      	beq.n	8000dc6 <__aeabi_fsub+0x1f2>
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	4660      	mov	r0, ip
 8000e12:	04db      	lsls	r3, r3, #19
 8000e14:	4318      	orrs	r0, r3
 8000e16:	4684      	mov	ip, r0
 8000e18:	2f1b      	cmp	r7, #27
 8000e1a:	dd56      	ble.n	8000eca <__aeabi_fsub+0x2f6>
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	000c      	movs	r4, r1
 8000e20:	0015      	movs	r5, r2
 8000e22:	1a30      	subs	r0, r6, r0
 8000e24:	e700      	b.n	8000c28 <__aeabi_fsub+0x54>
 8000e26:	4663      	mov	r3, ip
 8000e28:	1b9f      	subs	r7, r3, r6
 8000e2a:	017b      	lsls	r3, r7, #5
 8000e2c:	d43d      	bmi.n	8000eaa <__aeabi_fsub+0x2d6>
 8000e2e:	2f00      	cmp	r7, #0
 8000e30:	d000      	beq.n	8000e34 <__aeabi_fsub+0x260>
 8000e32:	e6fe      	b.n	8000c32 <__aeabi_fsub+0x5e>
 8000e34:	2400      	movs	r4, #0
 8000e36:	2200      	movs	r2, #0
 8000e38:	2700      	movs	r7, #0
 8000e3a:	e716      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000e3c:	0005      	movs	r5, r0
 8000e3e:	e7af      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000e40:	0032      	movs	r2, r6
 8000e42:	4643      	mov	r3, r8
 8000e44:	4641      	mov	r1, r8
 8000e46:	40da      	lsrs	r2, r3
 8000e48:	2320      	movs	r3, #32
 8000e4a:	1a5b      	subs	r3, r3, r1
 8000e4c:	409e      	lsls	r6, r3
 8000e4e:	0030      	movs	r0, r6
 8000e50:	1e43      	subs	r3, r0, #1
 8000e52:	4198      	sbcs	r0, r3
 8000e54:	4310      	orrs	r0, r2
 8000e56:	e721      	b.n	8000c9c <__aeabi_fsub+0xc8>
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d1a7      	bne.n	8000dac <__aeabi_fsub+0x1d8>
 8000e5c:	4663      	mov	r3, ip
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d059      	beq.n	8000f16 <__aeabi_fsub+0x342>
 8000e62:	2200      	movs	r2, #0
 8000e64:	2e00      	cmp	r6, #0
 8000e66:	d100      	bne.n	8000e6a <__aeabi_fsub+0x296>
 8000e68:	e6ff      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000e6a:	0030      	movs	r0, r6
 8000e6c:	4460      	add	r0, ip
 8000e6e:	0143      	lsls	r3, r0, #5
 8000e70:	d592      	bpl.n	8000d98 <__aeabi_fsub+0x1c4>
 8000e72:	4b2a      	ldr	r3, [pc, #168]	; (8000f1c <__aeabi_fsub+0x348>)
 8000e74:	3501      	adds	r5, #1
 8000e76:	4018      	ands	r0, r3
 8000e78:	e78e      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000e7a:	4663      	mov	r3, ip
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d047      	beq.n	8000f10 <__aeabi_fsub+0x33c>
 8000e80:	1e4b      	subs	r3, r1, #1
 8000e82:	2901      	cmp	r1, #1
 8000e84:	d015      	beq.n	8000eb2 <__aeabi_fsub+0x2de>
 8000e86:	29ff      	cmp	r1, #255	; 0xff
 8000e88:	d02b      	beq.n	8000ee2 <__aeabi_fsub+0x30e>
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	e74e      	b.n	8000d2c <__aeabi_fsub+0x158>
 8000e8e:	000c      	movs	r4, r1
 8000e90:	464b      	mov	r3, r9
 8000e92:	003d      	movs	r5, r7
 8000e94:	e784      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000e96:	4662      	mov	r2, ip
 8000e98:	2a00      	cmp	r2, #0
 8000e9a:	d18b      	bne.n	8000db4 <__aeabi_fsub+0x1e0>
 8000e9c:	2e00      	cmp	r6, #0
 8000e9e:	d192      	bne.n	8000dc6 <__aeabi_fsub+0x1f2>
 8000ea0:	2780      	movs	r7, #128	; 0x80
 8000ea2:	2400      	movs	r4, #0
 8000ea4:	22ff      	movs	r2, #255	; 0xff
 8000ea6:	03ff      	lsls	r7, r7, #15
 8000ea8:	e6df      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000eaa:	4663      	mov	r3, ip
 8000eac:	000c      	movs	r4, r1
 8000eae:	1af7      	subs	r7, r6, r3
 8000eb0:	e6bf      	b.n	8000c32 <__aeabi_fsub+0x5e>
 8000eb2:	0030      	movs	r0, r6
 8000eb4:	4460      	add	r0, ip
 8000eb6:	2501      	movs	r5, #1
 8000eb8:	0143      	lsls	r3, r0, #5
 8000eba:	d400      	bmi.n	8000ebe <__aeabi_fsub+0x2ea>
 8000ebc:	e76c      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000ebe:	2502      	movs	r5, #2
 8000ec0:	e6f2      	b.n	8000ca8 <__aeabi_fsub+0xd4>
 8000ec2:	4663      	mov	r3, ip
 8000ec4:	2501      	movs	r5, #1
 8000ec6:	1b98      	subs	r0, r3, r6
 8000ec8:	e6ae      	b.n	8000c28 <__aeabi_fsub+0x54>
 8000eca:	2320      	movs	r3, #32
 8000ecc:	4664      	mov	r4, ip
 8000ece:	4660      	mov	r0, ip
 8000ed0:	40fc      	lsrs	r4, r7
 8000ed2:	1bdf      	subs	r7, r3, r7
 8000ed4:	40b8      	lsls	r0, r7
 8000ed6:	1e43      	subs	r3, r0, #1
 8000ed8:	4198      	sbcs	r0, r3
 8000eda:	4320      	orrs	r0, r4
 8000edc:	e79f      	b.n	8000e1e <__aeabi_fsub+0x24a>
 8000ede:	0005      	movs	r5, r0
 8000ee0:	e75e      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	e771      	b.n	8000dca <__aeabi_fsub+0x1f6>
 8000ee6:	2320      	movs	r3, #32
 8000ee8:	4665      	mov	r5, ip
 8000eea:	4660      	mov	r0, ip
 8000eec:	40cd      	lsrs	r5, r1
 8000eee:	1a59      	subs	r1, r3, r1
 8000ef0:	4088      	lsls	r0, r1
 8000ef2:	1e43      	subs	r3, r0, #1
 8000ef4:	4198      	sbcs	r0, r3
 8000ef6:	4328      	orrs	r0, r5
 8000ef8:	e71c      	b.n	8000d34 <__aeabi_fsub+0x160>
 8000efa:	4663      	mov	r3, ip
 8000efc:	000c      	movs	r4, r1
 8000efe:	2501      	movs	r5, #1
 8000f00:	1af0      	subs	r0, r6, r3
 8000f02:	e691      	b.n	8000c28 <__aeabi_fsub+0x54>
 8000f04:	2e00      	cmp	r6, #0
 8000f06:	d095      	beq.n	8000e34 <__aeabi_fsub+0x260>
 8000f08:	000c      	movs	r4, r1
 8000f0a:	464f      	mov	r7, r9
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	e6ac      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000f10:	464b      	mov	r3, r9
 8000f12:	000d      	movs	r5, r1
 8000f14:	e744      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000f16:	464f      	mov	r7, r9
 8000f18:	2200      	movs	r2, #0
 8000f1a:	e6a6      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000f1c:	fbffffff 	.word	0xfbffffff
 8000f20:	7dffffff 	.word	0x7dffffff
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x356>
 8000f28:	e736      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000f2a:	2400      	movs	r4, #0
 8000f2c:	2700      	movs	r7, #0
 8000f2e:	e69c      	b.n	8000c6a <__aeabi_fsub+0x96>

08000f30 <__aeabi_fcmpun>:
 8000f30:	0243      	lsls	r3, r0, #9
 8000f32:	024a      	lsls	r2, r1, #9
 8000f34:	0040      	lsls	r0, r0, #1
 8000f36:	0049      	lsls	r1, r1, #1
 8000f38:	0a5b      	lsrs	r3, r3, #9
 8000f3a:	0a52      	lsrs	r2, r2, #9
 8000f3c:	0e09      	lsrs	r1, r1, #24
 8000f3e:	0e00      	lsrs	r0, r0, #24
 8000f40:	28ff      	cmp	r0, #255	; 0xff
 8000f42:	d006      	beq.n	8000f52 <__aeabi_fcmpun+0x22>
 8000f44:	2000      	movs	r0, #0
 8000f46:	29ff      	cmp	r1, #255	; 0xff
 8000f48:	d102      	bne.n	8000f50 <__aeabi_fcmpun+0x20>
 8000f4a:	1e53      	subs	r3, r2, #1
 8000f4c:	419a      	sbcs	r2, r3
 8000f4e:	0010      	movs	r0, r2
 8000f50:	4770      	bx	lr
 8000f52:	38fe      	subs	r0, #254	; 0xfe
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1fb      	bne.n	8000f50 <__aeabi_fcmpun+0x20>
 8000f58:	e7f4      	b.n	8000f44 <__aeabi_fcmpun+0x14>
 8000f5a:	46c0      	nop			; (mov r8, r8)

08000f5c <__aeabi_f2iz>:
 8000f5c:	0241      	lsls	r1, r0, #9
 8000f5e:	0042      	lsls	r2, r0, #1
 8000f60:	0fc3      	lsrs	r3, r0, #31
 8000f62:	0a49      	lsrs	r1, r1, #9
 8000f64:	2000      	movs	r0, #0
 8000f66:	0e12      	lsrs	r2, r2, #24
 8000f68:	2a7e      	cmp	r2, #126	; 0x7e
 8000f6a:	dd03      	ble.n	8000f74 <__aeabi_f2iz+0x18>
 8000f6c:	2a9d      	cmp	r2, #157	; 0x9d
 8000f6e:	dd02      	ble.n	8000f76 <__aeabi_f2iz+0x1a>
 8000f70:	4a09      	ldr	r2, [pc, #36]	; (8000f98 <__aeabi_f2iz+0x3c>)
 8000f72:	1898      	adds	r0, r3, r2
 8000f74:	4770      	bx	lr
 8000f76:	2080      	movs	r0, #128	; 0x80
 8000f78:	0400      	lsls	r0, r0, #16
 8000f7a:	4301      	orrs	r1, r0
 8000f7c:	2a95      	cmp	r2, #149	; 0x95
 8000f7e:	dc07      	bgt.n	8000f90 <__aeabi_f2iz+0x34>
 8000f80:	2096      	movs	r0, #150	; 0x96
 8000f82:	1a82      	subs	r2, r0, r2
 8000f84:	40d1      	lsrs	r1, r2
 8000f86:	4248      	negs	r0, r1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1f3      	bne.n	8000f74 <__aeabi_f2iz+0x18>
 8000f8c:	0008      	movs	r0, r1
 8000f8e:	e7f1      	b.n	8000f74 <__aeabi_f2iz+0x18>
 8000f90:	3a96      	subs	r2, #150	; 0x96
 8000f92:	4091      	lsls	r1, r2
 8000f94:	e7f7      	b.n	8000f86 <__aeabi_f2iz+0x2a>
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	7fffffff 	.word	0x7fffffff

08000f9c <__aeabi_i2f>:
 8000f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9e:	2800      	cmp	r0, #0
 8000fa0:	d013      	beq.n	8000fca <__aeabi_i2f+0x2e>
 8000fa2:	17c3      	asrs	r3, r0, #31
 8000fa4:	18c6      	adds	r6, r0, r3
 8000fa6:	405e      	eors	r6, r3
 8000fa8:	0fc4      	lsrs	r4, r0, #31
 8000faa:	0030      	movs	r0, r6
 8000fac:	f000 f886 	bl	80010bc <__clzsi2>
 8000fb0:	239e      	movs	r3, #158	; 0x9e
 8000fb2:	0005      	movs	r5, r0
 8000fb4:	1a1b      	subs	r3, r3, r0
 8000fb6:	2b96      	cmp	r3, #150	; 0x96
 8000fb8:	dc0f      	bgt.n	8000fda <__aeabi_i2f+0x3e>
 8000fba:	2808      	cmp	r0, #8
 8000fbc:	dd01      	ble.n	8000fc2 <__aeabi_i2f+0x26>
 8000fbe:	3d08      	subs	r5, #8
 8000fc0:	40ae      	lsls	r6, r5
 8000fc2:	0276      	lsls	r6, r6, #9
 8000fc4:	0a76      	lsrs	r6, r6, #9
 8000fc6:	b2d8      	uxtb	r0, r3
 8000fc8:	e002      	b.n	8000fd0 <__aeabi_i2f+0x34>
 8000fca:	2400      	movs	r4, #0
 8000fcc:	2000      	movs	r0, #0
 8000fce:	2600      	movs	r6, #0
 8000fd0:	05c0      	lsls	r0, r0, #23
 8000fd2:	4330      	orrs	r0, r6
 8000fd4:	07e4      	lsls	r4, r4, #31
 8000fd6:	4320      	orrs	r0, r4
 8000fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fda:	2b99      	cmp	r3, #153	; 0x99
 8000fdc:	dd0c      	ble.n	8000ff8 <__aeabi_i2f+0x5c>
 8000fde:	2205      	movs	r2, #5
 8000fe0:	0031      	movs	r1, r6
 8000fe2:	1a12      	subs	r2, r2, r0
 8000fe4:	40d1      	lsrs	r1, r2
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	0001      	movs	r1, r0
 8000fea:	0030      	movs	r0, r6
 8000fec:	311b      	adds	r1, #27
 8000fee:	4088      	lsls	r0, r1
 8000ff0:	1e41      	subs	r1, r0, #1
 8000ff2:	4188      	sbcs	r0, r1
 8000ff4:	4302      	orrs	r2, r0
 8000ff6:	0016      	movs	r6, r2
 8000ff8:	2d05      	cmp	r5, #5
 8000ffa:	dc12      	bgt.n	8001022 <__aeabi_i2f+0x86>
 8000ffc:	0031      	movs	r1, r6
 8000ffe:	4f0d      	ldr	r7, [pc, #52]	; (8001034 <__aeabi_i2f+0x98>)
 8001000:	4039      	ands	r1, r7
 8001002:	0772      	lsls	r2, r6, #29
 8001004:	d009      	beq.n	800101a <__aeabi_i2f+0x7e>
 8001006:	200f      	movs	r0, #15
 8001008:	4030      	ands	r0, r6
 800100a:	2804      	cmp	r0, #4
 800100c:	d005      	beq.n	800101a <__aeabi_i2f+0x7e>
 800100e:	3104      	adds	r1, #4
 8001010:	014a      	lsls	r2, r1, #5
 8001012:	d502      	bpl.n	800101a <__aeabi_i2f+0x7e>
 8001014:	239f      	movs	r3, #159	; 0x9f
 8001016:	4039      	ands	r1, r7
 8001018:	1b5b      	subs	r3, r3, r5
 800101a:	0189      	lsls	r1, r1, #6
 800101c:	0a4e      	lsrs	r6, r1, #9
 800101e:	b2d8      	uxtb	r0, r3
 8001020:	e7d6      	b.n	8000fd0 <__aeabi_i2f+0x34>
 8001022:	1f6a      	subs	r2, r5, #5
 8001024:	4096      	lsls	r6, r2
 8001026:	0031      	movs	r1, r6
 8001028:	4f02      	ldr	r7, [pc, #8]	; (8001034 <__aeabi_i2f+0x98>)
 800102a:	4039      	ands	r1, r7
 800102c:	0772      	lsls	r2, r6, #29
 800102e:	d0f4      	beq.n	800101a <__aeabi_i2f+0x7e>
 8001030:	e7e9      	b.n	8001006 <__aeabi_i2f+0x6a>
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	fbffffff 	.word	0xfbffffff

08001038 <__aeabi_ui2f>:
 8001038:	b570      	push	{r4, r5, r6, lr}
 800103a:	1e05      	subs	r5, r0, #0
 800103c:	d00e      	beq.n	800105c <__aeabi_ui2f+0x24>
 800103e:	f000 f83d 	bl	80010bc <__clzsi2>
 8001042:	239e      	movs	r3, #158	; 0x9e
 8001044:	0004      	movs	r4, r0
 8001046:	1a1b      	subs	r3, r3, r0
 8001048:	2b96      	cmp	r3, #150	; 0x96
 800104a:	dc0c      	bgt.n	8001066 <__aeabi_ui2f+0x2e>
 800104c:	2808      	cmp	r0, #8
 800104e:	dd01      	ble.n	8001054 <__aeabi_ui2f+0x1c>
 8001050:	3c08      	subs	r4, #8
 8001052:	40a5      	lsls	r5, r4
 8001054:	026d      	lsls	r5, r5, #9
 8001056:	0a6d      	lsrs	r5, r5, #9
 8001058:	b2d8      	uxtb	r0, r3
 800105a:	e001      	b.n	8001060 <__aeabi_ui2f+0x28>
 800105c:	2000      	movs	r0, #0
 800105e:	2500      	movs	r5, #0
 8001060:	05c0      	lsls	r0, r0, #23
 8001062:	4328      	orrs	r0, r5
 8001064:	bd70      	pop	{r4, r5, r6, pc}
 8001066:	2b99      	cmp	r3, #153	; 0x99
 8001068:	dd09      	ble.n	800107e <__aeabi_ui2f+0x46>
 800106a:	0002      	movs	r2, r0
 800106c:	0029      	movs	r1, r5
 800106e:	321b      	adds	r2, #27
 8001070:	4091      	lsls	r1, r2
 8001072:	1e4a      	subs	r2, r1, #1
 8001074:	4191      	sbcs	r1, r2
 8001076:	2205      	movs	r2, #5
 8001078:	1a12      	subs	r2, r2, r0
 800107a:	40d5      	lsrs	r5, r2
 800107c:	430d      	orrs	r5, r1
 800107e:	2c05      	cmp	r4, #5
 8001080:	dc12      	bgt.n	80010a8 <__aeabi_ui2f+0x70>
 8001082:	0029      	movs	r1, r5
 8001084:	4e0c      	ldr	r6, [pc, #48]	; (80010b8 <__aeabi_ui2f+0x80>)
 8001086:	4031      	ands	r1, r6
 8001088:	076a      	lsls	r2, r5, #29
 800108a:	d009      	beq.n	80010a0 <__aeabi_ui2f+0x68>
 800108c:	200f      	movs	r0, #15
 800108e:	4028      	ands	r0, r5
 8001090:	2804      	cmp	r0, #4
 8001092:	d005      	beq.n	80010a0 <__aeabi_ui2f+0x68>
 8001094:	3104      	adds	r1, #4
 8001096:	014a      	lsls	r2, r1, #5
 8001098:	d502      	bpl.n	80010a0 <__aeabi_ui2f+0x68>
 800109a:	239f      	movs	r3, #159	; 0x9f
 800109c:	4031      	ands	r1, r6
 800109e:	1b1b      	subs	r3, r3, r4
 80010a0:	0189      	lsls	r1, r1, #6
 80010a2:	0a4d      	lsrs	r5, r1, #9
 80010a4:	b2d8      	uxtb	r0, r3
 80010a6:	e7db      	b.n	8001060 <__aeabi_ui2f+0x28>
 80010a8:	1f62      	subs	r2, r4, #5
 80010aa:	4095      	lsls	r5, r2
 80010ac:	0029      	movs	r1, r5
 80010ae:	4e02      	ldr	r6, [pc, #8]	; (80010b8 <__aeabi_ui2f+0x80>)
 80010b0:	4031      	ands	r1, r6
 80010b2:	076a      	lsls	r2, r5, #29
 80010b4:	d0f4      	beq.n	80010a0 <__aeabi_ui2f+0x68>
 80010b6:	e7e9      	b.n	800108c <__aeabi_ui2f+0x54>
 80010b8:	fbffffff 	.word	0xfbffffff

080010bc <__clzsi2>:
 80010bc:	211c      	movs	r1, #28
 80010be:	2301      	movs	r3, #1
 80010c0:	041b      	lsls	r3, r3, #16
 80010c2:	4298      	cmp	r0, r3
 80010c4:	d301      	bcc.n	80010ca <__clzsi2+0xe>
 80010c6:	0c00      	lsrs	r0, r0, #16
 80010c8:	3910      	subs	r1, #16
 80010ca:	0a1b      	lsrs	r3, r3, #8
 80010cc:	4298      	cmp	r0, r3
 80010ce:	d301      	bcc.n	80010d4 <__clzsi2+0x18>
 80010d0:	0a00      	lsrs	r0, r0, #8
 80010d2:	3908      	subs	r1, #8
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	4298      	cmp	r0, r3
 80010d8:	d301      	bcc.n	80010de <__clzsi2+0x22>
 80010da:	0900      	lsrs	r0, r0, #4
 80010dc:	3904      	subs	r1, #4
 80010de:	a202      	add	r2, pc, #8	; (adr r2, 80010e8 <__clzsi2+0x2c>)
 80010e0:	5c10      	ldrb	r0, [r2, r0]
 80010e2:	1840      	adds	r0, r0, r1
 80010e4:	4770      	bx	lr
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	02020304 	.word	0x02020304
 80010ec:	01010101 	.word	0x01010101
	...

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b5b0      	push	{r4, r5, r7, lr}
 80010fa:	b08a      	sub	sp, #40	; 0x28
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fd2b 	bl	8001b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 f9c9 	bl	8001498 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f000 fabf 	bl	8001688 <MX_GPIO_Init>
  MX_ADC1_Init();
 800110a:	f000 fa19 	bl	8001540 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 800110e:	4bd8      	ldr	r3, [pc, #864]	; (8001470 <main+0x378>)
 8001110:	0018      	movs	r0, r3
 8001112:	f001 f8cb 	bl	80022ac <HAL_ADC_Start_IT>
  Sensor_SaveProfile();
 8001116:	f000 fbf9 	bl	800190c <Sensor_SaveProfile>

  uint32_t sensor_dist = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
  uint32_t sensor_int_dist = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
  uint32_t alarm_timestamp = HAL_GetTick();
 8001122:	f000 fd95 	bl	8001c50 <HAL_GetTick>
 8001126:	0003      	movs	r3, r0
 8001128:	627b      	str	r3, [r7, #36]	; 0x24

  uint8_t click = 0;
 800112a:	2323      	movs	r3, #35	; 0x23
 800112c:	18fb      	adds	r3, r7, r3
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
  uint8_t under_pressure = 0;
 8001132:	2322      	movs	r3, #34	; 0x22
 8001134:	18fb      	adds	r3, r7, r3
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]

  GPIO_PinState btn_state;
  uint8_t btn_start = 0;
 800113a:	2321      	movs	r3, #33	; 0x21
 800113c:	18fb      	adds	r3, r7, r3
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
  uint32_t btn_timestamp;
  
  uint8_t config_flag = 0;
 8001142:	231b      	movs	r3, #27
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	2200      	movs	r2, #0
 8001148:	701a      	strb	r2, [r3, #0]

  uint8_t motor_state = 0, motor_transition = 0;
 800114a:	231a      	movs	r3, #26
 800114c:	18fb      	adds	r3, r7, r3
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
 8001152:	2319      	movs	r3, #25
 8001154:	18fb      	adds	r3, r7, r3
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_ADC_Start_IT(&hadc1);
 800115a:	4bc5      	ldr	r3, [pc, #788]	; (8001470 <main+0x378>)
 800115c:	0018      	movs	r0, r3
 800115e:	f001 f8a5 	bl	80022ac <HAL_ADC_Start_IT>
    HAL_Delay(5); // Cambiar delay por flag
 8001162:	2005      	movs	r0, #5
 8001164:	f000 fd7e 	bl	8001c64 <HAL_Delay>

    if (Get_SensorDist(sensor_val, (uint32_t *)sensor_sav) > tolerance) {
 8001168:	4ac2      	ldr	r2, [pc, #776]	; (8001474 <main+0x37c>)
 800116a:	4bc3      	ldr	r3, [pc, #780]	; (8001478 <main+0x380>)
 800116c:	0011      	movs	r1, r2
 800116e:	0018      	movs	r0, r3
 8001170:	f000 fb12 	bl	8001798 <Get_SensorDist>
 8001174:	0002      	movs	r2, r0
 8001176:	4bc1      	ldr	r3, [pc, #772]	; (800147c <main+0x384>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	429a      	cmp	r2, r3
 800117c:	d907      	bls.n	800118e <main+0x96>
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	48bf      	ldr	r0, [pc, #764]	; (8001480 <main+0x388>)
 8001184:	2201      	movs	r2, #1
 8001186:	0019      	movs	r1, r3
 8001188:	f001 ff2d 	bl	8002fe6 <HAL_GPIO_WritePin>
 800118c:	e006      	b.n	800119c <main+0xa4>
    }
    else HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800118e:	2380      	movs	r3, #128	; 0x80
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	48bb      	ldr	r0, [pc, #748]	; (8001480 <main+0x388>)
 8001194:	2200      	movs	r2, #0
 8001196:	0019      	movs	r1, r3
 8001198:	f001 ff25 	bl	8002fe6 <HAL_GPIO_WritePin>
    // Leer botones
    // Medir tiempo con HAL_GetTick(). Si el tiempo de presión está entre un rango acotado: click
    // Si el tiempo de presión supera una cantidad: presión extendida
    // Estando dentro de CONFIG, no salir hasta que se suelte el botón

    btn_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800119c:	250b      	movs	r5, #11
 800119e:	197c      	adds	r4, r7, r5
 80011a0:	4bb8      	ldr	r3, [pc, #736]	; (8001484 <main+0x38c>)
 80011a2:	2108      	movs	r1, #8
 80011a4:	0018      	movs	r0, r3
 80011a6:	f001 ff01 	bl	8002fac <HAL_GPIO_ReadPin>
 80011aa:	0003      	movs	r3, r0
 80011ac:	7023      	strb	r3, [r4, #0]

    if (btn_state == GPIO_PIN_RESET) {
 80011ae:	197b      	adds	r3, r7, r5
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d119      	bne.n	80011ea <main+0xf2>
      if (btn_start == 0) {
 80011b6:	2221      	movs	r2, #33	; 0x21
 80011b8:	18bb      	adds	r3, r7, r2
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d106      	bne.n	80011ce <main+0xd6>
        btn_start = 1;
 80011c0:	18bb      	adds	r3, r7, r2
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
        btn_timestamp = HAL_GetTick();
 80011c6:	f000 fd43 	bl	8001c50 <HAL_GetTick>
 80011ca:	0003      	movs	r3, r0
 80011cc:	61fb      	str	r3, [r7, #28]
      }

      if (HAL_GetTick() - btn_timestamp > UNDER_PRESS_SEC) {
 80011ce:	f000 fd3f 	bl	8001c50 <HAL_GetTick>
 80011d2:	0002      	movs	r2, r0
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	1ad2      	subs	r2, r2, r3
 80011d8:	23fa      	movs	r3, #250	; 0xfa
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	429a      	cmp	r2, r3
 80011de:	d927      	bls.n	8001230 <main+0x138>
        under_pressure = 1;
 80011e0:	2322      	movs	r3, #34	; 0x22
 80011e2:	18fb      	adds	r3, r7, r3
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
 80011e8:	e022      	b.n	8001230 <main+0x138>
      }
    }
    else {
      if (btn_start == 1) {
 80011ea:	2221      	movs	r2, #33	; 0x21
 80011ec:	18bb      	adds	r3, r7, r2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d119      	bne.n	8001228 <main+0x130>
        btn_start = 0;
 80011f4:	18bb      	adds	r3, r7, r2
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
        uint32_t time_pressed = HAL_GetTick() - btn_timestamp;
 80011fa:	f000 fd29 	bl	8001c50 <HAL_GetTick>
 80011fe:	0002      	movs	r2, r0
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	607b      	str	r3, [r7, #4]
        if (time_pressed > CLICK_MIN_SEC && time_pressed < CLICK_MAX_SEC) { 
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b32      	cmp	r3, #50	; 0x32
 800120a:	d908      	bls.n	800121e <main+0x126>
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	23fa      	movs	r3, #250	; 0xfa
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	429a      	cmp	r2, r3
 8001214:	d203      	bcs.n	800121e <main+0x126>
          click = 1;
 8001216:	2323      	movs	r3, #35	; 0x23
 8001218:	18fb      	adds	r3, r7, r3
 800121a:	2201      	movs	r2, #1
 800121c:	701a      	strb	r2, [r3, #0]
        }

        under_pressure = 0;
 800121e:	2322      	movs	r3, #34	; 0x22
 8001220:	18fb      	adds	r3, r7, r3
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]
 8001226:	e003      	b.n	8001230 <main+0x138>
      }
      else {
        click = 0;
 8001228:	2323      	movs	r3, #35	; 0x23
 800122a:	18fb      	adds	r3, r7, r3
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
      }
    }

    // FSM
    switch (state)
 8001230:	4b95      	ldr	r3, [pc, #596]	; (8001488 <main+0x390>)
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	2b04      	cmp	r3, #4
 8001236:	d900      	bls.n	800123a <main+0x142>
 8001238:	e116      	b.n	8001468 <main+0x370>
 800123a:	009a      	lsls	r2, r3, #2
 800123c:	4b93      	ldr	r3, [pc, #588]	; (800148c <main+0x394>)
 800123e:	18d3      	adds	r3, r2, r3
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	469f      	mov	pc, r3
    {
    case IDLE:
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001244:	4b8f      	ldr	r3, [pc, #572]	; (8001484 <main+0x38c>)
 8001246:	2200      	movs	r2, #0
 8001248:	2120      	movs	r1, #32
 800124a:	0018      	movs	r0, r3
 800124c:	f001 fecb 	bl	8002fe6 <HAL_GPIO_WritePin>
      if (click) {
 8001250:	2323      	movs	r3, #35	; 0x23
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d006      	beq.n	8001268 <main+0x170>
        prev_state = IDLE;
 800125a:	4b8d      	ldr	r3, [pc, #564]	; (8001490 <main+0x398>)
 800125c:	2200      	movs	r2, #0
 800125e:	801a      	strh	r2, [r3, #0]
        state = ON;
 8001260:	4b89      	ldr	r3, [pc, #548]	; (8001488 <main+0x390>)
 8001262:	2201      	movs	r2, #1
 8001264:	801a      	strh	r2, [r3, #0]
      else if (under_pressure) {
        prev_state = IDLE;
        state = CONFIG;
      }
      
      break;
 8001266:	e0f6      	b.n	8001456 <main+0x35e>
      else if (under_pressure) {
 8001268:	2322      	movs	r3, #34	; 0x22
 800126a:	18fb      	adds	r3, r7, r3
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d100      	bne.n	8001274 <main+0x17c>
 8001272:	e0f0      	b.n	8001456 <main+0x35e>
        prev_state = IDLE;
 8001274:	4b86      	ldr	r3, [pc, #536]	; (8001490 <main+0x398>)
 8001276:	2200      	movs	r2, #0
 8001278:	801a      	strh	r2, [r3, #0]
        state = CONFIG;
 800127a:	4b83      	ldr	r3, [pc, #524]	; (8001488 <main+0x390>)
 800127c:	2203      	movs	r2, #3
 800127e:	801a      	strh	r2, [r3, #0]
      break;
 8001280:	e0e9      	b.n	8001456 <main+0x35e>

    case ON:
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001282:	4b80      	ldr	r3, [pc, #512]	; (8001484 <main+0x38c>)
 8001284:	2201      	movs	r2, #1
 8001286:	2120      	movs	r1, #32
 8001288:	0018      	movs	r0, r3
 800128a:	f001 feac 	bl	8002fe6 <HAL_GPIO_WritePin>
      
      sensor_dist = Get_SensorDist(sensor_val, (uint32_t *)sensor_sav);
 800128e:	4a79      	ldr	r2, [pc, #484]	; (8001474 <main+0x37c>)
 8001290:	4b79      	ldr	r3, [pc, #484]	; (8001478 <main+0x380>)
 8001292:	0011      	movs	r1, r2
 8001294:	0018      	movs	r0, r3
 8001296:	f000 fa7f 	bl	8001798 <Get_SensorDist>
 800129a:	0003      	movs	r3, r0
 800129c:	613b      	str	r3, [r7, #16]
      sensor_int_dist = Get_InternalDist(sensor_val);
 800129e:	4b76      	ldr	r3, [pc, #472]	; (8001478 <main+0x380>)
 80012a0:	0018      	movs	r0, r3
 80012a2:	f000 fac5 	bl	8001830 <Get_InternalDist>
 80012a6:	0003      	movs	r3, r0
 80012a8:	60fb      	str	r3, [r7, #12]

      if (sensor_dist > tolerance && sensor_int_dist >= INTERNAL_DIST_THR) {
 80012aa:	4b74      	ldr	r3, [pc, #464]	; (800147c <main+0x384>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d90c      	bls.n	80012ce <main+0x1d6>
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2b13      	cmp	r3, #19
 80012b8:	d909      	bls.n	80012ce <main+0x1d6>
        prev_state = ON;
 80012ba:	4b75      	ldr	r3, [pc, #468]	; (8001490 <main+0x398>)
 80012bc:	2201      	movs	r2, #1
 80012be:	801a      	strh	r2, [r3, #0]
        alarm_timestamp = HAL_GetTick();
 80012c0:	f000 fcc6 	bl	8001c50 <HAL_GetTick>
 80012c4:	0003      	movs	r3, r0
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
        state = DIST_ALERT;
 80012c8:	4b6f      	ldr	r3, [pc, #444]	; (8001488 <main+0x390>)
 80012ca:	2202      	movs	r2, #2
 80012cc:	801a      	strh	r2, [r3, #0]
      }

      if (click) {
 80012ce:	2323      	movs	r3, #35	; 0x23
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d006      	beq.n	80012e6 <main+0x1ee>
        prev_state = ON;
 80012d8:	4b6d      	ldr	r3, [pc, #436]	; (8001490 <main+0x398>)
 80012da:	2201      	movs	r2, #1
 80012dc:	801a      	strh	r2, [r3, #0]
        state = IDLE;
 80012de:	4b6a      	ldr	r3, [pc, #424]	; (8001488 <main+0x390>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	801a      	strh	r2, [r3, #0]
      }
      else if (under_pressure) {
        prev_state = ON;
        state = CONFIG;
      }
      break;
 80012e4:	e0b9      	b.n	800145a <main+0x362>
      else if (under_pressure) {
 80012e6:	2322      	movs	r3, #34	; 0x22
 80012e8:	18fb      	adds	r3, r7, r3
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d100      	bne.n	80012f2 <main+0x1fa>
 80012f0:	e0b3      	b.n	800145a <main+0x362>
        prev_state = ON;
 80012f2:	4b67      	ldr	r3, [pc, #412]	; (8001490 <main+0x398>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	801a      	strh	r2, [r3, #0]
        state = CONFIG;
 80012f8:	4b63      	ldr	r3, [pc, #396]	; (8001488 <main+0x390>)
 80012fa:	2203      	movs	r2, #3
 80012fc:	801a      	strh	r2, [r3, #0]
      break;
 80012fe:	e0ac      	b.n	800145a <main+0x362>

    case DIST_ALERT:
      if (HAL_GetTick() - alarm_timestamp > ALERT_TIMEOUT) {
 8001300:	f000 fca6 	bl	8001c50 <HAL_GetTick>
 8001304:	0002      	movs	r2, r0
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	4a62      	ldr	r2, [pc, #392]	; (8001494 <main+0x39c>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d909      	bls.n	8001324 <main+0x22c>
        state = ALARM;
 8001310:	4b5d      	ldr	r3, [pc, #372]	; (8001488 <main+0x390>)
 8001312:	2204      	movs	r2, #4
 8001314:	801a      	strh	r2, [r3, #0]
        prev_state = DIST_ALERT;
 8001316:	4b5e      	ldr	r3, [pc, #376]	; (8001490 <main+0x398>)
 8001318:	2202      	movs	r2, #2
 800131a:	801a      	strh	r2, [r3, #0]
        motor_transition = 1;
 800131c:	2319      	movs	r3, #25
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
      }

      sensor_dist = Get_SensorDist(sensor_val, (uint32_t *)sensor_sav);
 8001324:	4a53      	ldr	r2, [pc, #332]	; (8001474 <main+0x37c>)
 8001326:	4b54      	ldr	r3, [pc, #336]	; (8001478 <main+0x380>)
 8001328:	0011      	movs	r1, r2
 800132a:	0018      	movs	r0, r3
 800132c:	f000 fa34 	bl	8001798 <Get_SensorDist>
 8001330:	0003      	movs	r3, r0
 8001332:	613b      	str	r3, [r7, #16]
      sensor_int_dist = Get_InternalDist(sensor_val);
 8001334:	4b50      	ldr	r3, [pc, #320]	; (8001478 <main+0x380>)
 8001336:	0018      	movs	r0, r3
 8001338:	f000 fa7a 	bl	8001830 <Get_InternalDist>
 800133c:	0003      	movs	r3, r0
 800133e:	60fb      	str	r3, [r7, #12]
      if (sensor_dist <= tolerance || sensor_int_dist < INTERNAL_DIST_THR) {
 8001340:	4b4e      	ldr	r3, [pc, #312]	; (800147c <main+0x384>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	693a      	ldr	r2, [r7, #16]
 8001346:	429a      	cmp	r2, r3
 8001348:	d903      	bls.n	8001352 <main+0x25a>
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2b13      	cmp	r3, #19
 800134e:	d900      	bls.n	8001352 <main+0x25a>
 8001350:	e085      	b.n	800145e <main+0x366>
        state = ON;
 8001352:	4b4d      	ldr	r3, [pc, #308]	; (8001488 <main+0x390>)
 8001354:	2201      	movs	r2, #1
 8001356:	801a      	strh	r2, [r3, #0]
        prev_state = DIST_ALERT;
 8001358:	4b4d      	ldr	r3, [pc, #308]	; (8001490 <main+0x398>)
 800135a:	2202      	movs	r2, #2
 800135c:	801a      	strh	r2, [r3, #0]
      }
      break;
 800135e:	e07e      	b.n	800145e <main+0x366>

    case CONFIG:
      if (!under_pressure) {
 8001360:	2322      	movs	r3, #34	; 0x22
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10b      	bne.n	8001382 <main+0x28a>
        state = prev_state;
 800136a:	4b49      	ldr	r3, [pc, #292]	; (8001490 <main+0x398>)
 800136c:	881a      	ldrh	r2, [r3, #0]
 800136e:	4b46      	ldr	r3, [pc, #280]	; (8001488 <main+0x390>)
 8001370:	801a      	strh	r2, [r3, #0]
        prev_state = CONFIG;
 8001372:	4b47      	ldr	r3, [pc, #284]	; (8001490 <main+0x398>)
 8001374:	2203      	movs	r2, #3
 8001376:	801a      	strh	r2, [r3, #0]
        config_flag = 0;
 8001378:	231b      	movs	r3, #27
 800137a:	18fb      	adds	r3, r7, r3
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
          Sensor_SaveProfile();

          config_flag = 1;
        }
      }
      break;
 8001380:	e06f      	b.n	8001462 <main+0x36a>
        if (config_flag == 0) {          
 8001382:	241b      	movs	r4, #27
 8001384:	193b      	adds	r3, r7, r4
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d16a      	bne.n	8001462 <main+0x36a>
          HAL_ADC_Start_IT(&hadc1);
 800138c:	4b38      	ldr	r3, [pc, #224]	; (8001470 <main+0x378>)
 800138e:	0018      	movs	r0, r3
 8001390:	f000 ff8c 	bl	80022ac <HAL_ADC_Start_IT>
          HAL_Delay(5);
 8001394:	2005      	movs	r0, #5
 8001396:	f000 fc65 	bl	8001c64 <HAL_Delay>
          Sensor_SaveProfile();
 800139a:	f000 fab7 	bl	800190c <Sensor_SaveProfile>
          config_flag = 1;
 800139e:	193b      	adds	r3, r7, r4
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]
      break;
 80013a4:	e05d      	b.n	8001462 <main+0x36a>

    case ALARM:
      // ENCENDER
      if (motor_transition) {
 80013a6:	2119      	movs	r1, #25
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d00f      	beq.n	80013d0 <main+0x2d8>
        motor_state = motor_state == 1 ? 0 : 1;
 80013b0:	201a      	movs	r0, #26
 80013b2:	183b      	adds	r3, r7, r0
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	1e5a      	subs	r2, r3, #1
 80013ba:	4193      	sbcs	r3, r2
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	183b      	adds	r3, r7, r0
 80013c0:	701a      	strb	r2, [r3, #0]
        motor_transition = 0;
 80013c2:	187b      	adds	r3, r7, r1
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
        motor_timestamp = HAL_GetTick();
 80013c8:	f000 fc42 	bl	8001c50 <HAL_GetTick>
 80013cc:	0003      	movs	r3, r0
 80013ce:	617b      	str	r3, [r7, #20]
      }

      if (HAL_GetTick() - motor_timestamp > MOTOR_TOGGLE_TIME) {
 80013d0:	f000 fc3e 	bl	8001c50 <HAL_GetTick>
 80013d4:	0002      	movs	r2, r0
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	1ad2      	subs	r2, r2, r3
 80013da:	23fa      	movs	r3, #250	; 0xfa
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	429a      	cmp	r2, r3
 80013e0:	d914      	bls.n	800140c <main+0x314>
        if (motor_state) {
 80013e2:	211a      	movs	r1, #26
 80013e4:	187b      	adds	r3, r7, r1
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d007      	beq.n	80013fc <main+0x304>
          // HAL_GPIO_WritePin(, , GPIO_PIN_SET);
          // HAL_GPIO_WritePin(, , GPIO_PIN_SET);
          motor_transition = 1;
 80013ec:	2319      	movs	r3, #25
 80013ee:	18fb      	adds	r3, r7, r3
 80013f0:	2201      	movs	r2, #1
 80013f2:	701a      	strb	r2, [r3, #0]
          motor_state = 0;
 80013f4:	187b      	adds	r3, r7, r1
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
 80013fa:	e007      	b.n	800140c <main+0x314>
        }
        else {
          // HAL_GPIO_WritePin(, , GPIO_PIN_RESET);
          // HAL_GPIO_WritePin(, , GPIO_PIN_RESET);
          motor_transition = 1;
 80013fc:	2319      	movs	r3, #25
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	2201      	movs	r2, #1
 8001402:	701a      	strb	r2, [r3, #0]
          motor_state = 1;
 8001404:	231a      	movs	r3, #26
 8001406:	18fb      	adds	r3, r7, r3
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]
        }
      }

      sensor_dist = Get_SensorDist(sensor_val, (uint32_t *)sensor_sav);
 800140c:	4a19      	ldr	r2, [pc, #100]	; (8001474 <main+0x37c>)
 800140e:	4b1a      	ldr	r3, [pc, #104]	; (8001478 <main+0x380>)
 8001410:	0011      	movs	r1, r2
 8001412:	0018      	movs	r0, r3
 8001414:	f000 f9c0 	bl	8001798 <Get_SensorDist>
 8001418:	0003      	movs	r3, r0
 800141a:	613b      	str	r3, [r7, #16]
      sensor_int_dist = Get_InternalDist(sensor_val);
 800141c:	4b16      	ldr	r3, [pc, #88]	; (8001478 <main+0x380>)
 800141e:	0018      	movs	r0, r3
 8001420:	f000 fa06 	bl	8001830 <Get_InternalDist>
 8001424:	0003      	movs	r3, r0
 8001426:	60fb      	str	r3, [r7, #12]
      if (sensor_dist <= tolerance || sensor_int_dist < INTERNAL_DIST_THR) {
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <main+0x384>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	429a      	cmp	r2, r3
 8001430:	d902      	bls.n	8001438 <main+0x340>
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2b13      	cmp	r3, #19
 8001436:	d816      	bhi.n	8001466 <main+0x36e>
        state = ON;
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <main+0x390>)
 800143a:	2201      	movs	r2, #1
 800143c:	801a      	strh	r2, [r3, #0]
        prev_state = ALARM;
 800143e:	4b14      	ldr	r3, [pc, #80]	; (8001490 <main+0x398>)
 8001440:	2204      	movs	r2, #4
 8001442:	801a      	strh	r2, [r3, #0]
        // Apagar motores
        // HAL_GPIO_WritePin(, , GPIO_PIN_RESET);
        // HAL_GPIO_WritePin(, , GPIO_PIN_RESET);
        motor_state = 0;
 8001444:	231a      	movs	r3, #26
 8001446:	18fb      	adds	r3, r7, r3
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
        motor_transition = 0;
 800144c:	2319      	movs	r3, #25
 800144e:	18fb      	adds	r3, r7, r3
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001454:	e007      	b.n	8001466 <main+0x36e>
      break;
 8001456:	46c0      	nop			; (mov r8, r8)
 8001458:	e006      	b.n	8001468 <main+0x370>
      break;
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	e004      	b.n	8001468 <main+0x370>
      break;
 800145e:	46c0      	nop			; (mov r8, r8)
 8001460:	e002      	b.n	8001468 <main+0x370>
      break;
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	e000      	b.n	8001468 <main+0x370>
      break;
 8001466:	46c0      	nop			; (mov r8, r8)
    }

    HAL_Delay(1);
 8001468:	2001      	movs	r0, #1
 800146a:	f000 fbfb 	bl	8001c64 <HAL_Delay>
    HAL_ADC_Start_IT(&hadc1);
 800146e:	e674      	b.n	800115a <main+0x62>
 8001470:	20000090 	.word	0x20000090
 8001474:	200000f4 	.word	0x200000f4
 8001478:	20000108 	.word	0x20000108
 800147c:	20000000 	.word	0x20000000
 8001480:	50000800 	.word	0x50000800
 8001484:	50000400 	.word	0x50000400
 8001488:	2000011c 	.word	0x2000011c
 800148c:	080046e4 	.word	0x080046e4
 8001490:	2000011e 	.word	0x2000011e
 8001494:	00000bb8 	.word	0x00000bb8

08001498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b093      	sub	sp, #76	; 0x4c
 800149c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149e:	2414      	movs	r4, #20
 80014a0:	193b      	adds	r3, r7, r4
 80014a2:	0018      	movs	r0, r3
 80014a4:	2334      	movs	r3, #52	; 0x34
 80014a6:	001a      	movs	r2, r3
 80014a8:	2100      	movs	r1, #0
 80014aa:	f002 fbf1 	bl	8003c90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	0018      	movs	r0, r3
 80014b2:	2310      	movs	r3, #16
 80014b4:	001a      	movs	r2, r3
 80014b6:	2100      	movs	r1, #0
 80014b8:	f002 fbea 	bl	8003c90 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014bc:	2380      	movs	r3, #128	; 0x80
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	0018      	movs	r0, r3
 80014c2:	f001 fdad 	bl	8003020 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c6:	193b      	adds	r3, r7, r4
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014cc:	193b      	adds	r3, r7, r4
 80014ce:	2280      	movs	r2, #128	; 0x80
 80014d0:	0252      	lsls	r2, r2, #9
 80014d2:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d4:	0021      	movs	r1, r4
 80014d6:	187b      	adds	r3, r7, r1
 80014d8:	2202      	movs	r2, #2
 80014da:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014dc:	187b      	adds	r3, r7, r1
 80014de:	2203      	movs	r2, #3
 80014e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80014e2:	187b      	adds	r3, r7, r1
 80014e4:	2200      	movs	r2, #0
 80014e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 80014e8:	187b      	adds	r3, r7, r1
 80014ea:	2210      	movs	r2, #16
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ee:	187b      	adds	r3, r7, r1
 80014f0:	2280      	movs	r2, #128	; 0x80
 80014f2:	0292      	lsls	r2, r2, #10
 80014f4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014f6:	187b      	adds	r3, r7, r1
 80014f8:	2280      	movs	r2, #128	; 0x80
 80014fa:	0592      	lsls	r2, r2, #22
 80014fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fe:	187b      	adds	r3, r7, r1
 8001500:	0018      	movs	r0, r3
 8001502:	f001 fdcd 	bl	80030a0 <HAL_RCC_OscConfig>
 8001506:	1e03      	subs	r3, r0, #0
 8001508:	d001      	beq.n	800150e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800150a:	f000 fa23 	bl	8001954 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2207      	movs	r2, #7
 8001512:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2202      	movs	r2, #2
 8001518:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	2102      	movs	r1, #2
 800152a:	0018      	movs	r0, r3
 800152c:	f002 f8c8 	bl	80036c0 <HAL_RCC_ClockConfig>
 8001530:	1e03      	subs	r3, r0, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001534:	f000 fa0e 	bl	8001954 <Error_Handler>
  }
}
 8001538:	46c0      	nop			; (mov r8, r8)
 800153a:	46bd      	mov	sp, r7
 800153c:	b013      	add	sp, #76	; 0x4c
 800153e:	bd90      	pop	{r4, r7, pc}

08001540 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	0018      	movs	r0, r3
 800154a:	230c      	movs	r3, #12
 800154c:	001a      	movs	r2, r3
 800154e:	2100      	movs	r1, #0
 8001550:	f002 fb9e 	bl	8003c90 <memset>
  
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001554:	4b45      	ldr	r3, [pc, #276]	; (800166c <MX_ADC1_Init+0x12c>)
 8001556:	4a46      	ldr	r2, [pc, #280]	; (8001670 <MX_ADC1_Init+0x130>)
 8001558:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 800155a:	4b44      	ldr	r3, [pc, #272]	; (800166c <MX_ADC1_Init+0x12c>)
 800155c:	2280      	movs	r2, #128	; 0x80
 800155e:	0352      	lsls	r2, r2, #13
 8001560:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001562:	4b42      	ldr	r3, [pc, #264]	; (800166c <MX_ADC1_Init+0x12c>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001568:	4b40      	ldr	r3, [pc, #256]	; (800166c <MX_ADC1_Init+0x12c>)
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800156e:	4b3f      	ldr	r3, [pc, #252]	; (800166c <MX_ADC1_Init+0x12c>)
 8001570:	2280      	movs	r2, #128	; 0x80
 8001572:	0612      	lsls	r2, r2, #24
 8001574:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001576:	4b3d      	ldr	r3, [pc, #244]	; (800166c <MX_ADC1_Init+0x12c>)
 8001578:	2204      	movs	r2, #4
 800157a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800157c:	4b3b      	ldr	r3, [pc, #236]	; (800166c <MX_ADC1_Init+0x12c>)
 800157e:	2200      	movs	r2, #0
 8001580:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001582:	4b3a      	ldr	r3, [pc, #232]	; (800166c <MX_ADC1_Init+0x12c>)
 8001584:	2200      	movs	r2, #0
 8001586:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001588:	4b38      	ldr	r3, [pc, #224]	; (800166c <MX_ADC1_Init+0x12c>)
 800158a:	2200      	movs	r2, #0
 800158c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800158e:	4b37      	ldr	r3, [pc, #220]	; (800166c <MX_ADC1_Init+0x12c>)
 8001590:	2201      	movs	r2, #1
 8001592:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001594:	4b35      	ldr	r3, [pc, #212]	; (800166c <MX_ADC1_Init+0x12c>)
 8001596:	2200      	movs	r2, #0
 8001598:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800159a:	4b34      	ldr	r3, [pc, #208]	; (800166c <MX_ADC1_Init+0x12c>)
 800159c:	2200      	movs	r2, #0
 800159e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015a0:	4b32      	ldr	r3, [pc, #200]	; (800166c <MX_ADC1_Init+0x12c>)
 80015a2:	222c      	movs	r2, #44	; 0x2c
 80015a4:	2100      	movs	r1, #0
 80015a6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015a8:	4b30      	ldr	r3, [pc, #192]	; (800166c <MX_ADC1_Init+0x12c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80015ae:	4b2f      	ldr	r3, [pc, #188]	; (800166c <MX_ADC1_Init+0x12c>)
 80015b0:	2207      	movs	r2, #7
 80015b2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80015b4:	4b2d      	ldr	r3, [pc, #180]	; (800166c <MX_ADC1_Init+0x12c>)
 80015b6:	223c      	movs	r2, #60	; 0x3c
 80015b8:	2100      	movs	r1, #0
 80015ba:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80015bc:	4b2b      	ldr	r3, [pc, #172]	; (800166c <MX_ADC1_Init+0x12c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015c2:	4b2a      	ldr	r3, [pc, #168]	; (800166c <MX_ADC1_Init+0x12c>)
 80015c4:	0018      	movs	r0, r3
 80015c6:	f000 fcc9 	bl	8001f5c <HAL_ADC_Init>
 80015ca:	1e03      	subs	r3, r0, #0
 80015cc:	d001      	beq.n	80015d2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80015ce:	f000 f9c1 	bl	8001954 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	2201      	movs	r2, #1
 80015d6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	2201      	movs	r2, #1
 80015dc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015de:	1d3a      	adds	r2, r7, #4
 80015e0:	4b22      	ldr	r3, [pc, #136]	; (800166c <MX_ADC1_Init+0x12c>)
 80015e2:	0011      	movs	r1, r2
 80015e4:	0018      	movs	r0, r3
 80015e6:	f001 f815 	bl	8002614 <HAL_ADC_ConfigChannel>
 80015ea:	1e03      	subs	r3, r0, #0
 80015ec:	d001      	beq.n	80015f2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80015ee:	f000 f9b1 	bl	8001954 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	4a1f      	ldr	r2, [pc, #124]	; (8001674 <MX_ADC1_Init+0x134>)
 80015f6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f8:	1d3a      	adds	r2, r7, #4
 80015fa:	4b1c      	ldr	r3, [pc, #112]	; (800166c <MX_ADC1_Init+0x12c>)
 80015fc:	0011      	movs	r1, r2
 80015fe:	0018      	movs	r0, r3
 8001600:	f001 f808 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001604:	1e03      	subs	r3, r0, #0
 8001606:	d001      	beq.n	800160c <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001608:	f000 f9a4 	bl	8001954 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4a1a      	ldr	r2, [pc, #104]	; (8001678 <MX_ADC1_Init+0x138>)
 8001610:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001612:	1d3a      	adds	r2, r7, #4
 8001614:	4b15      	ldr	r3, [pc, #84]	; (800166c <MX_ADC1_Init+0x12c>)
 8001616:	0011      	movs	r1, r2
 8001618:	0018      	movs	r0, r3
 800161a:	f000 fffb 	bl	8002614 <HAL_ADC_ConfigChannel>
 800161e:	1e03      	subs	r3, r0, #0
 8001620:	d001      	beq.n	8001626 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001622:	f000 f997 	bl	8001954 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	4a14      	ldr	r2, [pc, #80]	; (800167c <MX_ADC1_Init+0x13c>)
 800162a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800162c:	1d3a      	adds	r2, r7, #4
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <MX_ADC1_Init+0x12c>)
 8001630:	0011      	movs	r1, r2
 8001632:	0018      	movs	r0, r3
 8001634:	f000 ffee 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001638:	1e03      	subs	r3, r0, #0
 800163a:	d001      	beq.n	8001640 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800163c:	f000 f98a 	bl	8001954 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	4a0f      	ldr	r2, [pc, #60]	; (8001680 <MX_ADC1_Init+0x140>)
 8001644:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001646:	1d3a      	adds	r2, r7, #4
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <MX_ADC1_Init+0x12c>)
 800164a:	0011      	movs	r1, r2
 800164c:	0018      	movs	r0, r3
 800164e:	f000 ffe1 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001652:	1e03      	subs	r3, r0, #0
 8001654:	d001      	beq.n	800165a <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8001656:	f000 f97d 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  gConfig = sConfig;
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <MX_ADC1_Init+0x144>)
 800165c:	1d3a      	adds	r2, r7, #4
 800165e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001660:	c313      	stmia	r3!, {r0, r1, r4}
  /* USER CODE END ADC1_Init 2 */

}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	46bd      	mov	sp, r7
 8001666:	b005      	add	sp, #20
 8001668:	bd90      	pop	{r4, r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	20000090 	.word	0x20000090
 8001670:	40012400 	.word	0x40012400
 8001674:	04000002 	.word	0x04000002
 8001678:	08000004 	.word	0x08000004
 800167c:	0c000008 	.word	0x0c000008
 8001680:	10000010 	.word	0x10000010
 8001684:	20000120 	.word	0x20000120

08001688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b08b      	sub	sp, #44	; 0x2c
 800168c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	2414      	movs	r4, #20
 8001690:	193b      	adds	r3, r7, r4
 8001692:	0018      	movs	r0, r3
 8001694:	2314      	movs	r3, #20
 8001696:	001a      	movs	r2, r3
 8001698:	2100      	movs	r1, #0
 800169a:	f002 faf9 	bl	8003c90 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800169e:	4b3b      	ldr	r3, [pc, #236]	; (800178c <MX_GPIO_Init+0x104>)
 80016a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016a2:	4b3a      	ldr	r3, [pc, #232]	; (800178c <MX_GPIO_Init+0x104>)
 80016a4:	2104      	movs	r1, #4
 80016a6:	430a      	orrs	r2, r1
 80016a8:	635a      	str	r2, [r3, #52]	; 0x34
 80016aa:	4b38      	ldr	r3, [pc, #224]	; (800178c <MX_GPIO_Init+0x104>)
 80016ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ae:	2204      	movs	r2, #4
 80016b0:	4013      	ands	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016b6:	4b35      	ldr	r3, [pc, #212]	; (800178c <MX_GPIO_Init+0x104>)
 80016b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016ba:	4b34      	ldr	r3, [pc, #208]	; (800178c <MX_GPIO_Init+0x104>)
 80016bc:	2120      	movs	r1, #32
 80016be:	430a      	orrs	r2, r1
 80016c0:	635a      	str	r2, [r3, #52]	; 0x34
 80016c2:	4b32      	ldr	r3, [pc, #200]	; (800178c <MX_GPIO_Init+0x104>)
 80016c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c6:	2220      	movs	r2, #32
 80016c8:	4013      	ands	r3, r2
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ce:	4b2f      	ldr	r3, [pc, #188]	; (800178c <MX_GPIO_Init+0x104>)
 80016d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d2:	4b2e      	ldr	r3, [pc, #184]	; (800178c <MX_GPIO_Init+0x104>)
 80016d4:	2101      	movs	r1, #1
 80016d6:	430a      	orrs	r2, r1
 80016d8:	635a      	str	r2, [r3, #52]	; 0x34
 80016da:	4b2c      	ldr	r3, [pc, #176]	; (800178c <MX_GPIO_Init+0x104>)
 80016dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016de:	2201      	movs	r2, #1
 80016e0:	4013      	ands	r3, r2
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e6:	4b29      	ldr	r3, [pc, #164]	; (800178c <MX_GPIO_Init+0x104>)
 80016e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016ea:	4b28      	ldr	r3, [pc, #160]	; (800178c <MX_GPIO_Init+0x104>)
 80016ec:	2102      	movs	r1, #2
 80016ee:	430a      	orrs	r2, r1
 80016f0:	635a      	str	r2, [r3, #52]	; 0x34
 80016f2:	4b26      	ldr	r3, [pc, #152]	; (800178c <MX_GPIO_Init+0x104>)
 80016f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016f6:	2202      	movs	r2, #2
 80016f8:	4013      	ands	r3, r2
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	4823      	ldr	r0, [pc, #140]	; (8001790 <MX_GPIO_Init+0x108>)
 8001704:	2200      	movs	r2, #0
 8001706:	0019      	movs	r1, r3
 8001708:	f001 fc6d 	bl	8002fe6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 800170c:	4b21      	ldr	r3, [pc, #132]	; (8001794 <MX_GPIO_Init+0x10c>)
 800170e:	2200      	movs	r2, #0
 8001710:	21a0      	movs	r1, #160	; 0xa0
 8001712:	0018      	movs	r0, r3
 8001714:	f001 fc67 	bl	8002fe6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001718:	193b      	adds	r3, r7, r4
 800171a:	2280      	movs	r2, #128	; 0x80
 800171c:	0052      	lsls	r2, r2, #1
 800171e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	193b      	adds	r3, r7, r4
 8001722:	2201      	movs	r2, #1
 8001724:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	193b      	adds	r3, r7, r4
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	193b      	adds	r3, r7, r4
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001732:	193b      	adds	r3, r7, r4
 8001734:	4a16      	ldr	r2, [pc, #88]	; (8001790 <MX_GPIO_Init+0x108>)
 8001736:	0019      	movs	r1, r3
 8001738:	0010      	movs	r0, r2
 800173a:	f001 fad3 	bl	8002ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800173e:	193b      	adds	r3, r7, r4
 8001740:	2208      	movs	r2, #8
 8001742:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001744:	193b      	adds	r3, r7, r4
 8001746:	2200      	movs	r2, #0
 8001748:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800174a:	193b      	adds	r3, r7, r4
 800174c:	2201      	movs	r2, #1
 800174e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001750:	193b      	adds	r3, r7, r4
 8001752:	4a10      	ldr	r2, [pc, #64]	; (8001794 <MX_GPIO_Init+0x10c>)
 8001754:	0019      	movs	r1, r3
 8001756:	0010      	movs	r0, r2
 8001758:	f001 fac4 	bl	8002ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800175c:	0021      	movs	r1, r4
 800175e:	187b      	adds	r3, r7, r1
 8001760:	22a0      	movs	r2, #160	; 0xa0
 8001762:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001764:	187b      	adds	r3, r7, r1
 8001766:	2201      	movs	r2, #1
 8001768:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	187b      	adds	r3, r7, r1
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001770:	187b      	adds	r3, r7, r1
 8001772:	2200      	movs	r2, #0
 8001774:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001776:	187b      	adds	r3, r7, r1
 8001778:	4a06      	ldr	r2, [pc, #24]	; (8001794 <MX_GPIO_Init+0x10c>)
 800177a:	0019      	movs	r1, r3
 800177c:	0010      	movs	r0, r2
 800177e:	f001 fab1 	bl	8002ce4 <HAL_GPIO_Init>

}
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	b00b      	add	sp, #44	; 0x2c
 8001788:	bd90      	pop	{r4, r7, pc}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	40021000 	.word	0x40021000
 8001790:	50000800 	.word	0x50000800
 8001794:	50000400 	.word	0x50000400

08001798 <Get_SensorDist>:
  }

  return 0;
}

uint32_t Get_SensorDist(volatile uint32_t values[NUM_SENSORS], uint32_t save[NUM_SENSORS]) {
 8001798:	b5b0      	push	{r4, r5, r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  float dist = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]

  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 80017a6:	230b      	movs	r3, #11
 80017a8:	18fb      	adds	r3, r7, r3
 80017aa:	2200      	movs	r2, #0
 80017ac:	701a      	strb	r2, [r3, #0]
 80017ae:	e02c      	b.n	800180a <Get_SensorDist+0x72>
    dist += powf((float)values[i] - (float)save[i], 2);
 80017b0:	250b      	movs	r5, #11
 80017b2:	197b      	adds	r3, r7, r5
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	18d3      	adds	r3, r2, r3
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	f7ff fc3a 	bl	8001038 <__aeabi_ui2f>
 80017c4:	1c04      	adds	r4, r0, #0
 80017c6:	197b      	adds	r3, r7, r5
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	18d3      	adds	r3, r2, r3
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	0018      	movs	r0, r3
 80017d4:	f7ff fc30 	bl	8001038 <__aeabi_ui2f>
 80017d8:	1c03      	adds	r3, r0, #0
 80017da:	1c19      	adds	r1, r3, #0
 80017dc:	1c20      	adds	r0, r4, #0
 80017de:	f7ff f9f9 	bl	8000bd4 <__aeabi_fsub>
 80017e2:	1c03      	adds	r3, r0, #0
 80017e4:	1c1a      	adds	r2, r3, #0
 80017e6:	2380      	movs	r3, #128	; 0x80
 80017e8:	05db      	lsls	r3, r3, #23
 80017ea:	1c19      	adds	r1, r3, #0
 80017ec:	1c10      	adds	r0, r2, #0
 80017ee:	f002 fa57 	bl	8003ca0 <powf>
 80017f2:	1c03      	adds	r3, r0, #0
 80017f4:	1c19      	adds	r1, r3, #0
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f7fe fd60 	bl	80002bc <__aeabi_fadd>
 80017fc:	1c03      	adds	r3, r0, #0
 80017fe:	60fb      	str	r3, [r7, #12]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001800:	197b      	adds	r3, r7, r5
 8001802:	781a      	ldrb	r2, [r3, #0]
 8001804:	197b      	adds	r3, r7, r5
 8001806:	3201      	adds	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
 800180a:	230b      	movs	r3, #11
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b04      	cmp	r3, #4
 8001812:	d9cd      	bls.n	80017b0 <Get_SensorDist+0x18>
  }

  return (uint32_t)sqrtf(dist);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	1c18      	adds	r0, r3, #0
 8001818:	f002 fa96 	bl	8003d48 <sqrtf>
 800181c:	1c03      	adds	r3, r0, #0
 800181e:	1c18      	adds	r0, r3, #0
 8001820:	f7fe fd34 	bl	800028c <__aeabi_f2uiz>
 8001824:	0003      	movs	r3, r0
}
 8001826:	0018      	movs	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	b004      	add	sp, #16
 800182c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001830 <Get_InternalDist>:

uint32_t Get_InternalDist(volatile uint32_t values[NUM_SENSORS]) {
 8001830:	b590      	push	{r4, r7, lr}
 8001832:	b087      	sub	sp, #28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  float mean, sum = 0.0, std = 0.0;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]

  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001840:	2313      	movs	r3, #19
 8001842:	18fb      	adds	r3, r7, r3
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
 8001848:	e015      	b.n	8001876 <Get_InternalDist+0x46>
    sum += (float)values[i];
 800184a:	2413      	movs	r4, #19
 800184c:	193b      	adds	r3, r7, r4
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	18d3      	adds	r3, r2, r3
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	0018      	movs	r0, r3
 800185a:	f7ff fbed 	bl	8001038 <__aeabi_ui2f>
 800185e:	1c03      	adds	r3, r0, #0
 8001860:	1c19      	adds	r1, r3, #0
 8001862:	6978      	ldr	r0, [r7, #20]
 8001864:	f7fe fd2a 	bl	80002bc <__aeabi_fadd>
 8001868:	1c03      	adds	r3, r0, #0
 800186a:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 800186c:	193b      	adds	r3, r7, r4
 800186e:	781a      	ldrb	r2, [r3, #0]
 8001870:	193b      	adds	r3, r7, r4
 8001872:	3201      	adds	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]
 8001876:	2313      	movs	r3, #19
 8001878:	18fb      	adds	r3, r7, r3
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b04      	cmp	r3, #4
 800187e:	d9e4      	bls.n	800184a <Get_InternalDist+0x1a>
  }
  mean = sum / NUM_SENSORS;
 8001880:	4921      	ldr	r1, [pc, #132]	; (8001908 <Get_InternalDist+0xd8>)
 8001882:	6978      	ldr	r0, [r7, #20]
 8001884:	f7fe feb8 	bl	80005f8 <__aeabi_fdiv>
 8001888:	1c03      	adds	r3, r0, #0
 800188a:	60bb      	str	r3, [r7, #8]

  sum = 0.0;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001890:	2312      	movs	r3, #18
 8001892:	18fb      	adds	r3, r7, r3
 8001894:	2200      	movs	r2, #0
 8001896:	701a      	strb	r2, [r3, #0]
 8001898:	e022      	b.n	80018e0 <Get_InternalDist+0xb0>
    sum += powf((float)values[i] - mean, 2);
 800189a:	2412      	movs	r4, #18
 800189c:	193b      	adds	r3, r7, r4
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	18d3      	adds	r3, r2, r3
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	0018      	movs	r0, r3
 80018aa:	f7ff fbc5 	bl	8001038 <__aeabi_ui2f>
 80018ae:	1c03      	adds	r3, r0, #0
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	1c18      	adds	r0, r3, #0
 80018b4:	f7ff f98e 	bl	8000bd4 <__aeabi_fsub>
 80018b8:	1c03      	adds	r3, r0, #0
 80018ba:	1c1a      	adds	r2, r3, #0
 80018bc:	2380      	movs	r3, #128	; 0x80
 80018be:	05db      	lsls	r3, r3, #23
 80018c0:	1c19      	adds	r1, r3, #0
 80018c2:	1c10      	adds	r0, r2, #0
 80018c4:	f002 f9ec 	bl	8003ca0 <powf>
 80018c8:	1c03      	adds	r3, r0, #0
 80018ca:	1c19      	adds	r1, r3, #0
 80018cc:	6978      	ldr	r0, [r7, #20]
 80018ce:	f7fe fcf5 	bl	80002bc <__aeabi_fadd>
 80018d2:	1c03      	adds	r3, r0, #0
 80018d4:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 80018d6:	193b      	adds	r3, r7, r4
 80018d8:	781a      	ldrb	r2, [r3, #0]
 80018da:	193b      	adds	r3, r7, r4
 80018dc:	3201      	adds	r2, #1
 80018de:	701a      	strb	r2, [r3, #0]
 80018e0:	2312      	movs	r3, #18
 80018e2:	18fb      	adds	r3, r7, r3
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b04      	cmp	r3, #4
 80018e8:	d9d7      	bls.n	800189a <Get_InternalDist+0x6a>
  }
  std = sqrtf(sum);
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	1c18      	adds	r0, r3, #0
 80018ee:	f002 fa2b 	bl	8003d48 <sqrtf>
 80018f2:	1c03      	adds	r3, r0, #0
 80018f4:	60fb      	str	r3, [r7, #12]

  return (uint32_t)std;
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f7fe fcc8 	bl	800028c <__aeabi_f2uiz>
 80018fc:	0003      	movs	r3, r0
}
 80018fe:	0018      	movs	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	b007      	add	sp, #28
 8001904:	bd90      	pop	{r4, r7, pc}
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	40a00000 	.word	0x40a00000

0800190c <Sensor_SaveProfile>:

void Sensor_SaveProfile() {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001912:	1dfb      	adds	r3, r7, #7
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
 8001918:	e00e      	b.n	8001938 <Sensor_SaveProfile+0x2c>
    sensor_sav[i] = sensor_val[i];
 800191a:	1dfb      	adds	r3, r7, #7
 800191c:	7819      	ldrb	r1, [r3, #0]
 800191e:	1dfb      	adds	r3, r7, #7
 8001920:	781a      	ldrb	r2, [r3, #0]
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <Sensor_SaveProfile+0x40>)
 8001924:	0089      	lsls	r1, r1, #2
 8001926:	58c9      	ldr	r1, [r1, r3]
 8001928:	4b09      	ldr	r3, [pc, #36]	; (8001950 <Sensor_SaveProfile+0x44>)
 800192a:	0092      	lsls	r2, r2, #2
 800192c:	50d1      	str	r1, [r2, r3]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 800192e:	1dfb      	adds	r3, r7, #7
 8001930:	781a      	ldrb	r2, [r3, #0]
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	3201      	adds	r2, #1
 8001936:	701a      	strb	r2, [r3, #0]
 8001938:	1dfb      	adds	r3, r7, #7
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b04      	cmp	r3, #4
 800193e:	d9ec      	bls.n	800191a <Sensor_SaveProfile+0xe>
  }
}
 8001940:	46c0      	nop			; (mov r8, r8)
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b002      	add	sp, #8
 8001948:	bd80      	pop	{r7, pc}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	20000108 	.word	0x20000108
 8001950:	200000f4 	.word	0x200000f4

08001954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001958:	b672      	cpsid	i
}
 800195a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800195c:	e7fe      	b.n	800195c <Error_Handler+0x8>
	...

08001960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_MspInit+0x4c>)
 8001968:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800196a:	4b10      	ldr	r3, [pc, #64]	; (80019ac <HAL_MspInit+0x4c>)
 800196c:	2101      	movs	r1, #1
 800196e:	430a      	orrs	r2, r1
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
 8001972:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <HAL_MspInit+0x4c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	2201      	movs	r2, #1
 8001978:	4013      	ands	r3, r2
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <HAL_MspInit+0x4c>)
 8001980:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001982:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <HAL_MspInit+0x4c>)
 8001984:	2180      	movs	r1, #128	; 0x80
 8001986:	0549      	lsls	r1, r1, #21
 8001988:	430a      	orrs	r2, r1
 800198a:	63da      	str	r2, [r3, #60]	; 0x3c
 800198c:	4b07      	ldr	r3, [pc, #28]	; (80019ac <HAL_MspInit+0x4c>)
 800198e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	055b      	lsls	r3, r3, #21
 8001994:	4013      	ands	r3, r2
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800199a:	23c0      	movs	r3, #192	; 0xc0
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	0018      	movs	r0, r3
 80019a0:	f000 f984 	bl	8001cac <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a4:	46c0      	nop			; (mov r8, r8)
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b002      	add	sp, #8
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40021000 	.word	0x40021000

080019b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b091      	sub	sp, #68	; 0x44
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	232c      	movs	r3, #44	; 0x2c
 80019ba:	18fb      	adds	r3, r7, r3
 80019bc:	0018      	movs	r0, r3
 80019be:	2314      	movs	r3, #20
 80019c0:	001a      	movs	r2, r3
 80019c2:	2100      	movs	r1, #0
 80019c4:	f002 f964 	bl	8003c90 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c8:	2410      	movs	r4, #16
 80019ca:	193b      	adds	r3, r7, r4
 80019cc:	0018      	movs	r0, r3
 80019ce:	231c      	movs	r3, #28
 80019d0:	001a      	movs	r2, r3
 80019d2:	2100      	movs	r1, #0
 80019d4:	f002 f95c 	bl	8003c90 <memset>
  if(hadc->Instance==ADC1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a24      	ldr	r2, [pc, #144]	; (8001a70 <HAL_ADC_MspInit+0xc0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d141      	bne.n	8001a66 <HAL_ADC_MspInit+0xb6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019e2:	193b      	adds	r3, r7, r4
 80019e4:	2280      	movs	r2, #128	; 0x80
 80019e6:	01d2      	lsls	r2, r2, #7
 80019e8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80019ea:	193b      	adds	r3, r7, r4
 80019ec:	2200      	movs	r2, #0
 80019ee:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f0:	193b      	adds	r3, r7, r4
 80019f2:	0018      	movs	r0, r3
 80019f4:	f001 ffee 	bl	80039d4 <HAL_RCCEx_PeriphCLKConfig>
 80019f8:	1e03      	subs	r3, r0, #0
 80019fa:	d001      	beq.n	8001a00 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80019fc:	f7ff ffaa 	bl	8001954 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a00:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <HAL_ADC_MspInit+0xc4>)
 8001a02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a04:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <HAL_ADC_MspInit+0xc4>)
 8001a06:	2180      	movs	r1, #128	; 0x80
 8001a08:	0349      	lsls	r1, r1, #13
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	641a      	str	r2, [r3, #64]	; 0x40
 8001a0e:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <HAL_ADC_MspInit+0xc4>)
 8001a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	035b      	lsls	r3, r3, #13
 8001a16:	4013      	ands	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_ADC_MspInit+0xc4>)
 8001a1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a20:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <HAL_ADC_MspInit+0xc4>)
 8001a22:	2101      	movs	r1, #1
 8001a24:	430a      	orrs	r2, r1
 8001a26:	635a      	str	r2, [r3, #52]	; 0x34
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_ADC_MspInit+0xc4>)
 8001a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4013      	ands	r3, r2
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001a34:	212c      	movs	r1, #44	; 0x2c
 8001a36:	187b      	adds	r3, r7, r1
 8001a38:	221f      	movs	r2, #31
 8001a3a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a3c:	187b      	adds	r3, r7, r1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	187b      	adds	r3, r7, r1
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	187a      	adds	r2, r7, r1
 8001a4a:	23a0      	movs	r3, #160	; 0xa0
 8001a4c:	05db      	lsls	r3, r3, #23
 8001a4e:	0011      	movs	r1, r2
 8001a50:	0018      	movs	r0, r3
 8001a52:	f001 f947 	bl	8002ce4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2100      	movs	r1, #0
 8001a5a:	200c      	movs	r0, #12
 8001a5c:	f001 f904 	bl	8002c68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001a60:	200c      	movs	r0, #12
 8001a62:	f001 f916 	bl	8002c92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b011      	add	sp, #68	; 0x44
 8001a6c:	bd90      	pop	{r4, r7, pc}
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	40012400 	.word	0x40012400
 8001a74:	40021000 	.word	0x40021000

08001a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <NMI_Handler+0x4>

08001a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a82:	e7fe      	b.n	8001a82 <HardFault_Handler+0x4>

08001a84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a88:	46c0      	nop			; (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a92:	46c0      	nop			; (mov r8, r8)
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a9c:	f000 f8c6 	bl	8001c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001aa0:	f001 f914 	bl	8002ccc <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa4:	46c0      	nop			; (mov r8, r8)
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001aac:	b5b0      	push	{r4, r5, r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */
  sensor_val[sel++] = HAL_ADC_GetValue(&hadc1);
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <ADC1_IRQHandler+0x40>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	b2d1      	uxtb	r1, r2
 8001ab8:	4a0c      	ldr	r2, [pc, #48]	; (8001aec <ADC1_IRQHandler+0x40>)
 8001aba:	7011      	strb	r1, [r2, #0]
 8001abc:	001c      	movs	r4, r3
 8001abe:	4b0c      	ldr	r3, [pc, #48]	; (8001af0 <ADC1_IRQHandler+0x44>)
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f000 fc6b 	bl	800239c <HAL_ADC_GetValue>
 8001ac6:	0001      	movs	r1, r0
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <ADC1_IRQHandler+0x48>)
 8001aca:	00a2      	lsls	r2, r4, #2
 8001acc:	50d1      	str	r1, [r2, r3]
  if (sel == NUM_SENSORS) sel = 0;
 8001ace:	4b07      	ldr	r3, [pc, #28]	; (8001aec <ADC1_IRQHandler+0x40>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b05      	cmp	r3, #5
 8001ad4:	d102      	bne.n	8001adc <ADC1_IRQHandler+0x30>
 8001ad6:	4b05      	ldr	r3, [pc, #20]	; (8001aec <ADC1_IRQHandler+0x40>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001adc:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <ADC1_IRQHandler+0x44>)
 8001ade:	0018      	movs	r0, r3
 8001ae0:	f000 fc68 	bl	80023b4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001ae4:	46c0      	nop			; (mov r8, r8)
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	2000012c 	.word	0x2000012c
 8001af0:	20000090 	.word	0x20000090
 8001af4:	20000108 	.word	0x20000108

08001af8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001afc:	46c0      	nop			; (mov r8, r8)
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <Reset_Handler>:
 8001b04:	480d      	ldr	r0, [pc, #52]	; (8001b3c <LoopForever+0x2>)
 8001b06:	4685      	mov	sp, r0
 8001b08:	f7ff fff6 	bl	8001af8 <SystemInit>
 8001b0c:	480c      	ldr	r0, [pc, #48]	; (8001b40 <LoopForever+0x6>)
 8001b0e:	490d      	ldr	r1, [pc, #52]	; (8001b44 <LoopForever+0xa>)
 8001b10:	4a0d      	ldr	r2, [pc, #52]	; (8001b48 <LoopForever+0xe>)
 8001b12:	2300      	movs	r3, #0
 8001b14:	e002      	b.n	8001b1c <LoopCopyDataInit>

08001b16 <CopyDataInit>:
 8001b16:	58d4      	ldr	r4, [r2, r3]
 8001b18:	50c4      	str	r4, [r0, r3]
 8001b1a:	3304      	adds	r3, #4

08001b1c <LoopCopyDataInit>:
 8001b1c:	18c4      	adds	r4, r0, r3
 8001b1e:	428c      	cmp	r4, r1
 8001b20:	d3f9      	bcc.n	8001b16 <CopyDataInit>
 8001b22:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <LoopForever+0x12>)
 8001b24:	4c0a      	ldr	r4, [pc, #40]	; (8001b50 <LoopForever+0x16>)
 8001b26:	2300      	movs	r3, #0
 8001b28:	e001      	b.n	8001b2e <LoopFillZerobss>

08001b2a <FillZerobss>:
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	3204      	adds	r2, #4

08001b2e <LoopFillZerobss>:
 8001b2e:	42a2      	cmp	r2, r4
 8001b30:	d3fb      	bcc.n	8001b2a <FillZerobss>
 8001b32:	f002 f889 	bl	8003c48 <__libc_init_array>
 8001b36:	f7ff fadf 	bl	80010f8 <main>

08001b3a <LoopForever>:
 8001b3a:	e7fe      	b.n	8001b3a <LoopForever>
 8001b3c:	20009000 	.word	0x20009000
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000074 	.word	0x20000074
 8001b48:	08004758 	.word	0x08004758
 8001b4c:	20000074 	.word	0x20000074
 8001b50:	20000134 	.word	0x20000134

08001b54 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:
 8001b54:	e7fe      	b.n	8001b54 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>
	...

08001b58 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b5e:	1dfb      	adds	r3, r7, #7
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <HAL_Init+0x3c>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b0a      	ldr	r3, [pc, #40]	; (8001b94 <HAL_Init+0x3c>)
 8001b6a:	2180      	movs	r1, #128	; 0x80
 8001b6c:	0049      	lsls	r1, r1, #1
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b72:	2003      	movs	r0, #3
 8001b74:	f000 f810 	bl	8001b98 <HAL_InitTick>
 8001b78:	1e03      	subs	r3, r0, #0
 8001b7a:	d003      	beq.n	8001b84 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001b7c:	1dfb      	adds	r3, r7, #7
 8001b7e:	2201      	movs	r2, #1
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	e001      	b.n	8001b88 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001b84:	f7ff feec 	bl	8001960 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b88:	1dfb      	adds	r3, r7, #7
 8001b8a:	781b      	ldrb	r3, [r3, #0]
}
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b002      	add	sp, #8
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40022000 	.word	0x40022000

08001b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ba0:	230f      	movs	r3, #15
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001ba8:	4b1d      	ldr	r3, [pc, #116]	; (8001c20 <HAL_InitTick+0x88>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d02b      	beq.n	8001c08 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001bb0:	4b1c      	ldr	r3, [pc, #112]	; (8001c24 <HAL_InitTick+0x8c>)
 8001bb2:	681c      	ldr	r4, [r3, #0]
 8001bb4:	4b1a      	ldr	r3, [pc, #104]	; (8001c20 <HAL_InitTick+0x88>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	0019      	movs	r1, r3
 8001bba:	23fa      	movs	r3, #250	; 0xfa
 8001bbc:	0098      	lsls	r0, r3, #2
 8001bbe:	f7fe fa9f 	bl	8000100 <__udivsi3>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	0019      	movs	r1, r3
 8001bc6:	0020      	movs	r0, r4
 8001bc8:	f7fe fa9a 	bl	8000100 <__udivsi3>
 8001bcc:	0003      	movs	r3, r0
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f001 f86f 	bl	8002cb2 <HAL_SYSTICK_Config>
 8001bd4:	1e03      	subs	r3, r0, #0
 8001bd6:	d112      	bne.n	8001bfe <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	d80a      	bhi.n	8001bf4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	2301      	movs	r3, #1
 8001be2:	425b      	negs	r3, r3
 8001be4:	2200      	movs	r2, #0
 8001be6:	0018      	movs	r0, r3
 8001be8:	f001 f83e 	bl	8002c68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bec:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <HAL_InitTick+0x90>)
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	e00d      	b.n	8001c10 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001bf4:	230f      	movs	r3, #15
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	e008      	b.n	8001c10 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bfe:	230f      	movs	r3, #15
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	2201      	movs	r2, #1
 8001c04:	701a      	strb	r2, [r3, #0]
 8001c06:	e003      	b.n	8001c10 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c08:	230f      	movs	r3, #15
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001c10:	230f      	movs	r3, #15
 8001c12:	18fb      	adds	r3, r7, r3
 8001c14:	781b      	ldrb	r3, [r3, #0]
}
 8001c16:	0018      	movs	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b005      	add	sp, #20
 8001c1c:	bd90      	pop	{r4, r7, pc}
 8001c1e:	46c0      	nop			; (mov r8, r8)
 8001c20:	2000000c 	.word	0x2000000c
 8001c24:	20000004 	.word	0x20000004
 8001c28:	20000008 	.word	0x20000008

08001c2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c30:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_IncTick+0x1c>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	001a      	movs	r2, r3
 8001c36:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <HAL_IncTick+0x20>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	18d2      	adds	r2, r2, r3
 8001c3c:	4b03      	ldr	r3, [pc, #12]	; (8001c4c <HAL_IncTick+0x20>)
 8001c3e:	601a      	str	r2, [r3, #0]
}
 8001c40:	46c0      	nop			; (mov r8, r8)
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	2000000c 	.word	0x2000000c
 8001c4c:	20000130 	.word	0x20000130

08001c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  return uwTick;
 8001c54:	4b02      	ldr	r3, [pc, #8]	; (8001c60 <HAL_GetTick+0x10>)
 8001c56:	681b      	ldr	r3, [r3, #0]
}
 8001c58:	0018      	movs	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	46c0      	nop			; (mov r8, r8)
 8001c60:	20000130 	.word	0x20000130

08001c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c6c:	f7ff fff0 	bl	8001c50 <HAL_GetTick>
 8001c70:	0003      	movs	r3, r0
 8001c72:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	d005      	beq.n	8001c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <HAL_Delay+0x44>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	001a      	movs	r2, r3
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	189b      	adds	r3, r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c8a:	46c0      	nop			; (mov r8, r8)
 8001c8c:	f7ff ffe0 	bl	8001c50 <HAL_GetTick>
 8001c90:	0002      	movs	r2, r0
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d8f7      	bhi.n	8001c8c <HAL_Delay+0x28>
  {
  }
}
 8001c9c:	46c0      	nop			; (mov r8, r8)
 8001c9e:	46c0      	nop			; (mov r8, r8)
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b004      	add	sp, #16
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	2000000c 	.word	0x2000000c

08001cac <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a06      	ldr	r2, [pc, #24]	; (8001cd4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	0019      	movs	r1, r3
 8001cbe:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	601a      	str	r2, [r3, #0]
}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b002      	add	sp, #8
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	40010000 	.word	0x40010000
 8001cd4:	fffff9ff 	.word	0xfffff9ff

08001cd8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001ce8:	401a      	ands	r2, r3
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	431a      	orrs	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	601a      	str	r2, [r3, #0]
}
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b002      	add	sp, #8
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	fe3fffff 	.word	0xfe3fffff

08001d00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	23e0      	movs	r3, #224	; 0xe0
 8001d0e:	045b      	lsls	r3, r3, #17
 8001d10:	4013      	ands	r3, r2
}
 8001d12:	0018      	movs	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	b002      	add	sp, #8
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b084      	sub	sp, #16
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	60f8      	str	r0, [r7, #12]
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	2104      	movs	r1, #4
 8001d2e:	400a      	ands	r2, r1
 8001d30:	2107      	movs	r1, #7
 8001d32:	4091      	lsls	r1, r2
 8001d34:	000a      	movs	r2, r1
 8001d36:	43d2      	mvns	r2, r2
 8001d38:	401a      	ands	r2, r3
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	2104      	movs	r1, #4
 8001d3e:	400b      	ands	r3, r1
 8001d40:	6879      	ldr	r1, [r7, #4]
 8001d42:	4099      	lsls	r1, r3
 8001d44:	000b      	movs	r3, r1
 8001d46:	431a      	orrs	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001d4c:	46c0      	nop			; (mov r8, r8)
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	b004      	add	sp, #16
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	2104      	movs	r1, #4
 8001d66:	400a      	ands	r2, r1
 8001d68:	2107      	movs	r1, #7
 8001d6a:	4091      	lsls	r1, r2
 8001d6c:	000a      	movs	r2, r1
 8001d6e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	2104      	movs	r1, #4
 8001d74:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001d76:	40da      	lsrs	r2, r3
 8001d78:	0013      	movs	r3, r2
}
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b002      	add	sp, #8
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68da      	ldr	r2, [r3, #12]
 8001d8e:	23c0      	movs	r3, #192	; 0xc0
 8001d90:	011b      	lsls	r3, r3, #4
 8001d92:	4013      	ands	r3, r2
 8001d94:	d101      	bne.n	8001d9a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d96:	2301      	movs	r3, #1
 8001d98:	e000      	b.n	8001d9c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b002      	add	sp, #8
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	211f      	movs	r1, #31
 8001db8:	400a      	ands	r2, r1
 8001dba:	210f      	movs	r1, #15
 8001dbc:	4091      	lsls	r1, r2
 8001dbe:	000a      	movs	r2, r1
 8001dc0:	43d2      	mvns	r2, r2
 8001dc2:	401a      	ands	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	0e9b      	lsrs	r3, r3, #26
 8001dc8:	210f      	movs	r1, #15
 8001dca:	4019      	ands	r1, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	201f      	movs	r0, #31
 8001dd0:	4003      	ands	r3, r0
 8001dd2:	4099      	lsls	r1, r3
 8001dd4:	000b      	movs	r3, r1
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ddc:	46c0      	nop			; (mov r8, r8)
 8001dde:	46bd      	mov	sp, r7
 8001de0:	b004      	add	sp, #16
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	035b      	lsls	r3, r3, #13
 8001df6:	0b5b      	lsrs	r3, r3, #13
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	46bd      	mov	sp, r7
 8001e02:	b002      	add	sp, #8
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b082      	sub	sp, #8
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	0352      	lsls	r2, r2, #13
 8001e18:	0b52      	lsrs	r2, r2, #13
 8001e1a:	43d2      	mvns	r2, r2
 8001e1c:	401a      	ands	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b002      	add	sp, #8
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	2203      	movs	r2, #3
 8001e38:	4013      	ands	r3, r2
}
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b002      	add	sp, #8
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	0212      	lsls	r2, r2, #8
 8001e58:	43d2      	mvns	r2, r2
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	400b      	ands	r3, r1
 8001e64:	4904      	ldr	r1, [pc, #16]	; (8001e78 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001e66:	400b      	ands	r3, r1
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b004      	add	sp, #16
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	07ffff00 	.word	0x07ffff00

08001e7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	4a05      	ldr	r2, [pc, #20]	; (8001ea0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2280      	movs	r2, #128	; 0x80
 8001e8e:	0552      	lsls	r2, r2, #21
 8001e90:	431a      	orrs	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e96:	46c0      	nop			; (mov r8, r8)
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	b002      	add	sp, #8
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	46c0      	nop			; (mov r8, r8)
 8001ea0:	6fffffe8 	.word	0x6fffffe8

08001ea4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	055b      	lsls	r3, r3, #21
 8001eb4:	401a      	ands	r2, r3
 8001eb6:	2380      	movs	r3, #128	; 0x80
 8001eb8:	055b      	lsls	r3, r3, #21
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d101      	bne.n	8001ec2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b002      	add	sp, #8
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4a04      	ldr	r2, [pc, #16]	; (8001eec <LL_ADC_Enable+0x20>)
 8001eda:	4013      	ands	r3, r2
 8001edc:	2201      	movs	r2, #1
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ee4:	46c0      	nop			; (mov r8, r8)
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	b002      	add	sp, #8
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	7fffffe8 	.word	0x7fffffe8

08001ef0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2201      	movs	r2, #1
 8001efe:	4013      	ands	r3, r2
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <LL_ADC_IsEnabled+0x18>
 8001f04:	2301      	movs	r3, #1
 8001f06:	e000      	b.n	8001f0a <LL_ADC_IsEnabled+0x1a>
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b002      	add	sp, #8
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	4a04      	ldr	r2, [pc, #16]	; (8001f34 <LL_ADC_REG_StartConversion+0x20>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	2204      	movs	r2, #4
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f2c:	46c0      	nop			; (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b002      	add	sp, #8
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	7fffffe8 	.word	0x7fffffe8

08001f38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	2204      	movs	r2, #4
 8001f46:	4013      	ands	r3, r2
 8001f48:	2b04      	cmp	r3, #4
 8001f4a:	d101      	bne.n	8001f50 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	0018      	movs	r0, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	b002      	add	sp, #8
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f64:	231f      	movs	r3, #31
 8001f66:	18fb      	adds	r3, r7, r3
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e17f      	b.n	8002282 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10a      	bne.n	8001fa0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	f7ff fd0f 	bl	80019b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2254      	movs	r2, #84	; 0x54
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7ff ff7d 	bl	8001ea4 <LL_ADC_IsInternalRegulatorEnabled>
 8001faa:	1e03      	subs	r3, r0, #0
 8001fac:	d115      	bne.n	8001fda <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f7ff ff62 	bl	8001e7c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fb8:	4bb4      	ldr	r3, [pc, #720]	; (800228c <HAL_ADC_Init+0x330>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	49b4      	ldr	r1, [pc, #720]	; (8002290 <HAL_ADC_Init+0x334>)
 8001fbe:	0018      	movs	r0, r3
 8001fc0:	f7fe f89e 	bl	8000100 <__udivsi3>
 8001fc4:	0003      	movs	r3, r0
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f9      	bne.n	8001fce <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f7ff ff60 	bl	8001ea4 <LL_ADC_IsInternalRegulatorEnabled>
 8001fe4:	1e03      	subs	r3, r0, #0
 8001fe6:	d10f      	bne.n	8002008 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fec:	2210      	movs	r2, #16
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002000:	231f      	movs	r3, #31
 8002002:	18fb      	adds	r3, r7, r3
 8002004:	2201      	movs	r2, #1
 8002006:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	0018      	movs	r0, r3
 800200e:	f7ff ff93 	bl	8001f38 <LL_ADC_REG_IsConversionOngoing>
 8002012:	0003      	movs	r3, r0
 8002014:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201a:	2210      	movs	r2, #16
 800201c:	4013      	ands	r3, r2
 800201e:	d000      	beq.n	8002022 <HAL_ADC_Init+0xc6>
 8002020:	e122      	b.n	8002268 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d000      	beq.n	800202a <HAL_ADC_Init+0xce>
 8002028:	e11e      	b.n	8002268 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	4a99      	ldr	r2, [pc, #612]	; (8002294 <HAL_ADC_Init+0x338>)
 8002030:	4013      	ands	r3, r2
 8002032:	2202      	movs	r2, #2
 8002034:	431a      	orrs	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	0018      	movs	r0, r3
 8002040:	f7ff ff56 	bl	8001ef0 <LL_ADC_IsEnabled>
 8002044:	1e03      	subs	r3, r0, #0
 8002046:	d000      	beq.n	800204a <HAL_ADC_Init+0xee>
 8002048:	e0ad      	b.n	80021a6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	7e1b      	ldrb	r3, [r3, #24]
 8002052:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002054:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	7e5b      	ldrb	r3, [r3, #25]
 800205a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800205c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7e9b      	ldrb	r3, [r3, #26]
 8002062:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002064:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <HAL_ADC_Init+0x118>
 800206e:	2380      	movs	r3, #128	; 0x80
 8002070:	015b      	lsls	r3, r3, #5
 8002072:	e000      	b.n	8002076 <HAL_ADC_Init+0x11a>
 8002074:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002076:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800207c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	2b00      	cmp	r3, #0
 8002084:	da04      	bge.n	8002090 <HAL_ADC_Init+0x134>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	085b      	lsrs	r3, r3, #1
 800208e:	e001      	b.n	8002094 <HAL_ADC_Init+0x138>
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8002094:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	212c      	movs	r1, #44	; 0x2c
 800209a:	5c5b      	ldrb	r3, [r3, r1]
 800209c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800209e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2220      	movs	r2, #32
 80020aa:	5c9b      	ldrb	r3, [r3, r2]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d115      	bne.n	80020dc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	7e9b      	ldrb	r3, [r3, #26]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d105      	bne.n	80020c4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	2280      	movs	r2, #128	; 0x80
 80020bc:	0252      	lsls	r2, r2, #9
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
 80020c2:	e00b      	b.n	80020dc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c8:	2220      	movs	r2, #32
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d4:	2201      	movs	r2, #1
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00a      	beq.n	80020fa <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020e8:	23e0      	movs	r3, #224	; 0xe0
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80020f2:	4313      	orrs	r3, r2
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	4a65      	ldr	r2, [pc, #404]	; (8002298 <HAL_ADC_Init+0x33c>)
 8002102:	4013      	ands	r3, r2
 8002104:	0019      	movs	r1, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	430a      	orrs	r2, r1
 800210e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	0f9b      	lsrs	r3, r3, #30
 8002116:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800211c:	4313      	orrs	r3, r2
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	4313      	orrs	r3, r2
 8002122:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	223c      	movs	r2, #60	; 0x3c
 8002128:	5c9b      	ldrb	r3, [r3, r2]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d111      	bne.n	8002152 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	0f9b      	lsrs	r3, r3, #30
 8002134:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800213a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002140:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002146:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	4313      	orrs	r3, r2
 800214c:	2201      	movs	r2, #1
 800214e:	4313      	orrs	r3, r2
 8002150:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	4a50      	ldr	r2, [pc, #320]	; (800229c <HAL_ADC_Init+0x340>)
 800215a:	4013      	ands	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	430a      	orrs	r2, r1
 8002166:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	23c0      	movs	r3, #192	; 0xc0
 800216e:	061b      	lsls	r3, r3, #24
 8002170:	429a      	cmp	r2, r3
 8002172:	d018      	beq.n	80021a6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002178:	2380      	movs	r3, #128	; 0x80
 800217a:	05db      	lsls	r3, r3, #23
 800217c:	429a      	cmp	r2, r3
 800217e:	d012      	beq.n	80021a6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002184:	2380      	movs	r3, #128	; 0x80
 8002186:	061b      	lsls	r3, r3, #24
 8002188:	429a      	cmp	r2, r3
 800218a:	d00c      	beq.n	80021a6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800218c:	4b44      	ldr	r3, [pc, #272]	; (80022a0 <HAL_ADC_Init+0x344>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a44      	ldr	r2, [pc, #272]	; (80022a4 <HAL_ADC_Init+0x348>)
 8002192:	4013      	ands	r3, r2
 8002194:	0019      	movs	r1, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	23f0      	movs	r3, #240	; 0xf0
 800219c:	039b      	lsls	r3, r3, #14
 800219e:	401a      	ands	r2, r3
 80021a0:	4b3f      	ldr	r3, [pc, #252]	; (80022a0 <HAL_ADC_Init+0x344>)
 80021a2:	430a      	orrs	r2, r1
 80021a4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6818      	ldr	r0, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ae:	001a      	movs	r2, r3
 80021b0:	2100      	movs	r1, #0
 80021b2:	f7ff fdb2 	bl	8001d1a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6818      	ldr	r0, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021be:	493a      	ldr	r1, [pc, #232]	; (80022a8 <HAL_ADC_Init+0x34c>)
 80021c0:	001a      	movs	r2, r3
 80021c2:	f7ff fdaa 	bl	8001d1a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d109      	bne.n	80021e2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2110      	movs	r1, #16
 80021da:	4249      	negs	r1, r1
 80021dc:	430a      	orrs	r2, r1
 80021de:	629a      	str	r2, [r3, #40]	; 0x28
 80021e0:	e018      	b.n	8002214 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691a      	ldr	r2, [r3, #16]
 80021e6:	2380      	movs	r3, #128	; 0x80
 80021e8:	039b      	lsls	r3, r3, #14
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d112      	bne.n	8002214 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69db      	ldr	r3, [r3, #28]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	221c      	movs	r2, #28
 80021fe:	4013      	ands	r3, r2
 8002200:	2210      	movs	r2, #16
 8002202:	4252      	negs	r2, r2
 8002204:	409a      	lsls	r2, r3
 8002206:	0011      	movs	r1, r2
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2100      	movs	r1, #0
 800221a:	0018      	movs	r0, r3
 800221c:	f7ff fd9a 	bl	8001d54 <LL_ADC_GetSamplingTimeCommonChannels>
 8002220:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002226:	429a      	cmp	r2, r3
 8002228:	d10b      	bne.n	8002242 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002234:	2203      	movs	r2, #3
 8002236:	4393      	bics	r3, r2
 8002238:	2201      	movs	r2, #1
 800223a:	431a      	orrs	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002240:	e01c      	b.n	800227c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002246:	2212      	movs	r2, #18
 8002248:	4393      	bics	r3, r2
 800224a:	2210      	movs	r2, #16
 800224c:	431a      	orrs	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002256:	2201      	movs	r2, #1
 8002258:	431a      	orrs	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800225e:	231f      	movs	r3, #31
 8002260:	18fb      	adds	r3, r7, r3
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002266:	e009      	b.n	800227c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226c:	2210      	movs	r2, #16
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002274:	231f      	movs	r3, #31
 8002276:	18fb      	adds	r3, r7, r3
 8002278:	2201      	movs	r2, #1
 800227a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800227c:	231f      	movs	r3, #31
 800227e:	18fb      	adds	r3, r7, r3
 8002280:	781b      	ldrb	r3, [r3, #0]
}
 8002282:	0018      	movs	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	b008      	add	sp, #32
 8002288:	bd80      	pop	{r7, pc}
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	20000004 	.word	0x20000004
 8002290:	00030d40 	.word	0x00030d40
 8002294:	fffffefd 	.word	0xfffffefd
 8002298:	fffe0201 	.word	0xfffe0201
 800229c:	1ffffc02 	.word	0x1ffffc02
 80022a0:	40012708 	.word	0x40012708
 80022a4:	ffc3ffff 	.word	0xffc3ffff
 80022a8:	07ffff04 	.word	0x07ffff04

080022ac <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80022ac:	b5b0      	push	{r4, r5, r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	0018      	movs	r0, r3
 80022ba:	f7ff fe3d 	bl	8001f38 <LL_ADC_REG_IsConversionOngoing>
 80022be:	1e03      	subs	r3, r0, #0
 80022c0:	d15f      	bne.n	8002382 <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2254      	movs	r2, #84	; 0x54
 80022c6:	5c9b      	ldrb	r3, [r3, r2]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_ADC_Start_IT+0x24>
 80022cc:	2302      	movs	r3, #2
 80022ce:	e05f      	b.n	8002390 <HAL_ADC_Start_IT+0xe4>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2254      	movs	r2, #84	; 0x54
 80022d4:	2101      	movs	r1, #1
 80022d6:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022d8:	250f      	movs	r5, #15
 80022da:	197c      	adds	r4, r7, r5
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	0018      	movs	r0, r3
 80022e0:	f000 fb70 	bl	80029c4 <ADC_Enable>
 80022e4:	0003      	movs	r3, r0
 80022e6:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022e8:	197b      	adds	r3, r7, r5
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d143      	bne.n	8002378 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f4:	4a28      	ldr	r2, [pc, #160]	; (8002398 <HAL_ADC_Start_IT+0xec>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	2280      	movs	r2, #128	; 0x80
 80022fa:	0052      	lsls	r2, r2, #1
 80022fc:	431a      	orrs	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	221c      	movs	r2, #28
 800230e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2254      	movs	r2, #84	; 0x54
 8002314:	2100      	movs	r1, #0
 8002316:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	211c      	movs	r1, #28
 8002324:	438a      	bics	r2, r1
 8002326:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	2b08      	cmp	r3, #8
 800232e:	d108      	bne.n	8002342 <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2108      	movs	r1, #8
 800233c:	430a      	orrs	r2, r1
 800233e:	605a      	str	r2, [r3, #4]
          break;
 8002340:	e008      	b.n	8002354 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2104      	movs	r1, #4
 800234e:	430a      	orrs	r2, r1
 8002350:	605a      	str	r2, [r3, #4]
          break;
 8002352:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	2b00      	cmp	r3, #0
 800235a:	d107      	bne.n	800236c <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2110      	movs	r1, #16
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	0018      	movs	r0, r3
 8002372:	f7ff fdcf 	bl	8001f14 <LL_ADC_REG_StartConversion>
 8002376:	e008      	b.n	800238a <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2254      	movs	r2, #84	; 0x54
 800237c:	2100      	movs	r1, #0
 800237e:	5499      	strb	r1, [r3, r2]
 8002380:	e003      	b.n	800238a <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002382:	230f      	movs	r3, #15
 8002384:	18fb      	adds	r3, r7, r3
 8002386:	2202      	movs	r2, #2
 8002388:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800238a:	230f      	movs	r3, #15
 800238c:	18fb      	adds	r3, r7, r3
 800238e:	781b      	ldrb	r3, [r3, #0]
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b004      	add	sp, #16
 8002396:	bdb0      	pop	{r4, r5, r7, pc}
 8002398:	fffff0fe 	.word	0xfffff0fe

0800239c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80023aa:	0018      	movs	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	b002      	add	sp, #8
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	2202      	movs	r2, #2
 80023d4:	4013      	ands	r3, r2
 80023d6:	d017      	beq.n	8002408 <HAL_ADC_IRQHandler+0x54>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2202      	movs	r2, #2
 80023dc:	4013      	ands	r3, r2
 80023de:	d013      	beq.n	8002408 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e4:	2210      	movs	r2, #16
 80023e6:	4013      	ands	r3, r2
 80023e8:	d106      	bne.n	80023f8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ee:	2280      	movs	r2, #128	; 0x80
 80023f0:	0112      	lsls	r2, r2, #4
 80023f2:	431a      	orrs	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	0018      	movs	r0, r3
 80023fc:	f000 fb78 	bl	8002af0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2202      	movs	r2, #2
 8002406:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	2204      	movs	r2, #4
 800240c:	4013      	ands	r3, r2
 800240e:	d003      	beq.n	8002418 <HAL_ADC_IRQHandler+0x64>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2204      	movs	r2, #4
 8002414:	4013      	ands	r3, r2
 8002416:	d107      	bne.n	8002428 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	2208      	movs	r2, #8
 800241c:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800241e:	d04d      	beq.n	80024bc <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2208      	movs	r2, #8
 8002424:	4013      	ands	r3, r2
 8002426:	d049      	beq.n	80024bc <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242c:	2210      	movs	r2, #16
 800242e:	4013      	ands	r3, r2
 8002430:	d106      	bne.n	8002440 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002436:	2280      	movs	r2, #128	; 0x80
 8002438:	0092      	lsls	r2, r2, #2
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	0018      	movs	r0, r3
 8002446:	f7ff fc9c 	bl	8001d82 <LL_ADC_REG_IsTriggerSourceSWStart>
 800244a:	1e03      	subs	r3, r0, #0
 800244c:	d02e      	beq.n	80024ac <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	7e9b      	ldrb	r3, [r3, #26]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d12a      	bne.n	80024ac <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2208      	movs	r2, #8
 800245e:	4013      	ands	r3, r2
 8002460:	2b08      	cmp	r3, #8
 8002462:	d123      	bne.n	80024ac <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	0018      	movs	r0, r3
 800246a:	f7ff fd65 	bl	8001f38 <LL_ADC_REG_IsConversionOngoing>
 800246e:	1e03      	subs	r3, r0, #0
 8002470:	d110      	bne.n	8002494 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	210c      	movs	r1, #12
 800247e:	438a      	bics	r2, r1
 8002480:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002486:	4a56      	ldr	r2, [pc, #344]	; (80025e0 <HAL_ADC_IRQHandler+0x22c>)
 8002488:	4013      	ands	r3, r2
 800248a:	2201      	movs	r2, #1
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	659a      	str	r2, [r3, #88]	; 0x58
 8002492:	e00b      	b.n	80024ac <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002498:	2220      	movs	r2, #32
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a4:	2201      	movs	r2, #1
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	0018      	movs	r0, r3
 80024b0:	f000 f898 	bl	80025e4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	220c      	movs	r2, #12
 80024ba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	2280      	movs	r2, #128	; 0x80
 80024c0:	4013      	ands	r3, r2
 80024c2:	d012      	beq.n	80024ea <HAL_ADC_IRQHandler+0x136>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2280      	movs	r2, #128	; 0x80
 80024c8:	4013      	ands	r3, r2
 80024ca:	d00e      	beq.n	80024ea <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d0:	2280      	movs	r2, #128	; 0x80
 80024d2:	0252      	lsls	r2, r2, #9
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	0018      	movs	r0, r3
 80024de:	f000 f889 	bl	80025f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2280      	movs	r2, #128	; 0x80
 80024e8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	4013      	ands	r3, r2
 80024f2:	d014      	beq.n	800251e <HAL_ADC_IRQHandler+0x16a>
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	2380      	movs	r3, #128	; 0x80
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4013      	ands	r3, r2
 80024fc:	d00f      	beq.n	800251e <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002502:	2280      	movs	r2, #128	; 0x80
 8002504:	0292      	lsls	r2, r2, #10
 8002506:	431a      	orrs	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	0018      	movs	r0, r3
 8002510:	f000 fade 	bl	8002ad0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2280      	movs	r2, #128	; 0x80
 800251a:	0052      	lsls	r2, r2, #1
 800251c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4013      	ands	r3, r2
 8002526:	d014      	beq.n	8002552 <HAL_ADC_IRQHandler+0x19e>
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	2380      	movs	r3, #128	; 0x80
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4013      	ands	r3, r2
 8002530:	d00f      	beq.n	8002552 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002536:	2280      	movs	r2, #128	; 0x80
 8002538:	02d2      	lsls	r2, r2, #11
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	0018      	movs	r0, r3
 8002544:	f000 facc 	bl	8002ae0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2280      	movs	r2, #128	; 0x80
 800254e:	0092      	lsls	r2, r2, #2
 8002550:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	2210      	movs	r2, #16
 8002556:	4013      	ands	r3, r2
 8002558:	d02b      	beq.n	80025b2 <HAL_ADC_IRQHandler+0x1fe>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2210      	movs	r2, #16
 800255e:	4013      	ands	r3, r2
 8002560:	d027      	beq.n	80025b2 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	2b00      	cmp	r3, #0
 8002568:	d102      	bne.n	8002570 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800256a:	2301      	movs	r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e008      	b.n	8002582 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	0018      	movs	r0, r3
 8002576:	f7ff fc58 	bl	8001e2a <LL_ADC_REG_GetDMATransfer>
 800257a:	1e03      	subs	r3, r0, #0
 800257c:	d001      	beq.n	8002582 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800257e:	2301      	movs	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d110      	bne.n	80025aa <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258c:	2280      	movs	r2, #128	; 0x80
 800258e:	00d2      	lsls	r2, r2, #3
 8002590:	431a      	orrs	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259a:	2202      	movs	r2, #2
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	0018      	movs	r0, r3
 80025a6:	f000 f82d 	bl	8002604 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2210      	movs	r2, #16
 80025b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	2380      	movs	r3, #128	; 0x80
 80025b6:	019b      	lsls	r3, r3, #6
 80025b8:	4013      	ands	r3, r2
 80025ba:	d00d      	beq.n	80025d8 <HAL_ADC_IRQHandler+0x224>
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	019b      	lsls	r3, r3, #6
 80025c2:	4013      	ands	r3, r2
 80025c4:	d008      	beq.n	80025d8 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 fa99 	bl	8002b00 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2280      	movs	r2, #128	; 0x80
 80025d4:	0192      	lsls	r2, r2, #6
 80025d6:	601a      	str	r2, [r3, #0]
  }
}
 80025d8:	46c0      	nop			; (mov r8, r8)
 80025da:	46bd      	mov	sp, r7
 80025dc:	b006      	add	sp, #24
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	fffffefe 	.word	0xfffffefe

080025e4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80025ec:	46c0      	nop			; (mov r8, r8)
 80025ee:	46bd      	mov	sp, r7
 80025f0:	b002      	add	sp, #8
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80025fc:	46c0      	nop			; (mov r8, r8)
 80025fe:	46bd      	mov	sp, r7
 8002600:	b002      	add	sp, #8
 8002602:	bd80      	pop	{r7, pc}

08002604 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800260c:	46c0      	nop			; (mov r8, r8)
 800260e:	46bd      	mov	sp, r7
 8002610:	b002      	add	sp, #8
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800261e:	2317      	movs	r3, #23
 8002620:	18fb      	adds	r3, r7, r3
 8002622:	2200      	movs	r2, #0
 8002624:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2254      	movs	r2, #84	; 0x54
 800262e:	5c9b      	ldrb	r3, [r3, r2]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d101      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x24>
 8002634:	2302      	movs	r3, #2
 8002636:	e1c0      	b.n	80029ba <HAL_ADC_ConfigChannel+0x3a6>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2254      	movs	r2, #84	; 0x54
 800263c:	2101      	movs	r1, #1
 800263e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff fc77 	bl	8001f38 <LL_ADC_REG_IsConversionOngoing>
 800264a:	1e03      	subs	r3, r0, #0
 800264c:	d000      	beq.n	8002650 <HAL_ADC_ConfigChannel+0x3c>
 800264e:	e1a3      	b.n	8002998 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2b02      	cmp	r3, #2
 8002656:	d100      	bne.n	800265a <HAL_ADC_ConfigChannel+0x46>
 8002658:	e143      	b.n	80028e2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691a      	ldr	r2, [r3, #16]
 800265e:	2380      	movs	r3, #128	; 0x80
 8002660:	061b      	lsls	r3, r3, #24
 8002662:	429a      	cmp	r2, r3
 8002664:	d004      	beq.n	8002670 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800266a:	4ac1      	ldr	r2, [pc, #772]	; (8002970 <HAL_ADC_ConfigChannel+0x35c>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d108      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	0019      	movs	r1, r3
 800267a:	0010      	movs	r0, r2
 800267c:	f7ff fbb2 	bl	8001de4 <LL_ADC_REG_SetSequencerChAdd>
 8002680:	e0c9      	b.n	8002816 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	211f      	movs	r1, #31
 800268c:	400b      	ands	r3, r1
 800268e:	210f      	movs	r1, #15
 8002690:	4099      	lsls	r1, r3
 8002692:	000b      	movs	r3, r1
 8002694:	43db      	mvns	r3, r3
 8002696:	4013      	ands	r3, r2
 8002698:	0019      	movs	r1, r3
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	035b      	lsls	r3, r3, #13
 80026a0:	0b5b      	lsrs	r3, r3, #13
 80026a2:	d105      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x9c>
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	0e9b      	lsrs	r3, r3, #26
 80026aa:	221f      	movs	r2, #31
 80026ac:	4013      	ands	r3, r2
 80026ae:	e098      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2201      	movs	r2, #1
 80026b6:	4013      	ands	r3, r2
 80026b8:	d000      	beq.n	80026bc <HAL_ADC_ConfigChannel+0xa8>
 80026ba:	e091      	b.n	80027e0 <HAL_ADC_ConfigChannel+0x1cc>
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2202      	movs	r2, #2
 80026c2:	4013      	ands	r3, r2
 80026c4:	d000      	beq.n	80026c8 <HAL_ADC_ConfigChannel+0xb4>
 80026c6:	e089      	b.n	80027dc <HAL_ADC_ConfigChannel+0x1c8>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2204      	movs	r2, #4
 80026ce:	4013      	ands	r3, r2
 80026d0:	d000      	beq.n	80026d4 <HAL_ADC_ConfigChannel+0xc0>
 80026d2:	e081      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x1c4>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2208      	movs	r2, #8
 80026da:	4013      	ands	r3, r2
 80026dc:	d000      	beq.n	80026e0 <HAL_ADC_ConfigChannel+0xcc>
 80026de:	e079      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x1c0>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2210      	movs	r2, #16
 80026e6:	4013      	ands	r3, r2
 80026e8:	d000      	beq.n	80026ec <HAL_ADC_ConfigChannel+0xd8>
 80026ea:	e071      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x1bc>
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2220      	movs	r2, #32
 80026f2:	4013      	ands	r3, r2
 80026f4:	d000      	beq.n	80026f8 <HAL_ADC_ConfigChannel+0xe4>
 80026f6:	e069      	b.n	80027cc <HAL_ADC_ConfigChannel+0x1b8>
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2240      	movs	r2, #64	; 0x40
 80026fe:	4013      	ands	r3, r2
 8002700:	d000      	beq.n	8002704 <HAL_ADC_ConfigChannel+0xf0>
 8002702:	e061      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x1b4>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2280      	movs	r2, #128	; 0x80
 800270a:	4013      	ands	r3, r2
 800270c:	d000      	beq.n	8002710 <HAL_ADC_ConfigChannel+0xfc>
 800270e:	e059      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x1b0>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	4013      	ands	r3, r2
 800271a:	d151      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x1ac>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4013      	ands	r3, r2
 8002726:	d149      	bne.n	80027bc <HAL_ADC_ConfigChannel+0x1a8>
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	4013      	ands	r3, r2
 8002732:	d141      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x1a4>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	2380      	movs	r3, #128	; 0x80
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	4013      	ands	r3, r2
 800273e:	d139      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x1a0>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	2380      	movs	r3, #128	; 0x80
 8002746:	015b      	lsls	r3, r3, #5
 8002748:	4013      	ands	r3, r2
 800274a:	d131      	bne.n	80027b0 <HAL_ADC_ConfigChannel+0x19c>
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	2380      	movs	r3, #128	; 0x80
 8002752:	019b      	lsls	r3, r3, #6
 8002754:	4013      	ands	r3, r2
 8002756:	d129      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x198>
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	2380      	movs	r3, #128	; 0x80
 800275e:	01db      	lsls	r3, r3, #7
 8002760:	4013      	ands	r3, r2
 8002762:	d121      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x194>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	021b      	lsls	r3, r3, #8
 800276c:	4013      	ands	r3, r2
 800276e:	d119      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x190>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	2380      	movs	r3, #128	; 0x80
 8002776:	025b      	lsls	r3, r3, #9
 8002778:	4013      	ands	r3, r2
 800277a:	d111      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x18c>
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	029b      	lsls	r3, r3, #10
 8002784:	4013      	ands	r3, r2
 8002786:	d109      	bne.n	800279c <HAL_ADC_ConfigChannel+0x188>
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	2380      	movs	r3, #128	; 0x80
 800278e:	02db      	lsls	r3, r3, #11
 8002790:	4013      	ands	r3, r2
 8002792:	d001      	beq.n	8002798 <HAL_ADC_ConfigChannel+0x184>
 8002794:	2312      	movs	r3, #18
 8002796:	e024      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 8002798:	2300      	movs	r3, #0
 800279a:	e022      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 800279c:	2311      	movs	r3, #17
 800279e:	e020      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027a0:	2310      	movs	r3, #16
 80027a2:	e01e      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027a4:	230f      	movs	r3, #15
 80027a6:	e01c      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027a8:	230e      	movs	r3, #14
 80027aa:	e01a      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027ac:	230d      	movs	r3, #13
 80027ae:	e018      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027b0:	230c      	movs	r3, #12
 80027b2:	e016      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027b4:	230b      	movs	r3, #11
 80027b6:	e014      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027b8:	230a      	movs	r3, #10
 80027ba:	e012      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027bc:	2309      	movs	r3, #9
 80027be:	e010      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027c0:	2308      	movs	r3, #8
 80027c2:	e00e      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027c4:	2307      	movs	r3, #7
 80027c6:	e00c      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027c8:	2306      	movs	r3, #6
 80027ca:	e00a      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027cc:	2305      	movs	r3, #5
 80027ce:	e008      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027d0:	2304      	movs	r3, #4
 80027d2:	e006      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027d4:	2303      	movs	r3, #3
 80027d6:	e004      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027d8:	2302      	movs	r3, #2
 80027da:	e002      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027dc:	2301      	movs	r3, #1
 80027de:	e000      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x1ce>
 80027e0:	2300      	movs	r3, #0
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	6852      	ldr	r2, [r2, #4]
 80027e6:	201f      	movs	r0, #31
 80027e8:	4002      	ands	r2, r0
 80027ea:	4093      	lsls	r3, r2
 80027ec:	000a      	movs	r2, r1
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	089b      	lsrs	r3, r3, #2
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	429a      	cmp	r2, r3
 8002802:	d808      	bhi.n	8002816 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6818      	ldr	r0, [r3, #0]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	001a      	movs	r2, r3
 8002812:	f7ff fac7 	bl	8001da4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6818      	ldr	r0, [r3, #0]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	6819      	ldr	r1, [r3, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	001a      	movs	r2, r3
 8002824:	f7ff fb0e 	bl	8001e44 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	db00      	blt.n	8002832 <HAL_ADC_ConfigChannel+0x21e>
 8002830:	e0bc      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002832:	4b50      	ldr	r3, [pc, #320]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 8002834:	0018      	movs	r0, r3
 8002836:	f7ff fa63 	bl	8001d00 <LL_ADC_GetCommonPathInternalCh>
 800283a:	0003      	movs	r3, r0
 800283c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a4d      	ldr	r2, [pc, #308]	; (8002978 <HAL_ADC_ConfigChannel+0x364>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d122      	bne.n	800288e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	2380      	movs	r3, #128	; 0x80
 800284c:	041b      	lsls	r3, r3, #16
 800284e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002850:	d11d      	bne.n	800288e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	2280      	movs	r2, #128	; 0x80
 8002856:	0412      	lsls	r2, r2, #16
 8002858:	4313      	orrs	r3, r2
 800285a:	4a46      	ldr	r2, [pc, #280]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 800285c:	0019      	movs	r1, r3
 800285e:	0010      	movs	r0, r2
 8002860:	f7ff fa3a 	bl	8001cd8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002864:	4b45      	ldr	r3, [pc, #276]	; (800297c <HAL_ADC_ConfigChannel+0x368>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4945      	ldr	r1, [pc, #276]	; (8002980 <HAL_ADC_ConfigChannel+0x36c>)
 800286a:	0018      	movs	r0, r3
 800286c:	f7fd fc48 	bl	8000100 <__udivsi3>
 8002870:	0003      	movs	r3, r0
 8002872:	1c5a      	adds	r2, r3, #1
 8002874:	0013      	movs	r3, r2
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	189b      	adds	r3, r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800287e:	e002      	b.n	8002886 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3b01      	subs	r3, #1
 8002884:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1f9      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800288c:	e08e      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a3c      	ldr	r2, [pc, #240]	; (8002984 <HAL_ADC_ConfigChannel+0x370>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d10e      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x2a2>
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	045b      	lsls	r3, r3, #17
 800289e:	4013      	ands	r3, r2
 80028a0:	d109      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	2280      	movs	r2, #128	; 0x80
 80028a6:	0452      	lsls	r2, r2, #17
 80028a8:	4313      	orrs	r3, r2
 80028aa:	4a32      	ldr	r2, [pc, #200]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 80028ac:	0019      	movs	r1, r3
 80028ae:	0010      	movs	r0, r2
 80028b0:	f7ff fa12 	bl	8001cd8 <LL_ADC_SetCommonPathInternalCh>
 80028b4:	e07a      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a33      	ldr	r2, [pc, #204]	; (8002988 <HAL_ADC_ConfigChannel+0x374>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d000      	beq.n	80028c2 <HAL_ADC_ConfigChannel+0x2ae>
 80028c0:	e074      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	2380      	movs	r3, #128	; 0x80
 80028c6:	03db      	lsls	r3, r3, #15
 80028c8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80028ca:	d000      	beq.n	80028ce <HAL_ADC_ConfigChannel+0x2ba>
 80028cc:	e06e      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	2280      	movs	r2, #128	; 0x80
 80028d2:	03d2      	lsls	r2, r2, #15
 80028d4:	4313      	orrs	r3, r2
 80028d6:	4a27      	ldr	r2, [pc, #156]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 80028d8:	0019      	movs	r1, r3
 80028da:	0010      	movs	r0, r2
 80028dc:	f7ff f9fc 	bl	8001cd8 <LL_ADC_SetCommonPathInternalCh>
 80028e0:	e064      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	2380      	movs	r3, #128	; 0x80
 80028e8:	061b      	lsls	r3, r3, #24
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d004      	beq.n	80028f8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80028f2:	4a1f      	ldr	r2, [pc, #124]	; (8002970 <HAL_ADC_ConfigChannel+0x35c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d107      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	0019      	movs	r1, r3
 8002902:	0010      	movs	r0, r2
 8002904:	f7ff fa7f 	bl	8001e06 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	da4d      	bge.n	80029ac <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002910:	4b18      	ldr	r3, [pc, #96]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 8002912:	0018      	movs	r0, r3
 8002914:	f7ff f9f4 	bl	8001d00 <LL_ADC_GetCommonPathInternalCh>
 8002918:	0003      	movs	r3, r0
 800291a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a15      	ldr	r2, [pc, #84]	; (8002978 <HAL_ADC_ConfigChannel+0x364>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d108      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4a18      	ldr	r2, [pc, #96]	; (800298c <HAL_ADC_ConfigChannel+0x378>)
 800292a:	4013      	ands	r3, r2
 800292c:	4a11      	ldr	r2, [pc, #68]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 800292e:	0019      	movs	r1, r3
 8002930:	0010      	movs	r0, r2
 8002932:	f7ff f9d1 	bl	8001cd8 <LL_ADC_SetCommonPathInternalCh>
 8002936:	e039      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a11      	ldr	r2, [pc, #68]	; (8002984 <HAL_ADC_ConfigChannel+0x370>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d108      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4a12      	ldr	r2, [pc, #72]	; (8002990 <HAL_ADC_ConfigChannel+0x37c>)
 8002946:	4013      	ands	r3, r2
 8002948:	4a0a      	ldr	r2, [pc, #40]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 800294a:	0019      	movs	r1, r3
 800294c:	0010      	movs	r0, r2
 800294e:	f7ff f9c3 	bl	8001cd8 <LL_ADC_SetCommonPathInternalCh>
 8002952:	e02b      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0b      	ldr	r2, [pc, #44]	; (8002988 <HAL_ADC_ConfigChannel+0x374>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d126      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	4a0c      	ldr	r2, [pc, #48]	; (8002994 <HAL_ADC_ConfigChannel+0x380>)
 8002962:	4013      	ands	r3, r2
 8002964:	4a03      	ldr	r2, [pc, #12]	; (8002974 <HAL_ADC_ConfigChannel+0x360>)
 8002966:	0019      	movs	r1, r3
 8002968:	0010      	movs	r0, r2
 800296a:	f7ff f9b5 	bl	8001cd8 <LL_ADC_SetCommonPathInternalCh>
 800296e:	e01d      	b.n	80029ac <HAL_ADC_ConfigChannel+0x398>
 8002970:	80000004 	.word	0x80000004
 8002974:	40012708 	.word	0x40012708
 8002978:	b0001000 	.word	0xb0001000
 800297c:	20000004 	.word	0x20000004
 8002980:	00030d40 	.word	0x00030d40
 8002984:	b8004000 	.word	0xb8004000
 8002988:	b4002000 	.word	0xb4002000
 800298c:	ff7fffff 	.word	0xff7fffff
 8002990:	feffffff 	.word	0xfeffffff
 8002994:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299c:	2220      	movs	r2, #32
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80029a4:	2317      	movs	r3, #23
 80029a6:	18fb      	adds	r3, r7, r3
 80029a8:	2201      	movs	r2, #1
 80029aa:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2254      	movs	r2, #84	; 0x54
 80029b0:	2100      	movs	r1, #0
 80029b2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80029b4:	2317      	movs	r3, #23
 80029b6:	18fb      	adds	r3, r7, r3
 80029b8:	781b      	ldrb	r3, [r3, #0]
}
 80029ba:	0018      	movs	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	b006      	add	sp, #24
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	46c0      	nop			; (mov r8, r8)

080029c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	0018      	movs	r0, r3
 80029d6:	f7ff fa8b 	bl	8001ef0 <LL_ADC_IsEnabled>
 80029da:	1e03      	subs	r3, r0, #0
 80029dc:	d000      	beq.n	80029e0 <ADC_Enable+0x1c>
 80029de:	e069      	b.n	8002ab4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	4a36      	ldr	r2, [pc, #216]	; (8002ac0 <ADC_Enable+0xfc>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	d00d      	beq.n	8002a08 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f0:	2210      	movs	r2, #16
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029fc:	2201      	movs	r2, #1
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e056      	b.n	8002ab6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7ff fa5d 	bl	8001ecc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002a12:	4b2c      	ldr	r3, [pc, #176]	; (8002ac4 <ADC_Enable+0x100>)
 8002a14:	0018      	movs	r0, r3
 8002a16:	f7ff f973 	bl	8001d00 <LL_ADC_GetCommonPathInternalCh>
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	2380      	movs	r3, #128	; 0x80
 8002a1e:	041b      	lsls	r3, r3, #16
 8002a20:	4013      	ands	r3, r2
 8002a22:	d00f      	beq.n	8002a44 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a24:	4b28      	ldr	r3, [pc, #160]	; (8002ac8 <ADC_Enable+0x104>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4928      	ldr	r1, [pc, #160]	; (8002acc <ADC_Enable+0x108>)
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f7fd fb68 	bl	8000100 <__udivsi3>
 8002a30:	0003      	movs	r3, r0
 8002a32:	3301      	adds	r3, #1
 8002a34:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a36:	e002      	b.n	8002a3e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f9      	bne.n	8002a38 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	7e5b      	ldrb	r3, [r3, #25]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d033      	beq.n	8002ab4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002a4c:	f7ff f900 	bl	8001c50 <HAL_GetTick>
 8002a50:	0003      	movs	r3, r0
 8002a52:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a54:	e027      	b.n	8002aa6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f7ff fa48 	bl	8001ef0 <LL_ADC_IsEnabled>
 8002a60:	1e03      	subs	r3, r0, #0
 8002a62:	d104      	bne.n	8002a6e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f7ff fa2f 	bl	8001ecc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a6e:	f7ff f8ef 	bl	8001c50 <HAL_GetTick>
 8002a72:	0002      	movs	r2, r0
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d914      	bls.n	8002aa6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2201      	movs	r2, #1
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d00d      	beq.n	8002aa6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8e:	2210      	movs	r2, #16
 8002a90:	431a      	orrs	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e007      	b.n	8002ab6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2201      	movs	r2, #1
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d1d0      	bne.n	8002a56 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	b004      	add	sp, #16
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	80000017 	.word	0x80000017
 8002ac4:	40012708 	.word	0x40012708
 8002ac8:	20000004 	.word	0x20000004
 8002acc:	00030d40 	.word	0x00030d40

08002ad0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002ad8:	46c0      	nop			; (mov r8, r8)
 8002ada:	46bd      	mov	sp, r7
 8002adc:	b002      	add	sp, #8
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ae8:	46c0      	nop			; (mov r8, r8)
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b002      	add	sp, #8
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002af8:	46c0      	nop			; (mov r8, r8)
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b002      	add	sp, #8
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002b08:	46c0      	nop			; (mov r8, r8)
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b002      	add	sp, #8
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	0002      	movs	r2, r0
 8002b18:	1dfb      	adds	r3, r7, #7
 8002b1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b1c:	1dfb      	adds	r3, r7, #7
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b7f      	cmp	r3, #127	; 0x7f
 8002b22:	d809      	bhi.n	8002b38 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b24:	1dfb      	adds	r3, r7, #7
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	001a      	movs	r2, r3
 8002b2a:	231f      	movs	r3, #31
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <__NVIC_EnableIRQ+0x30>)
 8002b30:	2101      	movs	r1, #1
 8002b32:	4091      	lsls	r1, r2
 8002b34:	000a      	movs	r2, r1
 8002b36:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002b38:	46c0      	nop			; (mov r8, r8)
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b002      	add	sp, #8
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	e000e100 	.word	0xe000e100

08002b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	0002      	movs	r2, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b52:	1dfb      	adds	r3, r7, #7
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b7f      	cmp	r3, #127	; 0x7f
 8002b58:	d828      	bhi.n	8002bac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b5a:	4a2f      	ldr	r2, [pc, #188]	; (8002c18 <__NVIC_SetPriority+0xd4>)
 8002b5c:	1dfb      	adds	r3, r7, #7
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	b25b      	sxtb	r3, r3
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	33c0      	adds	r3, #192	; 0xc0
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	589b      	ldr	r3, [r3, r2]
 8002b6a:	1dfa      	adds	r2, r7, #7
 8002b6c:	7812      	ldrb	r2, [r2, #0]
 8002b6e:	0011      	movs	r1, r2
 8002b70:	2203      	movs	r2, #3
 8002b72:	400a      	ands	r2, r1
 8002b74:	00d2      	lsls	r2, r2, #3
 8002b76:	21ff      	movs	r1, #255	; 0xff
 8002b78:	4091      	lsls	r1, r2
 8002b7a:	000a      	movs	r2, r1
 8002b7c:	43d2      	mvns	r2, r2
 8002b7e:	401a      	ands	r2, r3
 8002b80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	019b      	lsls	r3, r3, #6
 8002b86:	22ff      	movs	r2, #255	; 0xff
 8002b88:	401a      	ands	r2, r3
 8002b8a:	1dfb      	adds	r3, r7, #7
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	0018      	movs	r0, r3
 8002b90:	2303      	movs	r3, #3
 8002b92:	4003      	ands	r3, r0
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b98:	481f      	ldr	r0, [pc, #124]	; (8002c18 <__NVIC_SetPriority+0xd4>)
 8002b9a:	1dfb      	adds	r3, r7, #7
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	b25b      	sxtb	r3, r3
 8002ba0:	089b      	lsrs	r3, r3, #2
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	33c0      	adds	r3, #192	; 0xc0
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002baa:	e031      	b.n	8002c10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bac:	4a1b      	ldr	r2, [pc, #108]	; (8002c1c <__NVIC_SetPriority+0xd8>)
 8002bae:	1dfb      	adds	r3, r7, #7
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	230f      	movs	r3, #15
 8002bb6:	400b      	ands	r3, r1
 8002bb8:	3b08      	subs	r3, #8
 8002bba:	089b      	lsrs	r3, r3, #2
 8002bbc:	3306      	adds	r3, #6
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	18d3      	adds	r3, r2, r3
 8002bc2:	3304      	adds	r3, #4
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	1dfa      	adds	r2, r7, #7
 8002bc8:	7812      	ldrb	r2, [r2, #0]
 8002bca:	0011      	movs	r1, r2
 8002bcc:	2203      	movs	r2, #3
 8002bce:	400a      	ands	r2, r1
 8002bd0:	00d2      	lsls	r2, r2, #3
 8002bd2:	21ff      	movs	r1, #255	; 0xff
 8002bd4:	4091      	lsls	r1, r2
 8002bd6:	000a      	movs	r2, r1
 8002bd8:	43d2      	mvns	r2, r2
 8002bda:	401a      	ands	r2, r3
 8002bdc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	019b      	lsls	r3, r3, #6
 8002be2:	22ff      	movs	r2, #255	; 0xff
 8002be4:	401a      	ands	r2, r3
 8002be6:	1dfb      	adds	r3, r7, #7
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	0018      	movs	r0, r3
 8002bec:	2303      	movs	r3, #3
 8002bee:	4003      	ands	r3, r0
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bf4:	4809      	ldr	r0, [pc, #36]	; (8002c1c <__NVIC_SetPriority+0xd8>)
 8002bf6:	1dfb      	adds	r3, r7, #7
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	001c      	movs	r4, r3
 8002bfc:	230f      	movs	r3, #15
 8002bfe:	4023      	ands	r3, r4
 8002c00:	3b08      	subs	r3, #8
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	430a      	orrs	r2, r1
 8002c06:	3306      	adds	r3, #6
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	18c3      	adds	r3, r0, r3
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	601a      	str	r2, [r3, #0]
}
 8002c10:	46c0      	nop			; (mov r8, r8)
 8002c12:	46bd      	mov	sp, r7
 8002c14:	b003      	add	sp, #12
 8002c16:	bd90      	pop	{r4, r7, pc}
 8002c18:	e000e100 	.word	0xe000e100
 8002c1c:	e000ed00 	.word	0xe000ed00

08002c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	1e5a      	subs	r2, r3, #1
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	045b      	lsls	r3, r3, #17
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d301      	bcc.n	8002c38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c34:	2301      	movs	r3, #1
 8002c36:	e010      	b.n	8002c5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c38:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <SysTick_Config+0x44>)
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	3a01      	subs	r2, #1
 8002c3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c40:	2301      	movs	r3, #1
 8002c42:	425b      	negs	r3, r3
 8002c44:	2103      	movs	r1, #3
 8002c46:	0018      	movs	r0, r3
 8002c48:	f7ff ff7c 	bl	8002b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <SysTick_Config+0x44>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c52:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <SysTick_Config+0x44>)
 8002c54:	2207      	movs	r2, #7
 8002c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	b002      	add	sp, #8
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	e000e010 	.word	0xe000e010

08002c68 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
 8002c72:	210f      	movs	r1, #15
 8002c74:	187b      	adds	r3, r7, r1
 8002c76:	1c02      	adds	r2, r0, #0
 8002c78:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	187b      	adds	r3, r7, r1
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	b25b      	sxtb	r3, r3
 8002c82:	0011      	movs	r1, r2
 8002c84:	0018      	movs	r0, r3
 8002c86:	f7ff ff5d 	bl	8002b44 <__NVIC_SetPriority>
}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b004      	add	sp, #16
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b082      	sub	sp, #8
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	0002      	movs	r2, r0
 8002c9a:	1dfb      	adds	r3, r7, #7
 8002c9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c9e:	1dfb      	adds	r3, r7, #7
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	b25b      	sxtb	r3, r3
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7ff ff33 	bl	8002b10 <__NVIC_EnableIRQ>
}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b002      	add	sp, #8
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f7ff ffaf 	bl	8002c20 <SysTick_Config>
 8002cc2:	0003      	movs	r3, r0
}
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b002      	add	sp, #8
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002cd0:	f000 f803 	bl	8002cda <HAL_SYSTICK_Callback>
}
 8002cd4:	46c0      	nop			; (mov r8, r8)
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cf2:	e147      	b.n	8002f84 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4091      	lsls	r1, r2
 8002cfe:	000a      	movs	r2, r1
 8002d00:	4013      	ands	r3, r2
 8002d02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d100      	bne.n	8002d0c <HAL_GPIO_Init+0x28>
 8002d0a:	e138      	b.n	8002f7e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2203      	movs	r2, #3
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d005      	beq.n	8002d24 <HAL_GPIO_Init+0x40>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d130      	bne.n	8002d86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	2203      	movs	r2, #3
 8002d30:	409a      	lsls	r2, r3
 8002d32:	0013      	movs	r3, r2
 8002d34:	43da      	mvns	r2, r3
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	68da      	ldr	r2, [r3, #12]
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	409a      	lsls	r2, r3
 8002d46:	0013      	movs	r3, r2
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	409a      	lsls	r2, r3
 8002d60:	0013      	movs	r3, r2
 8002d62:	43da      	mvns	r2, r3
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4013      	ands	r3, r2
 8002d68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	091b      	lsrs	r3, r3, #4
 8002d70:	2201      	movs	r2, #1
 8002d72:	401a      	ands	r2, r3
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	409a      	lsls	r2, r3
 8002d78:	0013      	movs	r3, r2
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2203      	movs	r2, #3
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d017      	beq.n	8002dc2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	409a      	lsls	r2, r3
 8002da0:	0013      	movs	r3, r2
 8002da2:	43da      	mvns	r2, r3
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	4013      	ands	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	409a      	lsls	r2, r3
 8002db4:	0013      	movs	r3, r2
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d123      	bne.n	8002e16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	08da      	lsrs	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	3208      	adds	r2, #8
 8002dd6:	0092      	lsls	r2, r2, #2
 8002dd8:	58d3      	ldr	r3, [r2, r3]
 8002dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	2207      	movs	r2, #7
 8002de0:	4013      	ands	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	220f      	movs	r2, #15
 8002de6:	409a      	lsls	r2, r3
 8002de8:	0013      	movs	r3, r2
 8002dea:	43da      	mvns	r2, r3
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4013      	ands	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	691a      	ldr	r2, [r3, #16]
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	2107      	movs	r1, #7
 8002dfa:	400b      	ands	r3, r1
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	0013      	movs	r3, r2
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	08da      	lsrs	r2, r3, #3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3208      	adds	r2, #8
 8002e10:	0092      	lsls	r2, r2, #2
 8002e12:	6939      	ldr	r1, [r7, #16]
 8002e14:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	2203      	movs	r2, #3
 8002e22:	409a      	lsls	r2, r3
 8002e24:	0013      	movs	r3, r2
 8002e26:	43da      	mvns	r2, r3
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2203      	movs	r2, #3
 8002e34:	401a      	ands	r2, r3
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	409a      	lsls	r2, r3
 8002e3c:	0013      	movs	r3, r2
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	23c0      	movs	r3, #192	; 0xc0
 8002e50:	029b      	lsls	r3, r3, #10
 8002e52:	4013      	ands	r3, r2
 8002e54:	d100      	bne.n	8002e58 <HAL_GPIO_Init+0x174>
 8002e56:	e092      	b.n	8002f7e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002e58:	4a50      	ldr	r2, [pc, #320]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	089b      	lsrs	r3, r3, #2
 8002e5e:	3318      	adds	r3, #24
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	589b      	ldr	r3, [r3, r2]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2203      	movs	r2, #3
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	00db      	lsls	r3, r3, #3
 8002e6e:	220f      	movs	r2, #15
 8002e70:	409a      	lsls	r2, r3
 8002e72:	0013      	movs	r3, r2
 8002e74:	43da      	mvns	r2, r3
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	23a0      	movs	r3, #160	; 0xa0
 8002e80:	05db      	lsls	r3, r3, #23
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d013      	beq.n	8002eae <HAL_GPIO_Init+0x1ca>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a45      	ldr	r2, [pc, #276]	; (8002fa0 <HAL_GPIO_Init+0x2bc>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d00d      	beq.n	8002eaa <HAL_GPIO_Init+0x1c6>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a44      	ldr	r2, [pc, #272]	; (8002fa4 <HAL_GPIO_Init+0x2c0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d007      	beq.n	8002ea6 <HAL_GPIO_Init+0x1c2>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a43      	ldr	r2, [pc, #268]	; (8002fa8 <HAL_GPIO_Init+0x2c4>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d101      	bne.n	8002ea2 <HAL_GPIO_Init+0x1be>
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e006      	b.n	8002eb0 <HAL_GPIO_Init+0x1cc>
 8002ea2:	2305      	movs	r3, #5
 8002ea4:	e004      	b.n	8002eb0 <HAL_GPIO_Init+0x1cc>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e002      	b.n	8002eb0 <HAL_GPIO_Init+0x1cc>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <HAL_GPIO_Init+0x1cc>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	697a      	ldr	r2, [r7, #20]
 8002eb2:	2103      	movs	r1, #3
 8002eb4:	400a      	ands	r2, r1
 8002eb6:	00d2      	lsls	r2, r2, #3
 8002eb8:	4093      	lsls	r3, r2
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002ec0:	4936      	ldr	r1, [pc, #216]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	089b      	lsrs	r3, r3, #2
 8002ec6:	3318      	adds	r3, #24
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ece:	4b33      	ldr	r3, [pc, #204]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	43da      	mvns	r2, r3
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	4013      	ands	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	2380      	movs	r3, #128	; 0x80
 8002ee4:	035b      	lsls	r3, r3, #13
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	d003      	beq.n	8002ef2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ef2:	4b2a      	ldr	r3, [pc, #168]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002ef8:	4b28      	ldr	r3, [pc, #160]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	43da      	mvns	r2, r3
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	4013      	ands	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	2380      	movs	r3, #128	; 0x80
 8002f0e:	039b      	lsls	r3, r3, #14
 8002f10:	4013      	ands	r3, r2
 8002f12:	d003      	beq.n	8002f1c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f22:	4a1e      	ldr	r2, [pc, #120]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002f24:	2384      	movs	r3, #132	; 0x84
 8002f26:	58d3      	ldr	r3, [r2, r3]
 8002f28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	43da      	mvns	r2, r3
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	2380      	movs	r3, #128	; 0x80
 8002f3a:	029b      	lsls	r3, r3, #10
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f48:	4914      	ldr	r1, [pc, #80]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002f4a:	2284      	movs	r2, #132	; 0x84
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002f50:	4a12      	ldr	r2, [pc, #72]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	58d3      	ldr	r3, [r2, r3]
 8002f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	025b      	lsls	r3, r3, #9
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d003      	beq.n	8002f76 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f76:	4909      	ldr	r1, [pc, #36]	; (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002f78:	2280      	movs	r2, #128	; 0x80
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	3301      	adds	r3, #1
 8002f82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	40da      	lsrs	r2, r3
 8002f8c:	1e13      	subs	r3, r2, #0
 8002f8e:	d000      	beq.n	8002f92 <HAL_GPIO_Init+0x2ae>
 8002f90:	e6b0      	b.n	8002cf4 <HAL_GPIO_Init+0x10>
  }
}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	46c0      	nop			; (mov r8, r8)
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b006      	add	sp, #24
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021800 	.word	0x40021800
 8002fa0:	50000400 	.word	0x50000400
 8002fa4:	50000800 	.word	0x50000800
 8002fa8:	50000c00 	.word	0x50000c00

08002fac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	000a      	movs	r2, r1
 8002fb6:	1cbb      	adds	r3, r7, #2
 8002fb8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	1cba      	adds	r2, r7, #2
 8002fc0:	8812      	ldrh	r2, [r2, #0]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d004      	beq.n	8002fd0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002fc6:	230f      	movs	r3, #15
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	2201      	movs	r2, #1
 8002fcc:	701a      	strb	r2, [r3, #0]
 8002fce:	e003      	b.n	8002fd8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fd0:	230f      	movs	r3, #15
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002fd8:	230f      	movs	r3, #15
 8002fda:	18fb      	adds	r3, r7, r3
 8002fdc:	781b      	ldrb	r3, [r3, #0]
}
 8002fde:	0018      	movs	r0, r3
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b004      	add	sp, #16
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
 8002fee:	0008      	movs	r0, r1
 8002ff0:	0011      	movs	r1, r2
 8002ff2:	1cbb      	adds	r3, r7, #2
 8002ff4:	1c02      	adds	r2, r0, #0
 8002ff6:	801a      	strh	r2, [r3, #0]
 8002ff8:	1c7b      	adds	r3, r7, #1
 8002ffa:	1c0a      	adds	r2, r1, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ffe:	1c7b      	adds	r3, r7, #1
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d004      	beq.n	8003010 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003006:	1cbb      	adds	r3, r7, #2
 8003008:	881a      	ldrh	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800300e:	e003      	b.n	8003018 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003010:	1cbb      	adds	r3, r7, #2
 8003012:	881a      	ldrh	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003018:	46c0      	nop			; (mov r8, r8)
 800301a:	46bd      	mov	sp, r7
 800301c:	b002      	add	sp, #8
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003028:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a19      	ldr	r2, [pc, #100]	; (8003094 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800302e:	4013      	ands	r3, r2
 8003030:	0019      	movs	r1, r3
 8003032:	4b17      	ldr	r3, [pc, #92]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	430a      	orrs	r2, r1
 8003038:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	2380      	movs	r3, #128	; 0x80
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	429a      	cmp	r2, r3
 8003042:	d11f      	bne.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003044:	4b14      	ldr	r3, [pc, #80]	; (8003098 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	0013      	movs	r3, r2
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	189b      	adds	r3, r3, r2
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	4912      	ldr	r1, [pc, #72]	; (800309c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003052:	0018      	movs	r0, r3
 8003054:	f7fd f854 	bl	8000100 <__udivsi3>
 8003058:	0003      	movs	r3, r0
 800305a:	3301      	adds	r3, #1
 800305c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800305e:	e008      	b.n	8003072 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	3b01      	subs	r3, #1
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	e001      	b.n	8003072 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e009      	b.n	8003086 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003072:	4b07      	ldr	r3, [pc, #28]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	2380      	movs	r3, #128	; 0x80
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	401a      	ands	r2, r3
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	429a      	cmp	r2, r3
 8003082:	d0ed      	beq.n	8003060 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	0018      	movs	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	b004      	add	sp, #16
 800308c:	bd80      	pop	{r7, pc}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	40007000 	.word	0x40007000
 8003094:	fffff9ff 	.word	0xfffff9ff
 8003098:	20000004 	.word	0x20000004
 800309c:	000f4240 	.word	0x000f4240

080030a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e2f3      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2201      	movs	r2, #1
 80030b8:	4013      	ands	r3, r2
 80030ba:	d100      	bne.n	80030be <HAL_RCC_OscConfig+0x1e>
 80030bc:	e07c      	b.n	80031b8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030be:	4bc3      	ldr	r3, [pc, #780]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	2238      	movs	r2, #56	; 0x38
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030c8:	4bc0      	ldr	r3, [pc, #768]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2203      	movs	r2, #3
 80030ce:	4013      	ands	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	2b10      	cmp	r3, #16
 80030d6:	d102      	bne.n	80030de <HAL_RCC_OscConfig+0x3e>
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d002      	beq.n	80030e4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d10b      	bne.n	80030fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	4bb9      	ldr	r3, [pc, #740]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	2380      	movs	r3, #128	; 0x80
 80030ea:	029b      	lsls	r3, r3, #10
 80030ec:	4013      	ands	r3, r2
 80030ee:	d062      	beq.n	80031b6 <HAL_RCC_OscConfig+0x116>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d15e      	bne.n	80031b6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e2ce      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	2380      	movs	r3, #128	; 0x80
 8003102:	025b      	lsls	r3, r3, #9
 8003104:	429a      	cmp	r2, r3
 8003106:	d107      	bne.n	8003118 <HAL_RCC_OscConfig+0x78>
 8003108:	4bb0      	ldr	r3, [pc, #704]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4baf      	ldr	r3, [pc, #700]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800310e:	2180      	movs	r1, #128	; 0x80
 8003110:	0249      	lsls	r1, r1, #9
 8003112:	430a      	orrs	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	e020      	b.n	800315a <HAL_RCC_OscConfig+0xba>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	23a0      	movs	r3, #160	; 0xa0
 800311e:	02db      	lsls	r3, r3, #11
 8003120:	429a      	cmp	r2, r3
 8003122:	d10e      	bne.n	8003142 <HAL_RCC_OscConfig+0xa2>
 8003124:	4ba9      	ldr	r3, [pc, #676]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	4ba8      	ldr	r3, [pc, #672]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800312a:	2180      	movs	r1, #128	; 0x80
 800312c:	02c9      	lsls	r1, r1, #11
 800312e:	430a      	orrs	r2, r1
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	4ba6      	ldr	r3, [pc, #664]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	4ba5      	ldr	r3, [pc, #660]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003138:	2180      	movs	r1, #128	; 0x80
 800313a:	0249      	lsls	r1, r1, #9
 800313c:	430a      	orrs	r2, r1
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	e00b      	b.n	800315a <HAL_RCC_OscConfig+0xba>
 8003142:	4ba2      	ldr	r3, [pc, #648]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	4ba1      	ldr	r3, [pc, #644]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003148:	49a1      	ldr	r1, [pc, #644]	; (80033d0 <HAL_RCC_OscConfig+0x330>)
 800314a:	400a      	ands	r2, r1
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	4b9f      	ldr	r3, [pc, #636]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	4b9e      	ldr	r3, [pc, #632]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003154:	499f      	ldr	r1, [pc, #636]	; (80033d4 <HAL_RCC_OscConfig+0x334>)
 8003156:	400a      	ands	r2, r1
 8003158:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d014      	beq.n	800318c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003162:	f7fe fd75 	bl	8001c50 <HAL_GetTick>
 8003166:	0003      	movs	r3, r0
 8003168:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800316c:	f7fe fd70 	bl	8001c50 <HAL_GetTick>
 8003170:	0002      	movs	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b64      	cmp	r3, #100	; 0x64
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e28d      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800317e:	4b93      	ldr	r3, [pc, #588]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	2380      	movs	r3, #128	; 0x80
 8003184:	029b      	lsls	r3, r3, #10
 8003186:	4013      	ands	r3, r2
 8003188:	d0f0      	beq.n	800316c <HAL_RCC_OscConfig+0xcc>
 800318a:	e015      	b.n	80031b8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800318c:	f7fe fd60 	bl	8001c50 <HAL_GetTick>
 8003190:	0003      	movs	r3, r0
 8003192:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003196:	f7fe fd5b 	bl	8001c50 <HAL_GetTick>
 800319a:	0002      	movs	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b64      	cmp	r3, #100	; 0x64
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e278      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031a8:	4b88      	ldr	r3, [pc, #544]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	029b      	lsls	r3, r3, #10
 80031b0:	4013      	ands	r3, r2
 80031b2:	d1f0      	bne.n	8003196 <HAL_RCC_OscConfig+0xf6>
 80031b4:	e000      	b.n	80031b8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2202      	movs	r2, #2
 80031be:	4013      	ands	r3, r2
 80031c0:	d100      	bne.n	80031c4 <HAL_RCC_OscConfig+0x124>
 80031c2:	e099      	b.n	80032f8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031c4:	4b81      	ldr	r3, [pc, #516]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	2238      	movs	r2, #56	; 0x38
 80031ca:	4013      	ands	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031ce:	4b7f      	ldr	r3, [pc, #508]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	2203      	movs	r2, #3
 80031d4:	4013      	ands	r3, r2
 80031d6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b10      	cmp	r3, #16
 80031dc:	d102      	bne.n	80031e4 <HAL_RCC_OscConfig+0x144>
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d002      	beq.n	80031ea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d135      	bne.n	8003256 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031ea:	4b78      	ldr	r3, [pc, #480]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	4013      	ands	r3, r2
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x162>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e24b      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b72      	ldr	r3, [pc, #456]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	4a74      	ldr	r2, [pc, #464]	; (80033d8 <HAL_RCC_OscConfig+0x338>)
 8003208:	4013      	ands	r3, r2
 800320a:	0019      	movs	r1, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	021a      	lsls	r2, r3, #8
 8003212:	4b6e      	ldr	r3, [pc, #440]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003214:	430a      	orrs	r2, r1
 8003216:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d112      	bne.n	8003244 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800321e:	4b6b      	ldr	r3, [pc, #428]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a6e      	ldr	r2, [pc, #440]	; (80033dc <HAL_RCC_OscConfig+0x33c>)
 8003224:	4013      	ands	r3, r2
 8003226:	0019      	movs	r1, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691a      	ldr	r2, [r3, #16]
 800322c:	4b67      	ldr	r3, [pc, #412]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800322e:	430a      	orrs	r2, r1
 8003230:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003232:	4b66      	ldr	r3, [pc, #408]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	0adb      	lsrs	r3, r3, #11
 8003238:	2207      	movs	r2, #7
 800323a:	4013      	ands	r3, r2
 800323c:	4a68      	ldr	r2, [pc, #416]	; (80033e0 <HAL_RCC_OscConfig+0x340>)
 800323e:	40da      	lsrs	r2, r3
 8003240:	4b68      	ldr	r3, [pc, #416]	; (80033e4 <HAL_RCC_OscConfig+0x344>)
 8003242:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003244:	4b68      	ldr	r3, [pc, #416]	; (80033e8 <HAL_RCC_OscConfig+0x348>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	0018      	movs	r0, r3
 800324a:	f7fe fca5 	bl	8001b98 <HAL_InitTick>
 800324e:	1e03      	subs	r3, r0, #0
 8003250:	d051      	beq.n	80032f6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e221      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d030      	beq.n	80032c0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800325e:	4b5b      	ldr	r3, [pc, #364]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a5e      	ldr	r2, [pc, #376]	; (80033dc <HAL_RCC_OscConfig+0x33c>)
 8003264:	4013      	ands	r3, r2
 8003266:	0019      	movs	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691a      	ldr	r2, [r3, #16]
 800326c:	4b57      	ldr	r3, [pc, #348]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800326e:	430a      	orrs	r2, r1
 8003270:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003272:	4b56      	ldr	r3, [pc, #344]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	4b55      	ldr	r3, [pc, #340]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003278:	2180      	movs	r1, #128	; 0x80
 800327a:	0049      	lsls	r1, r1, #1
 800327c:	430a      	orrs	r2, r1
 800327e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003280:	f7fe fce6 	bl	8001c50 <HAL_GetTick>
 8003284:	0003      	movs	r3, r0
 8003286:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800328a:	f7fe fce1 	bl	8001c50 <HAL_GetTick>
 800328e:	0002      	movs	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e1fe      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800329c:	4b4b      	ldr	r3, [pc, #300]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	2380      	movs	r3, #128	; 0x80
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4013      	ands	r3, r2
 80032a6:	d0f0      	beq.n	800328a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032a8:	4b48      	ldr	r3, [pc, #288]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	4a4a      	ldr	r2, [pc, #296]	; (80033d8 <HAL_RCC_OscConfig+0x338>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	0019      	movs	r1, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	021a      	lsls	r2, r3, #8
 80032b8:	4b44      	ldr	r3, [pc, #272]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80032ba:	430a      	orrs	r2, r1
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	e01b      	b.n	80032f8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80032c0:	4b42      	ldr	r3, [pc, #264]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	4b41      	ldr	r3, [pc, #260]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80032c6:	4949      	ldr	r1, [pc, #292]	; (80033ec <HAL_RCC_OscConfig+0x34c>)
 80032c8:	400a      	ands	r2, r1
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fe fcc0 	bl	8001c50 <HAL_GetTick>
 80032d0:	0003      	movs	r3, r0
 80032d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d6:	f7fe fcbb 	bl	8001c50 <HAL_GetTick>
 80032da:	0002      	movs	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e1d8      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032e8:	4b38      	ldr	r3, [pc, #224]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	2380      	movs	r3, #128	; 0x80
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	4013      	ands	r3, r2
 80032f2:	d1f0      	bne.n	80032d6 <HAL_RCC_OscConfig+0x236>
 80032f4:	e000      	b.n	80032f8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032f6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2208      	movs	r2, #8
 80032fe:	4013      	ands	r3, r2
 8003300:	d047      	beq.n	8003392 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003302:	4b32      	ldr	r3, [pc, #200]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2238      	movs	r2, #56	; 0x38
 8003308:	4013      	ands	r3, r2
 800330a:	2b18      	cmp	r3, #24
 800330c:	d10a      	bne.n	8003324 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800330e:	4b2f      	ldr	r3, [pc, #188]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003312:	2202      	movs	r2, #2
 8003314:	4013      	ands	r3, r2
 8003316:	d03c      	beq.n	8003392 <HAL_RCC_OscConfig+0x2f2>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d138      	bne.n	8003392 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e1ba      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d019      	beq.n	8003360 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800332c:	4b27      	ldr	r3, [pc, #156]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800332e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003330:	4b26      	ldr	r3, [pc, #152]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003332:	2101      	movs	r1, #1
 8003334:	430a      	orrs	r2, r1
 8003336:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fe fc8a 	bl	8001c50 <HAL_GetTick>
 800333c:	0003      	movs	r3, r0
 800333e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003342:	f7fe fc85 	bl	8001c50 <HAL_GetTick>
 8003346:	0002      	movs	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e1a2      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003354:	4b1d      	ldr	r3, [pc, #116]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003358:	2202      	movs	r2, #2
 800335a:	4013      	ands	r3, r2
 800335c:	d0f1      	beq.n	8003342 <HAL_RCC_OscConfig+0x2a2>
 800335e:	e018      	b.n	8003392 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003360:	4b1a      	ldr	r3, [pc, #104]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003362:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003364:	4b19      	ldr	r3, [pc, #100]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 8003366:	2101      	movs	r1, #1
 8003368:	438a      	bics	r2, r1
 800336a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336c:	f7fe fc70 	bl	8001c50 <HAL_GetTick>
 8003370:	0003      	movs	r3, r0
 8003372:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003376:	f7fe fc6b 	bl	8001c50 <HAL_GetTick>
 800337a:	0002      	movs	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e188      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003388:	4b10      	ldr	r3, [pc, #64]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 800338a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800338c:	2202      	movs	r2, #2
 800338e:	4013      	ands	r3, r2
 8003390:	d1f1      	bne.n	8003376 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2204      	movs	r2, #4
 8003398:	4013      	ands	r3, r2
 800339a:	d100      	bne.n	800339e <HAL_RCC_OscConfig+0x2fe>
 800339c:	e0c6      	b.n	800352c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800339e:	231f      	movs	r3, #31
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80033a6:	4b09      	ldr	r3, [pc, #36]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2238      	movs	r2, #56	; 0x38
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	d11e      	bne.n	80033f0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80033b2:	4b06      	ldr	r3, [pc, #24]	; (80033cc <HAL_RCC_OscConfig+0x32c>)
 80033b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b6:	2202      	movs	r2, #2
 80033b8:	4013      	ands	r3, r2
 80033ba:	d100      	bne.n	80033be <HAL_RCC_OscConfig+0x31e>
 80033bc:	e0b6      	b.n	800352c <HAL_RCC_OscConfig+0x48c>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d000      	beq.n	80033c8 <HAL_RCC_OscConfig+0x328>
 80033c6:	e0b1      	b.n	800352c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e166      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
 80033cc:	40021000 	.word	0x40021000
 80033d0:	fffeffff 	.word	0xfffeffff
 80033d4:	fffbffff 	.word	0xfffbffff
 80033d8:	ffff80ff 	.word	0xffff80ff
 80033dc:	ffffc7ff 	.word	0xffffc7ff
 80033e0:	00f42400 	.word	0x00f42400
 80033e4:	20000004 	.word	0x20000004
 80033e8:	20000008 	.word	0x20000008
 80033ec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033f0:	4bac      	ldr	r3, [pc, #688]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80033f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033f4:	2380      	movs	r3, #128	; 0x80
 80033f6:	055b      	lsls	r3, r3, #21
 80033f8:	4013      	ands	r3, r2
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_OscConfig+0x360>
 80033fc:	2301      	movs	r3, #1
 80033fe:	e000      	b.n	8003402 <HAL_RCC_OscConfig+0x362>
 8003400:	2300      	movs	r3, #0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d011      	beq.n	800342a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003406:	4ba7      	ldr	r3, [pc, #668]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003408:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800340a:	4ba6      	ldr	r3, [pc, #664]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800340c:	2180      	movs	r1, #128	; 0x80
 800340e:	0549      	lsls	r1, r1, #21
 8003410:	430a      	orrs	r2, r1
 8003412:	63da      	str	r2, [r3, #60]	; 0x3c
 8003414:	4ba3      	ldr	r3, [pc, #652]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003416:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	055b      	lsls	r3, r3, #21
 800341c:	4013      	ands	r3, r2
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003422:	231f      	movs	r3, #31
 8003424:	18fb      	adds	r3, r7, r3
 8003426:	2201      	movs	r2, #1
 8003428:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800342a:	4b9f      	ldr	r3, [pc, #636]	; (80036a8 <HAL_RCC_OscConfig+0x608>)
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	2380      	movs	r3, #128	; 0x80
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4013      	ands	r3, r2
 8003434:	d11a      	bne.n	800346c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003436:	4b9c      	ldr	r3, [pc, #624]	; (80036a8 <HAL_RCC_OscConfig+0x608>)
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b9b      	ldr	r3, [pc, #620]	; (80036a8 <HAL_RCC_OscConfig+0x608>)
 800343c:	2180      	movs	r1, #128	; 0x80
 800343e:	0049      	lsls	r1, r1, #1
 8003440:	430a      	orrs	r2, r1
 8003442:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003444:	f7fe fc04 	bl	8001c50 <HAL_GetTick>
 8003448:	0003      	movs	r3, r0
 800344a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800344e:	f7fe fbff 	bl	8001c50 <HAL_GetTick>
 8003452:	0002      	movs	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e11c      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003460:	4b91      	ldr	r3, [pc, #580]	; (80036a8 <HAL_RCC_OscConfig+0x608>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	2380      	movs	r3, #128	; 0x80
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	4013      	ands	r3, r2
 800346a:	d0f0      	beq.n	800344e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d106      	bne.n	8003482 <HAL_RCC_OscConfig+0x3e2>
 8003474:	4b8b      	ldr	r3, [pc, #556]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003476:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003478:	4b8a      	ldr	r3, [pc, #552]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800347a:	2101      	movs	r1, #1
 800347c:	430a      	orrs	r2, r1
 800347e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003480:	e01c      	b.n	80034bc <HAL_RCC_OscConfig+0x41c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b05      	cmp	r3, #5
 8003488:	d10c      	bne.n	80034a4 <HAL_RCC_OscConfig+0x404>
 800348a:	4b86      	ldr	r3, [pc, #536]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800348c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800348e:	4b85      	ldr	r3, [pc, #532]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003490:	2104      	movs	r1, #4
 8003492:	430a      	orrs	r2, r1
 8003494:	65da      	str	r2, [r3, #92]	; 0x5c
 8003496:	4b83      	ldr	r3, [pc, #524]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003498:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800349a:	4b82      	ldr	r3, [pc, #520]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800349c:	2101      	movs	r1, #1
 800349e:	430a      	orrs	r2, r1
 80034a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80034a2:	e00b      	b.n	80034bc <HAL_RCC_OscConfig+0x41c>
 80034a4:	4b7f      	ldr	r3, [pc, #508]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80034a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034a8:	4b7e      	ldr	r3, [pc, #504]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80034aa:	2101      	movs	r1, #1
 80034ac:	438a      	bics	r2, r1
 80034ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80034b0:	4b7c      	ldr	r3, [pc, #496]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80034b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034b4:	4b7b      	ldr	r3, [pc, #492]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80034b6:	2104      	movs	r1, #4
 80034b8:	438a      	bics	r2, r1
 80034ba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d014      	beq.n	80034ee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c4:	f7fe fbc4 	bl	8001c50 <HAL_GetTick>
 80034c8:	0003      	movs	r3, r0
 80034ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034cc:	e009      	b.n	80034e2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ce:	f7fe fbbf 	bl	8001c50 <HAL_GetTick>
 80034d2:	0002      	movs	r2, r0
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	4a74      	ldr	r2, [pc, #464]	; (80036ac <HAL_RCC_OscConfig+0x60c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e0db      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034e2:	4b70      	ldr	r3, [pc, #448]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80034e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e6:	2202      	movs	r2, #2
 80034e8:	4013      	ands	r3, r2
 80034ea:	d0f0      	beq.n	80034ce <HAL_RCC_OscConfig+0x42e>
 80034ec:	e013      	b.n	8003516 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ee:	f7fe fbaf 	bl	8001c50 <HAL_GetTick>
 80034f2:	0003      	movs	r3, r0
 80034f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034f6:	e009      	b.n	800350c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034f8:	f7fe fbaa 	bl	8001c50 <HAL_GetTick>
 80034fc:	0002      	movs	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	4a6a      	ldr	r2, [pc, #424]	; (80036ac <HAL_RCC_OscConfig+0x60c>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e0c6      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800350c:	4b65      	ldr	r3, [pc, #404]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800350e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003510:	2202      	movs	r2, #2
 8003512:	4013      	ands	r3, r2
 8003514:	d1f0      	bne.n	80034f8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003516:	231f      	movs	r3, #31
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d105      	bne.n	800352c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003520:	4b60      	ldr	r3, [pc, #384]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003524:	4b5f      	ldr	r3, [pc, #380]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003526:	4962      	ldr	r1, [pc, #392]	; (80036b0 <HAL_RCC_OscConfig+0x610>)
 8003528:	400a      	ands	r2, r1
 800352a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69db      	ldr	r3, [r3, #28]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d100      	bne.n	8003536 <HAL_RCC_OscConfig+0x496>
 8003534:	e0b0      	b.n	8003698 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003536:	4b5b      	ldr	r3, [pc, #364]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2238      	movs	r2, #56	; 0x38
 800353c:	4013      	ands	r3, r2
 800353e:	2b10      	cmp	r3, #16
 8003540:	d100      	bne.n	8003544 <HAL_RCC_OscConfig+0x4a4>
 8003542:	e078      	b.n	8003636 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b02      	cmp	r3, #2
 800354a:	d153      	bne.n	80035f4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354c:	4b55      	ldr	r3, [pc, #340]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	4b54      	ldr	r3, [pc, #336]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003552:	4958      	ldr	r1, [pc, #352]	; (80036b4 <HAL_RCC_OscConfig+0x614>)
 8003554:	400a      	ands	r2, r1
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fe fb7a 	bl	8001c50 <HAL_GetTick>
 800355c:	0003      	movs	r3, r0
 800355e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003560:	e008      	b.n	8003574 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003562:	f7fe fb75 	bl	8001c50 <HAL_GetTick>
 8003566:	0002      	movs	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e092      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003574:	4b4b      	ldr	r3, [pc, #300]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	2380      	movs	r3, #128	; 0x80
 800357a:	049b      	lsls	r3, r3, #18
 800357c:	4013      	ands	r3, r2
 800357e:	d1f0      	bne.n	8003562 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003580:	4b48      	ldr	r3, [pc, #288]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	4a4c      	ldr	r2, [pc, #304]	; (80036b8 <HAL_RCC_OscConfig+0x618>)
 8003586:	4013      	ands	r3, r2
 8003588:	0019      	movs	r1, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a1a      	ldr	r2, [r3, #32]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003598:	021b      	lsls	r3, r3, #8
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	431a      	orrs	r2, r3
 80035a8:	4b3e      	ldr	r3, [pc, #248]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035aa:	430a      	orrs	r2, r1
 80035ac:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ae:	4b3d      	ldr	r3, [pc, #244]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	4b3c      	ldr	r3, [pc, #240]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035b4:	2180      	movs	r1, #128	; 0x80
 80035b6:	0449      	lsls	r1, r1, #17
 80035b8:	430a      	orrs	r2, r1
 80035ba:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80035bc:	4b39      	ldr	r3, [pc, #228]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035be:	68da      	ldr	r2, [r3, #12]
 80035c0:	4b38      	ldr	r3, [pc, #224]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035c2:	2180      	movs	r1, #128	; 0x80
 80035c4:	0549      	lsls	r1, r1, #21
 80035c6:	430a      	orrs	r2, r1
 80035c8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ca:	f7fe fb41 	bl	8001c50 <HAL_GetTick>
 80035ce:	0003      	movs	r3, r0
 80035d0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d4:	f7fe fb3c 	bl	8001c50 <HAL_GetTick>
 80035d8:	0002      	movs	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e059      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035e6:	4b2f      	ldr	r3, [pc, #188]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	2380      	movs	r3, #128	; 0x80
 80035ec:	049b      	lsls	r3, r3, #18
 80035ee:	4013      	ands	r3, r2
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0x534>
 80035f2:	e051      	b.n	8003698 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f4:	4b2b      	ldr	r3, [pc, #172]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b2a      	ldr	r3, [pc, #168]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 80035fa:	492e      	ldr	r1, [pc, #184]	; (80036b4 <HAL_RCC_OscConfig+0x614>)
 80035fc:	400a      	ands	r2, r1
 80035fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7fe fb26 	bl	8001c50 <HAL_GetTick>
 8003604:	0003      	movs	r3, r0
 8003606:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800360a:	f7fe fb21 	bl	8001c50 <HAL_GetTick>
 800360e:	0002      	movs	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e03e      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800361c:	4b21      	ldr	r3, [pc, #132]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	2380      	movs	r3, #128	; 0x80
 8003622:	049b      	lsls	r3, r3, #18
 8003624:	4013      	ands	r3, r2
 8003626:	d1f0      	bne.n	800360a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003628:	4b1e      	ldr	r3, [pc, #120]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800362a:	68da      	ldr	r2, [r3, #12]
 800362c:	4b1d      	ldr	r3, [pc, #116]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 800362e:	4923      	ldr	r1, [pc, #140]	; (80036bc <HAL_RCC_OscConfig+0x61c>)
 8003630:	400a      	ands	r2, r1
 8003632:	60da      	str	r2, [r3, #12]
 8003634:	e030      	b.n	8003698 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d101      	bne.n	8003642 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e02b      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003642:	4b18      	ldr	r3, [pc, #96]	; (80036a4 <HAL_RCC_OscConfig+0x604>)
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2203      	movs	r2, #3
 800364c:	401a      	ands	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	429a      	cmp	r2, r3
 8003654:	d11e      	bne.n	8003694 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2270      	movs	r2, #112	; 0x70
 800365a:	401a      	ands	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003660:	429a      	cmp	r2, r3
 8003662:	d117      	bne.n	8003694 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	23fe      	movs	r3, #254	; 0xfe
 8003668:	01db      	lsls	r3, r3, #7
 800366a:	401a      	ands	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003670:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003672:	429a      	cmp	r2, r3
 8003674:	d10e      	bne.n	8003694 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	23f8      	movs	r3, #248	; 0xf8
 800367a:	039b      	lsls	r3, r3, #14
 800367c:	401a      	ands	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003682:	429a      	cmp	r2, r3
 8003684:	d106      	bne.n	8003694 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	0f5b      	lsrs	r3, r3, #29
 800368a:	075a      	lsls	r2, r3, #29
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003690:	429a      	cmp	r2, r3
 8003692:	d001      	beq.n	8003698 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	b008      	add	sp, #32
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	46c0      	nop			; (mov r8, r8)
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40007000 	.word	0x40007000
 80036ac:	00001388 	.word	0x00001388
 80036b0:	efffffff 	.word	0xefffffff
 80036b4:	feffffff 	.word	0xfeffffff
 80036b8:	1fc1808c 	.word	0x1fc1808c
 80036bc:	effefffc 	.word	0xeffefffc

080036c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0e9      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036d4:	4b76      	ldr	r3, [pc, #472]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2207      	movs	r2, #7
 80036da:	4013      	ands	r3, r2
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d91e      	bls.n	8003720 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036e2:	4b73      	ldr	r3, [pc, #460]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2207      	movs	r2, #7
 80036e8:	4393      	bics	r3, r2
 80036ea:	0019      	movs	r1, r3
 80036ec:	4b70      	ldr	r3, [pc, #448]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036f4:	f7fe faac 	bl	8001c50 <HAL_GetTick>
 80036f8:	0003      	movs	r3, r0
 80036fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036fc:	e009      	b.n	8003712 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036fe:	f7fe faa7 	bl	8001c50 <HAL_GetTick>
 8003702:	0002      	movs	r2, r0
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	4a6a      	ldr	r2, [pc, #424]	; (80038b4 <HAL_RCC_ClockConfig+0x1f4>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e0ca      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003712:	4b67      	ldr	r3, [pc, #412]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2207      	movs	r2, #7
 8003718:	4013      	ands	r3, r2
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d1ee      	bne.n	80036fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2202      	movs	r2, #2
 8003726:	4013      	ands	r3, r2
 8003728:	d015      	beq.n	8003756 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2204      	movs	r2, #4
 8003730:	4013      	ands	r3, r2
 8003732:	d006      	beq.n	8003742 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003734:	4b60      	ldr	r3, [pc, #384]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	4b5f      	ldr	r3, [pc, #380]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 800373a:	21e0      	movs	r1, #224	; 0xe0
 800373c:	01c9      	lsls	r1, r1, #7
 800373e:	430a      	orrs	r2, r1
 8003740:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003742:	4b5d      	ldr	r3, [pc, #372]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	4a5d      	ldr	r2, [pc, #372]	; (80038bc <HAL_RCC_ClockConfig+0x1fc>)
 8003748:	4013      	ands	r3, r2
 800374a:	0019      	movs	r1, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	4b59      	ldr	r3, [pc, #356]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003752:	430a      	orrs	r2, r1
 8003754:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2201      	movs	r2, #1
 800375c:	4013      	ands	r3, r2
 800375e:	d057      	beq.n	8003810 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d107      	bne.n	8003778 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003768:	4b53      	ldr	r3, [pc, #332]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	029b      	lsls	r3, r3, #10
 8003770:	4013      	ands	r3, r2
 8003772:	d12b      	bne.n	80037cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e097      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b02      	cmp	r3, #2
 800377e:	d107      	bne.n	8003790 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003780:	4b4d      	ldr	r3, [pc, #308]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	049b      	lsls	r3, r3, #18
 8003788:	4013      	ands	r3, r2
 800378a:	d11f      	bne.n	80037cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e08b      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d107      	bne.n	80037a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003798:	4b47      	ldr	r3, [pc, #284]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	2380      	movs	r3, #128	; 0x80
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4013      	ands	r3, r2
 80037a2:	d113      	bne.n	80037cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e07f      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b03      	cmp	r3, #3
 80037ae:	d106      	bne.n	80037be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037b0:	4b41      	ldr	r3, [pc, #260]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 80037b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037b4:	2202      	movs	r2, #2
 80037b6:	4013      	ands	r3, r2
 80037b8:	d108      	bne.n	80037cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e074      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037be:	4b3e      	ldr	r3, [pc, #248]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 80037c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c2:	2202      	movs	r2, #2
 80037c4:	4013      	ands	r3, r2
 80037c6:	d101      	bne.n	80037cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e06d      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037cc:	4b3a      	ldr	r3, [pc, #232]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2207      	movs	r2, #7
 80037d2:	4393      	bics	r3, r2
 80037d4:	0019      	movs	r1, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	4b37      	ldr	r3, [pc, #220]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 80037dc:	430a      	orrs	r2, r1
 80037de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037e0:	f7fe fa36 	bl	8001c50 <HAL_GetTick>
 80037e4:	0003      	movs	r3, r0
 80037e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e8:	e009      	b.n	80037fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ea:	f7fe fa31 	bl	8001c50 <HAL_GetTick>
 80037ee:	0002      	movs	r2, r0
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	4a2f      	ldr	r2, [pc, #188]	; (80038b4 <HAL_RCC_ClockConfig+0x1f4>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e054      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fe:	4b2e      	ldr	r3, [pc, #184]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	2238      	movs	r2, #56	; 0x38
 8003804:	401a      	ands	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	429a      	cmp	r2, r3
 800380e:	d1ec      	bne.n	80037ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003810:	4b27      	ldr	r3, [pc, #156]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2207      	movs	r2, #7
 8003816:	4013      	ands	r3, r2
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d21e      	bcs.n	800385c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b24      	ldr	r3, [pc, #144]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2207      	movs	r2, #7
 8003824:	4393      	bics	r3, r2
 8003826:	0019      	movs	r1, r3
 8003828:	4b21      	ldr	r3, [pc, #132]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003830:	f7fe fa0e 	bl	8001c50 <HAL_GetTick>
 8003834:	0003      	movs	r3, r0
 8003836:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003838:	e009      	b.n	800384e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800383a:	f7fe fa09 	bl	8001c50 <HAL_GetTick>
 800383e:	0002      	movs	r2, r0
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	4a1b      	ldr	r2, [pc, #108]	; (80038b4 <HAL_RCC_ClockConfig+0x1f4>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d901      	bls.n	800384e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e02c      	b.n	80038a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800384e:	4b18      	ldr	r3, [pc, #96]	; (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2207      	movs	r2, #7
 8003854:	4013      	ands	r3, r2
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d1ee      	bne.n	800383a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2204      	movs	r2, #4
 8003862:	4013      	ands	r3, r2
 8003864:	d009      	beq.n	800387a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003866:	4b14      	ldr	r3, [pc, #80]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	4a15      	ldr	r2, [pc, #84]	; (80038c0 <HAL_RCC_ClockConfig+0x200>)
 800386c:	4013      	ands	r3, r2
 800386e:	0019      	movs	r1, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68da      	ldr	r2, [r3, #12]
 8003874:	4b10      	ldr	r3, [pc, #64]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003876:	430a      	orrs	r2, r1
 8003878:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800387a:	f000 f829 	bl	80038d0 <HAL_RCC_GetSysClockFreq>
 800387e:	0001      	movs	r1, r0
 8003880:	4b0d      	ldr	r3, [pc, #52]	; (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	0a1b      	lsrs	r3, r3, #8
 8003886:	220f      	movs	r2, #15
 8003888:	401a      	ands	r2, r3
 800388a:	4b0e      	ldr	r3, [pc, #56]	; (80038c4 <HAL_RCC_ClockConfig+0x204>)
 800388c:	0092      	lsls	r2, r2, #2
 800388e:	58d3      	ldr	r3, [r2, r3]
 8003890:	221f      	movs	r2, #31
 8003892:	4013      	ands	r3, r2
 8003894:	000a      	movs	r2, r1
 8003896:	40da      	lsrs	r2, r3
 8003898:	4b0b      	ldr	r3, [pc, #44]	; (80038c8 <HAL_RCC_ClockConfig+0x208>)
 800389a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800389c:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <HAL_RCC_ClockConfig+0x20c>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	0018      	movs	r0, r3
 80038a2:	f7fe f979 	bl	8001b98 <HAL_InitTick>
 80038a6:	0003      	movs	r3, r0
}
 80038a8:	0018      	movs	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b004      	add	sp, #16
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40022000 	.word	0x40022000
 80038b4:	00001388 	.word	0x00001388
 80038b8:	40021000 	.word	0x40021000
 80038bc:	fffff0ff 	.word	0xfffff0ff
 80038c0:	ffff8fff 	.word	0xffff8fff
 80038c4:	080046f8 	.word	0x080046f8
 80038c8:	20000004 	.word	0x20000004
 80038cc:	20000008 	.word	0x20000008

080038d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038d6:	4b3c      	ldr	r3, [pc, #240]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	2238      	movs	r2, #56	; 0x38
 80038dc:	4013      	ands	r3, r2
 80038de:	d10f      	bne.n	8003900 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80038e0:	4b39      	ldr	r3, [pc, #228]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	0adb      	lsrs	r3, r3, #11
 80038e6:	2207      	movs	r2, #7
 80038e8:	4013      	ands	r3, r2
 80038ea:	2201      	movs	r2, #1
 80038ec:	409a      	lsls	r2, r3
 80038ee:	0013      	movs	r3, r2
 80038f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80038f2:	6839      	ldr	r1, [r7, #0]
 80038f4:	4835      	ldr	r0, [pc, #212]	; (80039cc <HAL_RCC_GetSysClockFreq+0xfc>)
 80038f6:	f7fc fc03 	bl	8000100 <__udivsi3>
 80038fa:	0003      	movs	r3, r0
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	e05d      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003900:	4b31      	ldr	r3, [pc, #196]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2238      	movs	r2, #56	; 0x38
 8003906:	4013      	ands	r3, r2
 8003908:	2b08      	cmp	r3, #8
 800390a:	d102      	bne.n	8003912 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800390c:	4b30      	ldr	r3, [pc, #192]	; (80039d0 <HAL_RCC_GetSysClockFreq+0x100>)
 800390e:	613b      	str	r3, [r7, #16]
 8003910:	e054      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003912:	4b2d      	ldr	r3, [pc, #180]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2238      	movs	r2, #56	; 0x38
 8003918:	4013      	ands	r3, r2
 800391a:	2b10      	cmp	r3, #16
 800391c:	d138      	bne.n	8003990 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800391e:	4b2a      	ldr	r3, [pc, #168]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	2203      	movs	r2, #3
 8003924:	4013      	ands	r3, r2
 8003926:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003928:	4b27      	ldr	r3, [pc, #156]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	091b      	lsrs	r3, r3, #4
 800392e:	2207      	movs	r2, #7
 8003930:	4013      	ands	r3, r2
 8003932:	3301      	adds	r3, #1
 8003934:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2b03      	cmp	r3, #3
 800393a:	d10d      	bne.n	8003958 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800393c:	68b9      	ldr	r1, [r7, #8]
 800393e:	4824      	ldr	r0, [pc, #144]	; (80039d0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003940:	f7fc fbde 	bl	8000100 <__udivsi3>
 8003944:	0003      	movs	r3, r0
 8003946:	0019      	movs	r1, r3
 8003948:	4b1f      	ldr	r3, [pc, #124]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	0a1b      	lsrs	r3, r3, #8
 800394e:	227f      	movs	r2, #127	; 0x7f
 8003950:	4013      	ands	r3, r2
 8003952:	434b      	muls	r3, r1
 8003954:	617b      	str	r3, [r7, #20]
        break;
 8003956:	e00d      	b.n	8003974 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003958:	68b9      	ldr	r1, [r7, #8]
 800395a:	481c      	ldr	r0, [pc, #112]	; (80039cc <HAL_RCC_GetSysClockFreq+0xfc>)
 800395c:	f7fc fbd0 	bl	8000100 <__udivsi3>
 8003960:	0003      	movs	r3, r0
 8003962:	0019      	movs	r1, r3
 8003964:	4b18      	ldr	r3, [pc, #96]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	0a1b      	lsrs	r3, r3, #8
 800396a:	227f      	movs	r2, #127	; 0x7f
 800396c:	4013      	ands	r3, r2
 800396e:	434b      	muls	r3, r1
 8003970:	617b      	str	r3, [r7, #20]
        break;
 8003972:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003974:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	0f5b      	lsrs	r3, r3, #29
 800397a:	2207      	movs	r2, #7
 800397c:	4013      	ands	r3, r2
 800397e:	3301      	adds	r3, #1
 8003980:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003982:	6879      	ldr	r1, [r7, #4]
 8003984:	6978      	ldr	r0, [r7, #20]
 8003986:	f7fc fbbb 	bl	8000100 <__udivsi3>
 800398a:	0003      	movs	r3, r0
 800398c:	613b      	str	r3, [r7, #16]
 800398e:	e015      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003990:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	2238      	movs	r2, #56	; 0x38
 8003996:	4013      	ands	r3, r2
 8003998:	2b20      	cmp	r3, #32
 800399a:	d103      	bne.n	80039a4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	021b      	lsls	r3, r3, #8
 80039a0:	613b      	str	r3, [r7, #16]
 80039a2:	e00b      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80039a4:	4b08      	ldr	r3, [pc, #32]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2238      	movs	r2, #56	; 0x38
 80039aa:	4013      	ands	r3, r2
 80039ac:	2b18      	cmp	r3, #24
 80039ae:	d103      	bne.n	80039b8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80039b0:	23fa      	movs	r3, #250	; 0xfa
 80039b2:	01db      	lsls	r3, r3, #7
 80039b4:	613b      	str	r3, [r7, #16]
 80039b6:	e001      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80039bc:	693b      	ldr	r3, [r7, #16]
}
 80039be:	0018      	movs	r0, r3
 80039c0:	46bd      	mov	sp, r7
 80039c2:	b006      	add	sp, #24
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	46c0      	nop			; (mov r8, r8)
 80039c8:	40021000 	.word	0x40021000
 80039cc:	00f42400 	.word	0x00f42400
 80039d0:	007a1200 	.word	0x007a1200

080039d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80039dc:	2313      	movs	r3, #19
 80039de:	18fb      	adds	r3, r7, r3
 80039e0:	2200      	movs	r2, #0
 80039e2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039e4:	2312      	movs	r3, #18
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	2200      	movs	r2, #0
 80039ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	2380      	movs	r3, #128	; 0x80
 80039f2:	029b      	lsls	r3, r3, #10
 80039f4:	4013      	ands	r3, r2
 80039f6:	d100      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80039f8:	e0a3      	b.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039fa:	2011      	movs	r0, #17
 80039fc:	183b      	adds	r3, r7, r0
 80039fe:	2200      	movs	r2, #0
 8003a00:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a02:	4b86      	ldr	r3, [pc, #536]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a06:	2380      	movs	r3, #128	; 0x80
 8003a08:	055b      	lsls	r3, r3, #21
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	d110      	bne.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a0e:	4b83      	ldr	r3, [pc, #524]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a12:	4b82      	ldr	r3, [pc, #520]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a14:	2180      	movs	r1, #128	; 0x80
 8003a16:	0549      	lsls	r1, r1, #21
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a1c:	4b7f      	ldr	r3, [pc, #508]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a20:	2380      	movs	r3, #128	; 0x80
 8003a22:	055b      	lsls	r3, r3, #21
 8003a24:	4013      	ands	r3, r2
 8003a26:	60bb      	str	r3, [r7, #8]
 8003a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a2a:	183b      	adds	r3, r7, r0
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a30:	4b7b      	ldr	r3, [pc, #492]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	4b7a      	ldr	r3, [pc, #488]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003a36:	2180      	movs	r1, #128	; 0x80
 8003a38:	0049      	lsls	r1, r1, #1
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a3e:	f7fe f907 	bl	8001c50 <HAL_GetTick>
 8003a42:	0003      	movs	r3, r0
 8003a44:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a46:	e00b      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a48:	f7fe f902 	bl	8001c50 <HAL_GetTick>
 8003a4c:	0002      	movs	r2, r0
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d904      	bls.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003a56:	2313      	movs	r3, #19
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	701a      	strb	r2, [r3, #0]
        break;
 8003a5e:	e005      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a60:	4b6f      	ldr	r3, [pc, #444]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	2380      	movs	r3, #128	; 0x80
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d0ed      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003a6c:	2313      	movs	r3, #19
 8003a6e:	18fb      	adds	r3, r7, r3
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d154      	bne.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a76:	4b69      	ldr	r3, [pc, #420]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a78:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a7a:	23c0      	movs	r3, #192	; 0xc0
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	4013      	ands	r3, r2
 8003a80:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d019      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d014      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a92:	4b62      	ldr	r3, [pc, #392]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a96:	4a63      	ldr	r2, [pc, #396]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a9c:	4b5f      	ldr	r3, [pc, #380]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a9e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aa0:	4b5e      	ldr	r3, [pc, #376]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003aa2:	2180      	movs	r1, #128	; 0x80
 8003aa4:	0249      	lsls	r1, r1, #9
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003aaa:	4b5c      	ldr	r3, [pc, #368]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003aac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aae:	4b5b      	ldr	r3, [pc, #364]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003ab0:	495d      	ldr	r1, [pc, #372]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003ab2:	400a      	ands	r2, r1
 8003ab4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ab6:	4b59      	ldr	r3, [pc, #356]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	d016      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac4:	f7fe f8c4 	bl	8001c50 <HAL_GetTick>
 8003ac8:	0003      	movs	r3, r0
 8003aca:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003acc:	e00c      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ace:	f7fe f8bf 	bl	8001c50 <HAL_GetTick>
 8003ad2:	0002      	movs	r2, r0
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	4a54      	ldr	r2, [pc, #336]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d904      	bls.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003ade:	2313      	movs	r3, #19
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	701a      	strb	r2, [r3, #0]
            break;
 8003ae6:	e004      	b.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ae8:	4b4c      	ldr	r3, [pc, #304]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aec:	2202      	movs	r2, #2
 8003aee:	4013      	ands	r3, r2
 8003af0:	d0ed      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003af2:	2313      	movs	r3, #19
 8003af4:	18fb      	adds	r3, r7, r3
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10a      	bne.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003afc:	4b47      	ldr	r3, [pc, #284]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b00:	4a48      	ldr	r2, [pc, #288]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003b02:	4013      	ands	r3, r2
 8003b04:	0019      	movs	r1, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	699a      	ldr	r2, [r3, #24]
 8003b0a:	4b44      	ldr	r3, [pc, #272]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003b10:	e00c      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b12:	2312      	movs	r3, #18
 8003b14:	18fb      	adds	r3, r7, r3
 8003b16:	2213      	movs	r2, #19
 8003b18:	18ba      	adds	r2, r7, r2
 8003b1a:	7812      	ldrb	r2, [r2, #0]
 8003b1c:	701a      	strb	r2, [r3, #0]
 8003b1e:	e005      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b20:	2312      	movs	r3, #18
 8003b22:	18fb      	adds	r3, r7, r3
 8003b24:	2213      	movs	r2, #19
 8003b26:	18ba      	adds	r2, r7, r2
 8003b28:	7812      	ldrb	r2, [r2, #0]
 8003b2a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b2c:	2311      	movs	r3, #17
 8003b2e:	18fb      	adds	r3, r7, r3
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d105      	bne.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b36:	4b39      	ldr	r3, [pc, #228]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b3a:	4b38      	ldr	r3, [pc, #224]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b3c:	493c      	ldr	r1, [pc, #240]	; (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003b3e:	400a      	ands	r2, r1
 8003b40:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2201      	movs	r2, #1
 8003b48:	4013      	ands	r3, r2
 8003b4a:	d009      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b4c:	4b33      	ldr	r3, [pc, #204]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b50:	2203      	movs	r2, #3
 8003b52:	4393      	bics	r3, r2
 8003b54:	0019      	movs	r1, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	4b30      	ldr	r3, [pc, #192]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2202      	movs	r2, #2
 8003b66:	4013      	ands	r3, r2
 8003b68:	d009      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b6a:	4b2c      	ldr	r3, [pc, #176]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6e:	220c      	movs	r2, #12
 8003b70:	4393      	bics	r3, r2
 8003b72:	0019      	movs	r1, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	4b28      	ldr	r3, [pc, #160]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2220      	movs	r2, #32
 8003b84:	4013      	ands	r3, r2
 8003b86:	d009      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b88:	4b24      	ldr	r3, [pc, #144]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8c:	4a29      	ldr	r2, [pc, #164]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8e:	4013      	ands	r3, r2
 8003b90:	0019      	movs	r1, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68da      	ldr	r2, [r3, #12]
 8003b96:	4b21      	ldr	r3, [pc, #132]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	2380      	movs	r3, #128	; 0x80
 8003ba2:	01db      	lsls	r3, r3, #7
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	d015      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ba8:	4b1c      	ldr	r3, [pc, #112]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	0899      	lsrs	r1, r3, #2
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695a      	ldr	r2, [r3, #20]
 8003bb4:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695a      	ldr	r2, [r3, #20]
 8003bbe:	2380      	movs	r3, #128	; 0x80
 8003bc0:	05db      	lsls	r3, r3, #23
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d106      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003bc6:	4b15      	ldr	r3, [pc, #84]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	4b14      	ldr	r3, [pc, #80]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003bcc:	2180      	movs	r1, #128	; 0x80
 8003bce:	0249      	lsls	r1, r1, #9
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	2380      	movs	r3, #128	; 0x80
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	4013      	ands	r3, r2
 8003bde:	d016      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003be0:	4b0e      	ldr	r3, [pc, #56]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be4:	4a14      	ldr	r2, [pc, #80]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003be6:	4013      	ands	r3, r2
 8003be8:	0019      	movs	r1, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	691a      	ldr	r2, [r3, #16]
 8003bee:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	691a      	ldr	r2, [r3, #16]
 8003bf8:	2380      	movs	r3, #128	; 0x80
 8003bfa:	01db      	lsls	r3, r3, #7
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d106      	bne.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003c00:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003c06:	2180      	movs	r1, #128	; 0x80
 8003c08:	0249      	lsls	r1, r1, #9
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003c0e:	2312      	movs	r3, #18
 8003c10:	18fb      	adds	r3, r7, r3
 8003c12:	781b      	ldrb	r3, [r3, #0]
}
 8003c14:	0018      	movs	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	b006      	add	sp, #24
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40007000 	.word	0x40007000
 8003c24:	fffffcff 	.word	0xfffffcff
 8003c28:	fffeffff 	.word	0xfffeffff
 8003c2c:	00001388 	.word	0x00001388
 8003c30:	efffffff 	.word	0xefffffff
 8003c34:	ffffcfff 	.word	0xffffcfff
 8003c38:	ffff3fff 	.word	0xffff3fff

08003c3c <__errno>:
 8003c3c:	4b01      	ldr	r3, [pc, #4]	; (8003c44 <__errno+0x8>)
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	4770      	bx	lr
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	20000010 	.word	0x20000010

08003c48 <__libc_init_array>:
 8003c48:	b570      	push	{r4, r5, r6, lr}
 8003c4a:	2600      	movs	r6, #0
 8003c4c:	4d0c      	ldr	r5, [pc, #48]	; (8003c80 <__libc_init_array+0x38>)
 8003c4e:	4c0d      	ldr	r4, [pc, #52]	; (8003c84 <__libc_init_array+0x3c>)
 8003c50:	1b64      	subs	r4, r4, r5
 8003c52:	10a4      	asrs	r4, r4, #2
 8003c54:	42a6      	cmp	r6, r4
 8003c56:	d109      	bne.n	8003c6c <__libc_init_array+0x24>
 8003c58:	2600      	movs	r6, #0
 8003c5a:	f000 fcd7 	bl	800460c <_init>
 8003c5e:	4d0a      	ldr	r5, [pc, #40]	; (8003c88 <__libc_init_array+0x40>)
 8003c60:	4c0a      	ldr	r4, [pc, #40]	; (8003c8c <__libc_init_array+0x44>)
 8003c62:	1b64      	subs	r4, r4, r5
 8003c64:	10a4      	asrs	r4, r4, #2
 8003c66:	42a6      	cmp	r6, r4
 8003c68:	d105      	bne.n	8003c76 <__libc_init_array+0x2e>
 8003c6a:	bd70      	pop	{r4, r5, r6, pc}
 8003c6c:	00b3      	lsls	r3, r6, #2
 8003c6e:	58eb      	ldr	r3, [r5, r3]
 8003c70:	4798      	blx	r3
 8003c72:	3601      	adds	r6, #1
 8003c74:	e7ee      	b.n	8003c54 <__libc_init_array+0xc>
 8003c76:	00b3      	lsls	r3, r6, #2
 8003c78:	58eb      	ldr	r3, [r5, r3]
 8003c7a:	4798      	blx	r3
 8003c7c:	3601      	adds	r6, #1
 8003c7e:	e7f2      	b.n	8003c66 <__libc_init_array+0x1e>
 8003c80:	08004750 	.word	0x08004750
 8003c84:	08004750 	.word	0x08004750
 8003c88:	08004750 	.word	0x08004750
 8003c8c:	08004754 	.word	0x08004754

08003c90 <memset>:
 8003c90:	0003      	movs	r3, r0
 8003c92:	1882      	adds	r2, r0, r2
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d100      	bne.n	8003c9a <memset+0xa>
 8003c98:	4770      	bx	lr
 8003c9a:	7019      	strb	r1, [r3, #0]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	e7f9      	b.n	8003c94 <memset+0x4>

08003ca0 <powf>:
 8003ca0:	b570      	push	{r4, r5, r6, lr}
 8003ca2:	1c0c      	adds	r4, r1, #0
 8003ca4:	1c06      	adds	r6, r0, #0
 8003ca6:	f000 f86b 	bl	8003d80 <__ieee754_powf>
 8003caa:	1c21      	adds	r1, r4, #0
 8003cac:	1c05      	adds	r5, r0, #0
 8003cae:	1c20      	adds	r0, r4, #0
 8003cb0:	f7fd f93e 	bl	8000f30 <__aeabi_fcmpun>
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	d133      	bne.n	8003d20 <powf+0x80>
 8003cb8:	2100      	movs	r1, #0
 8003cba:	1c30      	adds	r0, r6, #0
 8003cbc:	f7fc fab8 	bl	8000230 <__aeabi_fcmpeq>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d014      	beq.n	8003cee <powf+0x4e>
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	1c20      	adds	r0, r4, #0
 8003cc8:	f7fc fab2 	bl	8000230 <__aeabi_fcmpeq>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d138      	bne.n	8003d42 <powf+0xa2>
 8003cd0:	1c20      	adds	r0, r4, #0
 8003cd2:	f000 fc37 	bl	8004544 <finitef>
 8003cd6:	2800      	cmp	r0, #0
 8003cd8:	d022      	beq.n	8003d20 <powf+0x80>
 8003cda:	2100      	movs	r1, #0
 8003cdc:	1c20      	adds	r0, r4, #0
 8003cde:	f7fc faad 	bl	800023c <__aeabi_fcmplt>
 8003ce2:	2800      	cmp	r0, #0
 8003ce4:	d01c      	beq.n	8003d20 <powf+0x80>
 8003ce6:	f7ff ffa9 	bl	8003c3c <__errno>
 8003cea:	2322      	movs	r3, #34	; 0x22
 8003cec:	e017      	b.n	8003d1e <powf+0x7e>
 8003cee:	1c28      	adds	r0, r5, #0
 8003cf0:	f000 fc28 	bl	8004544 <finitef>
 8003cf4:	2800      	cmp	r0, #0
 8003cf6:	d115      	bne.n	8003d24 <powf+0x84>
 8003cf8:	1c30      	adds	r0, r6, #0
 8003cfa:	f000 fc23 	bl	8004544 <finitef>
 8003cfe:	2800      	cmp	r0, #0
 8003d00:	d010      	beq.n	8003d24 <powf+0x84>
 8003d02:	1c20      	adds	r0, r4, #0
 8003d04:	f000 fc1e 	bl	8004544 <finitef>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d00b      	beq.n	8003d24 <powf+0x84>
 8003d0c:	1c29      	adds	r1, r5, #0
 8003d0e:	1c28      	adds	r0, r5, #0
 8003d10:	f7fd f90e 	bl	8000f30 <__aeabi_fcmpun>
 8003d14:	2800      	cmp	r0, #0
 8003d16:	d0e6      	beq.n	8003ce6 <powf+0x46>
 8003d18:	f7ff ff90 	bl	8003c3c <__errno>
 8003d1c:	2321      	movs	r3, #33	; 0x21
 8003d1e:	6003      	str	r3, [r0, #0]
 8003d20:	1c28      	adds	r0, r5, #0
 8003d22:	bd70      	pop	{r4, r5, r6, pc}
 8003d24:	2100      	movs	r1, #0
 8003d26:	1c28      	adds	r0, r5, #0
 8003d28:	f7fc fa82 	bl	8000230 <__aeabi_fcmpeq>
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	d0f7      	beq.n	8003d20 <powf+0x80>
 8003d30:	1c30      	adds	r0, r6, #0
 8003d32:	f000 fc07 	bl	8004544 <finitef>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d0f2      	beq.n	8003d20 <powf+0x80>
 8003d3a:	1c20      	adds	r0, r4, #0
 8003d3c:	f000 fc02 	bl	8004544 <finitef>
 8003d40:	e7cf      	b.n	8003ce2 <powf+0x42>
 8003d42:	25fe      	movs	r5, #254	; 0xfe
 8003d44:	05ad      	lsls	r5, r5, #22
 8003d46:	e7eb      	b.n	8003d20 <powf+0x80>

08003d48 <sqrtf>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	1c05      	adds	r5, r0, #0
 8003d4c:	f000 fb7e 	bl	800444c <__ieee754_sqrtf>
 8003d50:	1c29      	adds	r1, r5, #0
 8003d52:	1c04      	adds	r4, r0, #0
 8003d54:	1c28      	adds	r0, r5, #0
 8003d56:	f7fd f8eb 	bl	8000f30 <__aeabi_fcmpun>
 8003d5a:	2800      	cmp	r0, #0
 8003d5c:	d10e      	bne.n	8003d7c <sqrtf+0x34>
 8003d5e:	2100      	movs	r1, #0
 8003d60:	1c28      	adds	r0, r5, #0
 8003d62:	f7fc fa6b 	bl	800023c <__aeabi_fcmplt>
 8003d66:	2800      	cmp	r0, #0
 8003d68:	d008      	beq.n	8003d7c <sqrtf+0x34>
 8003d6a:	f7ff ff67 	bl	8003c3c <__errno>
 8003d6e:	2321      	movs	r3, #33	; 0x21
 8003d70:	2100      	movs	r1, #0
 8003d72:	6003      	str	r3, [r0, #0]
 8003d74:	1c08      	adds	r0, r1, #0
 8003d76:	f7fc fc3f 	bl	80005f8 <__aeabi_fdiv>
 8003d7a:	1c04      	adds	r4, r0, #0
 8003d7c:	1c20      	adds	r0, r4, #0
 8003d7e:	bd70      	pop	{r4, r5, r6, pc}

08003d80 <__ieee754_powf>:
 8003d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d82:	b08b      	sub	sp, #44	; 0x2c
 8003d84:	9101      	str	r1, [sp, #4]
 8003d86:	9f01      	ldr	r7, [sp, #4]
 8003d88:	1c05      	adds	r5, r0, #0
 8003d8a:	007b      	lsls	r3, r7, #1
 8003d8c:	9003      	str	r0, [sp, #12]
 8003d8e:	085e      	lsrs	r6, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10d      	bne.n	8003db0 <__ieee754_powf+0x30>
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	03db      	lsls	r3, r3, #15
 8003d98:	4043      	eors	r3, r0
 8003d9a:	4a96      	ldr	r2, [pc, #600]	; (8003ff4 <__ieee754_powf+0x274>)
 8003d9c:	005b      	lsls	r3, r3, #1
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d800      	bhi.n	8003da4 <__ieee754_powf+0x24>
 8003da2:	e319      	b.n	80043d8 <__ieee754_powf+0x658>
 8003da4:	9901      	ldr	r1, [sp, #4]
 8003da6:	1c28      	adds	r0, r5, #0
 8003da8:	f7fc fa88 	bl	80002bc <__aeabi_fadd>
 8003dac:	b00b      	add	sp, #44	; 0x2c
 8003dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003db0:	22ff      	movs	r2, #255	; 0xff
 8003db2:	0044      	lsls	r4, r0, #1
 8003db4:	0864      	lsrs	r4, r4, #1
 8003db6:	05d2      	lsls	r2, r2, #23
 8003db8:	4294      	cmp	r4, r2
 8003dba:	dcf3      	bgt.n	8003da4 <__ieee754_powf+0x24>
 8003dbc:	23fe      	movs	r3, #254	; 0xfe
 8003dbe:	059b      	lsls	r3, r3, #22
 8003dc0:	4296      	cmp	r6, r2
 8003dc2:	dd06      	ble.n	8003dd2 <__ieee754_powf+0x52>
 8003dc4:	4298      	cmp	r0, r3
 8003dc6:	d1ed      	bne.n	8003da4 <__ieee754_powf+0x24>
 8003dc8:	2380      	movs	r3, #128	; 0x80
 8003dca:	9a01      	ldr	r2, [sp, #4]
 8003dcc:	03db      	lsls	r3, r3, #15
 8003dce:	4053      	eors	r3, r2
 8003dd0:	e7e3      	b.n	8003d9a <__ieee754_powf+0x1a>
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	9102      	str	r1, [sp, #8]
 8003dd6:	2800      	cmp	r0, #0
 8003dd8:	da22      	bge.n	8003e20 <__ieee754_powf+0xa0>
 8003dda:	2197      	movs	r1, #151	; 0x97
 8003ddc:	05c9      	lsls	r1, r1, #23
 8003dde:	428e      	cmp	r6, r1
 8003de0:	da1c      	bge.n	8003e1c <__ieee754_powf+0x9c>
 8003de2:	429e      	cmp	r6, r3
 8003de4:	db0d      	blt.n	8003e02 <__ieee754_powf+0x82>
 8003de6:	2396      	movs	r3, #150	; 0x96
 8003de8:	15f2      	asrs	r2, r6, #23
 8003dea:	1a9a      	subs	r2, r3, r2
 8003dec:	0033      	movs	r3, r6
 8003dee:	4113      	asrs	r3, r2
 8003df0:	0019      	movs	r1, r3
 8003df2:	4091      	lsls	r1, r2
 8003df4:	42b1      	cmp	r1, r6
 8003df6:	d104      	bne.n	8003e02 <__ieee754_powf+0x82>
 8003df8:	2201      	movs	r2, #1
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	1892      	adds	r2, r2, r2
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	9302      	str	r3, [sp, #8]
 8003e02:	23fe      	movs	r3, #254	; 0xfe
 8003e04:	059b      	lsls	r3, r3, #22
 8003e06:	429e      	cmp	r6, r3
 8003e08:	d11e      	bne.n	8003e48 <__ieee754_powf+0xc8>
 8003e0a:	1c28      	adds	r0, r5, #0
 8003e0c:	2f00      	cmp	r7, #0
 8003e0e:	dacd      	bge.n	8003dac <__ieee754_powf+0x2c>
 8003e10:	20fe      	movs	r0, #254	; 0xfe
 8003e12:	1c29      	adds	r1, r5, #0
 8003e14:	0580      	lsls	r0, r0, #22
 8003e16:	f7fc fbef 	bl	80005f8 <__aeabi_fdiv>
 8003e1a:	e7c7      	b.n	8003dac <__ieee754_powf+0x2c>
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	9102      	str	r1, [sp, #8]
 8003e20:	4296      	cmp	r6, r2
 8003e22:	d1ee      	bne.n	8003e02 <__ieee754_powf+0x82>
 8003e24:	429c      	cmp	r4, r3
 8003e26:	d100      	bne.n	8003e2a <__ieee754_powf+0xaa>
 8003e28:	e2d6      	b.n	80043d8 <__ieee754_powf+0x658>
 8003e2a:	dd04      	ble.n	8003e36 <__ieee754_powf+0xb6>
 8003e2c:	9801      	ldr	r0, [sp, #4]
 8003e2e:	2f00      	cmp	r7, #0
 8003e30:	dabc      	bge.n	8003dac <__ieee754_powf+0x2c>
 8003e32:	2000      	movs	r0, #0
 8003e34:	e7ba      	b.n	8003dac <__ieee754_powf+0x2c>
 8003e36:	2f00      	cmp	r7, #0
 8003e38:	dafb      	bge.n	8003e32 <__ieee754_powf+0xb2>
 8003e3a:	2280      	movs	r2, #128	; 0x80
 8003e3c:	0612      	lsls	r2, r2, #24
 8003e3e:	4694      	mov	ip, r2
 8003e40:	9b01      	ldr	r3, [sp, #4]
 8003e42:	4463      	add	r3, ip
 8003e44:	0018      	movs	r0, r3
 8003e46:	e7b1      	b.n	8003dac <__ieee754_powf+0x2c>
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	05db      	lsls	r3, r3, #23
 8003e4c:	429f      	cmp	r7, r3
 8003e4e:	d104      	bne.n	8003e5a <__ieee754_powf+0xda>
 8003e50:	1c29      	adds	r1, r5, #0
 8003e52:	1c28      	adds	r0, r5, #0
 8003e54:	f7fc fd98 	bl	8000988 <__aeabi_fmul>
 8003e58:	e7a8      	b.n	8003dac <__ieee754_powf+0x2c>
 8003e5a:	23fc      	movs	r3, #252	; 0xfc
 8003e5c:	1c28      	adds	r0, r5, #0
 8003e5e:	059b      	lsls	r3, r3, #22
 8003e60:	429f      	cmp	r7, r3
 8003e62:	d104      	bne.n	8003e6e <__ieee754_powf+0xee>
 8003e64:	2d00      	cmp	r5, #0
 8003e66:	db02      	blt.n	8003e6e <__ieee754_powf+0xee>
 8003e68:	f000 faf0 	bl	800444c <__ieee754_sqrtf>
 8003e6c:	e79e      	b.n	8003dac <__ieee754_powf+0x2c>
 8003e6e:	f000 fb66 	bl	800453e <fabsf>
 8003e72:	2c00      	cmp	r4, #0
 8003e74:	d005      	beq.n	8003e82 <__ieee754_powf+0x102>
 8003e76:	22fe      	movs	r2, #254	; 0xfe
 8003e78:	00ab      	lsls	r3, r5, #2
 8003e7a:	089b      	lsrs	r3, r3, #2
 8003e7c:	0592      	lsls	r2, r2, #22
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d11c      	bne.n	8003ebc <__ieee754_powf+0x13c>
 8003e82:	2f00      	cmp	r7, #0
 8003e84:	da04      	bge.n	8003e90 <__ieee754_powf+0x110>
 8003e86:	1c01      	adds	r1, r0, #0
 8003e88:	20fe      	movs	r0, #254	; 0xfe
 8003e8a:	0580      	lsls	r0, r0, #22
 8003e8c:	f7fc fbb4 	bl	80005f8 <__aeabi_fdiv>
 8003e90:	9b03      	ldr	r3, [sp, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	db00      	blt.n	8003e98 <__ieee754_powf+0x118>
 8003e96:	e789      	b.n	8003dac <__ieee754_powf+0x2c>
 8003e98:	4b57      	ldr	r3, [pc, #348]	; (8003ff8 <__ieee754_powf+0x278>)
 8003e9a:	18e4      	adds	r4, r4, r3
 8003e9c:	9b02      	ldr	r3, [sp, #8]
 8003e9e:	431c      	orrs	r4, r3
 8003ea0:	d104      	bne.n	8003eac <__ieee754_powf+0x12c>
 8003ea2:	1c01      	adds	r1, r0, #0
 8003ea4:	f7fc fe96 	bl	8000bd4 <__aeabi_fsub>
 8003ea8:	1c01      	adds	r1, r0, #0
 8003eaa:	e7b4      	b.n	8003e16 <__ieee754_powf+0x96>
 8003eac:	9b02      	ldr	r3, [sp, #8]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d000      	beq.n	8003eb4 <__ieee754_powf+0x134>
 8003eb2:	e77b      	b.n	8003dac <__ieee754_powf+0x2c>
 8003eb4:	2380      	movs	r3, #128	; 0x80
 8003eb6:	061b      	lsls	r3, r3, #24
 8003eb8:	18c0      	adds	r0, r0, r3
 8003eba:	e777      	b.n	8003dac <__ieee754_powf+0x2c>
 8003ebc:	0feb      	lsrs	r3, r5, #31
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	9306      	str	r3, [sp, #24]
 8003ec2:	9a06      	ldr	r2, [sp, #24]
 8003ec4:	9b02      	ldr	r3, [sp, #8]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	d102      	bne.n	8003ed0 <__ieee754_powf+0x150>
 8003eca:	1c29      	adds	r1, r5, #0
 8003ecc:	1c28      	adds	r0, r5, #0
 8003ece:	e7e9      	b.n	8003ea4 <__ieee754_powf+0x124>
 8003ed0:	239a      	movs	r3, #154	; 0x9a
 8003ed2:	05db      	lsls	r3, r3, #23
 8003ed4:	429e      	cmp	r6, r3
 8003ed6:	dc00      	bgt.n	8003eda <__ieee754_powf+0x15a>
 8003ed8:	e09e      	b.n	8004018 <__ieee754_powf+0x298>
 8003eda:	4b48      	ldr	r3, [pc, #288]	; (8003ffc <__ieee754_powf+0x27c>)
 8003edc:	429c      	cmp	r4, r3
 8003ede:	dc05      	bgt.n	8003eec <__ieee754_powf+0x16c>
 8003ee0:	2f00      	cmp	r7, #0
 8003ee2:	da08      	bge.n	8003ef6 <__ieee754_powf+0x176>
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	f000 fb24 	bl	8004532 <__math_oflowf>
 8003eea:	e75f      	b.n	8003dac <__ieee754_powf+0x2c>
 8003eec:	4b44      	ldr	r3, [pc, #272]	; (8004000 <__ieee754_powf+0x280>)
 8003eee:	429c      	cmp	r4, r3
 8003ef0:	dd05      	ble.n	8003efe <__ieee754_powf+0x17e>
 8003ef2:	2f00      	cmp	r7, #0
 8003ef4:	dcf6      	bgt.n	8003ee4 <__ieee754_powf+0x164>
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	f000 fb15 	bl	8004526 <__math_uflowf>
 8003efc:	e756      	b.n	8003dac <__ieee754_powf+0x2c>
 8003efe:	21fe      	movs	r1, #254	; 0xfe
 8003f00:	0589      	lsls	r1, r1, #22
 8003f02:	f7fc fe67 	bl	8000bd4 <__aeabi_fsub>
 8003f06:	493f      	ldr	r1, [pc, #252]	; (8004004 <__ieee754_powf+0x284>)
 8003f08:	1c04      	adds	r4, r0, #0
 8003f0a:	f7fc fd3d 	bl	8000988 <__aeabi_fmul>
 8003f0e:	493e      	ldr	r1, [pc, #248]	; (8004008 <__ieee754_powf+0x288>)
 8003f10:	1c05      	adds	r5, r0, #0
 8003f12:	1c20      	adds	r0, r4, #0
 8003f14:	f7fc fd38 	bl	8000988 <__aeabi_fmul>
 8003f18:	21fa      	movs	r1, #250	; 0xfa
 8003f1a:	1c06      	adds	r6, r0, #0
 8003f1c:	0589      	lsls	r1, r1, #22
 8003f1e:	1c20      	adds	r0, r4, #0
 8003f20:	f7fc fd32 	bl	8000988 <__aeabi_fmul>
 8003f24:	1c01      	adds	r1, r0, #0
 8003f26:	4839      	ldr	r0, [pc, #228]	; (800400c <__ieee754_powf+0x28c>)
 8003f28:	f7fc fe54 	bl	8000bd4 <__aeabi_fsub>
 8003f2c:	1c21      	adds	r1, r4, #0
 8003f2e:	f7fc fd2b 	bl	8000988 <__aeabi_fmul>
 8003f32:	1c01      	adds	r1, r0, #0
 8003f34:	20fc      	movs	r0, #252	; 0xfc
 8003f36:	0580      	lsls	r0, r0, #22
 8003f38:	f7fc fe4c 	bl	8000bd4 <__aeabi_fsub>
 8003f3c:	1c21      	adds	r1, r4, #0
 8003f3e:	1c07      	adds	r7, r0, #0
 8003f40:	1c20      	adds	r0, r4, #0
 8003f42:	f7fc fd21 	bl	8000988 <__aeabi_fmul>
 8003f46:	1c01      	adds	r1, r0, #0
 8003f48:	1c38      	adds	r0, r7, #0
 8003f4a:	f7fc fd1d 	bl	8000988 <__aeabi_fmul>
 8003f4e:	4930      	ldr	r1, [pc, #192]	; (8004010 <__ieee754_powf+0x290>)
 8003f50:	f7fc fd1a 	bl	8000988 <__aeabi_fmul>
 8003f54:	1c01      	adds	r1, r0, #0
 8003f56:	1c30      	adds	r0, r6, #0
 8003f58:	f7fc fe3c 	bl	8000bd4 <__aeabi_fsub>
 8003f5c:	1c01      	adds	r1, r0, #0
 8003f5e:	1c06      	adds	r6, r0, #0
 8003f60:	1c28      	adds	r0, r5, #0
 8003f62:	f7fc f9ab 	bl	80002bc <__aeabi_fadd>
 8003f66:	0b04      	lsrs	r4, r0, #12
 8003f68:	0324      	lsls	r4, r4, #12
 8003f6a:	1c29      	adds	r1, r5, #0
 8003f6c:	1c20      	adds	r0, r4, #0
 8003f6e:	f7fc fe31 	bl	8000bd4 <__aeabi_fsub>
 8003f72:	1c01      	adds	r1, r0, #0
 8003f74:	1c30      	adds	r0, r6, #0
 8003f76:	f7fc fe2d 	bl	8000bd4 <__aeabi_fsub>
 8003f7a:	9b02      	ldr	r3, [sp, #8]
 8003f7c:	9a06      	ldr	r2, [sp, #24]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	1c06      	adds	r6, r0, #0
 8003f82:	4313      	orrs	r3, r2
 8003f84:	d000      	beq.n	8003f88 <__ieee754_powf+0x208>
 8003f86:	e154      	b.n	8004232 <__ieee754_powf+0x4b2>
 8003f88:	4f22      	ldr	r7, [pc, #136]	; (8004014 <__ieee754_powf+0x294>)
 8003f8a:	9b01      	ldr	r3, [sp, #4]
 8003f8c:	9801      	ldr	r0, [sp, #4]
 8003f8e:	0b1d      	lsrs	r5, r3, #12
 8003f90:	032d      	lsls	r5, r5, #12
 8003f92:	1c29      	adds	r1, r5, #0
 8003f94:	f7fc fe1e 	bl	8000bd4 <__aeabi_fsub>
 8003f98:	1c21      	adds	r1, r4, #0
 8003f9a:	f7fc fcf5 	bl	8000988 <__aeabi_fmul>
 8003f9e:	9901      	ldr	r1, [sp, #4]
 8003fa0:	9002      	str	r0, [sp, #8]
 8003fa2:	1c30      	adds	r0, r6, #0
 8003fa4:	f7fc fcf0 	bl	8000988 <__aeabi_fmul>
 8003fa8:	1c01      	adds	r1, r0, #0
 8003faa:	9802      	ldr	r0, [sp, #8]
 8003fac:	f7fc f986 	bl	80002bc <__aeabi_fadd>
 8003fb0:	1c29      	adds	r1, r5, #0
 8003fb2:	1c06      	adds	r6, r0, #0
 8003fb4:	1c20      	adds	r0, r4, #0
 8003fb6:	f7fc fce7 	bl	8000988 <__aeabi_fmul>
 8003fba:	9003      	str	r0, [sp, #12]
 8003fbc:	1c01      	adds	r1, r0, #0
 8003fbe:	1c05      	adds	r5, r0, #0
 8003fc0:	1c30      	adds	r0, r6, #0
 8003fc2:	f7fc f97b 	bl	80002bc <__aeabi_fadd>
 8003fc6:	9002      	str	r0, [sp, #8]
 8003fc8:	9b02      	ldr	r3, [sp, #8]
 8003fca:	9304      	str	r3, [sp, #16]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	9301      	str	r3, [sp, #4]
 8003fd2:	9b04      	ldr	r3, [sp, #16]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	dc00      	bgt.n	8003fda <__ieee754_powf+0x25a>
 8003fd8:	e160      	b.n	800429c <__ieee754_powf+0x51c>
 8003fda:	2386      	movs	r3, #134	; 0x86
 8003fdc:	9a01      	ldr	r2, [sp, #4]
 8003fde:	05db      	lsls	r3, r3, #23
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	dc00      	bgt.n	8003fe6 <__ieee754_powf+0x266>
 8003fe4:	e128      	b.n	8004238 <__ieee754_powf+0x4b8>
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	1c38      	adds	r0, r7, #0
 8003fea:	f7fc f927 	bl	800023c <__aeabi_fcmplt>
 8003fee:	1e43      	subs	r3, r0, #1
 8003ff0:	4198      	sbcs	r0, r3
 8003ff2:	e778      	b.n	8003ee6 <__ieee754_powf+0x166>
 8003ff4:	ff800000 	.word	0xff800000
 8003ff8:	c0800000 	.word	0xc0800000
 8003ffc:	3f7ffff3 	.word	0x3f7ffff3
 8004000:	3f800007 	.word	0x3f800007
 8004004:	3fb8aa00 	.word	0x3fb8aa00
 8004008:	36eca570 	.word	0x36eca570
 800400c:	3eaaaaab 	.word	0x3eaaaaab
 8004010:	3fb8aa3b 	.word	0x3fb8aa3b
 8004014:	bf800000 	.word	0xbf800000
 8004018:	23ff      	movs	r3, #255	; 0xff
 800401a:	05db      	lsls	r3, r3, #23
 800401c:	2200      	movs	r2, #0
 800401e:	422b      	tst	r3, r5
 8004020:	d106      	bne.n	8004030 <__ieee754_powf+0x2b0>
 8004022:	2197      	movs	r1, #151	; 0x97
 8004024:	05c9      	lsls	r1, r1, #23
 8004026:	f7fc fcaf 	bl	8000988 <__aeabi_fmul>
 800402a:	2218      	movs	r2, #24
 800402c:	0004      	movs	r4, r0
 800402e:	4252      	negs	r2, r2
 8004030:	25fe      	movs	r5, #254	; 0xfe
 8004032:	15e3      	asrs	r3, r4, #23
 8004034:	3b7f      	subs	r3, #127	; 0x7f
 8004036:	189b      	adds	r3, r3, r2
 8004038:	9305      	str	r3, [sp, #20]
 800403a:	0264      	lsls	r4, r4, #9
 800403c:	4be8      	ldr	r3, [pc, #928]	; (80043e0 <__ieee754_powf+0x660>)
 800403e:	0a64      	lsrs	r4, r4, #9
 8004040:	05ad      	lsls	r5, r5, #22
 8004042:	2600      	movs	r6, #0
 8004044:	4325      	orrs	r5, r4
 8004046:	429c      	cmp	r4, r3
 8004048:	dd09      	ble.n	800405e <__ieee754_powf+0x2de>
 800404a:	4be6      	ldr	r3, [pc, #920]	; (80043e4 <__ieee754_powf+0x664>)
 800404c:	3601      	adds	r6, #1
 800404e:	429c      	cmp	r4, r3
 8004050:	dd05      	ble.n	800405e <__ieee754_powf+0x2de>
 8004052:	9b05      	ldr	r3, [sp, #20]
 8004054:	199b      	adds	r3, r3, r6
 8004056:	2600      	movs	r6, #0
 8004058:	9305      	str	r3, [sp, #20]
 800405a:	4be3      	ldr	r3, [pc, #908]	; (80043e8 <__ieee754_powf+0x668>)
 800405c:	18ed      	adds	r5, r5, r3
 800405e:	00b3      	lsls	r3, r6, #2
 8004060:	9307      	str	r3, [sp, #28]
 8004062:	4be2      	ldr	r3, [pc, #904]	; (80043ec <__ieee754_powf+0x66c>)
 8004064:	00b2      	lsls	r2, r6, #2
 8004066:	58d3      	ldr	r3, [r2, r3]
 8004068:	1c28      	adds	r0, r5, #0
 800406a:	1c19      	adds	r1, r3, #0
 800406c:	9304      	str	r3, [sp, #16]
 800406e:	9509      	str	r5, [sp, #36]	; 0x24
 8004070:	f7fc fdb0 	bl	8000bd4 <__aeabi_fsub>
 8004074:	1c29      	adds	r1, r5, #0
 8004076:	1c04      	adds	r4, r0, #0
 8004078:	9804      	ldr	r0, [sp, #16]
 800407a:	f7fc f91f 	bl	80002bc <__aeabi_fadd>
 800407e:	1c01      	adds	r1, r0, #0
 8004080:	20fe      	movs	r0, #254	; 0xfe
 8004082:	0580      	lsls	r0, r0, #22
 8004084:	f7fc fab8 	bl	80005f8 <__aeabi_fdiv>
 8004088:	1c01      	adds	r1, r0, #0
 800408a:	9008      	str	r0, [sp, #32]
 800408c:	1c20      	adds	r0, r4, #0
 800408e:	f7fc fc7b 	bl	8000988 <__aeabi_fmul>
 8004092:	9003      	str	r0, [sp, #12]
 8004094:	9b03      	ldr	r3, [sp, #12]
 8004096:	106d      	asrs	r5, r5, #1
 8004098:	0b1f      	lsrs	r7, r3, #12
 800409a:	2380      	movs	r3, #128	; 0x80
 800409c:	059b      	lsls	r3, r3, #22
 800409e:	431d      	orrs	r5, r3
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	02db      	lsls	r3, r3, #11
 80040a4:	18ed      	adds	r5, r5, r3
 80040a6:	0576      	lsls	r6, r6, #21
 80040a8:	033f      	lsls	r7, r7, #12
 80040aa:	19ae      	adds	r6, r5, r6
 80040ac:	1c31      	adds	r1, r6, #0
 80040ae:	1c38      	adds	r0, r7, #0
 80040b0:	f7fc fc6a 	bl	8000988 <__aeabi_fmul>
 80040b4:	1c01      	adds	r1, r0, #0
 80040b6:	1c20      	adds	r0, r4, #0
 80040b8:	f7fc fd8c 	bl	8000bd4 <__aeabi_fsub>
 80040bc:	9904      	ldr	r1, [sp, #16]
 80040be:	1c04      	adds	r4, r0, #0
 80040c0:	1c30      	adds	r0, r6, #0
 80040c2:	f7fc fd87 	bl	8000bd4 <__aeabi_fsub>
 80040c6:	1c01      	adds	r1, r0, #0
 80040c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040ca:	f7fc fd83 	bl	8000bd4 <__aeabi_fsub>
 80040ce:	1c39      	adds	r1, r7, #0
 80040d0:	f7fc fc5a 	bl	8000988 <__aeabi_fmul>
 80040d4:	1c01      	adds	r1, r0, #0
 80040d6:	1c20      	adds	r0, r4, #0
 80040d8:	f7fc fd7c 	bl	8000bd4 <__aeabi_fsub>
 80040dc:	9908      	ldr	r1, [sp, #32]
 80040de:	f7fc fc53 	bl	8000988 <__aeabi_fmul>
 80040e2:	9903      	ldr	r1, [sp, #12]
 80040e4:	9004      	str	r0, [sp, #16]
 80040e6:	1c08      	adds	r0, r1, #0
 80040e8:	f7fc fc4e 	bl	8000988 <__aeabi_fmul>
 80040ec:	49c0      	ldr	r1, [pc, #768]	; (80043f0 <__ieee754_powf+0x670>)
 80040ee:	1c04      	adds	r4, r0, #0
 80040f0:	f7fc fc4a 	bl	8000988 <__aeabi_fmul>
 80040f4:	49bf      	ldr	r1, [pc, #764]	; (80043f4 <__ieee754_powf+0x674>)
 80040f6:	f7fc f8e1 	bl	80002bc <__aeabi_fadd>
 80040fa:	1c21      	adds	r1, r4, #0
 80040fc:	f7fc fc44 	bl	8000988 <__aeabi_fmul>
 8004100:	49bd      	ldr	r1, [pc, #756]	; (80043f8 <__ieee754_powf+0x678>)
 8004102:	f7fc f8db 	bl	80002bc <__aeabi_fadd>
 8004106:	1c21      	adds	r1, r4, #0
 8004108:	f7fc fc3e 	bl	8000988 <__aeabi_fmul>
 800410c:	49bb      	ldr	r1, [pc, #748]	; (80043fc <__ieee754_powf+0x67c>)
 800410e:	f7fc f8d5 	bl	80002bc <__aeabi_fadd>
 8004112:	1c21      	adds	r1, r4, #0
 8004114:	f7fc fc38 	bl	8000988 <__aeabi_fmul>
 8004118:	49b9      	ldr	r1, [pc, #740]	; (8004400 <__ieee754_powf+0x680>)
 800411a:	f7fc f8cf 	bl	80002bc <__aeabi_fadd>
 800411e:	1c21      	adds	r1, r4, #0
 8004120:	f7fc fc32 	bl	8000988 <__aeabi_fmul>
 8004124:	49b7      	ldr	r1, [pc, #732]	; (8004404 <__ieee754_powf+0x684>)
 8004126:	f7fc f8c9 	bl	80002bc <__aeabi_fadd>
 800412a:	1c21      	adds	r1, r4, #0
 800412c:	1c05      	adds	r5, r0, #0
 800412e:	1c20      	adds	r0, r4, #0
 8004130:	f7fc fc2a 	bl	8000988 <__aeabi_fmul>
 8004134:	1c01      	adds	r1, r0, #0
 8004136:	1c28      	adds	r0, r5, #0
 8004138:	f7fc fc26 	bl	8000988 <__aeabi_fmul>
 800413c:	1c39      	adds	r1, r7, #0
 800413e:	1c04      	adds	r4, r0, #0
 8004140:	9803      	ldr	r0, [sp, #12]
 8004142:	f7fc f8bb 	bl	80002bc <__aeabi_fadd>
 8004146:	9904      	ldr	r1, [sp, #16]
 8004148:	f7fc fc1e 	bl	8000988 <__aeabi_fmul>
 800414c:	1c21      	adds	r1, r4, #0
 800414e:	f7fc f8b5 	bl	80002bc <__aeabi_fadd>
 8004152:	1c39      	adds	r1, r7, #0
 8004154:	1c06      	adds	r6, r0, #0
 8004156:	1c38      	adds	r0, r7, #0
 8004158:	f7fc fc16 	bl	8000988 <__aeabi_fmul>
 800415c:	49aa      	ldr	r1, [pc, #680]	; (8004408 <__ieee754_powf+0x688>)
 800415e:	9008      	str	r0, [sp, #32]
 8004160:	f7fc f8ac 	bl	80002bc <__aeabi_fadd>
 8004164:	1c31      	adds	r1, r6, #0
 8004166:	f7fc f8a9 	bl	80002bc <__aeabi_fadd>
 800416a:	0b04      	lsrs	r4, r0, #12
 800416c:	0324      	lsls	r4, r4, #12
 800416e:	1c21      	adds	r1, r4, #0
 8004170:	1c38      	adds	r0, r7, #0
 8004172:	f7fc fc09 	bl	8000988 <__aeabi_fmul>
 8004176:	49a4      	ldr	r1, [pc, #656]	; (8004408 <__ieee754_powf+0x688>)
 8004178:	1c05      	adds	r5, r0, #0
 800417a:	1c20      	adds	r0, r4, #0
 800417c:	f7fc fd2a 	bl	8000bd4 <__aeabi_fsub>
 8004180:	9908      	ldr	r1, [sp, #32]
 8004182:	f7fc fd27 	bl	8000bd4 <__aeabi_fsub>
 8004186:	1c01      	adds	r1, r0, #0
 8004188:	1c30      	adds	r0, r6, #0
 800418a:	f7fc fd23 	bl	8000bd4 <__aeabi_fsub>
 800418e:	9903      	ldr	r1, [sp, #12]
 8004190:	f7fc fbfa 	bl	8000988 <__aeabi_fmul>
 8004194:	1c21      	adds	r1, r4, #0
 8004196:	1c06      	adds	r6, r0, #0
 8004198:	9804      	ldr	r0, [sp, #16]
 800419a:	f7fc fbf5 	bl	8000988 <__aeabi_fmul>
 800419e:	1c01      	adds	r1, r0, #0
 80041a0:	1c30      	adds	r0, r6, #0
 80041a2:	f7fc f88b 	bl	80002bc <__aeabi_fadd>
 80041a6:	1c06      	adds	r6, r0, #0
 80041a8:	1c01      	adds	r1, r0, #0
 80041aa:	1c28      	adds	r0, r5, #0
 80041ac:	f7fc f886 	bl	80002bc <__aeabi_fadd>
 80041b0:	0b04      	lsrs	r4, r0, #12
 80041b2:	0324      	lsls	r4, r4, #12
 80041b4:	4995      	ldr	r1, [pc, #596]	; (800440c <__ieee754_powf+0x68c>)
 80041b6:	1c20      	adds	r0, r4, #0
 80041b8:	f7fc fbe6 	bl	8000988 <__aeabi_fmul>
 80041bc:	1c29      	adds	r1, r5, #0
 80041be:	9003      	str	r0, [sp, #12]
 80041c0:	1c20      	adds	r0, r4, #0
 80041c2:	f7fc fd07 	bl	8000bd4 <__aeabi_fsub>
 80041c6:	1c01      	adds	r1, r0, #0
 80041c8:	1c30      	adds	r0, r6, #0
 80041ca:	f7fc fd03 	bl	8000bd4 <__aeabi_fsub>
 80041ce:	4990      	ldr	r1, [pc, #576]	; (8004410 <__ieee754_powf+0x690>)
 80041d0:	f7fc fbda 	bl	8000988 <__aeabi_fmul>
 80041d4:	498f      	ldr	r1, [pc, #572]	; (8004414 <__ieee754_powf+0x694>)
 80041d6:	1c05      	adds	r5, r0, #0
 80041d8:	1c20      	adds	r0, r4, #0
 80041da:	f7fc fbd5 	bl	8000988 <__aeabi_fmul>
 80041de:	1c01      	adds	r1, r0, #0
 80041e0:	1c28      	adds	r0, r5, #0
 80041e2:	f7fc f86b 	bl	80002bc <__aeabi_fadd>
 80041e6:	4b8c      	ldr	r3, [pc, #560]	; (8004418 <__ieee754_powf+0x698>)
 80041e8:	9a07      	ldr	r2, [sp, #28]
 80041ea:	58d1      	ldr	r1, [r2, r3]
 80041ec:	f7fc f866 	bl	80002bc <__aeabi_fadd>
 80041f0:	1c05      	adds	r5, r0, #0
 80041f2:	9805      	ldr	r0, [sp, #20]
 80041f4:	f7fc fed2 	bl	8000f9c <__aeabi_i2f>
 80041f8:	4b88      	ldr	r3, [pc, #544]	; (800441c <__ieee754_powf+0x69c>)
 80041fa:	9a07      	ldr	r2, [sp, #28]
 80041fc:	1c06      	adds	r6, r0, #0
 80041fe:	58d7      	ldr	r7, [r2, r3]
 8004200:	1c29      	adds	r1, r5, #0
 8004202:	9803      	ldr	r0, [sp, #12]
 8004204:	f7fc f85a 	bl	80002bc <__aeabi_fadd>
 8004208:	1c39      	adds	r1, r7, #0
 800420a:	f7fc f857 	bl	80002bc <__aeabi_fadd>
 800420e:	1c31      	adds	r1, r6, #0
 8004210:	f7fc f854 	bl	80002bc <__aeabi_fadd>
 8004214:	0b04      	lsrs	r4, r0, #12
 8004216:	0324      	lsls	r4, r4, #12
 8004218:	1c31      	adds	r1, r6, #0
 800421a:	1c20      	adds	r0, r4, #0
 800421c:	f7fc fcda 	bl	8000bd4 <__aeabi_fsub>
 8004220:	1c39      	adds	r1, r7, #0
 8004222:	f7fc fcd7 	bl	8000bd4 <__aeabi_fsub>
 8004226:	9903      	ldr	r1, [sp, #12]
 8004228:	f7fc fcd4 	bl	8000bd4 <__aeabi_fsub>
 800422c:	1c01      	adds	r1, r0, #0
 800422e:	1c28      	adds	r0, r5, #0
 8004230:	e6a1      	b.n	8003f76 <__ieee754_powf+0x1f6>
 8004232:	27fe      	movs	r7, #254	; 0xfe
 8004234:	05bf      	lsls	r7, r7, #22
 8004236:	e6a8      	b.n	8003f8a <__ieee754_powf+0x20a>
 8004238:	9a01      	ldr	r2, [sp, #4]
 800423a:	429a      	cmp	r2, r3
 800423c:	d146      	bne.n	80042cc <__ieee754_powf+0x54c>
 800423e:	4978      	ldr	r1, [pc, #480]	; (8004420 <__ieee754_powf+0x6a0>)
 8004240:	1c30      	adds	r0, r6, #0
 8004242:	f7fc f83b 	bl	80002bc <__aeabi_fadd>
 8004246:	1c29      	adds	r1, r5, #0
 8004248:	1c04      	adds	r4, r0, #0
 800424a:	9802      	ldr	r0, [sp, #8]
 800424c:	f7fc fcc2 	bl	8000bd4 <__aeabi_fsub>
 8004250:	1c01      	adds	r1, r0, #0
 8004252:	1c20      	adds	r0, r4, #0
 8004254:	f7fc f806 	bl	8000264 <__aeabi_fcmpgt>
 8004258:	2800      	cmp	r0, #0
 800425a:	d000      	beq.n	800425e <__ieee754_powf+0x4de>
 800425c:	e6c3      	b.n	8003fe6 <__ieee754_powf+0x266>
 800425e:	2480      	movs	r4, #128	; 0x80
 8004260:	0424      	lsls	r4, r4, #16
 8004262:	0020      	movs	r0, r4
 8004264:	9b01      	ldr	r3, [sp, #4]
 8004266:	4a6f      	ldr	r2, [pc, #444]	; (8004424 <__ieee754_powf+0x6a4>)
 8004268:	15db      	asrs	r3, r3, #23
 800426a:	3b7e      	subs	r3, #126	; 0x7e
 800426c:	4118      	asrs	r0, r3
 800426e:	9b02      	ldr	r3, [sp, #8]
 8004270:	18c0      	adds	r0, r0, r3
 8004272:	15c3      	asrs	r3, r0, #23
 8004274:	b2db      	uxtb	r3, r3
 8004276:	3b7f      	subs	r3, #127	; 0x7f
 8004278:	411a      	asrs	r2, r3
 800427a:	0001      	movs	r1, r0
 800427c:	4391      	bics	r1, r2
 800427e:	2217      	movs	r2, #23
 8004280:	0240      	lsls	r0, r0, #9
 8004282:	0a40      	lsrs	r0, r0, #9
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	4304      	orrs	r4, r0
 8004288:	411c      	asrs	r4, r3
 800428a:	9b04      	ldr	r3, [sp, #16]
 800428c:	2b00      	cmp	r3, #0
 800428e:	da00      	bge.n	8004292 <__ieee754_powf+0x512>
 8004290:	4264      	negs	r4, r4
 8004292:	1c28      	adds	r0, r5, #0
 8004294:	f7fc fc9e 	bl	8000bd4 <__aeabi_fsub>
 8004298:	9003      	str	r0, [sp, #12]
 800429a:	e01d      	b.n	80042d8 <__ieee754_powf+0x558>
 800429c:	4b62      	ldr	r3, [pc, #392]	; (8004428 <__ieee754_powf+0x6a8>)
 800429e:	9a01      	ldr	r2, [sp, #4]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	dd06      	ble.n	80042b2 <__ieee754_powf+0x532>
 80042a4:	2100      	movs	r1, #0
 80042a6:	1c38      	adds	r0, r7, #0
 80042a8:	f7fb ffc8 	bl	800023c <__aeabi_fcmplt>
 80042ac:	1e43      	subs	r3, r0, #1
 80042ae:	4198      	sbcs	r0, r3
 80042b0:	e622      	b.n	8003ef8 <__ieee754_powf+0x178>
 80042b2:	9a01      	ldr	r2, [sp, #4]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d109      	bne.n	80042cc <__ieee754_powf+0x54c>
 80042b8:	1c29      	adds	r1, r5, #0
 80042ba:	9802      	ldr	r0, [sp, #8]
 80042bc:	f7fc fc8a 	bl	8000bd4 <__aeabi_fsub>
 80042c0:	1c31      	adds	r1, r6, #0
 80042c2:	f7fb ffd9 	bl	8000278 <__aeabi_fcmpge>
 80042c6:	2800      	cmp	r0, #0
 80042c8:	d0c9      	beq.n	800425e <__ieee754_powf+0x4de>
 80042ca:	e7eb      	b.n	80042a4 <__ieee754_powf+0x524>
 80042cc:	23fc      	movs	r3, #252	; 0xfc
 80042ce:	9a01      	ldr	r2, [sp, #4]
 80042d0:	2400      	movs	r4, #0
 80042d2:	059b      	lsls	r3, r3, #22
 80042d4:	429a      	cmp	r2, r3
 80042d6:	dcc2      	bgt.n	800425e <__ieee754_powf+0x4de>
 80042d8:	1c31      	adds	r1, r6, #0
 80042da:	9803      	ldr	r0, [sp, #12]
 80042dc:	f7fb ffee 	bl	80002bc <__aeabi_fadd>
 80042e0:	0b05      	lsrs	r5, r0, #12
 80042e2:	032d      	lsls	r5, r5, #12
 80042e4:	4951      	ldr	r1, [pc, #324]	; (800442c <__ieee754_powf+0x6ac>)
 80042e6:	1c28      	adds	r0, r5, #0
 80042e8:	f7fc fb4e 	bl	8000988 <__aeabi_fmul>
 80042ec:	9903      	ldr	r1, [sp, #12]
 80042ee:	9001      	str	r0, [sp, #4]
 80042f0:	1c28      	adds	r0, r5, #0
 80042f2:	f7fc fc6f 	bl	8000bd4 <__aeabi_fsub>
 80042f6:	1c01      	adds	r1, r0, #0
 80042f8:	1c30      	adds	r0, r6, #0
 80042fa:	f7fc fc6b 	bl	8000bd4 <__aeabi_fsub>
 80042fe:	494c      	ldr	r1, [pc, #304]	; (8004430 <__ieee754_powf+0x6b0>)
 8004300:	f7fc fb42 	bl	8000988 <__aeabi_fmul>
 8004304:	494b      	ldr	r1, [pc, #300]	; (8004434 <__ieee754_powf+0x6b4>)
 8004306:	1c06      	adds	r6, r0, #0
 8004308:	1c28      	adds	r0, r5, #0
 800430a:	f7fc fb3d 	bl	8000988 <__aeabi_fmul>
 800430e:	1c01      	adds	r1, r0, #0
 8004310:	1c30      	adds	r0, r6, #0
 8004312:	f7fb ffd3 	bl	80002bc <__aeabi_fadd>
 8004316:	1c06      	adds	r6, r0, #0
 8004318:	1c01      	adds	r1, r0, #0
 800431a:	9801      	ldr	r0, [sp, #4]
 800431c:	f7fb ffce 	bl	80002bc <__aeabi_fadd>
 8004320:	9901      	ldr	r1, [sp, #4]
 8004322:	1c05      	adds	r5, r0, #0
 8004324:	f7fc fc56 	bl	8000bd4 <__aeabi_fsub>
 8004328:	1c01      	adds	r1, r0, #0
 800432a:	1c30      	adds	r0, r6, #0
 800432c:	f7fc fc52 	bl	8000bd4 <__aeabi_fsub>
 8004330:	1c29      	adds	r1, r5, #0
 8004332:	9001      	str	r0, [sp, #4]
 8004334:	1c28      	adds	r0, r5, #0
 8004336:	f7fc fb27 	bl	8000988 <__aeabi_fmul>
 800433a:	493f      	ldr	r1, [pc, #252]	; (8004438 <__ieee754_powf+0x6b8>)
 800433c:	1c06      	adds	r6, r0, #0
 800433e:	f7fc fb23 	bl	8000988 <__aeabi_fmul>
 8004342:	493e      	ldr	r1, [pc, #248]	; (800443c <__ieee754_powf+0x6bc>)
 8004344:	f7fc fc46 	bl	8000bd4 <__aeabi_fsub>
 8004348:	1c31      	adds	r1, r6, #0
 800434a:	f7fc fb1d 	bl	8000988 <__aeabi_fmul>
 800434e:	493c      	ldr	r1, [pc, #240]	; (8004440 <__ieee754_powf+0x6c0>)
 8004350:	f7fb ffb4 	bl	80002bc <__aeabi_fadd>
 8004354:	1c31      	adds	r1, r6, #0
 8004356:	f7fc fb17 	bl	8000988 <__aeabi_fmul>
 800435a:	493a      	ldr	r1, [pc, #232]	; (8004444 <__ieee754_powf+0x6c4>)
 800435c:	f7fc fc3a 	bl	8000bd4 <__aeabi_fsub>
 8004360:	1c31      	adds	r1, r6, #0
 8004362:	f7fc fb11 	bl	8000988 <__aeabi_fmul>
 8004366:	4938      	ldr	r1, [pc, #224]	; (8004448 <__ieee754_powf+0x6c8>)
 8004368:	f7fb ffa8 	bl	80002bc <__aeabi_fadd>
 800436c:	1c31      	adds	r1, r6, #0
 800436e:	f7fc fb0b 	bl	8000988 <__aeabi_fmul>
 8004372:	1c01      	adds	r1, r0, #0
 8004374:	1c28      	adds	r0, r5, #0
 8004376:	f7fc fc2d 	bl	8000bd4 <__aeabi_fsub>
 800437a:	1c06      	adds	r6, r0, #0
 800437c:	1c01      	adds	r1, r0, #0
 800437e:	1c28      	adds	r0, r5, #0
 8004380:	f7fc fb02 	bl	8000988 <__aeabi_fmul>
 8004384:	2180      	movs	r1, #128	; 0x80
 8004386:	9002      	str	r0, [sp, #8]
 8004388:	05c9      	lsls	r1, r1, #23
 800438a:	1c30      	adds	r0, r6, #0
 800438c:	f7fc fc22 	bl	8000bd4 <__aeabi_fsub>
 8004390:	1c01      	adds	r1, r0, #0
 8004392:	9802      	ldr	r0, [sp, #8]
 8004394:	f7fc f930 	bl	80005f8 <__aeabi_fdiv>
 8004398:	9901      	ldr	r1, [sp, #4]
 800439a:	1c06      	adds	r6, r0, #0
 800439c:	1c28      	adds	r0, r5, #0
 800439e:	f7fc faf3 	bl	8000988 <__aeabi_fmul>
 80043a2:	9901      	ldr	r1, [sp, #4]
 80043a4:	f7fb ff8a 	bl	80002bc <__aeabi_fadd>
 80043a8:	1c01      	adds	r1, r0, #0
 80043aa:	1c30      	adds	r0, r6, #0
 80043ac:	f7fc fc12 	bl	8000bd4 <__aeabi_fsub>
 80043b0:	1c29      	adds	r1, r5, #0
 80043b2:	f7fc fc0f 	bl	8000bd4 <__aeabi_fsub>
 80043b6:	1c01      	adds	r1, r0, #0
 80043b8:	20fe      	movs	r0, #254	; 0xfe
 80043ba:	0580      	lsls	r0, r0, #22
 80043bc:	f7fc fc0a 	bl	8000bd4 <__aeabi_fsub>
 80043c0:	05e3      	lsls	r3, r4, #23
 80043c2:	181b      	adds	r3, r3, r0
 80043c4:	15da      	asrs	r2, r3, #23
 80043c6:	2a00      	cmp	r2, #0
 80043c8:	dc04      	bgt.n	80043d4 <__ieee754_powf+0x654>
 80043ca:	0021      	movs	r1, r4
 80043cc:	f000 f8c4 	bl	8004558 <scalbnf>
 80043d0:	1c39      	adds	r1, r7, #0
 80043d2:	e53f      	b.n	8003e54 <__ieee754_powf+0xd4>
 80043d4:	1c18      	adds	r0, r3, #0
 80043d6:	e7fb      	b.n	80043d0 <__ieee754_powf+0x650>
 80043d8:	20fe      	movs	r0, #254	; 0xfe
 80043da:	0580      	lsls	r0, r0, #22
 80043dc:	e4e6      	b.n	8003dac <__ieee754_powf+0x2c>
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	001cc471 	.word	0x001cc471
 80043e4:	005db3d6 	.word	0x005db3d6
 80043e8:	ff800000 	.word	0xff800000
 80043ec:	08004738 	.word	0x08004738
 80043f0:	3e53f142 	.word	0x3e53f142
 80043f4:	3e6c3255 	.word	0x3e6c3255
 80043f8:	3e8ba305 	.word	0x3e8ba305
 80043fc:	3eaaaaab 	.word	0x3eaaaaab
 8004400:	3edb6db7 	.word	0x3edb6db7
 8004404:	3f19999a 	.word	0x3f19999a
 8004408:	40400000 	.word	0x40400000
 800440c:	3f763800 	.word	0x3f763800
 8004410:	3f76384f 	.word	0x3f76384f
 8004414:	369dc3a0 	.word	0x369dc3a0
 8004418:	08004748 	.word	0x08004748
 800441c:	08004740 	.word	0x08004740
 8004420:	3338aa3c 	.word	0x3338aa3c
 8004424:	007fffff 	.word	0x007fffff
 8004428:	43160000 	.word	0x43160000
 800442c:	3f317200 	.word	0x3f317200
 8004430:	3f317218 	.word	0x3f317218
 8004434:	35bfbe8c 	.word	0x35bfbe8c
 8004438:	3331bb4c 	.word	0x3331bb4c
 800443c:	35ddea0e 	.word	0x35ddea0e
 8004440:	388ab355 	.word	0x388ab355
 8004444:	3b360b61 	.word	0x3b360b61
 8004448:	3e2aaaab 	.word	0x3e2aaaab

0800444c <__ieee754_sqrtf>:
 800444c:	0042      	lsls	r2, r0, #1
 800444e:	0003      	movs	r3, r0
 8004450:	b570      	push	{r4, r5, r6, lr}
 8004452:	1c04      	adds	r4, r0, #0
 8004454:	20ff      	movs	r0, #255	; 0xff
 8004456:	0852      	lsrs	r2, r2, #1
 8004458:	05c0      	lsls	r0, r0, #23
 800445a:	4282      	cmp	r2, r0
 800445c:	d30a      	bcc.n	8004474 <__ieee754_sqrtf+0x28>
 800445e:	1c21      	adds	r1, r4, #0
 8004460:	1c20      	adds	r0, r4, #0
 8004462:	f7fc fa91 	bl	8000988 <__aeabi_fmul>
 8004466:	1c01      	adds	r1, r0, #0
 8004468:	1c20      	adds	r0, r4, #0
 800446a:	f7fb ff27 	bl	80002bc <__aeabi_fadd>
 800446e:	1c04      	adds	r4, r0, #0
 8004470:	1c20      	adds	r0, r4, #0
 8004472:	bd70      	pop	{r4, r5, r6, pc}
 8004474:	2a00      	cmp	r2, #0
 8004476:	d0fb      	beq.n	8004470 <__ieee754_sqrtf+0x24>
 8004478:	2c00      	cmp	r4, #0
 800447a:	da07      	bge.n	800448c <__ieee754_sqrtf+0x40>
 800447c:	1c21      	adds	r1, r4, #0
 800447e:	1c20      	adds	r0, r4, #0
 8004480:	f7fc fba8 	bl	8000bd4 <__aeabi_fsub>
 8004484:	1c01      	adds	r1, r0, #0
 8004486:	f7fc f8b7 	bl	80005f8 <__aeabi_fdiv>
 800448a:	e7f0      	b.n	800446e <__ieee754_sqrtf+0x22>
 800448c:	0022      	movs	r2, r4
 800448e:	15e1      	asrs	r1, r4, #23
 8004490:	4002      	ands	r2, r0
 8004492:	4204      	tst	r4, r0
 8004494:	d02e      	beq.n	80044f4 <__ieee754_sqrtf+0xa8>
 8004496:	2280      	movs	r2, #128	; 0x80
 8004498:	000c      	movs	r4, r1
 800449a:	025b      	lsls	r3, r3, #9
 800449c:	0a5b      	lsrs	r3, r3, #9
 800449e:	0412      	lsls	r2, r2, #16
 80044a0:	3c7f      	subs	r4, #127	; 0x7f
 80044a2:	4313      	orrs	r3, r2
 80044a4:	07ca      	lsls	r2, r1, #31
 80044a6:	d400      	bmi.n	80044aa <__ieee754_sqrtf+0x5e>
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	2200      	movs	r2, #0
 80044ac:	2180      	movs	r1, #128	; 0x80
 80044ae:	2019      	movs	r0, #25
 80044b0:	0016      	movs	r6, r2
 80044b2:	1064      	asrs	r4, r4, #1
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	0449      	lsls	r1, r1, #17
 80044b8:	1875      	adds	r5, r6, r1
 80044ba:	429d      	cmp	r5, r3
 80044bc:	dc02      	bgt.n	80044c4 <__ieee754_sqrtf+0x78>
 80044be:	186e      	adds	r6, r5, r1
 80044c0:	1b5b      	subs	r3, r3, r5
 80044c2:	1852      	adds	r2, r2, r1
 80044c4:	3801      	subs	r0, #1
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	0849      	lsrs	r1, r1, #1
 80044ca:	2800      	cmp	r0, #0
 80044cc:	d1f4      	bne.n	80044b8 <__ieee754_sqrtf+0x6c>
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <__ieee754_sqrtf+0x8c>
 80044d2:	2301      	movs	r3, #1
 80044d4:	3201      	adds	r2, #1
 80044d6:	439a      	bics	r2, r3
 80044d8:	23fc      	movs	r3, #252	; 0xfc
 80044da:	1052      	asrs	r2, r2, #1
 80044dc:	059b      	lsls	r3, r3, #22
 80044de:	18d2      	adds	r2, r2, r3
 80044e0:	05e4      	lsls	r4, r4, #23
 80044e2:	18a4      	adds	r4, r4, r2
 80044e4:	e7c4      	b.n	8004470 <__ieee754_sqrtf+0x24>
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	3201      	adds	r2, #1
 80044ea:	4203      	tst	r3, r0
 80044ec:	d0fb      	beq.n	80044e6 <__ieee754_sqrtf+0x9a>
 80044ee:	3a01      	subs	r2, #1
 80044f0:	1a89      	subs	r1, r1, r2
 80044f2:	e7d0      	b.n	8004496 <__ieee754_sqrtf+0x4a>
 80044f4:	2080      	movs	r0, #128	; 0x80
 80044f6:	0400      	lsls	r0, r0, #16
 80044f8:	e7f7      	b.n	80044ea <__ieee754_sqrtf+0x9e>

080044fa <with_errnof>:
 80044fa:	b570      	push	{r4, r5, r6, lr}
 80044fc:	000d      	movs	r5, r1
 80044fe:	1c04      	adds	r4, r0, #0
 8004500:	f7ff fb9c 	bl	8003c3c <__errno>
 8004504:	6005      	str	r5, [r0, #0]
 8004506:	1c20      	adds	r0, r4, #0
 8004508:	bd70      	pop	{r4, r5, r6, pc}

0800450a <xflowf>:
 800450a:	b510      	push	{r4, lr}
 800450c:	1c0b      	adds	r3, r1, #0
 800450e:	2800      	cmp	r0, #0
 8004510:	d002      	beq.n	8004518 <xflowf+0xe>
 8004512:	2380      	movs	r3, #128	; 0x80
 8004514:	061b      	lsls	r3, r3, #24
 8004516:	18cb      	adds	r3, r1, r3
 8004518:	1c18      	adds	r0, r3, #0
 800451a:	f7fc fa35 	bl	8000988 <__aeabi_fmul>
 800451e:	2122      	movs	r1, #34	; 0x22
 8004520:	f7ff ffeb 	bl	80044fa <with_errnof>
 8004524:	bd10      	pop	{r4, pc}

08004526 <__math_uflowf>:
 8004526:	2180      	movs	r1, #128	; 0x80
 8004528:	b510      	push	{r4, lr}
 800452a:	0549      	lsls	r1, r1, #21
 800452c:	f7ff ffed 	bl	800450a <xflowf>
 8004530:	bd10      	pop	{r4, pc}

08004532 <__math_oflowf>:
 8004532:	21e0      	movs	r1, #224	; 0xe0
 8004534:	b510      	push	{r4, lr}
 8004536:	05c9      	lsls	r1, r1, #23
 8004538:	f7ff ffe7 	bl	800450a <xflowf>
 800453c:	bd10      	pop	{r4, pc}

0800453e <fabsf>:
 800453e:	0040      	lsls	r0, r0, #1
 8004540:	0840      	lsrs	r0, r0, #1
 8004542:	4770      	bx	lr

08004544 <finitef>:
 8004544:	22ff      	movs	r2, #255	; 0xff
 8004546:	0043      	lsls	r3, r0, #1
 8004548:	085b      	lsrs	r3, r3, #1
 800454a:	2001      	movs	r0, #1
 800454c:	05d2      	lsls	r2, r2, #23
 800454e:	4293      	cmp	r3, r2
 8004550:	db00      	blt.n	8004554 <finitef+0x10>
 8004552:	2000      	movs	r0, #0
 8004554:	4770      	bx	lr
	...

08004558 <scalbnf>:
 8004558:	0043      	lsls	r3, r0, #1
 800455a:	b570      	push	{r4, r5, r6, lr}
 800455c:	0002      	movs	r2, r0
 800455e:	000c      	movs	r4, r1
 8004560:	085d      	lsrs	r5, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	d006      	beq.n	8004574 <scalbnf+0x1c>
 8004566:	21ff      	movs	r1, #255	; 0xff
 8004568:	05c9      	lsls	r1, r1, #23
 800456a:	428d      	cmp	r5, r1
 800456c:	d303      	bcc.n	8004576 <scalbnf+0x1e>
 800456e:	1c01      	adds	r1, r0, #0
 8004570:	f7fb fea4 	bl	80002bc <__aeabi_fadd>
 8004574:	bd70      	pop	{r4, r5, r6, pc}
 8004576:	4208      	tst	r0, r1
 8004578:	d116      	bne.n	80045a8 <scalbnf+0x50>
 800457a:	2198      	movs	r1, #152	; 0x98
 800457c:	05c9      	lsls	r1, r1, #23
 800457e:	f7fc fa03 	bl	8000988 <__aeabi_fmul>
 8004582:	4b1b      	ldr	r3, [pc, #108]	; (80045f0 <scalbnf+0x98>)
 8004584:	429c      	cmp	r4, r3
 8004586:	db29      	blt.n	80045dc <scalbnf+0x84>
 8004588:	0002      	movs	r2, r0
 800458a:	15c3      	asrs	r3, r0, #23
 800458c:	b2db      	uxtb	r3, r3
 800458e:	3b19      	subs	r3, #25
 8004590:	191b      	adds	r3, r3, r4
 8004592:	2bfe      	cmp	r3, #254	; 0xfe
 8004594:	dd0a      	ble.n	80045ac <scalbnf+0x54>
 8004596:	4b17      	ldr	r3, [pc, #92]	; (80045f4 <scalbnf+0x9c>)
 8004598:	2800      	cmp	r0, #0
 800459a:	da00      	bge.n	800459e <scalbnf+0x46>
 800459c:	4b16      	ldr	r3, [pc, #88]	; (80045f8 <scalbnf+0xa0>)
 800459e:	4915      	ldr	r1, [pc, #84]	; (80045f4 <scalbnf+0x9c>)
 80045a0:	1c18      	adds	r0, r3, #0
 80045a2:	f7fc f9f1 	bl	8000988 <__aeabi_fmul>
 80045a6:	e7e5      	b.n	8004574 <scalbnf+0x1c>
 80045a8:	0e1b      	lsrs	r3, r3, #24
 80045aa:	e7f1      	b.n	8004590 <scalbnf+0x38>
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	dd04      	ble.n	80045ba <scalbnf+0x62>
 80045b0:	4812      	ldr	r0, [pc, #72]	; (80045fc <scalbnf+0xa4>)
 80045b2:	4002      	ands	r2, r0
 80045b4:	05d8      	lsls	r0, r3, #23
 80045b6:	4310      	orrs	r0, r2
 80045b8:	e7dc      	b.n	8004574 <scalbnf+0x1c>
 80045ba:	0019      	movs	r1, r3
 80045bc:	3116      	adds	r1, #22
 80045be:	da0f      	bge.n	80045e0 <scalbnf+0x88>
 80045c0:	4a0f      	ldr	r2, [pc, #60]	; (8004600 <scalbnf+0xa8>)
 80045c2:	0fc3      	lsrs	r3, r0, #31
 80045c4:	4294      	cmp	r4, r2
 80045c6:	dd05      	ble.n	80045d4 <scalbnf+0x7c>
 80045c8:	480a      	ldr	r0, [pc, #40]	; (80045f4 <scalbnf+0x9c>)
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d000      	beq.n	80045d0 <scalbnf+0x78>
 80045ce:	480a      	ldr	r0, [pc, #40]	; (80045f8 <scalbnf+0xa0>)
 80045d0:	4908      	ldr	r1, [pc, #32]	; (80045f4 <scalbnf+0x9c>)
 80045d2:	e7e6      	b.n	80045a2 <scalbnf+0x4a>
 80045d4:	480b      	ldr	r0, [pc, #44]	; (8004604 <scalbnf+0xac>)
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d000      	beq.n	80045dc <scalbnf+0x84>
 80045da:	480b      	ldr	r0, [pc, #44]	; (8004608 <scalbnf+0xb0>)
 80045dc:	4909      	ldr	r1, [pc, #36]	; (8004604 <scalbnf+0xac>)
 80045de:	e7e0      	b.n	80045a2 <scalbnf+0x4a>
 80045e0:	21cc      	movs	r1, #204	; 0xcc
 80045e2:	3319      	adds	r3, #25
 80045e4:	05d8      	lsls	r0, r3, #23
 80045e6:	4b05      	ldr	r3, [pc, #20]	; (80045fc <scalbnf+0xa4>)
 80045e8:	0589      	lsls	r1, r1, #22
 80045ea:	401a      	ands	r2, r3
 80045ec:	4310      	orrs	r0, r2
 80045ee:	e7d8      	b.n	80045a2 <scalbnf+0x4a>
 80045f0:	ffff3cb0 	.word	0xffff3cb0
 80045f4:	7149f2ca 	.word	0x7149f2ca
 80045f8:	f149f2ca 	.word	0xf149f2ca
 80045fc:	807fffff 	.word	0x807fffff
 8004600:	0000c350 	.word	0x0000c350
 8004604:	0da24260 	.word	0x0da24260
 8004608:	8da24260 	.word	0x8da24260

0800460c <_init>:
 800460c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004612:	bc08      	pop	{r3}
 8004614:	469e      	mov	lr, r3
 8004616:	4770      	bx	lr

08004618 <_fini>:
 8004618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461a:	46c0      	nop			; (mov r8, r8)
 800461c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800461e:	bc08      	pop	{r3}
 8004620:	469e      	mov	lr, r3
 8004622:	4770      	bx	lr
