{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615386494667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615386494668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 17:28:14 2021 " "Processing started: Wed Mar 10 17:28:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615386494668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386494668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hex_display_counter -c hex_display_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off hex_display_counter -c hex_display_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386494669 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1615386495062 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\" top.v(17) " "Verilog HDL syntax error at top.v(17) near text: \"else\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615386510913 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.v(1) " "Ignored design unit \"top\" at top.v(1) due to previous errors" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615386510914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386510916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seg " "Found entity 1: hex_to_seg" {  } { { "../src/hex_to_seg.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386510920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386510921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510922 ""} { "Info" "ISGN_ENTITY_NAME" "2 VCJ4RE " "Found entity 2: VCJ4RE" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510922 ""} { "Info" "ISGN_ENTITY_NAME" "3 VCD4RE " "Found entity 3: VCD4RE" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510922 ""} { "Info" "ISGN_ENTITY_NAME" "4 VCB4CLED " "Found entity 4: VCB4CLED" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510922 ""} { "Info" "ISGN_ENTITY_NAME" "5 VCBD4SE " "Found entity 5: VCBD4SE" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615386510922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386510922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615386510994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 10 17:28:30 2021 " "Processing ended: Wed Mar 10 17:28:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615386510994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615386510994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615386510994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386510994 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615386511261 ""}
