{"Source Block": ["hdl/library/axi_dmac/request_arb.v@210:220@HdlIdDef", "wire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@207:217", "wire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\n"], ["hdl/library/axi_dmac/request_arb.v@234:244", "wire src_valid;\nwire src_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] src_fifo_data;\nwire src_fifo_empty;\n\nwire fifo_empty;\n\nwire response_dest_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@206:216", "\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\n"], ["hdl/library/axi_dmac/request_arb.v@213:223", "wire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@212:222", "wire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@208:218", "wire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\n"], ["hdl/library/axi_dmac/request_arb.v@209:219", "\nwire dest_valid;\nwire dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\n"]], "Diff Content": {"Delete": [[215, "wire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n"]], "Add": [[215, "wire [DMA_DATA_WIDTH-1:0] dest_fifo_data;\n"]]}}