#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue May 13 08:03:48 2025
# Process ID: 2511
# Current directory: /home/lacau/GitHub/Kompilator/u_controleur
# Command line: vivado
# Log file: /home/lacau/GitHub/Kompilator/u_controleur/vivado.log
# Journal file: /home/lacau/GitHub/Kompilator/u_controleur/vivado.jou
# Running On: insa-20931, OS: Linux, CPU Frequency: 1127.173 MHz, CPU Physical cores: 6, Host memory: 16443 MB
#-----------------------------------------------------------
start_gui
open_project /home/lacau/GitHub/Kompilator/u_controleur/ALUME/ALUME.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/clem/Documents/GitHub/Kompilator/u_controleur/ALUME' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lacau/GitHub/Kompilator/u_controleur/ALUME/ALUME.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name UseInlineHdlIP
ERROR: [Project 1-4421] No val for DA Elab Attr 'CosimPdi'
ERROR: [Project 1-4421] No val for DA Elab Attr 'CosimPlatform'
ERROR: [Project 1-4421] No val for DA Elab Attr 'CosimElf'
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'ALUME.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7916.176 ; gain = 392.953 ; free physical = 12117 ; free virtual = 13779
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as alume /home/lacau/GitHub/Kompilator/u_controleur/alume -force
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8120.215 ; gain = 80.258 ; free physical = 11763 ; free virtual = 13625
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 8219.086 ; gain = 10.000 ; free physical = 9853 ; free virtual = 13565
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 107288 KB (Peak: 162764 KB), Simulation CPU Usage: 12710 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Note: ADDR: 0
Time: 5 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 1
Time: 15 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 2
Time: 25 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 3
Time: 35 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 4
Time: 45 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 5
Time: 55 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 6
Time: 65 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 7
Time: 75 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 8
Time: 85 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 9
Time: 95 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 10
Time: 105 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 11
Time: 115 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 12
Time: 125 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 13
Time: 135 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 14
Time: 145 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 15
Time: 155 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 16
Time: 165 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 17
Time: 175 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 18
Time: 185 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 19
Time: 195 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 20
Time: 205 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 21
Time: 215 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 22
Time: 225 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 23
Time: 235 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 24
Time: 245 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 25
Time: 255 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 26
Time: 265 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 27
Time: 275 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 28
Time: 285 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 29
Time: 295 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 30
Time: 305 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 31
Time: 315 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 32
Time: 325 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 33
Time: 335 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 34
Time: 345 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 35
Time: 355 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 36
Time: 365 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 37
Time: 375 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 38
Time: 385 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 39
Time: 395 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 40
Time: 405 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 41
Time: 415 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 42
Time: 425 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 43
Time: 435 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 44
Time: 445 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 45
Time: 455 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 46
Time: 465 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 47
Time: 475 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 48
Time: 485 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 49
Time: 495 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 50
Time: 505 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 51
Time: 515 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 52
Time: 525 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 53
Time: 535 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 54
Time: 545 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 55
Time: 555 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 56
Time: 565 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 57
Time: 575 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 58
Time: 585 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 59
Time: 595 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 60
Time: 605 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 61
Time: 615 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 62
Time: 625 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 63
Time: 635 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 64
Time: 645 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 65
Time: 655 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 66
Time: 665 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 67
Time: 675 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 68
Time: 685 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 69
Time: 695 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 70
Time: 705 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 71
Time: 715 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 72
Time: 725 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 73
Time: 735 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 74
Time: 745 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 75
Time: 755 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 76
Time: 765 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 77
Time: 775 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 78
Time: 785 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 79
Time: 795 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 80
Time: 805 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 81
Time: 815 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 82
Time: 825 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 83
Time: 835 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 84
Time: 845 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 85
Time: 855 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 86
Time: 865 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 87
Time: 875 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 88
Time: 885 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 89
Time: 895 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 90
Time: 905 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 91
Time: 915 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 92
Time: 925 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 93
Time: 935 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 94
Time: 945 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 95
Time: 955 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 96
Time: 965 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 97
Time: 975 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 98
Time: 985 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 99
Time: 995 ns  Iteration: 1  Process: /test_pipeline/uut/line__155  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Note: ADDR: 0
Time: 5 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 1
Time: 15 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 2
Time: 25 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 3
Time: 35 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 4
Time: 45 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 5
Time: 55 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 6
Time: 65 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 7
Time: 75 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 8
Time: 85 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 9
Time: 95 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 10
Time: 105 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 11
Time: 115 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 12
Time: 125 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 13
Time: 135 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 14
Time: 145 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 15
Time: 155 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 16
Time: 165 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 17
Time: 175 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 18
Time: 185 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 19
Time: 195 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 20
Time: 205 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 21
Time: 215 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 22
Time: 225 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 23
Time: 235 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 24
Time: 245 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 25
Time: 255 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 26
Time: 265 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 27
Time: 275 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 28
Time: 285 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 29
Time: 295 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 30
Time: 305 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 31
Time: 315 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 32
Time: 325 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 33
Time: 335 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 34
Time: 345 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 35
Time: 355 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 36
Time: 365 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 37
Time: 375 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 38
Time: 385 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 39
Time: 395 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 40
Time: 405 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 41
Time: 415 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 42
Time: 425 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 43
Time: 435 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 44
Time: 445 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 45
Time: 455 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 46
Time: 465 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 47
Time: 475 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 48
Time: 485 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 49
Time: 495 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 50
Time: 505 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 51
Time: 515 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 52
Time: 525 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 53
Time: 535 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 54
Time: 545 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 55
Time: 555 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 56
Time: 565 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 57
Time: 575 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 58
Time: 585 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 59
Time: 595 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 60
Time: 605 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 61
Time: 615 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 62
Time: 625 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 63
Time: 635 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 64
Time: 645 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 65
Time: 655 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 66
Time: 665 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 67
Time: 675 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 68
Time: 685 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 69
Time: 695 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 70
Time: 705 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 71
Time: 715 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 72
Time: 725 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 73
Time: 735 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 74
Time: 745 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 75
Time: 755 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 76
Time: 765 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 77
Time: 775 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 78
Time: 785 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 79
Time: 795 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 80
Time: 805 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 81
Time: 815 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 82
Time: 825 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 83
Time: 835 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 84
Time: 845 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 85
Time: 855 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 86
Time: 865 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 87
Time: 875 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 88
Time: 885 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 89
Time: 895 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 90
Time: 905 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 91
Time: 915 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 92
Time: 925 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 93
Time: 935 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 94
Time: 945 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 95
Time: 955 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 96
Time: 965 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 97
Time: 975 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 98
Time: 985 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
Note: ADDR: 99
Time: 995 ns  Iteration: 1  Process: /test_pipeline/uut/line__152  File: /home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_donnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_donnees'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 8 elements; expected 4 [/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd:183]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_pipeline in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8364.113 ; gain = 19.000 ; free physical = 9762 ; free virtual = 12558
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'doubleport' remains a black box since it has no binding entity [/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8641.355 ; gain = 0.000 ; free physical = 9766 ; free virtual = 12570
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'doubleport' remains a black box since it has no binding entity [/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {/home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg
set_property xsim.view {/home/lacau/GitHub/Kompilator/u_controleur/ALUME/testALU_behav.wcfg /home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/doubleport.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'doubleport'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -view {/home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {/home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -view {/home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg
WARNING: Simulation object /test_pipeline/uut/LC was not found in the design.
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8745.367 ; gain = 8.004 ; free physical = 9730 ; free virtual = 12568
restart
INFO: [Wavedata 42-604] Simulation restarted
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8747.391 ; gain = 0.000 ; free physical = 9823 ; free virtual = 12632
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8747.391 ; gain = 0.000 ; free physical = 9856 ; free virtual = 12666
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_pipeline'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.srcs/sources_1/new/banc_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banc_instructions'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.banc_instructions [banc_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.banc_donnees [banc_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.doubleport [doubleport_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavior of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_pipeline_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lacau/GitHub/Kompilator/u_controleur/alume/alume.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {/home/lacau/GitHub/Kompilator/u_controleur/alume/test_pipeline_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 13 10:49:28 2025...
