<html>
<head>
<title>Sample Waveforms for altera_pll.v </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file altera_pll.v </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design altera_pll.v. The design altera_pll.v has Cyclone III AUTO pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 20000 ps. Output port LOCKED  will go high when the PLL locks to the input clock. </P>
<CENTER><img src=altera_pll_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NORMAL mode operation. </CENTER></P>
<P><FONT size=3></P>
<P></P>
</body>
</html>
