{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647525535249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647525535249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 14:58:55 2022 " "Processing started: Thu Mar 17 14:58:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647525535249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647525535249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647525535249 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647525535727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_mux-hex_mux_impl " "Found design unit 1: hex_mux-hex_mux_impl" {  } { { "hex_mux.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536206 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "hex_mux.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_segment-bin_to_7_segment_impl " "Found design unit 1: bin_to_7_segment-bin_to_7_segment_impl" {  } { { "bin_to_7_segment.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/bin_to_7_segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536209 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_segment " "Found entity 1: bin_to_7_segment" {  } { { "bin_to_7_segment.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/bin_to_7_segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_variable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_variable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_variable-multi_impl " "Found design unit 1: multi_variable-multi_impl" {  } { { "multi_variable.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_variable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536212 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_variable " "Found entity 1: multi_variable" {  } { { "multi_variable.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_variable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_tester-multi_tester_impl " "Found design unit 1: multi_tester-multi_tester_impl" {  } { { "multi_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536215 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_tester " "Found entity 1: multi_tester" {  } { { "multi_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-multi_impl " "Found design unit 1: multi-multi_impl" {  } { { "multi.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536219 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div.vhd 4 1 " "Found 4 design units, including 1 entities, in source file shift_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div-shift_left_one " "Found design unit 1: shift_div-shift_left_one" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536222 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_div-shift_right_two " "Found design unit 2: shift_div-shift_right_two" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536222 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shift_div-rotate_three " "Found design unit 3: shift_div-rotate_three" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536222 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div " "Found entity 1: shift_div" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester_carry-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester_carry-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536225 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester_carry " "Found entity 1: four_bit_adder_tester_carry" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_carry.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_carry-unsigned_impl " "Found design unit 1: four_bit_adder_carry-unsigned_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_carry-signed_impl " "Found design unit 2: four_bit_adder_carry-signed_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536228 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_carry " "Found entity 1: four_bit_adder_carry" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simulering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_simulering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simulering-four_bit_adder_simulering_impl " "Found design unit 1: four_bit_adder_simulering-four_bit_adder_simulering_impl" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536232 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simulering " "Found entity 1: four_bit_adder_simulering" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536235 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple-unsigned_impl " "Found design unit 1: four_bit_adder_simple-unsigned_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536238 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_simple-signed_impl " "Found design unit 2: four_bit_adder_simple-signed_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536238 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple " "Found entity 1: four_bit_adder_simple" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fba_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fba_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fba_test-four_bit_adder_tester_impl " "Found design unit 1: fba_test-four_bit_adder_tester_impl" {  } { { "fba_test.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/fba_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536241 ""} { "Info" "ISGN_ENTITY_NAME" "1 fba_test " "Found entity 1: fba_test" {  } { { "fba_test.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/fba_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_div_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div_tester-shift_div_tester_impl " "Found design unit 1: shift_div_tester-shift_div_tester_impl" {  } { { "shift_div_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536245 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div_tester " "Found entity 1: shift_div_tester" {  } { { "shift_div_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525536245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525536245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hex_mux " "Elaborating entity \"hex_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647525536650 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 4 hex_mux.vhd(38) " "VHDL expression error at hex_mux.vhd(38): expression has 3 elements, but must have 4 elements" {  } { { "hex_mux.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 38 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1647525536652 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "bcd_input hex_mux.vhd(34) " "VHDL error at hex_mux.vhd(34): formal port or parameter \"bcd_input\" must have actual or default value" {  } { { "hex_mux.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 34 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1647525536652 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1647525536652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647525536798 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 17 14:58:56 2022 " "Processing ended: Thu Mar 17 14:58:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647525536798 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647525536798 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647525536798 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647525536798 ""}
