# compile verilog/system verilog design source files
verilog xil_defaultlib "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/global_macro.v" --include "../../../../bluex_update.srcs/sources_1/new" \
"../../../../bluex_update.srcs/sources_1/new/aux_ex.v" \
"../../../../bluex_update.srcs/sources_1/new/BJT.v" \
"../../../../bluex_update.srcs/sources_1/new/PC.v" \
"../../../../bluex_update.srcs/sources_1/new/alu_ex.v" \
"../../../../bluex_update.srcs/sources_1/new/aux_id.v" \
"../../../../bluex_update.srcs/sources_1/new/demux_id.v" \
"../../../../bluex_update.srcs/sources_1/new/reg_heap_id.v" \
"../../../../bluex_update.srcs/sources_1/new/reg_wb.v" \
"../../../../bluex_update.srcs/sources_1/new/wrapper_mem.v" \
"../../../../bluex_update.srcs/sources_1/new/decoder_id.v" \
"../../../../bluex_update.srcs/sources_1/new/controller.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_aux_ex_0_0/sim/bluex_v_2_1_aux_ex_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_BJT_0_0/sim/bluex_v_2_1_BJT_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_PC_0_0/sim/bluex_v_2_1_PC_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_alu_ex_0_0/sim/bluex_v_2_1_alu_ex_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_aux_id_0_0/sim/bluex_v_2_1_aux_id_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_demux_id_0_0/sim/bluex_v_2_1_demux_id_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_reg_heap_id_0_0/sim/bluex_v_2_1_reg_heap_id_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_reg_wb_0_0/sim/bluex_v_2_1_reg_wb_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_wrapper_mem_0_0/sim/bluex_v_2_1_wrapper_mem_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_decoder_id_0_0/sim/bluex_v_2_1_decoder_id_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_controller_0_0/sim/bluex_v_2_1_controller_0_0.v" \
"../../../../bluex_update.ip_user_files/bd/bluex_v_2_1/sim/bluex_v_2_1.v" \
"../../../../bluex_update.gen/sources_1/bd/bluex_v_2_1/hdl/bluex_v_2_1_wrapper.v" \
"../../../../bluex_update.srcs/sim_1/new/tb_ROM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
