

================================================================
== Vivado HLS Report for 'Sort_top'
================================================================
* Date:           Fri Oct 30 01:48:49 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_ci_demo
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.412 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 16.680 ns | 16.680 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_0)" [../Algorithm/sort_top.cc:6]   --->   Operation 8 'read' 'a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_1)" [../Algorithm/sort_top.cc:6]   --->   Operation 9 'read' 'a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_2)" [../Algorithm/sort_top.cc:6]   --->   Operation 10 'read' 'a_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_3)" [../Algorithm/sort_top.cc:6]   --->   Operation 11 'read' 'a_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_4)" [../Algorithm/sort_top.cc:6]   --->   Operation 12 'read' 'a_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp sgt i32 %a_1_read, %a_0_read" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 13 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln18_1)   --->   "%select_ln18_6 = select i1 %icmp_ln18, i32 %a_1_read, i32 %a_0_read" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 14 'select' 'select_ln18_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln18_1 = icmp slt i32 %select_ln18_6, %a_2_read" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 15 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %icmp_ln18 to i2" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 16 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.27ns)   --->   "%select_ln18 = select i1 %icmp_ln18_1, i2 -2, i2 %zext_ln18" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 17 'select' 'select_ln18' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %select_ln18 to i3" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 18 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.41ns)   --->   "%phi_ln18_1_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %a_0_read, i32 %a_1_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i3 %zext_ln18_1)" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 19 'mux' 'phi_ln18_1_i' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln18_2 = icmp slt i32 %phi_ln18_1_i, %a_3_read" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 20 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.33>
ST_3 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln18_1 = select i1 %icmp_ln18_2, i2 -1, i2 %select_ln18" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 21 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %select_ln18_1 to i3" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 22 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.41ns)   --->   "%phi_ln18_2_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %a_0_read, i32 %a_1_read, i32 %a_2_read, i32 %a_3_read, i32 %a_3_read, i32 %a_3_read, i32 %a_3_read, i32 %a_3_read, i3 %zext_ln18_2)" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 23 'mux' 'phi_ln18_2_i' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln18_3 = icmp slt i32 %phi_ln18_2_i, %a_4_read" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 24 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln21 = select i1 %icmp_ln18_3, i3 -4, i3 %zext_ln18_2" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 25 'select' 'select_ln21' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.49ns)   --->   "%icmp_ln22_1 = icmp eq i3 %select_ln21, 2" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 26 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln22_2 = icmp eq i3 %select_ln21, 0" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 27 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.49ns)   --->   "%icmp_ln22_3 = icmp eq i3 %select_ln21, 1" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 28 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.17>
ST_4 : Operation 29 [1/1] (0.50ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %a_0_read, i32 %a_1_read, i32 %a_2_read, i32 %a_3_read, i32 %a_4_read, i3 %select_ln21)" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 29 'mux' 'tmp' <Predicate = true> <Delay = 0.50> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.49ns)   --->   "%icmp_ln22 = icmp eq i3 %select_ln21, 3" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_1)   --->   "%select_ln22 = select i1 %icmp_ln22, i32 %a_0_read, i32 %a_3_read" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 31 'select' 'select_ln22' <Predicate = (!icmp_ln22_1 & !icmp_ln22_2 & !icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %icmp_ln22_1, i32 %a_3_read, i32 %select_ln22" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 32 'select' 'select_ln22_1' <Predicate = (!icmp_ln22_2 & !icmp_ln22_3)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_3)   --->   "%select_ln22_2 = select i1 %icmp_ln22_2, i32 %a_3_read, i32 %select_ln22_1" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 33 'select' 'select_ln22_2' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_3 = select i1 %icmp_ln22_3, i32 %a_3_read, i32 %select_ln22_2" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 34 'select' 'select_ln22_3' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.22ns)   --->   "%select_ln22_4 = select i1 %icmp_ln22_3, i32 %a_0_read, i32 %a_1_read" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 35 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_6)   --->   "%select_ln22_5 = select i1 %icmp_ln22_1, i32 %a_0_read, i32 %a_2_read" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 36 'select' 'select_ln22_5' <Predicate = (!icmp_ln22_2 & !icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_6 = select i1 %icmp_ln22_2, i32 %a_2_read, i32 %select_ln22_5" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 37 'select' 'select_ln22_6' <Predicate = (!icmp_ln22_3)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_7 = select i1 %icmp_ln22_3, i32 %a_2_read, i32 %select_ln22_6" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 38 'select' 'select_ln22_7' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%select_ln22_8 = select i1 %icmp_ln22_2, i32 %a_0_read, i32 %tmp" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 39 'select' 'select_ln22_8' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_9 = select i1 %icmp_ln22_3, i32 %tmp, i32 %select_ln22_8" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 40 'select' 'select_ln22_9' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_11)   --->   "%select_ln22_10 = select i1 %icmp_ln22, i32 %a_4_read, i32 %a_0_read" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 41 'select' 'select_ln22_10' <Predicate = (!icmp_ln22_1 & !icmp_ln22_2 & !icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_11 = select i1 %icmp_ln22_1, i32 %a_4_read, i32 %select_ln22_10" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 42 'select' 'select_ln22_11' <Predicate = (!icmp_ln22_2 & !icmp_ln22_3)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_13)   --->   "%select_ln22_12 = select i1 %icmp_ln22_2, i32 %a_4_read, i32 %select_ln22_11" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 43 'select' 'select_ln22_12' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_13 = select i1 %icmp_ln22_3, i32 %a_4_read, i32 %select_ln22_12" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 44 'select' 'select_ln22_13' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln18_4 = icmp sgt i32 %select_ln22_7, %select_ln22_4" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 45 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln18_5)   --->   "%select_ln18_2 = select i1 %icmp_ln18_4, i32 %select_ln22_7, i32 %select_ln22_4" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 46 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln18_5 = icmp sgt i32 %select_ln22_3, %select_ln18_2" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 47 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.33>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_4)   --->   "%select_ln18_3 = select i1 %icmp_ln18_5, i2 -1, i2 -2" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 48 'select' 'select_ln18_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_4)   --->   "%or_ln18 = or i1 %icmp_ln18_5, %icmp_ln18_4" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 49 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18_4 = select i1 %or_ln18, i2 %select_ln18_3, i2 1" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 50 'select' 'select_ln18_4' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %select_ln18_4 to i3" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 51 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.41ns)   --->   "%phi_ln18_4_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %select_ln22_3, i32 %select_ln22_4, i32 %select_ln22_7, i32 %select_ln22_3, i32 %select_ln22_3, i32 %select_ln22_3, i32 %select_ln22_3, i32 %select_ln22_3, i3 %zext_ln18_3)" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 52 'mux' 'phi_ln18_4_i' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln18_6 = icmp sgt i32 %select_ln22_13, %phi_ln18_4_i" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 53 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.27ns)   --->   "%select_ln21_1 = select i1 %icmp_ln18_6, i3 -4, i3 %zext_ln18_3" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 54 'select' 'select_ln21_1' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.49ns)   --->   "%icmp_ln22_4 = icmp eq i3 %select_ln21_1, 2" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 55 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.49ns)   --->   "%icmp_ln22_5 = icmp eq i3 %select_ln21_1, 3" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 56 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.49ns)   --->   "%icmp_ln22_6 = icmp eq i3 %select_ln21_1, 1" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 57 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.17>
ST_6 : Operation 58 [1/1] (0.41ns)   --->   "%phi_ln_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %select_ln22_13, i32 %select_ln22_4, i32 %select_ln22_7, i32 %select_ln22_3, i32 %select_ln22_13, i32 %select_ln22_13, i32 %select_ln22_13, i32 %select_ln22_13, i3 %select_ln21_1)" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 58 'mux' 'phi_ln_i' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.22ns)   --->   "%select_ln22_14 = select i1 %icmp_ln22_4, i32 %select_ln22_4, i32 %select_ln22_7" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 59 'select' 'select_ln22_14' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_16)   --->   "%select_ln22_15 = select i1 %icmp_ln22_5, i32 %select_ln22_4, i32 %select_ln22_3" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 60 'select' 'select_ln22_15' <Predicate = (!icmp_ln22_4 & !icmp_ln22_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_16 = select i1 %icmp_ln22_6, i32 %select_ln22_3, i32 %select_ln22_15" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 61 'select' 'select_ln22_16' <Predicate = (!icmp_ln22_4)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_17 = select i1 %icmp_ln22_4, i32 %select_ln22_3, i32 %select_ln22_16" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 62 'select' 'select_ln22_17' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_19)   --->   "%select_ln22_18 = select i1 %icmp_ln22_6, i32 %select_ln22_4, i32 %phi_ln_i" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 63 'select' 'select_ln22_18' <Predicate = (!icmp_ln22_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_19 = select i1 %icmp_ln22_4, i32 %phi_ln_i, i32 %select_ln22_18" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 64 'select' 'select_ln22_19' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_21)   --->   "%select_ln22_20 = select i1 %icmp_ln22_5, i32 %select_ln22_13, i32 %select_ln22_4" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 65 'select' 'select_ln22_20' <Predicate = (!icmp_ln22_4 & !icmp_ln22_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_21 = select i1 %icmp_ln22_6, i32 %select_ln22_13, i32 %select_ln22_20" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 66 'select' 'select_ln22_21' <Predicate = (!icmp_ln22_4)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_22 = select i1 %icmp_ln22_4, i32 %select_ln22_13, i32 %select_ln22_21" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 67 'select' 'select_ln22_22' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln18_7 = icmp sgt i32 %select_ln22_17, %select_ln22_14" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 68 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln18_8)   --->   "%select_ln18_5 = select i1 %icmp_ln18_7, i32 %select_ln22_17, i32 %select_ln22_14" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 69 'select' 'select_ln18_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln18_8 = icmp sgt i32 %select_ln22_22, %select_ln18_5" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 70 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.21>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_4), !map !13"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_3), !map !19"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_2), !map !25"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_1), !map !31"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_0), !map !37"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_4), !map !43"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_3), !map !47"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_2), !map !51"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_1), !map !55"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_0), !map !59"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Sort_top_str) nounwind"   --->   Operation 81 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../Algorithm/sort_top.cc:4]   --->   Operation 82 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_3)   --->   "%or_ln18_1 = or i1 %icmp_ln18_8, %icmp_ln18_7" [../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6]   --->   Operation 83 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_3)   --->   "%select_ln21_2 = select i1 %icmp_ln18_8, i3 -4, i3 3" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 84 'select' 'select_ln21_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln21_3 = select i1 %or_ln18_1, i3 %select_ln21_2, i3 2" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 85 'select' 'select_ln21_3' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.41ns)   --->   "%phi_ln21_1_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %select_ln22_22, i32 %select_ln22_22, i32 %select_ln22_14, i32 %select_ln22_17, i32 %select_ln22_22, i32 %select_ln22_22, i32 %select_ln22_22, i32 %select_ln22_22, i3 %select_ln21_3)" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 86 'mux' 'phi_ln21_1_i' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.49ns)   --->   "%icmp_ln22_7 = icmp eq i3 %select_ln21_3, 3" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 87 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.22ns)   --->   "%select_ln22_23 = select i1 %icmp_ln22_7, i32 %select_ln22_14, i32 %select_ln22_17" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 88 'select' 'select_ln22_23' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln22_8 = icmp eq i3 %select_ln21_3, 2" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 89 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_25)   --->   "%select_ln22_24 = select i1 %icmp_ln22_8, i32 %select_ln22_14, i32 %phi_ln21_1_i" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 90 'select' 'select_ln22_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_25 = select i1 %icmp_ln22_7, i32 %phi_ln21_1_i, i32 %select_ln22_24" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 91 'select' 'select_ln22_25' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_27)   --->   "%select_ln22_26 = select i1 %icmp_ln22_8, i32 %select_ln22_22, i32 %select_ln22_14" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 92 'select' 'select_ln22_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln22_27 = select i1 %icmp_ln22_7, i32 %select_ln22_22, i32 %select_ln22_26" [../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6]   --->   Operation 93 'select' 'select_ln22_27' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln21 = icmp slt i32 %select_ln22_23, %select_ln22_27" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 94 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.12ns)   --->   "%xor_ln21 = xor i1 %icmp_ln21, true" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 95 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.22ns)   --->   "%select_ln21_4 = select i1 %xor_ln21, i32 %select_ln22_27, i32 %select_ln22_23" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 96 'select' 'select_ln21_4' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.22ns)   --->   "%select_ln21_5 = select i1 %xor_ln21, i32 %select_ln22_23, i32 %select_ln22_27" [../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6]   --->   Operation 97 'select' 'select_ln21_5' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_0, i32 %select_ln22_9)" [../Algorithm/sort_top.cc:6]   --->   Operation 98 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_1, i32 %select_ln22_19)" [../Algorithm/sort_top.cc:6]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_2, i32 %select_ln22_25)" [../Algorithm/sort_top.cc:6]   --->   Operation 100 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_3, i32 %select_ln21_5)" [../Algorithm/sort_top.cc:6]   --->   Operation 101 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_4, i32 %select_ln21_4)" [../Algorithm/sort_top.cc:6]   --->   Operation 102 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [../Algorithm/sort_top.cc:7]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 0.859ns
The critical path consists of the following:
	wire read on port 'a_0' (../Algorithm/sort_top.cc:6) [23]  (0 ns)
	'icmp' operation ('icmp_ln18', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [28]  (0.859 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'select' operation ('a[1]', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [29]  (0 ns)
	'icmp' operation ('icmp_ln18_1', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [30]  (0.859 ns)
	'select' operation ('select_ln18', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [32]  (0.278 ns)
	'mux' operation ('phi_ln18_1_i', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [34]  (0.416 ns)
	'icmp' operation ('icmp_ln18_2', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [35]  (0.859 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'select' operation ('select_ln18_1', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [36]  (0.278 ns)
	'mux' operation ('phi_ln18_2_i', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [38]  (0.416 ns)
	'icmp' operation ('icmp_ln18_3', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [39]  (0.859 ns)
	'select' operation ('select_ln21', ../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6) [40]  (0.278 ns)
	'icmp' operation ('icmp_ln22_1', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [44]  (0.5 ns)

 <State 4>: 2.17ns
The critical path consists of the following:
	'select' operation ('select_ln22_5', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [51]  (0 ns)
	'select' operation ('select_ln22_6', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [52]  (0.227 ns)
	'select' operation ('select_ln22_7', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [53]  (0.227 ns)
	'icmp' operation ('icmp_ln18_4', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [60]  (0.859 ns)
	'select' operation ('select_ln18_2', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [61]  (0 ns)
	'icmp' operation ('icmp_ln18_5', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [62]  (0.859 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'select' operation ('select_ln18_3', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [63]  (0 ns)
	'select' operation ('select_ln18_4', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [65]  (0.278 ns)
	'mux' operation ('phi_ln18_4_i', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [67]  (0.416 ns)
	'icmp' operation ('icmp_ln18_6', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [68]  (0.859 ns)
	'select' operation ('select_ln21_1', ../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6) [69]  (0.278 ns)
	'icmp' operation ('icmp_ln22_4', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [71]  (0.5 ns)

 <State 6>: 2.17ns
The critical path consists of the following:
	'select' operation ('select_ln22_15', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [74]  (0 ns)
	'select' operation ('select_ln22_16', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [76]  (0.227 ns)
	'select' operation ('select_ln22_17', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [77]  (0.227 ns)
	'icmp' operation ('icmp_ln18_7', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [83]  (0.859 ns)
	'select' operation ('select_ln18_5', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [84]  (0 ns)
	'icmp' operation ('icmp_ln18_8', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [85]  (0.859 ns)

 <State 7>: 2.21ns
The critical path consists of the following:
	'or' operation ('or_ln18_1', ../Algorithm/sort.cc:18->../Algorithm/sort_top.cc:6) [86]  (0 ns)
	'select' operation ('select_ln21_3', ../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6) [88]  (0.278 ns)
	'icmp' operation ('icmp_ln22_8', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [92]  (0.5 ns)
	'select' operation ('select_ln22_26', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [95]  (0 ns)
	'select' operation ('select_ln22_27', ../Algorithm/sort.cc:22->../Algorithm/sort_top.cc:6) [96]  (0.227 ns)
	'icmp' operation ('icmp_ln21', ../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6) [97]  (0.859 ns)
	'xor' operation ('xor_ln21', ../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6) [98]  (0.122 ns)
	'select' operation ('b[4]', ../Algorithm/sort.cc:21->../Algorithm/sort_top.cc:6) [99]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
