Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Sep 24 11:44:02 2018
| Host         : USL09013W running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Memory_Scroll_control_sets_placed.rpt
| Design       : Memory_Scroll
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            4 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              42 |            6 |
| No           | Yes                   | No                     |              50 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           10 |
| Yes          | Yes                   | No                     |              32 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+-------------------------+------------------+----------------+
|       Clock Signal       |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------+-------------------------+------------------+----------------+
|  state_reg[0]            |                         |                         |                1 |              2 |
|  rgb_led1_reg[2]_i_1_n_0 |                         |                         |                1 |              4 |
|  clk_IBUF_BUFG           | timer/d2_next           | timer/d2_reg[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG           | timer/d3_next           | timerRST                |                1 |              8 |
|  clk_IBUF_BUFG           | timer/d1_reg[3]_i_2_n_0 | timer/d1_reg[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG           | timer/ms_tick           | timer/d0_reg[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG           | dsp7[3]_i_1_n_0         | btnr_IBUF               |                6 |             32 |
|  clk_IBUF_BUFG           | d3_tmp                  | btnr_IBUF               |                4 |             32 |
|  clk_IBUF_BUFG           |                         | btnr_IBUF               |                6 |             42 |
|  clk_IBUF_BUFG           |                         | timer/ms_reg[0]_i_1_n_0 |                7 |             50 |
+--------------------------+-------------------------+-------------------------+------------------+----------------+


