(pcb "C:\Users\yanat\Documents\GitHub\FM-7_SD\KiCad\Rev2.0\FM-7_SD.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  211630 -154940  87630 -154940  87630 -81940  211630 -81940
            211630 -154940)
    )
    (via "Via[0-1]_500:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (place C1 194655 -95740 front 0 (PN 0.1uF))
      (place C4 175325 -128335 front 90 (PN 0.1uF))
      (place C6 175325 -112460 front 90 (PN 0.1uF))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C2 182880 -96520 front 180 (PN 100uF))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (place C3 175325 -143575 front 90 (PN 0.1uF))
    )
    (component "FM-7_SD:AE-microSD-LLCNV"
      (place J4 101945 -124739 front 90 (PN Micro_SD_Card_Kit))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J5 118455 -116680 front 270 (PN "MicroSD Card Adapter"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U1 171515 -138495 front 270 (PN 74LS04))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U2 171515 -123255 front 270 (PN 74LS30))
      (place U5 171515 -107380 front 270 (PN 74LS00))
    )
    (component "Package_DIP:DIP-40_W15.24mm_LongPads"
      (place U3 203545 -147810 front 180 (PN 8255))
    )
    (component "FM-7_SD:Arduino_Pro_Mini"
      (place U4 146395 -142715 front 180 (PN Arduino_Pro_Mini_5V))
    )
    (component Connector_DIN:DIN41612_B2_2x16_Female_Vertical_THT
      (place J1 120880 -95690 front 90 (PN "FM-7_BUS"))
    )
  )
  (library
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -750 1250  -750 -1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  3550 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 50  3550 1500  -1050 1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "FM-7_SD:AE-microSD-LLCNV"
      (outline (path signal 100  635 -21590  -1270 -21590))
      (outline (path signal 100  -1270 -21590  -1270 1270))
      (outline (path signal 100  -1270 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -20955))
      (outline (path signal 100  1270 -20955  635 -21590))
      (outline (path signal 120  1330 1330  -1330 1330))
      (outline (path signal 120  1330 -19050  1330 1330))
      (outline (path signal 120  -1330 -19050  -1330 1330))
      (outline (path signal 120  1330 -19050  -1330 -19050))
      (outline (path signal 120  1330 -20320  1330 -21650))
      (outline (path signal 120  1330 -21650  0 -21650))
      (outline (path signal 50  -30200 1800  -30200 -22100))
      (outline (path signal 50  -30200 -22100  1800 -22100))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  1800 1800  -30200 1800))
      (outline (path signal 120  1700 1700  -30100 1700))
      (outline (path signal 120  -30100 1700  -30100 -22000))
      (outline (path signal 120  -30100 -22000  1700 -22000))
      (outline (path signal 120  1700 -22000  1700 1700))
      (pin Rect[A]Pad_1700x1700_um (rotate 180) 1 0 -20320)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 2 0 -17780)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 3 0 -15240)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 4 0 -12700)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 6 0 -7620)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 7 0 -5080)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 8 0 -2540)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 9 0 0)
      (pin Oval[A]Pad_1700x1700_um @1 -27940 0)
      (pin Oval[A]Pad_1700x1700_um @2 -25400 0)
      (pin Oval[A]Pad_1700x1700_um @3 -27940 -20320)
      (pin Oval[A]Pad_1700x1700_um @4 -25400 -20320)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_LongPads"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -49590))
      (outline (path signal 120  1560 -49590  13680 -49590))
      (outline (path signal 120  13680 -49590  13680 1330))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 50  -1500 1550  -1500 -49800))
      (outline (path signal 50  -1500 -49800  16700 -49800))
      (outline (path signal 50  16700 -49800  16700 1550))
      (outline (path signal 50  16700 1550  -1500 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
    )
    (image "FM-7_SD:Arduino_Pro_Mini"
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  1270 1270  -1397 1270))
      (outline (path signal 120  -1397 -1270  -1397 -29337))
      (outline (path signal 120  -1397 3937  -1397 1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  13970 1270  13970 -29337))
      (outline (path signal 120  -1397 -29337  16640 -29337))
      (outline (path signal 120  1270 -1270  -1397 -1270))
      (outline (path signal 120  1270 -1270  1270 -29337))
      (outline (path signal 120  16637 -29337  16637 3937))
      (outline (path signal 120  16637 3937  -1397 3937))
      (outline (path signal 100  16510 -29210  -1270 -29210))
      (outline (path signal 100  -1270 -29210  -1270 2540))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 3810  16510 -29210))
      (outline (path signal 50  -1524 4064  16764 4064))
      (outline (path signal 50  -1524 4064  -1524 -29464))
      (outline (path signal 50  16764 -29464  16764 4064))
      (outline (path signal 50  16764 -29464  -1524 -29464))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
      (pin Oval[A]Pad_1600x1600_um A5 12700 -8890)
      (pin Oval[A]Pad_1600x1600_um A4 12700 -11430)
      (pin Oval[A]Pad_1600x1600_um A7 12700 -19050)
      (pin Oval[A]Pad_1600x1600_um A6 12700 -21590)
    )
    (image Connector_DIN:DIN41612_B2_2x16_Female_Vertical_THT
      (outline (path signal 120  -1730 -41250  -1730 3150))
      (outline (path signal 120  1270 -41250  -1730 -41250))
      (outline (path signal 120  1270 -40250  1270 -41250))
      (outline (path signal 120  4270 -40250  1270 -40250))
      (outline (path signal 120  4270 2150  4270 -40250))
      (outline (path signal 120  1270 2150  4270 2150))
      (outline (path signal 120  1270 3150  1270 2150))
      (outline (path signal 120  -1730 3150  1270 3150))
      (outline (path signal 100  -2080 0  -2780 -500))
      (outline (path signal 100  -2780 500  -2080 0))
      (outline (path signal 120  -3760 -300  -3080 0))
      (outline (path signal 120  -3760 300  -3760 -300))
      (outline (path signal 120  -3080 0  -3760 300))
      (outline (path signal 50  -3280 -47050  -3280 8940))
      (outline (path signal 50  5820 -47050  -3280 -47050))
      (outline (path signal 50  5820 8940  5820 -47050))
      (outline (path signal 50  -3280 8940  5820 8940))
      (outline (path signal 120  -2890 -46660  -2890 8560))
      (outline (path signal 120  5430 -46660  -2890 -46660))
      (outline (path signal 120  5430 8560  5430 -46660))
      (outline (path signal 120  -2890 8560  5430 8560))
      (outline (path signal 100  -2780 -46550  -2780 8450))
      (outline (path signal 100  5320 -46550  -2780 -46550))
      (outline (path signal 100  5320 8450  5320 -46550))
      (outline (path signal 100  -2780 8450  5320 8450))
      (outline (path signal 100  -1730 -41250  -1730 3150))
      (outline (path signal 100  1270 -41250  -1730 -41250))
      (outline (path signal 100  1270 -40250  1270 -41250))
      (outline (path signal 100  4270 -40250  1270 -40250))
      (outline (path signal 100  4270 2150  4270 -40250))
      (outline (path signal 100  1270 2150  4270 2150))
      (outline (path signal 100  1270 3150  1270 2150))
      (outline (path signal 100  -1730 3150  1270 3150))
      (pin RoundRect[A]Pad_1550x1550_250.95_um a1 0 0)
      (pin Round[A]Pad_1550_um a2 0 -2540)
      (pin Round[A]Pad_1550_um a3 0 -5080)
      (pin Round[A]Pad_1550_um a4 0 -7620)
      (pin Round[A]Pad_1550_um a5 0 -10160)
      (pin Round[A]Pad_1550_um a6 0 -12700)
      (pin Round[A]Pad_1550_um a7 0 -15240)
      (pin Round[A]Pad_1550_um a8 0 -17780)
      (pin Round[A]Pad_1550_um a9 0 -20320)
      (pin Round[A]Pad_1550_um a10 0 -22860)
      (pin Round[A]Pad_1550_um a11 0 -25400)
      (pin Round[A]Pad_1550_um a12 0 -27940)
      (pin Round[A]Pad_1550_um a13 0 -30480)
      (pin Round[A]Pad_1550_um a14 0 -33020)
      (pin Round[A]Pad_1550_um a15 0 -35560)
      (pin Round[A]Pad_1550_um a16 0 -38100)
      (pin Round[A]Pad_1550_um b1 2540 0)
      (pin Round[A]Pad_1550_um b2 2540 -2540)
      (pin Round[A]Pad_1550_um b3 2540 -5080)
      (pin Round[A]Pad_1550_um b4 2540 -7620)
      (pin Round[A]Pad_1550_um b5 2540 -10160)
      (pin Round[A]Pad_1550_um b6 2540 -12700)
      (pin Round[A]Pad_1550_um b7 2540 -15240)
      (pin Round[A]Pad_1550_um b8 2540 -17780)
      (pin Round[A]Pad_1550_um b9 2540 -20320)
      (pin Round[A]Pad_1550_um b10 2540 -22860)
      (pin Round[A]Pad_1550_um b11 2540 -25400)
      (pin Round[A]Pad_1550_um b12 2540 -27940)
      (pin Round[A]Pad_1550_um b13 2540 -30480)
      (pin Round[A]Pad_1550_um b14 2540 -33020)
      (pin Round[A]Pad_1550_um b15 2540 -35560)
      (pin Round[A]Pad_1550_um b16 2540 -38100)
      (keepout "" (circle F.Cu 2850 2240 5950))
      (keepout "" (circle B.Cu 2850 2240 5950))
      (keepout "" (circle F.Cu 2850 2240 -44050))
      (keepout "" (circle B.Cu 2850 2240 -44050))
    )
    (padstack Round[A]Pad_1550_um
      (shape (circle F.Cu 1550))
      (shape (circle B.Cu 1550))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1550x1550_250.95_um
      (shape (polygon F.Cu 0  568.578 772.139  610.831 760.817  650.476 742.33  686.309 717.24
            717.24 686.309  742.33 650.476  760.817 610.831  772.139 568.578
            775.951 525.001  775.951 -525.001  772.139 -568.578  760.817 -610.831
            742.33 -650.476  717.24 -686.309  686.309 -717.24  650.476 -742.33
            610.831 -760.817  568.578 -772.139  525.001 -775.951  -525.001 -775.951
            -568.578 -772.139  -610.831 -760.817  -650.476 -742.33  -686.309 -717.24
            -717.24 -686.309  -742.33 -650.476  -760.817 -610.831  -772.139 -568.578
            -775.951 -525.001  -775.951 525.001  -772.139 568.578  -760.817 610.831
            -742.33 650.476  -717.24 686.309  -686.309 717.24  -650.476 742.33
            -610.831 760.817  -568.578 772.139  -525.001 775.951  525.001 775.951
            568.578 772.139))
      (shape (polygon B.Cu 0  568.578 772.139  610.831 760.817  650.476 742.33  686.309 717.24
            717.24 686.309  742.33 650.476  760.817 610.831  772.139 568.578
            775.951 525.001  775.951 -525.001  772.139 -568.578  760.817 -610.831
            742.33 -650.476  717.24 -686.309  686.309 -717.24  650.476 -742.33
            610.831 -760.817  568.578 -772.139  525.001 -775.951  -525.001 -775.951
            -568.578 -772.139  -610.831 -760.817  -650.476 -742.33  -686.309 -717.24
            -717.24 -686.309  -742.33 -650.476  -760.817 -610.831  -772.139 -568.578
            -775.951 -525.001  -775.951 525.001  -772.139 568.578  -760.817 610.831
            -742.33 650.476  -717.24 686.309  -686.309 717.24  -650.476 742.33
            -610.831 760.817  -568.578 772.139  -525.001 775.951  525.001 775.951
            568.578 772.139))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_500:300_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C1-1 C2-1 C3-1 C4-1 C6-1 J4-1 J5-2 U1-14 U2-14 U2-12 U3-26 U4-21 U5-14
        J1-a14 J1-b14)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C6-2 J4-4 J5-1 U1-7 U2-7 U3-7 U4-23 U5-7 J1-a15 J1-a16
        J1-b15 J1-b16)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1 U4-A5)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2 U4-A4)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U4-20)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4 U4-19)
    )
    (net "Net-(U3-Pad16)"
      (pins U3-16 U4-18)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2 U2-1)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U5-5)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U2-6)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U3-35)
    )
    (net "Net-(U3-Pad21)"
      (pins U3-21 U4-8)
    )
    (net "Net-(U3-Pad22)"
      (pins U3-22 U4-9)
    )
    (net "Net-(U3-Pad23)"
      (pins U3-23 U4-10)
    )
    (net "Net-(U3-Pad24)"
      (pins U3-24 U4-11)
    )
    (net "Net-(U3-Pad25)"
      (pins U3-25 U4-12)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-10 U4-17)
    )
    (net "Net-(U3-Pad18)"
      (pins U3-18 U4-5)
    )
    (net "Net-(U3-Pad19)"
      (pins U3-19 U4-6)
    )
    (net "Net-(U3-Pad20)"
      (pins U3-20 U4-7)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U5-4)
    )
    (net /SCK
      (pins J4-5 J5-5 U4-16)
    )
    (net /MISO
      (pins J4-6 J5-3 U4-15)
    )
    (net /MOSI
      (pins J4-7 J5-4 U4-14)
    )
    (net /CS
      (pins J4-8 J5-6 U4-13)
    )
    (net /AB0
      (pins U3-9 J1-a1)
    )
    (net /AB2
      (pins U1-3 J1-a2)
    )
    (net /AB4
      (pins U2-2 J1-a3)
    )
    (net /AB6
      (pins U2-4 J1-a4)
    )
    (net /DB0
      (pins U3-34 J1-a5)
    )
    (net /DB2
      (pins U3-32 J1-a6)
    )
    (net /DB4
      (pins U3-30 J1-a7)
    )
    (net /DB6
      (pins U3-28 J1-a8)
    )
    (net /EQ
      (pins U1-5 J1-a9)
    )
    (net /EIOCS
      (pins U1-13 J1-a10)
    )
    (net /ERW
      (pins U5-13 U5-2 U5-1 J1-a11)
    )
    (net /AB1
      (pins U3-8 J1-b1)
    )
    (net /AB3
      (pins U1-1 J1-b2)
    )
    (net /AB5
      (pins U2-3 J1-b3)
    )
    (net /AB7
      (pins U2-5 J1-b4)
    )
    (net /DB1
      (pins U3-33 J1-b5)
    )
    (net /DB3
      (pins U3-31 J1-b6)
    )
    (net /DB5
      (pins U3-29 J1-b7)
    )
    (net /DB7
      (pins U3-27 J1-b8)
    )
    (net /EE
      (pins U1-9 J1-b9)
    )
    (net /ERESET
      (pins U1-11 U4-3 J1-b10)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4 U2-11)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5 U5-11)
    )
    (net "Net-(U3-Pad36)"
      (pins U3-36 U5-8)
    )
    (net "Net-(U5-Pad10)"
      (pins U5-6 U5-12 U5-10)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8 U3-6)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3 U5-9)
    )
    (class kicad_default "" /AB0 /AB1 /AB2 /AB3 /AB4 /AB5 /AB6 /AB7 /CS /DB0
      /DB1 /DB2 /DB3 /DB4 /DB5 /DB6 /DB7 /EE /EIOCS /EQ /ERESET /ERW /MISO
      /MOSI /SCK "Net-(J1-Pada12)" "Net-(J1-Pada13)" "Net-(J1-Padb11)" "Net-(J1-Padb12)"
      "Net-(J1-Padb13)" "Net-(J4-Pad2)" "Net-(J4-Pad3)" "Net-(J4-Pad9)" "Net-(U1-Pad10)"
      "Net-(U1-Pad12)" "Net-(U1-Pad2)" "Net-(U1-Pad4)" "Net-(U1-Pad6)" "Net-(U1-Pad8)"
      "Net-(U2-Pad8)" "Net-(U3-Pad1)" "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad12)"
      "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)" "Net-(U3-Pad16)"
      "Net-(U3-Pad17)" "Net-(U3-Pad18)" "Net-(U3-Pad19)" "Net-(U3-Pad2)" "Net-(U3-Pad20)"
      "Net-(U3-Pad21)" "Net-(U3-Pad22)" "Net-(U3-Pad23)" "Net-(U3-Pad24)"
      "Net-(U3-Pad25)" "Net-(U3-Pad3)" "Net-(U3-Pad36)" "Net-(U3-Pad37)" "Net-(U3-Pad38)"
      "Net-(U3-Pad39)" "Net-(U3-Pad4)" "Net-(U3-Pad40)" "Net-(U3-Pad5)" "Net-(U4-Pad1)"
      "Net-(U4-Pad2)" "Net-(U4-Pad22)" "Net-(U4-Pad24)" "Net-(U4-Pad4)" "Net-(U4-PadA6)"
      "Net-(U4-PadA7)" "Net-(U5-Pad10)" "Net-(U5-Pad3)"
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
    (class +5V +5V
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 400  174055 -112460  171515 -115000)(net +5V)(type protect))
    (wire (path F.Cu 400  175325 -112460  174055 -112460)(net +5V)(type protect))
    (wire (path F.Cu 400  174055 -128335  171515 -130875)(net +5V)(type protect))
    (wire (path F.Cu 400  175325 -128335  174055 -128335)(net +5V)(type protect))
    (wire (path F.Cu 400  174055 -143575  171515 -146115)(net +5V)(type protect))
    (wire (path F.Cu 400  175325 -143575  174055 -143575)(net +5V)(type protect))
    (wire (path F.Cu 400  168035 -129275  166435 -130875)(net +5V)(type protect))
    (wire (path F.Cu 400  169915 -129275  168035 -129275)(net +5V)(type protect))
    (wire (path F.Cu 400  171515 -130875  169915 -129275)(net +5V)(type protect))
    (wire (path F.Cu 400  155075 -96865  153900 -95690)(net +5V)(type protect))
    (wire (path F.Cu 400  178259 -96865  155075 -96865)(net +5V)(type protect))
    (wire (path F.Cu 400  181680 -95320  179804 -95320  178259 -96865)(net +5V)(type protect))
    (wire (path F.Cu 400  182880 -96520  181680 -95320)(net +5V)(type protect))
    (wire (path F.Cu 400  153900 -95690  153900 -93150)(net +5V)(type protect))
    (wire (path F.Cu 400  194655 -105900  188305 -112250)(net +5V)(type protect))
    (wire (path F.Cu 400  194655 -95740  194655 -105900)(net +5V)(type protect))
    (wire (path F.Cu 400  193875 -96520  194655 -95740)(net +5V)(type protect))
    (wire (path F.Cu 400  182880 -96520  193875 -96520)(net +5V)(type protect))
    (wire (path F.Cu 400  182880 -104905  175325 -112460)(net +5V)(type protect))
    (wire (path F.Cu 400  182880 -96520  182880 -104905)(net +5V)(type protect))
    (wire (path F.Cu 400  175325 -112460  177800 -114935)(net +5V)(type protect))
    (wire (path F.Cu 400  177800 -125860  175325 -128335)(net +5V)(type protect))
    (wire (path F.Cu 400  177800 -114935  177800 -125860)(net +5V)(type protect))
    (wire (path F.Cu 400  175325 -128335  177800 -130810)(net +5V)(type protect))
    (wire (path F.Cu 400  177800 -141100  175325 -143575)(net +5V)(type protect))
    (wire (path F.Cu 400  177800 -130810  177800 -141100)(net +5V)(type protect))
    (wire (path F.Cu 400  115915 -118389  122265 -124739)(net +5V)(type protect))
    (wire (path F.Cu 400  115915 -116680  115915 -118389)(net +5V)(type protect))
    (wire (path F.Cu 400  122265 -126205  131155 -135095)(net +5V)(type protect))
    (wire (path F.Cu 400  122265 -124739  122265 -126205)(net +5V)(type protect))
    (wire (path F.Cu 400  136015 -113575  153900 -95690)(net +5V)(type protect))
    (wire (path F.Cu 400  119020 -113575  136015 -113575)(net +5V)(type protect))
    (wire (path F.Cu 400  115915 -116680  119020 -113575)(net +5V)(type protect))
  )
)
