Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Fri Feb  3 10:35:21 2017
| Host             : bkhusain-HP-Z420-Workstation running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.718 |
| Dynamic (W)              | 1.560 |
| Device Static (W)        | 0.158 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        3 |       --- |             --- |
| Slice Logic              |     0.008 |     7376 |       --- |             --- |
|   LUT as Logic           |     0.007 |     2792 |     53200 |            5.25 |
|   Register               |    <0.001 |     3295 |    106400 |            3.10 |
|   CARRY4                 |    <0.001 |      130 |     13300 |            0.98 |
|   LUT as Distributed RAM |    <0.001 |      104 |     17400 |            0.60 |
|   LUT as Shift Register  |    <0.001 |       62 |     17400 |            0.36 |
|   F7/F8 Muxes            |    <0.001 |        4 |     53200 |           <0.01 |
|   Others                 |     0.000 |      370 |       --- |             --- |
| Signals                  |     0.008 |     5285 |       --- |             --- |
| DSPs                     |     0.001 |        2 |       220 |            0.91 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.718 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.028 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.720 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------+-----------+
| Name                                                                       | Power (W) |
+----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                           |     1.560 |
|   design_1_i                                                               |     1.560 |
|     axi_mem_intercon                                                       |     0.002 |
|       s00_couplers                                                         |     0.002 |
|         auto_pc                                                            |     0.002 |
|           inst                                                             |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                   |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                          |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                    |    <0.001 |
|                   inst                                                     |    <0.001 |
|                     fifo_gen_inst                                          |    <0.001 |
|                       inst_fifo_gen                                        |    <0.001 |
|                         gconvfifo.rf                                       |    <0.001 |
|                           grf.rf                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                       |    <0.001 |
|                               gr1.rfwft                                    |    <0.001 |
|                               grss.rsts                                    |    <0.001 |
|                                 c1                                         |    <0.001 |
|                                 c2                                         |    <0.001 |
|                               rpntr                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                       |    <0.001 |
|                               gwss.wsts                                    |    <0.001 |
|                                 c0                                         |    <0.001 |
|                                 c1                                         |    <0.001 |
|                               wpntr                                        |    <0.001 |
|                             inblk                                          |     0.000 |
|                             outblk                                         |     0.000 |
|                             rstblk                                         |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                          |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                    |     0.001 |
|                 USE_BURSTS.cmd_queue                                       |    <0.001 |
|                   inst                                                     |    <0.001 |
|                     fifo_gen_inst                                          |    <0.001 |
|                       inst_fifo_gen                                        |    <0.001 |
|                         gconvfifo.rf                                       |    <0.001 |
|                           grf.rf                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                       |    <0.001 |
|                               gr1.rfwft                                    |    <0.001 |
|                               grss.rsts                                    |    <0.001 |
|                                 c1                                         |    <0.001 |
|                                 c2                                         |    <0.001 |
|                               rpntr                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                       |    <0.001 |
|                               gwss.wsts                                    |    <0.001 |
|                                 c0                                         |    <0.001 |
|                                 c1                                         |    <0.001 |
|                               wpntr                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                          |    <0.001 |
|                               gdm.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                           |    <0.001 |
|                             inblk                                          |     0.000 |
|                             outblk                                         |     0.000 |
|                             rstblk                                         |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                  |    <0.001 |
|                   inst                                                     |    <0.001 |
|                     fifo_gen_inst                                          |    <0.001 |
|                       inst_fifo_gen                                        |    <0.001 |
|                         gconvfifo.rf                                       |    <0.001 |
|                           grf.rf                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                       |    <0.001 |
|                               gr1.rfwft                                    |    <0.001 |
|                               grss.rsts                                    |    <0.001 |
|                                 c1                                         |    <0.001 |
|                                 c2                                         |    <0.001 |
|                               rpntr                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                       |    <0.001 |
|                               gwss.wsts                                    |    <0.001 |
|                                 c0                                         |    <0.001 |
|                                 c1                                         |    <0.001 |
|                               wpntr                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                          |    <0.001 |
|                               gdm.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                           |    <0.001 |
|                             inblk                                          |     0.000 |
|                             outblk                                         |     0.000 |
|                             rstblk                                         |    <0.001 |
|               USE_WRITE.write_data_inst                                    |    <0.001 |
|     foo_0                                                                  |     0.020 |
|       inst                                                                 |     0.020 |
|         block_in_int_U                                                     |    <0.001 |
|           foo_block_in_int_ram_U                                           |    <0.001 |
|             ram_reg_0_7_0_0                                                |    <0.001 |
|             ram_reg_0_7_10_10                                              |    <0.001 |
|             ram_reg_0_7_11_11                                              |    <0.001 |
|             ram_reg_0_7_12_12                                              |    <0.001 |
|             ram_reg_0_7_13_13                                              |    <0.001 |
|             ram_reg_0_7_14_14                                              |    <0.001 |
|             ram_reg_0_7_15_15                                              |    <0.001 |
|             ram_reg_0_7_16_16                                              |    <0.001 |
|             ram_reg_0_7_17_17                                              |    <0.001 |
|             ram_reg_0_7_18_18                                              |    <0.001 |
|             ram_reg_0_7_19_19                                              |    <0.001 |
|             ram_reg_0_7_1_1                                                |    <0.001 |
|             ram_reg_0_7_20_20                                              |    <0.001 |
|             ram_reg_0_7_21_21                                              |    <0.001 |
|             ram_reg_0_7_22_22                                              |    <0.001 |
|             ram_reg_0_7_23_23                                              |    <0.001 |
|             ram_reg_0_7_24_24                                              |    <0.001 |
|             ram_reg_0_7_25_25                                              |    <0.001 |
|             ram_reg_0_7_26_26                                              |    <0.001 |
|             ram_reg_0_7_27_27                                              |    <0.001 |
|             ram_reg_0_7_28_28                                              |    <0.001 |
|             ram_reg_0_7_29_29                                              |    <0.001 |
|             ram_reg_0_7_2_2                                                |    <0.001 |
|             ram_reg_0_7_30_30                                              |    <0.001 |
|             ram_reg_0_7_31_31                                              |    <0.001 |
|             ram_reg_0_7_3_3                                                |    <0.001 |
|             ram_reg_0_7_4_4                                                |    <0.001 |
|             ram_reg_0_7_5_5                                                |    <0.001 |
|             ram_reg_0_7_6_6                                                |    <0.001 |
|             ram_reg_0_7_7_7                                                |    <0.001 |
|             ram_reg_0_7_8_8                                                |    <0.001 |
|             ram_reg_0_7_9_9                                                |    <0.001 |
|         foo_BUS_A_s_axi_U                                                  |     0.001 |
|         foo_memory_inout_m_axi_U                                           |     0.008 |
|           bus_read                                                         |     0.004 |
|             fifo_rdata                                                     |     0.001 |
|             fifo_rreq                                                      |    <0.001 |
|           bus_write                                                        |     0.004 |
|             bus_equal_gen.fifo_burst                                       |    <0.001 |
|             fifo_resp                                                      |    <0.001 |
|             fifo_resp_to_user                                              |    <0.001 |
|             fifo_wdata                                                     |     0.001 |
|             fifo_wreq                                                      |    <0.001 |
|         grp_foo_foo_user_fu_203                                            |     0.008 |
|           foo_fadd_32ns_32ns_32_5_full_dsp_U1                              |     0.007 |
|             foo_ap_fadd_3_full_dsp_32_u                                    |     0.006 |
|               U0                                                           |     0.006 |
|                 i_synth                                                    |     0.006 |
|                   ADDSUB_OP.ADDSUB                                         |     0.006 |
|                     SPEED_OP.DSP.OP                                        |     0.006 |
|                       A_IP_DELAY                                           |    <0.001 |
|                         i_pipe                                             |    <0.001 |
|                       B_IP_DELAY                                           |    <0.001 |
|                         i_pipe                                             |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                               |     0.002 |
|                         B_LARGEST_DELAY                                    |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         CIN_DELAY                                          |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         DSP2                                               |    <0.001 |
|                           A_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           B_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           CARRY_IN_DELAY                                   |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           C_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           D_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           OP_MODE_DELAY                                    |     0.000 |
|                             i_pipe                                         |     0.000 |
|                         LEAD16_DELAY                                       |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         LRG_DELAY                                          |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SHIFT_DELAY                                        |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SML_DELAY                                          |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SUB_ADD_IP_DELAY                                   |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SUB_DELAY                                          |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SUM_DELAY                                          |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SUM_LSBS_DELAY                                     |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         VALID_DELAY                                        |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         VALID_LRG_DELAY                                    |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         ZERO_14_DET.CARRY_MUX                              |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                   |    <0.001 |
|                         Z_14_LZD_DELAY                                     |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         Z_LZD_DELAY                                        |     0.000 |
|                           i_pipe                                           |     0.000 |
|                       DSP48E1_BODY.NORM_RND                                |     0.002 |
|                         LOD                                                |    <0.001 |
|                           DIST_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           LEAD16_DELAY                                     |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           NORM_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           SHIFT_DELAY                                      |     0.000 |
|                             i_pipe                                         |     0.000 |
|                         LSB_DELAY                                          |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         MSBS_DELAY                                         |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         ROUND_BIT_DELAY                                    |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         ROUND_DELAY                                        |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SHIFT_RND                                          |     0.001 |
|                           A_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           B_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           C_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           D_IN_DELAY                                       |     0.000 |
|                             i_pipe                                         |     0.000 |
|                           OP_MODE_DELAY                                    |     0.000 |
|                             i_pipe                                         |     0.000 |
|                         ZERO_DELAY                                         |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         ZERO_UP_DELAY                                      |     0.000 |
|                           i_pipe                                           |     0.000 |
|                       EXP                                                  |     0.002 |
|                         A_AND_B_INF_DEL                                    |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_AND_B_INF_SIGN_DEL                               |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_AND_B_ZERO_DEL                                   |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_EXP_DELAY                                        |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         A_OR_B_INF_DEL                                     |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_OR_B_INF_SIGN_DEL                                |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_OR_B_NAN_DEL                                     |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_OR_B_ZERO_SIGN_DEL                               |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         A_SIGN_DELAY                                       |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         A_SIGN_XOR_B_SIGN_DEL                              |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         BMA_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         B_EXP_DELAY                                        |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         B_SIGN_DELAY                                       |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         CANCELLATION_DELAY                                 |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         COND_DET_A                                         |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                      |    <0.001 |
|                             i_pipe                                         |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                     |    <0.001 |
|                             i_pipe                                         |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                     |    <0.001 |
|                             CARRY_ZERO_DET                                 |    <0.001 |
|                               CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL  |     0.000 |
|                                 i_pipe                                     |     0.000 |
|                         COND_DET_B                                         |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                      |    <0.001 |
|                             i_pipe                                         |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                     |    <0.001 |
|                             i_pipe                                         |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                     |    <0.001 |
|                             CARRY_ZERO_DET                                 |    <0.001 |
|                               CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL  |     0.000 |
|                                 i_pipe                                     |     0.000 |
|                         DEC_STATE_PRE_OP_DELAY                             |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         DET_SIGN_DELAY                                     |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         DSP_EXP_DELAY.EXP_DELAY                            |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         EXP_OFF.LRG_EXP_ALIGN_DELAY                        |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         EXP_OFF.LRG_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                 |    <0.001 |
|                           Q_DEL                                            |     0.000 |
|                             i_pipe                                         |     0.000 |
|                         NORM_SIGN_DEL                                      |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY           |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                 |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         NUMB_CMP                                           |    <0.001 |
|                           NOT_FAST.CMP                                     |    <0.001 |
|                             C_CHAIN                                        |    <0.001 |
|                               CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_DEL |     0.000 |
|                                 i_pipe                                     |     0.000 |
|                         SIGN_SIG_UP_DELAY                                  |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         STATE_DELAY                                        |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                         STATE_SIG_UP_DELAY                                 |     0.000 |
|                           i_pipe                                           |     0.000 |
|                         SUB_DELAY                                          |    <0.001 |
|                           i_pipe                                           |    <0.001 |
|                       OP                                                   |    <0.001 |
|                   DELAY_RESULT                                             |     0.000 |
|                     i_pipe                                                 |     0.000 |
|         x_in_in_int_U                                                      |    <0.001 |
|           foo_block_in_int_ram_U                                           |    <0.001 |
|             ram_reg_0_7_0_0                                                |    <0.001 |
|             ram_reg_0_7_10_10                                              |    <0.001 |
|             ram_reg_0_7_11_11                                              |    <0.001 |
|             ram_reg_0_7_12_12                                              |    <0.001 |
|             ram_reg_0_7_13_13                                              |    <0.001 |
|             ram_reg_0_7_14_14                                              |    <0.001 |
|             ram_reg_0_7_15_15                                              |    <0.001 |
|             ram_reg_0_7_16_16                                              |    <0.001 |
|             ram_reg_0_7_17_17                                              |    <0.001 |
|             ram_reg_0_7_18_18                                              |    <0.001 |
|             ram_reg_0_7_19_19                                              |    <0.001 |
|             ram_reg_0_7_1_1                                                |    <0.001 |
|             ram_reg_0_7_20_20                                              |    <0.001 |
|             ram_reg_0_7_21_21                                              |    <0.001 |
|             ram_reg_0_7_22_22                                              |    <0.001 |
|             ram_reg_0_7_23_23                                              |    <0.001 |
|             ram_reg_0_7_24_24                                              |    <0.001 |
|             ram_reg_0_7_25_25                                              |    <0.001 |
|             ram_reg_0_7_26_26                                              |    <0.001 |
|             ram_reg_0_7_27_27                                              |    <0.001 |
|             ram_reg_0_7_28_28                                              |    <0.001 |
|             ram_reg_0_7_29_29                                              |    <0.001 |
|             ram_reg_0_7_2_2                                                |    <0.001 |
|             ram_reg_0_7_30_30                                              |    <0.001 |
|             ram_reg_0_7_31_31                                              |    <0.001 |
|             ram_reg_0_7_3_3                                                |    <0.001 |
|             ram_reg_0_7_4_4                                                |    <0.001 |
|             ram_reg_0_7_5_5                                                |    <0.001 |
|             ram_reg_0_7_6_6                                                |    <0.001 |
|             ram_reg_0_7_7_7                                                |    <0.001 |
|             ram_reg_0_7_8_8                                                |    <0.001 |
|             ram_reg_0_7_9_9                                                |    <0.001 |
|         y_out_out_int_U                                                    |    <0.001 |
|           foo_y_out_out_int_ram_U                                          |    <0.001 |
|             ram_reg_0_7_0_0                                                |    <0.001 |
|             ram_reg_0_7_10_10                                              |    <0.001 |
|             ram_reg_0_7_11_11                                              |    <0.001 |
|             ram_reg_0_7_12_12                                              |    <0.001 |
|             ram_reg_0_7_13_13                                              |    <0.001 |
|             ram_reg_0_7_14_14                                              |    <0.001 |
|             ram_reg_0_7_15_15                                              |    <0.001 |
|             ram_reg_0_7_16_16                                              |    <0.001 |
|             ram_reg_0_7_17_17                                              |    <0.001 |
|             ram_reg_0_7_18_18                                              |    <0.001 |
|             ram_reg_0_7_19_19                                              |    <0.001 |
|             ram_reg_0_7_1_1                                                |    <0.001 |
|             ram_reg_0_7_20_20                                              |    <0.001 |
|             ram_reg_0_7_21_21                                              |    <0.001 |
|             ram_reg_0_7_22_22                                              |    <0.001 |
|             ram_reg_0_7_23_23                                              |    <0.001 |
|             ram_reg_0_7_24_24                                              |    <0.001 |
|             ram_reg_0_7_25_25                                              |    <0.001 |
|             ram_reg_0_7_26_26                                              |    <0.001 |
|             ram_reg_0_7_27_27                                              |    <0.001 |
|             ram_reg_0_7_28_28                                              |    <0.001 |
|             ram_reg_0_7_29_29                                              |    <0.001 |
|             ram_reg_0_7_2_2                                                |    <0.001 |
|             ram_reg_0_7_30_30                                              |    <0.001 |
|             ram_reg_0_7_31_31                                              |    <0.001 |
|             ram_reg_0_7_3_3                                                |    <0.001 |
|             ram_reg_0_7_4_4                                                |    <0.001 |
|             ram_reg_0_7_5_5                                                |    <0.001 |
|             ram_reg_0_7_6_6                                                |    <0.001 |
|             ram_reg_0_7_7_7                                                |    <0.001 |
|             ram_reg_0_7_8_8                                                |    <0.001 |
|             ram_reg_0_7_9_9                                                |    <0.001 |
|     processing_system7_0                                                   |     1.532 |
|       inst                                                                 |     1.532 |
|     processing_system7_0_axi_periph                                        |     0.006 |
|       s00_couplers                                                         |     0.006 |
|         auto_pc                                                            |     0.006 |
|           inst                                                             |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                           |     0.006 |
|               MI_REG                                                       |     0.000 |
|                 ar_pipe                                                    |     0.000 |
|                 aw_pipe                                                    |     0.000 |
|                 axi_infrastructure_v1_1_axi2vector_0                       |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                       |     0.000 |
|                 b_pipe                                                     |     0.000 |
|                 r_pipe                                                     |     0.000 |
|                 w_pipe                                                     |     0.000 |
|               RD.ar_channel_0                                              |     0.001 |
|                 ar_cmd_fsm_0                                               |    <0.001 |
|                 cmd_translator_0                                           |     0.001 |
|                   incr_cmd_0                                               |    <0.001 |
|                   wrap_cmd_0                                               |    <0.001 |
|               RD.r_channel_0                                               |     0.002 |
|                 rd_data_fifo_0                                             |    <0.001 |
|                 transaction_fifo_0                                         |    <0.001 |
|               SI_REG                                                       |     0.001 |
|                 ar_pipe                                                    |    <0.001 |
|                 aw_pipe                                                    |    <0.001 |
|                 axi_infrastructure_v1_1_axi2vector_0                       |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                       |     0.000 |
|                 b_pipe                                                     |    <0.001 |
|                 r_pipe                                                     |    <0.001 |
|                 w_pipe                                                     |     0.000 |
|               WR.aw_channel_0                                              |     0.001 |
|                 aw_cmd_fsm_0                                               |    <0.001 |
|                 cmd_translator_0                                           |    <0.001 |
|                   incr_cmd_0                                               |    <0.001 |
|                   wrap_cmd_0                                               |    <0.001 |
|               WR.b_channel_0                                               |    <0.001 |
|                 bid_fifo_0                                                 |    <0.001 |
|                 bresp_fifo_0                                               |    <0.001 |
|     rst_processing_system7_0_100M                                          |    <0.001 |
|       U0                                                                   |    <0.001 |
|         EXT_LPF                                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                        |    <0.001 |
|         SEQ                                                                |    <0.001 |
|           SEQ_COUNTER                                                      |    <0.001 |
+----------------------------------------------------------------------------+-----------+


