

================================================================
== Vitis HLS Report for 'setup_aie_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Fri Jun 28 08:26:39 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      65|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      68|    -|
|Register         |        -|     -|       35|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       35|     133|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_97_p2                 |         +|   0|  0|  30|          30|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |icmp_ln37_fu_107_p2               |      icmp|   0|  0|  15|          31|          31|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          72|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   2|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   2|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |  30|          2|   30|         60|
    |gmem0_blk_n_R                     |   2|          2|    1|          2|
    |i_fu_56                           |  30|          2|   30|         60|
    |s_TDATA_blk_n                     |   2|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  68|         12|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_56                           |  30|   0|   30|          0|
    |icmp_ln37_reg_136                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  35|   0|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_37_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  128|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   16|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  128|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|s_TREADY              |   in|    1|        axis|                                   s|       pointer|
|s_TDATA               |  out|  128|        axis|                                   s|       pointer|
|s_TVALID              |  out|    1|        axis|                                   s|       pointer|
|sext_ln37             |   in|   60|     ap_none|                           sext_ln37|        scalar|
|size_loop             |   in|   31|     ap_none|                           size_loop|        scalar|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_loop_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %size_loop"   --->   Operation 6 'read' 'size_loop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln37_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln37"   --->   Operation 7 'read' 'sext_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln37_cast = sext i60 %sext_ln37_read"   --->   Operation 8 'sext' 'sext_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 100, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i30 0, i30 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_load = load i30 %i"   --->   Operation 13 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln37 = add i30 %i_load, i30 1"   --->   Operation 14 'add' 'add_ln37' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i30 %i_load"   --->   Operation 15 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_slt  i31 %i_cast, i31 %size_loop_read" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 16 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 17 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln37 = store i30 %add_ln37, i30 %i" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 18 'store' 'store_ln37' <Predicate = (icmp_ln37)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln37_cast" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 22 'specloopname' 'specloopname_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.43ns)   --->   "%p_Result_s = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %gmem0_addr" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:39]   --->   Operation 23 'read' 'p_Result_s' <Predicate = (icmp_ln37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %s, i128 %p_Result_s" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:43]   --->   Operation 24 'write' 'write_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 25 'br' 'br_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_loop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 010]
size_loop_read    (read         ) [ 000]
sext_ln37_read    (read         ) [ 000]
sext_ln37_cast    (sext         ) [ 011]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
store_ln0         (store        ) [ 000]
br_ln0            (br           ) [ 000]
i_load            (load         ) [ 000]
add_ln37          (add          ) [ 000]
i_cast            (zext         ) [ 000]
icmp_ln37         (icmp         ) [ 011]
br_ln37           (br           ) [ 000]
store_ln37        (store        ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
gmem0_addr        (getelementptr) [ 000]
specpipeline_ln0  (specpipeline ) [ 000]
specloopname_ln37 (specloopname ) [ 000]
p_Result_s        (read         ) [ 000]
write_ln43        (write        ) [ 000]
br_ln37           (br           ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln37">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size_loop">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_loop"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="size_loop_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="31" slack="0"/>
<pin id="63" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_loop_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln37_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="60" slack="0"/>
<pin id="68" dir="0" index="1" bw="60" slack="0"/>
<pin id="69" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln37_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_Result_s_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln43_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="128" slack="0"/>
<pin id="80" dir="0" index="2" bw="128" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln37_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="60" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="30" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="30" slack="0"/>
<pin id="96" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln37_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="30" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="30" slack="0"/>
<pin id="105" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln37_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln37_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="30" slack="0"/>
<pin id="115" dir="0" index="1" bw="30" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem0_addr_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="1"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="131" class="1005" name="sext_ln37_cast_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37_cast "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln37_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="72" pin="2"/><net_sink comp="77" pin=2"/></net>

<net id="88"><net_src comp="66" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="60" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="97" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="118" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="127"><net_src comp="56" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="134"><net_src comp="85" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="139"><net_src comp="107" pin="2"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: s | {2 }
 - Input state : 
	Port: setup_aie_Pipeline_VITIS_LOOP_37_1 : gmem0 | {2 }
	Port: setup_aie_Pipeline_VITIS_LOOP_37_1 : sext_ln37 | {1 }
	Port: setup_aie_Pipeline_VITIS_LOOP_37_1 : size_loop | {1 }
	Port: setup_aie_Pipeline_VITIS_LOOP_37_1 : s | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		add_ln37 : 2
		i_cast : 2
		icmp_ln37 : 3
		br_ln37 : 4
		store_ln37 : 3
	State 2
		p_Result_s : 1
		write_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln37_fu_97      |    0    |    30   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln37_fu_107     |    0    |    15   |
|----------|---------------------------|---------|---------|
|          | size_loop_read_read_fu_60 |    0    |    0    |
|   read   | sext_ln37_read_read_fu_66 |    0    |    0    |
|          |   p_Result_s_read_fu_72   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln43_write_fu_77  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln37_cast_fu_85   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_fu_103       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    45   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_124      |   30   |
|   icmp_ln37_reg_136  |    1   |
|sext_ln37_cast_reg_131|   64   |
+----------------------+--------+
|         Total        |   95   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   45   |
+-----------+--------+--------+
