# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v}
